<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.07.15.12:26:46"
 outputDirectory="C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115S2F45I1SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_DDR3_CNTRL_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_DDR3_CNTRL_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_DDR3_CNTRL_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_ETHERNET_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_ETHERNET_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_ETHERNET_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="rx_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="rx_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rx_serial_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_serial_data_rx_serial_data"
       direction="input"
       role="rx_serial_data"
       width="4" />
  </interface>
  <interface name="rx_sync" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="sys_rst" />
   <port name="rx_sync_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="rx_sysref" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="sys_rst" />
   <port name="rx_sysref_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="sys_clk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sys_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="sys_ddr3_cntrl_mem" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sys_ddr3_cntrl_mem_mem_ck"
       direction="output"
       role="mem_ck"
       width="1" />
   <port
       name="sys_ddr3_cntrl_mem_mem_ck_n"
       direction="output"
       role="mem_ck_n"
       width="1" />
   <port
       name="sys_ddr3_cntrl_mem_mem_a"
       direction="output"
       role="mem_a"
       width="12" />
   <port
       name="sys_ddr3_cntrl_mem_mem_ba"
       direction="output"
       role="mem_ba"
       width="3" />
   <port
       name="sys_ddr3_cntrl_mem_mem_cke"
       direction="output"
       role="mem_cke"
       width="1" />
   <port
       name="sys_ddr3_cntrl_mem_mem_cs_n"
       direction="output"
       role="mem_cs_n"
       width="1" />
   <port
       name="sys_ddr3_cntrl_mem_mem_odt"
       direction="output"
       role="mem_odt"
       width="1" />
   <port
       name="sys_ddr3_cntrl_mem_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port
       name="sys_ddr3_cntrl_mem_mem_we_n"
       direction="output"
       role="mem_we_n"
       width="1" />
   <port
       name="sys_ddr3_cntrl_mem_mem_ras_n"
       direction="output"
       role="mem_ras_n"
       width="1" />
   <port
       name="sys_ddr3_cntrl_mem_mem_cas_n"
       direction="output"
       role="mem_cas_n"
       width="1" />
   <port
       name="sys_ddr3_cntrl_mem_mem_dqs"
       direction="bidir"
       role="mem_dqs"
       width="8" />
   <port
       name="sys_ddr3_cntrl_mem_mem_dqs_n"
       direction="bidir"
       role="mem_dqs_n"
       width="8" />
   <port
       name="sys_ddr3_cntrl_mem_mem_dq"
       direction="bidir"
       role="mem_dq"
       width="64" />
   <port
       name="sys_ddr3_cntrl_mem_mem_dm"
       direction="output"
       role="mem_dm"
       width="8" />
  </interface>
  <interface name="sys_ddr3_cntrl_oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sys_ddr3_cntrl_oct_oct_rzqin"
       direction="input"
       role="oct_rzqin"
       width="1" />
  </interface>
  <interface name="sys_ddr3_cntrl_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="sys_ddr3_cntrl_pll_ref_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="sys_ethernet_mdio" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sys_ethernet_mdio_mdc" direction="output" role="mdc" width="1" />
   <port
       name="sys_ethernet_mdio_mdio_in"
       direction="input"
       role="mdio_in"
       width="1" />
   <port
       name="sys_ethernet_mdio_mdio_out"
       direction="output"
       role="mdio_out"
       width="1" />
   <port
       name="sys_ethernet_mdio_mdio_oen"
       direction="output"
       role="mdio_oen"
       width="1" />
  </interface>
  <interface name="sys_ethernet_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="sys_ethernet_ref_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="sys_ethernet_reset" kind="reset" start="1">
   <property name="associatedClock" value="sys_clk" />
   <property name="associatedDirectReset" value="sys_rst" />
   <property name="associatedResetSinks" value="sys_rst" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="sys_ethernet_reset_reset"
       direction="output"
       role="reset"
       width="1" />
  </interface>
  <interface name="sys_ethernet_sgmii" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sys_ethernet_sgmii_rxp_0"
       direction="input"
       role="rxp_0"
       width="1" />
   <port
       name="sys_ethernet_sgmii_txp_0"
       direction="output"
       role="txp_0"
       width="1" />
  </interface>
  <interface name="sys_flash" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sys_flash_tcm_address_out"
       direction="output"
       role="tcm_address_out"
       width="24" />
   <port
       name="sys_flash_tcm_read_n_out"
       direction="output"
       role="tcm_read_n_out"
       width="1" />
   <port
       name="sys_flash_tcm_write_n_out"
       direction="output"
       role="tcm_write_n_out"
       width="1" />
   <port
       name="sys_flash_tcm_data_out"
       direction="bidir"
       role="tcm_data_out"
       width="32" />
   <port
       name="sys_flash_tcm_chipselect_n_out"
       direction="output"
       role="tcm_chipselect_n_out"
       width="1" />
  </interface>
  <interface name="sys_gpio_bd" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sys_gpio_bd_in_port"
       direction="input"
       role="in_port"
       width="32" />
   <port
       name="sys_gpio_bd_out_port"
       direction="output"
       role="out_port"
       width="32" />
  </interface>
  <interface name="sys_gpio_in" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sys_gpio_in_export" direction="input" role="export" width="32" />
  </interface>
  <interface name="sys_gpio_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sys_gpio_out_export"
       direction="output"
       role="export"
       width="32" />
  </interface>
  <interface name="sys_rst" kind="reset" start="0">
   <property name="associatedClock" value="sys_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="sys_rst_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sys_spi" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sys_spi_MISO" direction="input" role="MISO" width="1" />
   <port name="sys_spi_MOSI" direction="output" role="MOSI" width="1" />
   <port name="sys_spi_SCLK" direction="output" role="SCLK" width="1" />
   <port name="sys_spi_SS_n" direction="output" role="SS_n" width="8" />
  </interface>
  <interface name="tx_fifo_bypass" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_fifo_bypass_bypass"
       direction="input"
       role="bypass"
       width="1" />
  </interface>
  <interface name="tx_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="tx_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="tx_serial_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_serial_data_tx_serial_data"
       direction="output"
       role="tx_serial_data"
       width="4" />
  </interface>
  <interface name="tx_sync" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="sys_rst" />
   <port name="tx_sync_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="tx_sysref" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="sys_rst" />
   <port name="tx_sysref_export" direction="input" role="export" width="1" />
  </interface>
 </perimeter>
 <entity kind="system_bd" version="1.0" name="system_bd">
  <parameter name="AUTO_TX_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RX_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RX_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_TX_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_TX_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1563186343" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="AUTO_SYS_DDR3_CNTRL_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_SYS_DDR3_CNTRL_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_SYS_ETHERNET_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_SYS_ETHERNET_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_SYS_ETHERNET_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="AUTO_RX_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_SYS_DDR3_CNTRL_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\synth\system_bd.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\synth\system_bd_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\synth\system_bd.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\synth\system_bd_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file path="C:/Git/AnalogDevice/library/axi_ad9680/axi_ad9680_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/adi_jesd204/adi_jesd204_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_rx/jesd204_rx_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/axi_jesd204_rx/axi_jesd204_rx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/axi_adxcvr/axi_adxcvr_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
   <file path="C:/intelFPGA/18.1/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file path="C:/intelFPGA/18.1/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator/altera_eth_tse_nf_lvds_terminator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/altera_eth_tse_avalon_arbiter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/altera_eth_tse_pcs_pma_nf_lvds_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/hwtcl/altera_emif/altera_emif_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_cal_slave/ip_core_nf/altera_emif_cal_slave_nf_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/avl_adxcfg/avl_adxcfg_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file path="C:/Git/AnalogDevice/library/util_adcfifo/util_adcfifo_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file path="C:/Git/AnalogDevice/library/axi_ad9144/axi_ad9144_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_spi/altera_avalon_spi_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file path="C:/Git/AnalogDevice/library/util_dacfifo/util_dacfifo_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/adi_jesd204/adi_jesd204_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/axi_jesd204_tx/axi_jesd204_tx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_tx/jesd204_tx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/axi_adxcvr/axi_adxcvr_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file path="C:/Git/AnalogDevice/library/axi_dmac/axi_dmac_hw.tcl" />
   <file path="C:/Git/AnalogDevice/library/util_cpack/util_cpack_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file path="C:/Git/AnalogDevice/library/util_upack/util_upack_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd"</message>
   <message level="Warning" culprit="system_bd">"No matching role found for util_ad9144_upack:dac_ch_0:dac_valid_out_0 (data_valid)"</message>
   <message level="Warning" culprit="system_bd">"No matching role found for util_ad9144_upack:dac_ch_1:dac_valid_out_1 (data_valid)"</message>
   <message level="Info" culprit="system_bd">"Generating: axi_ad9680"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_uehknzy"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_sysid_qsys_181_oucvy2i"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_irq_mapper_181_w4cagmq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_generic_tristate_controller_181_o6vsvpq"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_tristate_controller_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_s7eof2a"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_data_format_adapter_181_w5aogcy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_adi_jesd204_10_zy2um7q"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_jesd204_phy_10_ti5bfii"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_l7fzjpq"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_glue"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_rx"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_rx"</message>
   <message level="Info" culprit="system_bd">"Generating: axi_jesd204_rx"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="system_bd">"Generating: axi_adxcvr"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_jtag_uart_181_mus246q"</message>
   <message level="Info" culprit="sys_uart">Starting RTL generation for module 'system_bd_altera_avalon_jtag_uart_181_mus246q'</message>
   <message level="Info" culprit="sys_uart">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_bd_altera_avalon_jtag_uart_181_mus246q --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0017_sys_uart_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0017_sys_uart_gen//system_bd_altera_avalon_jtag_uart_181_mus246q_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_uart">Done RTL generation for module 'system_bd_altera_avalon_jtag_uart_181_mus246q'</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_eth_tse_181_3w7teoy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_lvds_181_ha24u6i"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_lvds_core20_181_tfp6o7q"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_lvds_181_mkcsf5q"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_lvds_core20_181_y5hozjy"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_eth_tse_mac"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_eth_tse_nf_lvds_terminator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_eth_tse_avalon_arbiter"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_eth_tse_pcs_pma_nf_lvds"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_nios2_gen2_181_emjtsyi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_nios2_gen2_unit_181_ajz7wea"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_bd_altera_nios2_gen2_unit_181_ajz7wea'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_bd_altera_nios2_gen2_unit_181_ajz7wea --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0030_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0030_cpu_gen//system_bd_altera_nios2_gen2_unit_181_ajz7wea_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:29 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:29 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Micro-ITLB</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:33 (*)       Micro-DTLB</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:34 (*)     TLB</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:35 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:37 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:38 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_bd_altera_nios2_gen2_unit_181_ajz7wea'</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_qpygkyi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_data_format_adapter_181_3mviboq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_timing_adapter_181_3cdoppq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_boiywzi"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_msgdma_181_zsqwlma"</message>
   <message level="Info" culprit="system_bd">"Generating: write_master"</message>
   <message level="Info" culprit="system_bd">"Generating: dispatcher"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_181_xjayrdi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_cal_slave_nf_181_c5oooyy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_cazrnua"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_onchip_memory2_181_76knrqa"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_76knrqa --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0088_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0088_ioaux_soft_ram_gen//system_bd_altera_avalon_onchip_memory2_181_76knrqa_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_arch_nf_181_trc56rq"</message>
   <message level="Info" culprit="system_bd">"Generating: avl_adxcfg"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_onchip_memory2_181_g7nsrqq"</message>
   <message level="Info" culprit="sys_int_mem">Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_g7nsrqq'</message>
   <message level="Info" culprit="sys_int_mem">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_g7nsrqq --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0013_sys_int_mem_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0013_sys_int_mem_gen//system_bd_altera_avalon_onchip_memory2_181_g7nsrqq_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_int_mem">Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_g7nsrqq'</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_pio_181_o6mwuyy"</message>
   <message level="Info" culprit="sys_gpio_out">Starting RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'</message>
   <message level="Info" culprit="sys_gpio_out">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_o6mwuyy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0011_sys_gpio_out_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0011_sys_gpio_out_gen//system_bd_altera_avalon_pio_181_o6mwuyy_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_gpio_out">Done RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'</message>
   <message level="Info" culprit="system_bd">"Generating: util_adcfifo"</message>
   <message level="Info" culprit="alt_mem_asym">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_vay5xwy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_tvjdyoy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_pio_181_wvvmw7a"</message>
   <message level="Info" culprit="sys_gpio_in">Starting RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'</message>
   <message level="Info" culprit="sys_gpio_in">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_wvvmw7a --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0010_sys_gpio_in_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0010_sys_gpio_in_gen//system_bd_altera_avalon_pio_181_wvvmw7a_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_gpio_in">Done RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_timer_181_ugdfxjy"</message>
   <message level="Info" culprit="sys_timer_1">Starting RTL generation for module 'system_bd_altera_avalon_timer_181_ugdfxjy'</message>
   <message level="Info" culprit="sys_timer_1">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_bd_altera_avalon_timer_181_ugdfxjy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0015_sys_timer_1_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0015_sys_timer_1_gen//system_bd_altera_avalon_timer_181_ugdfxjy_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_timer_1">Done RTL generation for module 'system_bd_altera_avalon_timer_181_ugdfxjy'</message>
   <message level="Info" culprit="system_bd">"Generating: axi_ad9144"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_spi_181_qzmecjq"</message>
   <message level="Info" culprit="sys_spi">Starting RTL generation for module 'system_bd_altera_avalon_spi_181_qzmecjq'</message>
   <message level="Info" culprit="sys_spi">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=system_bd_altera_avalon_spi_181_qzmecjq --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0014_sys_spi_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0014_sys_spi_gen//system_bd_altera_avalon_spi_181_qzmecjq_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_spi">Done RTL generation for module 'system_bd_altera_avalon_spi_181_qzmecjq'</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: util_dacfifo"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_adi_jesd204_10_ghf5ywa"</message>
   <message level="Info" culprit="system_bd">"Generating: axi_jesd204_tx"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_tx"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq"</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="system_bd">"Generating: axi_adxcvr"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_jesd204_phy_10_oucwlmy"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_glue"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_tx"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_hechn7q"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_msgdma_181_b637xva"</message>
   <message level="Info" culprit="system_bd">"Generating: dispatcher"</message>
   <message level="Info" culprit="system_bd">"Generating: read_master"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_tristate_conduit_bridge_181_naoupdy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_pkulkta"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_timing_adapter_181_4ceyadi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_onchip_memory2_181_ekbyzqi"</message>
   <message level="Info" culprit="sys_tlb_mem">Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_ekbyzqi'</message>
   <message level="Info" culprit="sys_tlb_mem">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_ekbyzqi --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0016_sys_tlb_mem_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0016_sys_tlb_mem_gen//system_bd_altera_avalon_onchip_memory2_181_ekbyzqi_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_tlb_mem">Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_ekbyzqi'</message>
   <message level="Info" culprit="system_bd">"Generating: axi_dmac"</message>
   <message level="Info" culprit="system_bd">"Generating: util_cpack"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_o6tjsqa"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_wvauzsi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_y55ibki"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_fk5hakq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_3l6vajq"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_ifjucri"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_jkqvu3i"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_35yalzy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_5h2wizi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_hy55ybi"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_agent"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_pdke4ry"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_e7v4oka"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_tmmt7mq"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_5nwlmuy"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_slave_ni"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_47fgbri"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_agent"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_zn255xi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_ud7dcxq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_2fdjoey"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_25xtenq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_6bjmpii"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_hmqkkwi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_zbwitoq"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_jlajz7i"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_2sfvzsi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_4tfi4ky"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_iovyooq"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_width_adapter"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_ehr42rq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_ojgycvi"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_imbpwqq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_cidgwia"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_cmuyv5y"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_pio_181_sesqgfy"</message>
   <message level="Info" culprit="sys_gpio_bd">Starting RTL generation for module 'system_bd_altera_avalon_pio_181_sesqgfy'</message>
   <message level="Info" culprit="sys_gpio_bd">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_sesqgfy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0009_sys_gpio_bd_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0009_sys_gpio_bd_gen//system_bd_altera_avalon_pio_181_sesqgfy_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_gpio_bd">Done RTL generation for module 'system_bd_altera_avalon_pio_181_sesqgfy'</message>
   <message level="Info" culprit="system_bd">"Generating: util_upack"</message>
  </messages>
 </entity>
 <entity
   kind="adi_jesd204"
   version="1.0"
   name="system_bd_adi_jesd204_10_ghf5ywa">
  <parameter name="LANE_RATE" value="10000.0" />
  <parameter name="LANE_INVERT" value="0" />
  <parameter name="SOFT_PCS" value="true" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="LANE_MAP" value="0 3 1 2" />
  <parameter name="REFCLK_FREQUENCY" value="333.333333" />
  <parameter name="ID" value="0" />
  <parameter name="SYSCLK_FREQUENCY" value="100.0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="TX_OR_RX_N" value="true" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_ghf5ywa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_ghf5ywa_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_ghf5ywa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_ghf5ywa_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/adi_jesd204/adi_jesd204_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/jesd204/axi_jesd204_tx/axi_jesd204_tx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_tx/jesd204_tx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/axi_adxcvr/axi_adxcvr_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="ad9144_jesd204" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_adi_jesd204_10_ghf5ywa"</message>
   <message level="Info" culprit="system_bd">"Generating: axi_jesd204_tx"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_tx"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq"</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="system_bd">"Generating: axi_adxcvr"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_jesd204_phy_10_oucwlmy"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_glue"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_tx"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_hechn7q"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
  </messages>
 </entity>
 <entity kind="util_adcfifo" version="1.0" name="util_adcfifo">
  <parameter name="DEVICE_TYPE" value="1" />
  <parameter name="DMA_DATA_WIDTH" value="128" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="DMA_READY_ENABLE" value="1" />
  <parameter name="DMA_ADDRESS_WIDTH" value="16" />
  <parameter name="ADC_DATA_WIDTH" value="128" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_adcfifo_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_adcfifo_10\synth\ad_axis_inf_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_adcfifo_10\synth\util_adcfifo.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_adcfifo_10\synth\util_adcfifo_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_adcfifo_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_adcfifo_10\synth\ad_axis_inf_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_adcfifo_10\synth\util_adcfifo.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_adcfifo_10\synth\util_adcfifo_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/library/util_adcfifo/util_adcfifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="ad9680_adcfifo" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: util_adcfifo"</message>
   <message level="Info" culprit="alt_mem_asym">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_vay5xwy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_tvjdyoy"</message>
  </messages>
 </entity>
 <entity
   kind="adi_jesd204"
   version="1.0"
   name="system_bd_adi_jesd204_10_zy2um7q">
  <parameter name="LANE_RATE" value="10000.0" />
  <parameter name="LANE_INVERT" value="0" />
  <parameter name="SOFT_PCS" value="true" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="LANE_MAP" value="" />
  <parameter name="REFCLK_FREQUENCY" value="333.333333" />
  <parameter name="ID" value="1" />
  <parameter name="SYSCLK_FREQUENCY" value="100.0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="TX_OR_RX_N" value="false" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_zy2um7q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_zy2um7q_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_zy2um7q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\adi_jesd204_10\synth\system_bd_adi_jesd204_10_zy2um7q_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/adi_jesd204/adi_jesd204_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_rx/jesd204_rx_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/axi_jesd204_rx/axi_jesd204_rx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/axi_adxcvr/axi_adxcvr_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="ad9680_jesd204" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_adi_jesd204_10_zy2um7q"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_jesd204_phy_10_ti5bfii"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_l7fzjpq"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_glue"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_rx"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_rx"</message>
   <message level="Info" culprit="system_bd">"Generating: axi_jesd204_rx"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
   <message level="Info" culprit="system_bd">"Generating: axi_adxcvr"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
  </messages>
 </entity>
 <entity kind="util_dacfifo" version="1.0" name="util_dacfifo">
  <parameter name="ADDRESS_WIDTH" value="10" />
  <parameter name="DATA_WIDTH" value="128" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_dacfifo_10\synth\ad_mem.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_dacfifo_10\synth\ad_mem_asym.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_dacfifo_10\synth\ad_b2g.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_dacfifo_10\synth\ad_g2b.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_dacfifo_10\synth\util_dacfifo.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_dacfifo_10\synth\util_dacfifo_bypass.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_dacfifo_10\synth\util_dacfifo_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_dacfifo_10\synth\ad_mem.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_dacfifo_10\synth\ad_mem_asym.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_dacfifo_10\synth\ad_b2g.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_dacfifo_10\synth\ad_g2b.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_dacfifo_10\synth\util_dacfifo.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_dacfifo_10\synth\util_dacfifo_bypass.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_dacfifo_10\synth\util_dacfifo_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/library/util_dacfifo/util_dacfifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="avl_ad9144_fifo" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: util_dacfifo"</message>
  </messages>
 </entity>
 <entity kind="avl_adxcfg" version="1.0" name="avl_adxcfg">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\avl_adxcfg_10\synth\avl_adxcfg.v"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\avl_adxcfg_10\synth\avl_adxcfg.v"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/avl_adxcfg/avl_adxcfg_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd"
     as="avl_adxcfg_0,avl_adxcfg_1,avl_adxcfg_2,avl_adxcfg_3" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: avl_adxcfg"</message>
  </messages>
 </entity>
 <entity kind="axi_ad9144" version="1.0" name="axi_ad9144">
  <parameter name="QUAD_OR_DUAL_N" value="0" />
  <parameter name="ID" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_mul.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_dds_cordic_pipe.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_dds_sine_cordic.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_dds_sine.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_dds_2.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_dds_1.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_dds.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_perfect_shuffle.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_xfer_cntrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_xfer_status.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_dac_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_dac_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_core.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_framer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_pn.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_regmap.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\axi_ad9144.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_xfer_cntrl_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_xfer_status_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_rst_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_mul.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_dds_cordic_pipe.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_dds_sine_cordic.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_dds_sine.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_dds_2.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_dds_1.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_dds.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_perfect_shuffle.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_xfer_cntrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_xfer_status.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_dac_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_dac_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_core.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_framer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_pn.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\ad_ip_jesd204_tpl_dac_regmap.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\axi_ad9144.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_xfer_cntrl_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_xfer_status_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9144_10\synth\up_rst_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/library/axi_ad9144/axi_ad9144_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="axi_ad9144_core" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: axi_ad9144"</message>
  </messages>
 </entity>
 <entity kind="axi_dmac" version="1.0" name="axi_dmac">
  <parameter name="ASYNC_CLK_REQ_SRC" value="1" />
  <parameter name="DMA_LENGTH_WIDTH" value="24" />
  <parameter name="FIFO_SIZE" value="16" />
  <parameter name="CLK_DOMAIN_SRC_SAXI" value="0" />
  <parameter name="ASYNC_CLK_SRC_DEST" value="0" />
  <parameter name="CLK_DOMAIN_REQ" value="4" />
  <parameter name="CLK_DOMAIN_DEST_FIFO" value="0" />
  <parameter name="ASYNC_CLK_DEST_REQ_MANUAL" value="1" />
  <parameter name="ID" value="0" />
  <parameter name="AUTO_ASYNC_CLK" value="true" />
  <parameter name="ASYNC_CLK_SRC_DEST_MANUAL" value="1" />
  <parameter name="AXI_SLICE_SRC" value="0" />
  <parameter name="CLK_DOMAIN_DEST_AXI" value="0" />
  <parameter name="USE_TLAST_DEST" value="1" />
  <parameter name="CYCLIC" value="0" />
  <parameter name="USE_TLAST_SRC" value="0" />
  <parameter name="CLK_DOMAIN_DEST_SAXI" value="6" />
  <parameter name="DMA_TYPE_SRC" value="0" />
  <parameter name="DMA_DATA_WIDTH_DEST" value="128" />
  <parameter name="DISABLE_DEBUG_REGISTERS" value="0" />
  <parameter name="DMA_DATA_WIDTH_SRC" value="128" />
  <parameter name="AXI_SLICE_DEST" value="0" />
  <parameter name="DMA_2D_TRANSFER" value="0" />
  <parameter name="SYNC_TRANSFER_START" value="0" />
  <parameter name="ASYNC_CLK_REQ_SRC_MANUAL" value="1" />
  <parameter name="ASYNC_CLK_DEST_REQ" value="1" />
  <parameter name="CLK_DOMAIN_SRC_FIFO" value="0" />
  <parameter name="MAX_BYTES_PER_BURST" value="128" />
  <parameter name="DMA_TYPE_DEST" value="1" />
  <parameter name="DMA_AXI_PROTOCOL_DEST" value="1" />
  <parameter name="ENABLE_DIAGNOSTICS_IF" value="0" />
  <parameter name="DMA_AXI_PROTOCOL_SRC" value="1" />
  <parameter name="CLK_DOMAIN_SRC_AXI" value="6" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\util_axis_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\address_sync.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\ad_mem.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\inc_id.vh"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\resp.vh"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_burst_memory.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_regmap.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_regmap_request.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_reset_manager.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_resize_dest.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_resize_src.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_response_manager.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_transfer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\address_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\data_mover.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\request_arb.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\request_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\response_handler.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_register_slice.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\2d_transfer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\dest_axi_mm.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\dest_axi_stream.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\dest_fifo_inf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\src_axi_mm.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\src_axi_stream.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\src_fifo_inf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\splitter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\response_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\util_axis_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\address_sync.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\ad_mem.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\inc_id.vh"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\resp.vh"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_burst_memory.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_regmap.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_regmap_request.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_reset_manager.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_resize_dest.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_resize_src.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_response_manager.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_transfer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\address_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\data_mover.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\request_arb.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\request_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\response_handler.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_register_slice.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\2d_transfer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\dest_axi_mm.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\dest_axi_stream.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\dest_fifo_inf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\src_axi_mm.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\src_axi_stream.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\src_fifo_inf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\splitter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\response_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_dmac_10\synth\axi_dmac_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/library/axi_dmac/axi_dmac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="axi_ad9144_dma,axi_ad9680_dma" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: axi_dmac"</message>
  </messages>
 </entity>
 <entity kind="axi_ad9680" version="1.0" name="axi_ad9680">
  <parameter name="ID" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_pnmon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_datafmt.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_xfer_cntrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_xfer_status.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_adc_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_adc_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_xcvr_rx_if.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_pnmon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_core.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_deframer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_regmap.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\axi_ad9680.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_xfer_cntrl_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_xfer_status_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_rst_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_rst.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_pnmon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_datafmt.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_xfer_cntrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_xfer_status.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_adc_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_adc_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_xcvr_rx_if.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_pnmon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_channel.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_core.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_deframer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc_regmap.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\ad_ip_jesd204_adc.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\axi_ad9680.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_xfer_cntrl_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_xfer_status_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_ad9680_10\synth\up_rst_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/library/axi_ad9680/axi_ad9680_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="axi_ad9680_core" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: axi_ad9680"</message>
  </messages>
 </entity>
 <entity
   kind="altera_nios2_gen2"
   version="18.1"
   name="system_bd_altera_nios2_gen2_181_emjtsyi">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="32768" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 1 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 1 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 1 USES_SECOND_GENERATION_PART_INFO 1 USES_SECOND_GENERATION_POWER_ANALYZER 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="sys_tlb_mem.s2" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="1" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="29" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="4095" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="icache_size" value="32768" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sys_ddr3_cntrl_arch.ctrl_amm_0&apos; start=&apos;0x0&apos; end=&apos;0x10000000&apos; type=&apos;altera_emif_arch_nf.ctrl_amm_0&apos; /&gt;&lt;slave name=&apos;ad9144_jesd204.link_reconfig&apos; start=&apos;0x10020000&apos; end=&apos;0x10024000&apos; type=&apos;adi_jesd204.link_reconfig&apos; /&gt;&lt;slave name=&apos;ad9144_jesd204.link_management&apos; start=&apos;0x10024000&apos; end=&apos;0x10025000&apos; type=&apos;adi_jesd204.link_management&apos; /&gt;&lt;slave name=&apos;ad9144_jesd204.link_pll_reconfig&apos; start=&apos;0x10025000&apos; end=&apos;0x10026000&apos; type=&apos;adi_jesd204.link_pll_reconfig&apos; /&gt;&lt;slave name=&apos;ad9144_jesd204.lane_pll_reconfig&apos; start=&apos;0x10026000&apos; end=&apos;0x10027000&apos; type=&apos;adi_jesd204.lane_pll_reconfig&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_0.rcfg_s0&apos; start=&apos;0x10028000&apos; end=&apos;0x10029000&apos; type=&apos;avl_adxcfg.rcfg_s0&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_1.rcfg_s0&apos; start=&apos;0x10029000&apos; end=&apos;0x1002A000&apos; type=&apos;avl_adxcfg.rcfg_s0&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_2.rcfg_s0&apos; start=&apos;0x1002A000&apos; end=&apos;0x1002B000&apos; type=&apos;avl_adxcfg.rcfg_s0&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_3.rcfg_s0&apos; start=&apos;0x1002B000&apos; end=&apos;0x1002C000&apos; type=&apos;avl_adxcfg.rcfg_s0&apos; /&gt;&lt;slave name=&apos;axi_ad9144_dma.s_axi&apos; start=&apos;0x1002C000&apos; end=&apos;0x1002D000&apos; type=&apos;axi_dmac.s_axi&apos; /&gt;&lt;slave name=&apos;axi_ad9144_core.s_axi&apos; start=&apos;0x10030000&apos; end=&apos;0x10040000&apos; type=&apos;axi_ad9144.s_axi&apos; /&gt;&lt;slave name=&apos;ad9680_jesd204.link_reconfig&apos; start=&apos;0x10040000&apos; end=&apos;0x10044000&apos; type=&apos;adi_jesd204.link_reconfig&apos; /&gt;&lt;slave name=&apos;ad9680_jesd204.link_management&apos; start=&apos;0x10044000&apos; end=&apos;0x10045000&apos; type=&apos;adi_jesd204.link_management&apos; /&gt;&lt;slave name=&apos;ad9680_jesd204.link_pll_reconfig&apos; start=&apos;0x10045000&apos; end=&apos;0x10046000&apos; type=&apos;adi_jesd204.link_pll_reconfig&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_0.rcfg_s1&apos; start=&apos;0x10048000&apos; end=&apos;0x10049000&apos; type=&apos;avl_adxcfg.rcfg_s1&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_1.rcfg_s1&apos; start=&apos;0x10049000&apos; end=&apos;0x1004A000&apos; type=&apos;avl_adxcfg.rcfg_s1&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_2.rcfg_s1&apos; start=&apos;0x1004A000&apos; end=&apos;0x1004B000&apos; type=&apos;avl_adxcfg.rcfg_s1&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_3.rcfg_s1&apos; start=&apos;0x1004B000&apos; end=&apos;0x1004C000&apos; type=&apos;avl_adxcfg.rcfg_s1&apos; /&gt;&lt;slave name=&apos;axi_ad9680_dma.s_axi&apos; start=&apos;0x1004C000&apos; end=&apos;0x1004D000&apos; type=&apos;axi_dmac.s_axi&apos; /&gt;&lt;slave name=&apos;axi_ad9680_core.s_axi&apos; start=&apos;0x10050000&apos; end=&apos;0x10060000&apos; type=&apos;axi_ad9680.s_axi&apos; /&gt;&lt;slave name=&apos;sys_int_mem.s1&apos; start=&apos;0x10140000&apos; end=&apos;0x10168000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sys_cpu.debug_mem_slave&apos; start=&apos;0x10180800&apos; end=&apos;0x10181000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sys_ethernet.control_port&apos; start=&apos;0x10181000&apos; end=&apos;0x10181400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;sys_spi.spi_control_port&apos; start=&apos;0x10181400&apos; end=&apos;0x10181420&apos; type=&apos;altera_avalon_spi.spi_control_port&apos; /&gt;&lt;slave name=&apos;sys_timer_1.s1&apos; start=&apos;0x10181420&apos; end=&apos;0x10181440&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;sys_ethernet_dma_rx.descriptor_slave&apos; start=&apos;0x10181440&apos; end=&apos;0x10181460&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sys_ethernet_dma_tx.descriptor_slave&apos; start=&apos;0x10181460&apos; end=&apos;0x10181480&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sys_ethernet_dma_tx.csr&apos; start=&apos;0x10181480&apos; end=&apos;0x101814A0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_ethernet_dma_rx.csr&apos; start=&apos;0x101814A0&apos; end=&apos;0x101814C0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_gpio_in.s1&apos; start=&apos;0x101814C0&apos; end=&apos;0x101814D0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sys_gpio_bd.s1&apos; start=&apos;0x101814D0&apos; end=&apos;0x101814E0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sys_ethernet_dma_rx.response&apos; start=&apos;0x101814E0&apos; end=&apos;0x101814E8&apos; type=&apos;altera_msgdma.response&apos; /&gt;&lt;slave name=&apos;sys_id.control_slave&apos; start=&apos;0x101814E8&apos; end=&apos;0x101814F0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;sys_uart.avalon_jtag_slave&apos; start=&apos;0x101814F0&apos; end=&apos;0x101814F8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sys_gpio_out.s1&apos; start=&apos;0x10181500&apos; end=&apos;0x10181510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sys_timer_2.s1&apos; start=&apos;0x10181520&apos; end=&apos;0x10181540&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;sys_flash.uas&apos; start=&apos;0x11000000&apos; end=&apos;0x12000000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="sys_ddr3_cntrl_arch.ctrl_amm_0" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="3" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="sys_flash.uas" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="sys_cpu.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="32768" />
  <parameter name="breakSlave" value="sys_cpu.jtag_debug_module" />
  <parameter name="exceptionOffset" value="32" />
  <parameter
     name="tightlyCoupledDataMaster0MapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sys_tlb_mem.s1&apos; start=&apos;0x10200000&apos; end=&apos;0x10228000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="270010400" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="285212672" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="270536704" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="1" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="4096" />
  <parameter name="mmu_enabled" value="true" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="29" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="4" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Arria 10" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="false" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sys_ddr3_cntrl_arch.ctrl_amm_0&apos; start=&apos;0x0&apos; end=&apos;0x10000000&apos; type=&apos;altera_emif_arch_nf.ctrl_amm_0&apos; /&gt;&lt;slave name=&apos;sys_int_mem.s1&apos; start=&apos;0x10140000&apos; end=&apos;0x10168000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sys_cpu.debug_mem_slave&apos; start=&apos;0x10180800&apos; end=&apos;0x10181000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sys_flash.uas&apos; start=&apos;0x11000000&apos; end=&apos;0x12000000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter
     name="tightlyCoupledInstructionMaster0MapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sys_tlb_mem.s2&apos; start=&apos;0x10200000&apos; end=&apos;0x10228000&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_181\synth\system_bd_altera_nios2_gen2_181_emjtsyi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_181\synth\system_bd_altera_nios2_gen2_181_emjtsyi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_181\synth\system_bd_altera_nios2_gen2_181_emjtsyi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_181\synth\system_bd_altera_nios2_gen2_181_emjtsyi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="sys_cpu" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_nios2_gen2_181_emjtsyi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_nios2_gen2_unit_181_ajz7wea"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_bd_altera_nios2_gen2_unit_181_ajz7wea'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_bd_altera_nios2_gen2_unit_181_ajz7wea --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0030_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0030_cpu_gen//system_bd_altera_nios2_gen2_unit_181_ajz7wea_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:29 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:29 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Micro-ITLB</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:33 (*)       Micro-DTLB</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:34 (*)     TLB</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:35 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:37 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:38 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_bd_altera_nios2_gen2_unit_181_ajz7wea'</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif"
   version="18.1"
   name="system_bd_altera_emif_181_xjayrdi">
  <parameter name="BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC" value="11" />
  <parameter name="PHY_DDR4_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR4_RTT_PARK" value="DDR4_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_QDR2_STARTING_VREFIN" value="70.0" />
  <parameter name="DIAG_DDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_QDR4_USE_ADDR_PARITY" value="false" />
  <parameter name="MEM_DDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
  <parameter name="PHY_RLD3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR2_RDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_VERBOSE_IOAUX" value="false" />
  <parameter name="PHY_DDR4_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_RLD2_DK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
  <parameter name="CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
  <parameter
     name="CTRL_RLD3_ADDR_ORDER_ENUM"
     value="RLD3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="MEM_RLD2_TCKH_CYC" value="0.45" />
  <parameter name="MEM_DDR3_TIS_PS" value="60" />
  <parameter name="MEM_DDR3_TIH_PS" value="95" />
  <parameter name="MEM_READ_LATENCY" value="14.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TCCD_S_CYC" value="4" />
  <parameter name="PHY_DDR3_USER_DATA_IO_STD_ENUM" value="IO_STD_SSTL_15" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_ADDR_WIDTH" value="12" />
  <parameter name="PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RLD2_DQ_PER_RD_GROUP" value="9" />
  <parameter name="PLL_DISALLOW_EXTRA_CLKS" value="false" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_FAST_SIM" value="true" />
  <parameter
     name="PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter
     name="MEM_DDR4_FINE_GRANULARITY_REFRESH"
     value="DDR4_FINE_REFRESH_FIXED_1X" />
  <parameter name="PHY_DDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_MR" value="0" />
  <parameter name="PLL_ADD_EXTRA_CLKS" value="0" />
  <parameter name="PHY_QDR4_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MPR_READ_FORMAT" value="DDR4_MPR_READ_FORMAT_SERIAL" />
  <parameter name="PHY_QDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_RLD3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_TIS_DERATING_PS" value="0" />
  <parameter name="DIAG_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TWTR_L_CYC" value="9" />
  <parameter name="MEM_DDR3_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="BOARD_DDR4_CK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PHY_RLD2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_WTCL" value="10" />
  <parameter name="BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR4_PER_DRAM_ADDR" value="false" />
  <parameter name="MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_QDR4_TCKQK_MAX_PS" value="225" />
  <parameter name="PHY_TARGET_IS_ES3" value="false" />
  <parameter name="MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
  <parameter name="PHY_TARGET_IS_ES2" value="false" />
  <parameter name="PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_COL_ADDR_WIDTH" value="10" />
  <parameter name="DIAG_QDR2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="BOARD_LPDDR3_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="DIAG_DDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="EX_DESIGN_GUI_RLD2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
  <parameter name="DIAG_LPDDR3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
  <parameter name="MEM_QDR2_DATA_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_LPDDR3_DATA_LATENCY" value="LPDDR3_DL_RL12_WL6" />
  <parameter name="BOARD_RLD3_RCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_AC_PAR_EN" value="false" />
  <parameter name="DIAG_DDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_PS" value="5500" />
  <parameter name="BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_QDR4_SPEEDBIN_ENUM" value="QDR4_SPEEDBIN_2133" />
  <parameter name="MEM_QDR4_AC_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="DIAG_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_DB_DQ_DRV_ENUM" value="DDR4_DB_DRV_STR_RZQ_7" />
  <parameter name="MEM_DDR3_TDSS_CYC" value="0.18" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="MEM_DDR3_TREFI_US" value="7.8" />
  <parameter name="DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TWLH_PS" value="108.0" />
  <parameter name="MEM_DDR3_TDSH_CYC" value="0.18" />
  <parameter name="BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="DIAG_DDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_QDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
  <parameter
     name="CTRL_DDR3_ADDR_ORDER_ENUM"
     value="DDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
  <parameter name="MEM_DDR4_TWLS_PS" value="108.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
  <parameter name="MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="IN_OCT_120_CAL" />
  <parameter name="PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_QDR2_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR3_TFAW_CYC" value="38" />
  <parameter name="BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="CTRL_DDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR3_SPEEDBIN_ENUM" value="DDR3_SPEEDBIN_2133" />
  <parameter name="MEM_DDR4_TQSH_CYC" value="0.38" />
  <parameter name="DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE" value="false" />
  <parameter name="PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="CTRL_DDR3_MMR_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_TRRD_CYC" value="8" />
  <parameter name="PHY_DDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_QDR2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter
     name="DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TTL_DM_WIDTH" value="8" />
  <parameter name="PHY_RLD2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="PHY_TARGET_SPEEDGRADE" value="I1" />
  <parameter name="PHY_RLD3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="MEM_RLD2_DEVICE_DEPTH" value="1" />
  <parameter name="PHY_LPDDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="MEM_RLD2_DEVICE_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
  <parameter name="MEM_DDR3_CFG_GEN_SBE" value="false" />
  <parameter name="BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR3_TTL_CS_WIDTH" value="1" />
  <parameter name="PHY_CORE_CLKS_SHARING_ENUM" value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_HAS_SIM_SUPPORT" value="true" />
  <parameter name="MEM_QDR2_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR4_TTL_DQ_WIDTH" value="72" />
  <parameter name="MEM_DDR4_SPEEDBIN_ENUM" value="DDR4_SPEEDBIN_2400" />
  <parameter name="CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_TDSS_CYC" value="0.2" />
  <parameter name="EX_DESIGN_GUI_QDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="DIAG_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_DDR3_CK_IO_STD_ENUM" value="IO_STD_SSTL_15_C1" />
  <parameter name="PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS" />
  <parameter name="MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
  <parameter name="MEM_LPDDR3_TREFI_US" value="3.9" />
  <parameter name="MEM_RLD3_TIS_AC_MV" value="150" />
  <parameter name="MEM_DDR4_R_ODT0_2X2" value="off,off" />
  <parameter name="PHY_DDR3_CAL_ADDR1" value="8" />
  <parameter name="PHY_DDR3_CAL_ADDR0" value="0" />
  <parameter name="MEM_RLD2_TWL" value="9" />
  <parameter name="MEM_LPDDR3_TDH_DC_MV" value="100" />
  <parameter name="BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
  <parameter name="BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="EX_DESIGN_GUI_DDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT0_1X1" value="on" />
  <parameter name="MEM_LPDDR3_R_ODT0_1X1" value="off" />
  <parameter name="PHY_DDR3_CK_MODE_ENUM" value="CURRENT_ST_12" />
  <parameter name="MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
  <parameter name="PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
  <parameter
     name="MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
     value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="DIAG_RLD2_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR3_USER_CK_IO_STD_ENUM" value="IO_STD_SSTL_15_C1" />
  <parameter name="PHY_LPDDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_15" />
  <parameter name="MEM_DDR4_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="PHY_QDR2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_QDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TFAW_NS" value="35.0" />
  <parameter name="BOARD_LPDDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_DM_WIDTH" value="8" />
  <parameter name="PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_RLD3_QK_WIDTH" value="4" />
  <parameter name="PHY_QDR2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_CK_MODE_ENUM" value="CURRENT_ST_12" />
  <parameter name="PHY_QDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="FAMILY_ENUM" value="FAMILY_ARRIA10" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PHY_DDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_ADDR_WIDTH" value="21" />
  <parameter name="DIAG_BOARD_DELAY_CONFIG_STR" value="" />
  <parameter name="MEM_LPDDR3_TRP_NS" value="18.0" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="MEM_DDR3_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="INTERNAL_TESTING_MODE" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_AC_IO_STD_ENUM" value="IO_STD_SSTL_15_C1" />
  <parameter name="MEM_RLD3_BL" value="2" />
  <parameter name="MEM_RLD3_TIS_PS" value="85" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="MEM_DDR4_TCL" value="18" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR4_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_PING_PONG_EN" value="false" />
  <parameter name="PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_IO_VOLTAGE" value="1.8" />
  <parameter name="MEM_LPDDR3_TQSH_CYC" value="0.38" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_MR3" value="196608" />
  <parameter name="MEM_DDR3_MR2" value="131112" />
  <parameter name="MEM_DDR3_MR1" value="65602" />
  <parameter name="BOARD_RLD3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_MR0" value="36" />
  <parameter name="MEM_RLD3_TIH_PS" value="65" />
  <parameter name="BOARD_DDR3_RCLK_ISI_NS" value="0.17" />
  <parameter name="PHY_RLD2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TMRD_CK_CYC" value="4" />
  <parameter name="MEM_RLD2_TRL" value="8" />
  <parameter name="DIAG_QDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_QDR2_AVL_SYMBOL_WIDTH" value="9" />
  <parameter
     name="MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
     value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
  <parameter name="MEM_RLD2_TRC" value="8" />
  <parameter name="DIAG_QDR2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_TDS_PS" value="-30" />
  <parameter name="PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_TDH_PS" value="5" />
  <parameter name="DIAG_DDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_QDR2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter
     name="PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_LPDDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="BOARD_QDR2_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_RLD2_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_LO" value="4" />
  <parameter name="BOARD_RLD3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_RCD_CKE_IBT_ENUM" value="DDR4_RCD_CKE_IBT_100" />
  <parameter name="BOARD_DDR3_WCLK_ISI_NS" value="0.07" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="MEM_QDR2_BWS_N_PER_DEVICE" value="4" />
  <parameter name="MEM_DDR4_READ_DBI" value="true" />
  <parameter name="MEM_DDR3_TTL_CK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
  <parameter name="MEM_DDR4_RM_WIDTH" value="0" />
  <parameter name="PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
  <parameter name="DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
  <parameter name="MEM_DDR4_TDQSCKDS" value="450" />
  <parameter name="MEM_QDR2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDQSCKDL" value="1200" />
  <parameter name="MEM_DDR4_TDQSCKDM" value="900" />
  <parameter name="BOARD_QDR4_CK_SLEW_RATE" value="4.0" />
  <parameter
     name="MEM_DDR4_DB_RTT_PARK_ENUM"
     value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_RLD3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_AC_IO_STD_ENUM" value="IO_STD_SSTL_15_C1" />
  <parameter name="BOARD_RLD3_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PHY_QDR2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_INTERFACE_ID" value="0" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="PHY_DDR3_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_15" />
  <parameter name="PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_QDR4_CK_IO_STD_ENUM" value="unset" />
  <parameter
     name="EX_DESIGN_GUI_DDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="BOARD_LPDDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DEVICE_DEPTH" value="1" />
  <parameter name="PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_QDR2_ADDR_WIDTH" value="19" />
  <parameter name="PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="EX_DESIGN_GUI_GEN_SYNTH" value="true" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="PHY_QDR2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_LPDDR3_TDH_DERATING_PS" value="0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_D_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3" value="50.0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1" value="50.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0" value="50.0" />
  <parameter name="DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_MAPPED_REFERENCE_CLOCK_FREQUENCY" value="133.333" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK" value="1" />
  <parameter name="PHY_RLD2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="BOARD_DDR4_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PROTOCOL_ENUM" value="PROTOCOL_DDR3" />
  <parameter name="MEM_DDR3_CS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_TINIT_US" value="500" />
  <parameter name="PHY_RLD3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_DM_EN" value="true" />
  <parameter name="PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_AC_MODE_ENUM" value="CURRENT_ST_12" />
  <parameter name="PLL_MAPPED_VCO_FREQUENCY" value="1066.664 MHz" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
  <parameter name="DIAG_QDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TWR_NS" value="15.0" />
  <parameter name="PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TQH_UI" value="0.76" />
  <parameter name="MEM_QDR2_CQ_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_TRP_CYC" value="14" />
  <parameter name="PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_DDR4_TRRD_S_CYC" value="4" />
  <parameter
     name="DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PLL_VCO_CLK_FREQ_MHZ" value="1066.6669999999999" />
  <parameter name="DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_TCCD_L_CYC" value="6" />
  <parameter name="PHY_RLD3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_ENABLE_SOFT_M20K" value="true" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="MEM_RLD3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="MEM_LPDDR3_TDSH_CYC" value="0.2" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TWR_CYC" value="12" />
  <parameter name="DIAG_RLD2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_DQS_NS" value="0.12000000000000001" />
  <parameter name="MEM_DDR4_ODT_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_AC_MODE_ENUM" value="CURRENT_ST_12" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter
     name="CTRL_DDR4_ADDR_ORDER_ENUM"
     value="DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG" />
  <parameter name="MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="MEM_LPDDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="PHY_QDR4_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="CTRL_LPDDR3_REORDER_EN" value="true" />
  <parameter name="DIAG_DDR3_INTERFACE_ID" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
  <parameter name="MEM_DDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD3_TQH_CYC" value="0.38" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
  <parameter name="CTRL_LPDDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR3_TRCD_CYC" value="14" />
  <parameter name="MEM_DDR4_READ_PREAMBLE" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
  <parameter name="BOARD_QDR2_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
  <parameter
     name="PHY_FPGA_SPEEDGRADE_GUI"
     value="I1 (Production) - change device under &apos;View&apos;-&gt;&apos;Device Family&apos;" />
  <parameter name="DIAG_QDR2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter
     name="MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_DDR4_ALERT_N_AC_LANE" value="0" />
  <parameter name="PHY_DDR3_DATA_IO_STD_ENUM" value="IO_STD_SSTL_15" />
  <parameter name="PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
  <parameter name="MEM_RLD3_DM_EN" value="true" />
  <parameter name="MEM_DDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR3_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_DDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_QDR4_ADDR_INV_ENA" value="false" />
  <parameter name="BOARD_DDR3_TDS_DERATING_PS" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="DIAG_DDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_DDR4_ROW_ADDR_WIDTH" value="15" />
  <parameter name="CTRL_DDR4_MMR_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_ADDR_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="MEM_DDR4_TIH_DC_MV" value="75" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="BOARD_RLD3_TIH_DERATING_PS" value="0" />
  <parameter name="DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_LPDDR3_TFAW_NS" value="50.0" />
  <parameter name="MEM_LPDDR3_TDH_PS" value="100" />
  <parameter name="MEM_QDR2_TCQD_NS" value="0.09" />
  <parameter name="PHY_QDR2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_AREF_PROTOCOL_ENUM" value="RLD3_AREF_BAC" />
  <parameter name="PHY_QDR2_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_DDR4_RANKS_PER_DIMM" value="1" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_TDS_PS" value="75" />
  <parameter name="PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD3_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_TCL" value="14" />
  <parameter name="BOARD_RLD3_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TDQSQ_PS" value="66" />
  <parameter name="MEM_LPDDR3_TWLH_PS" value="175.0" />
  <parameter name="BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_QDR2_K_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODTN" value=",," />
  <parameter name="MEM_DDR3_TIS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TRCD_NS" value="13.09" />
  <parameter name="MEM_DDR4_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_WRITE_CMD_LATENCY" value="5" />
  <parameter name="MEM_QDR2_TSA_NS" value="0.23" />
  <parameter name="PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_RLD3_DQ_PER_RD_GROUP" value="9" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_DDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0" value="117.18779296948243" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1" value="117.18779296948243" />
  <parameter name="MEM_QDR4_ADDR_WIDTH" value="21" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2" value="117.18779296948243" />
  <parameter name="PHY_RLD2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5" value="0.0" />
  <parameter name="MEM_DDR4_TRP_NS" value="15.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8" value="0.0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
  <parameter name="MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR2_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR4_RCD_ODT_IBT_ENUM" value="DDR4_RCD_ODT_IBT_100" />
  <parameter name="PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_DM_WIDTH" value="1" />
  <parameter name="MEM_DDR3_W_ODT0_1X1" value="on" />
  <parameter name="CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_BANK_GROUP_WIDTH" value="2" />
  <parameter name="MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT0" value=",," />
  <parameter name="MEM_DDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT2" value=",," />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT1" value=",," />
  <parameter name="MEM_LPDDR3_TWLS_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT3" value=",," />
  <parameter name="PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_PING_PONG_EN" value="false" />
  <parameter
     name="EX_DESIGN_GUI_DDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
  <parameter name="BOARD_QDR4_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_REF_CLK_FREQ_MHZ" value="133.333" />
  <parameter name="MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="DIAG_DDR4_INTERFACE_ID" value="0" />
  <parameter name="PHY_QDR2_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_BANK_ADDR_WIDTH" value="3" />
  <parameter name="DIAG_RLD3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_RLD3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="BOARD_DDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="PHY_RLD3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TDQSCKDS" value="450" />
  <parameter name="MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="MEM_DDR3_TDQSCKDM" value="900" />
  <parameter name="MEM_DDR3_TDQSCKDL" value="1200" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DATA_CALIBRATED_OCT" value="true" />
  <parameter name="PHY_QDR4_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="BOARD_DDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_LPDDR3_DQS_WIDTH" value="1" />
  <parameter name="PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="CTRL_DDR4_STARVE_LIMIT" value="10" />
  <parameter name="BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="0" />
  <parameter name="PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="0" />
  <parameter name="PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="0" />
  <parameter name="CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSQ_UI" value="0.16" />
  <parameter name="DIAG_DDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
  <parameter name="MEM_RLD3_DEVICE_DEPTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_REORDER_EN" value="true" />
  <parameter name="BOARD_DDR4_RDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_RLD3_DATA_LATENCY_MODE_ENUM" value="RLD3_DL_RL16_WL17" />
  <parameter name="MEM_DDR4_TDQSCK_DERV_PS" value="2" />
  <parameter name="MEM_DDR4_CKE_PER_DIMM" value="1" />
  <parameter name="PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="MEM_QDR2_BWS_EN" value="true" />
  <parameter name="DIAG_QDR2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TQSH_CYC" value="0.4" />
  <parameter name="MEM_DDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="BOARD_DDR3_TIH_DERATING_PS" value="0" />
  <parameter name="CTRL_DDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_RLD3_TQKQ_MAX_PS" value="75" />
  <parameter
     name="PHY_RLD3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_QDR4_DATA_INV_ENA" value="true" />
  <parameter name="MEM_DDR4_RCD_CA_IBT_ENUM" value="DDR4_RCD_CA_IBT_100" />
  <parameter name="MEM_DDR4_R_ODT0_1X1" value="off" />
  <parameter name="DIAG_RLD3_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR4_TTL_BANK_ADDR_WIDTH" value="2" />
  <parameter name="DIAG_RLD2_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RLD2_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_CONFIG_ENUM" value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
  <parameter name="PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DINV_WIDTH" value="4" />
  <parameter name="MEM_LPDDR3_TMRR_CK_CYC" value="4" />
  <parameter name="PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_TRAS_CYC" value="36" />
  <parameter name="PHY_RLD2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="DIAG_BYPASS_USER_STAGE" value="true" />
  <parameter name="BOARD_LPDDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DDR3_REF_CLK_FREQ_MHZ" value="133.333" />
  <parameter name="MEM_RLD3_TDH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TWR_CYC" value="16" />
  <parameter name="BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="true" />
  <parameter name="DIAG_FAST_SIM_OVERRIDE" value="FAST_SIM_OVERRIDE_DEFAULT" />
  <parameter name="MEM_LPDDR3_CK_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_WCLK_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_RLD3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="MEM_DDR4_TREFI_US" value="7.8" />
  <parameter name="MEM_RLD2_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR4_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_CFG_GEN_SBE" value="false" />
  <parameter
     name="MEM_DDR4_AC_PARITY_LATENCY"
     value="DDR4_AC_PARITY_LATENCY_DISABLE" />
  <parameter name="PHY_LPDDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="CTRL_DDR4_ECC_EN" value="false" />
  <parameter name="MEM_RLD2_DM_EN" value="true" />
  <parameter name="BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="PHY_RLD2_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
  <parameter name="MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
  <parameter name="MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
  <parameter name="MEM_DDR4_TINIT_CK" value="499" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT0" value="(Drive) RZQ/7,-,-,-" />
  <parameter name="DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="MEM_DDR3_TRFC_NS" value="260.0" />
  <parameter name="MEM_DDR4_CHIP_ID_WIDTH" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
  <parameter name="MEM_DDR4_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_TTL_BANK_GROUP_WIDTH" value="2" />
  <parameter name="CTRL_DDR4_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR4_USE_DEFAULT_ODT" value="true" />
  <parameter name="PHY_RLD3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_RTT_WR_ENUM" value="DDR4_RTT_WR_ODT_DISABLED" />
  <parameter name="BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter
     name="EX_DESIGN_GUI_RLD2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PHY_LPDDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_LPDDR3_PING_PONG_EN" value="false" />
  <parameter name="BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter
     name="PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="BOARD_QDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR3_DQS_WIDTH" value="8" />
  <parameter name="PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT0" value=",," />
  <parameter name="DIAG_QDR2_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_QDR4_TWL_CYC" value="5" />
  <parameter name="DIAG_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT3" value=",," />
  <parameter name="MEM_DDR4_R_DERIVED_ODT2" value=",," />
  <parameter name="MEM_DDR4_R_DERIVED_ODT1" value=",," />
  <parameter name="DIAG_RLD2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CK_CALIBRATED_OCT" value="false" />
  <parameter name="MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
  <parameter name="MEM_DDR3_ROW_ADDR_WIDTH" value="12" />
  <parameter name="MEM_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="CTRL_USER_PRIORITY_EN" value="false" />
  <parameter name="PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_TDQSCK_PS" value="180" />
  <parameter name="PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TIS_AC_MV" value="150" />
  <parameter name="DIAG_QDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSS_CYC" value="0.27" />
  <parameter name="DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_CS_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0" />
  <parameter name="MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0" />
  <parameter name="DIAG_QDR2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="117" />
  <parameter name="MEM_QDR4_DEVICE_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="117" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="117" />
  <parameter name="MEM_DDR3_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PHY_QDR4_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
  <parameter name="MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
  <parameter name="DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDL" value="614" />
  <parameter name="BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDM" value="511" />
  <parameter name="BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_QDR4_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_TDQSCKDS" value="220" />
  <parameter name="MEM_DDR4_R_DERIVED_ODTN" value=",," />
  <parameter name="DIAG_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter
     name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="DIAG_QDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_RLD2_BL" value="4" />
  <parameter name="MEM_RLD2_QK_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter
     name="MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TRAS_NS" value="33.0" />
  <parameter name="MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
  <parameter name="CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
  <parameter name="PHY_LPDDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXT_DOCS" value="false" />
  <parameter name="MEM_DDR4_ALERT_PAR_EN" value="true" />
  <parameter name="DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_DDR4_TTL_RM_WIDTH" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_LPDDR3_DRV_STR" value="LPDDR3_DRV_STR_40D_40U" />
  <parameter name="MEM_RLD2_TDS_NS" value="0.17" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR4_BL" value="2" />
  <parameter name="PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_DDR4_WCLK_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="DIAG_RLD2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TTL_ODT_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TDH_NS" value="0.17" />
  <parameter name="DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR3_ADDR_WIDTH" value="12" />
  <parameter name="MEM_DDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_TTL_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_DDR3_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_RLD3_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_QDR2_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_DEFAULT_VREFOUT" value="true" />
  <parameter name="MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="BOARD_QDR2_K_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="MEM_DDR3_DLL_EN" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
  <parameter name="CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_QDR2_TSD_NS" value="0.23" />
  <parameter
     name="PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PHY_QDR2_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXPOSE_DFT_SIGNALS" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="266.66674999999998" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="533.33349999999996" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="266.66674999999998" />
  <parameter name="MEM_DDR4_TREFI_CYC" value="8320" />
  <parameter name="DIAG_DDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="152.381" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="152.381" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR4_PING_PONG_EN" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_QDR4_AVL_SYMBOL_WIDTH" value="9" />
  <parameter name="DIAG_QDR2_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_RLD2_TQKH_HCYC" value="0.9" />
  <parameter name="MEM_LPDDR3_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TTL_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TTL_DQ_WIDTH" value="64" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_TTL_DATA_WIDTH" value="64" />
  <parameter name="MEM_DDR4_TDVWP_UI" value="0.72" />
  <parameter name="PHY_LPDDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="CTRL_RLD2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_TRCD_CYC" value="14" />
  <parameter name="PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_LPDDR3_TIH_PS" value="100" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="DIAG_QDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
  <parameter name="MEM_DDR3_TTL_ODT_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_DQS_WIDTH" value="8" />
  <parameter name="MEM_LPDDR3_TRCD_CYC" value="17" />
  <parameter name="BOARD_DDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_DDR4_DQ_PER_DQS" value="8" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_USE_RS232_UART" value="false" />
  <parameter name="MEM_LPDDR3_TIS_PS" value="75" />
  <parameter name="MEM_RLD3_WRITE_PROTOCOL_ENUM" value="RLD3_WRITE_1BANK" />
  <parameter name="DIAG_SOFT_NIOS_MODE" value="SOFT_NIOS_MODE_DISABLED" />
  <parameter name="MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_CONFIG_ENUM" value="CONFIG_PHY_ONLY" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_Q_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="MEM_DDR4_TRRD_L_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODTN" value=",," />
  <parameter name="MEM_DDR4_TRCD_NS" value="15.0" />
  <parameter name="MEM_DDR3_DQ_WIDTH" value="64" />
  <parameter name="MEM_LPDDR3_TWL_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT2" value=",," />
  <parameter name="BOARD_LPDDR3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT3" value=",," />
  <parameter name="MEM_DDR4_TRTP_CYC" value="9" />
  <parameter name="PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP"
     value="Range 2 - 45% to 77.5%" />
  <parameter
     name="DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_LPDDR3_DM_EN" value="true" />
  <parameter name="DIAG_DDR4_CAL_ADDR0" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT0" value=",," />
  <parameter name="DIAG_DDR4_CAL_ADDR1" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT1" value=",," />
  <parameter name="BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter
     name="EX_DESIGN_GUI_QDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PHY_DDR4_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_QDR2_THA_NS" value="0.18" />
  <parameter name="BOARD_LPDDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
  <parameter name="BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_DDR4_DEFAULT_IO" value="true" />
  <parameter name="DIAG_DDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_ALERT_N_AC_PIN" value="0" />
  <parameter name="CTRL_LPDDR3_MMR_EN" value="false" />
  <parameter name="PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_CKE_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_LPDDR3_TIH_DERATING_PS" value="0" />
  <parameter name="BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_DDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_RCD_CS_IBT_ENUM" value="DDR4_RCD_CS_IBT_100" />
  <parameter name="CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_REORDER_EN" value="true" />
  <parameter name="PHY_DDR3_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="BOARD_DDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="MEM_QDR4_DQ_PER_RD_GROUP" value="18" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TINIT_US" value="500" />
  <parameter name="MEM_DDR4_TRP_CYC" value="14" />
  <parameter name="DIAG_QDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_CKE_WIDTH" value="1" />
  <parameter name="PHY_RLD2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_TIH_DC_MV" value="100" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_MAPPED_EXTERNAL_PLL_MODE" value="false" />
  <parameter
     name="CTRL_LPDDR3_ADDR_ORDER_ENUM"
     value="LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="DIAG_RLD2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_CFG_GEN_DBE" value="false" />
  <parameter name="MEM_DDR4_RCD_COMMAND_LATENCY" value="1" />
  <parameter name="DIAG_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR4_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
  <parameter name="MEM_LPDDR3_TRTP_CYC" value="6" />
  <parameter name="MEM_RLD2_WIDTH_EXPANDED" value="false" />
  <parameter name="PHY_QDR2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
  <parameter name="CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CTRL_DDR4_REORDER_EN" value="true" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="BOARD_DDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter
     name="EX_DESIGN_GUI_RLD3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="BOARD_DDR4_TIH_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS" />
  <parameter name="MEM_DDR4_TMRD_CK_CYC" value="8" />
  <parameter name="MEM_LPDDR3_TMRW_CK_CYC" value="10" />
  <parameter name="BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PHY_DDR3_DEFAULT_IO" value="false" />
  <parameter name="MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PHY_QDR4_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="EX_DESIGN_GUI_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_ODT_WIDTH" value="1" />
  <parameter name="BOARD_DDR4_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
  <parameter name="MEM_DDR3_LRDIMM_EXTENDED_CONFIG" value="000000000000000000" />
  <parameter name="MEM_QDR2_TWL_CYC" value="1" />
  <parameter name="PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
  <parameter name="CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_WIDTH" value="36" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_TINIT_US" value="500" />
  <parameter name="DIAG_USE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="DIAG_LPDDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
  <parameter name="MEM_DDR4_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="117.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="117.0" />
  <parameter name="CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="DIAG_DDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="117.0" />
  <parameter name="PHY_QDR2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_TQH_CYC" value="0.4" />
  <parameter name="PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
  <parameter name="DIAG_DDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="MEM_DATA_MASK_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT0" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT1" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT2" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT3" value=",," />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
  <parameter name="MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
  <parameter name="MEM_DDR4_MR5" value="0" />
  <parameter name="MEM_DDR4_MR4" value="0" />
  <parameter
     name="DIAG_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_MR6" value="0" />
  <parameter name="MEM_DDR4_MR1" value="0" />
  <parameter name="MEM_DDR4_MR0" value="0" />
  <parameter name="PHY_RLD2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MR3" value="0" />
  <parameter name="MEM_DDR4_MR2" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODTN" value=",," />
  <parameter name="CTRL_DDR4_SELF_REFRESH_EN" value="false" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="MEM_RLD2_DQ_WIDTH" value="9" />
  <parameter name="PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
  <parameter name="DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
  <parameter name="BOARD_LPDDR3_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_QDR4_DK_WIDTH" value="4" />
  <parameter name="BOARD_DDR3_RDATA_ISI_NS" value="0.14" />
  <parameter name="MEM_DDR4_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_QDR2_TCQH_NS" value="0.71" />
  <parameter name="BOARD_DDR4_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_STARVE_LIMIT" value="10" />
  <parameter name="MEM_QDR2_DATA_WIDTH" value="36" />
  <parameter name="MEM_LPDDR3_TRAS_NS" value="42.5" />
  <parameter name="BOARD_RLD3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_DDR3_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_QDR4_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_DDR4_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_WLSELECT" value="Set A" />
  <parameter name="MEM_DDR4_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR4_TRAS_NS" value="32.0" />
  <parameter name="MEM_LPDDR3_TRFC_NS" value="210.0" />
  <parameter name="PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter
     name="DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_CK_WIDTH" value="1" />
  <parameter name="PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR4_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
  <parameter name="MEM_RLD3_SPEEDBIN_ENUM" value="RLD3_SPEEDBIN_093E" />
  <parameter name="MEM_DDR4_TRFC_NS" value="260.0" />
  <parameter name="MEM_QDR4_TRL_CYC" value="8" />
  <parameter name="MEM_DDR3_NUM_OF_DIMMS" value="1" />
  <parameter
     name="PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_QDR4_CK_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_QDR4_CR0" value="0" />
  <parameter name="BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="MEM_QDR4_CR1" value="0" />
  <parameter name="MEM_QDR4_CR2" value="0" />
  <parameter name="MEM_QDR4_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_WRITE_DBI" value="false" />
  <parameter name="PHY_DDR4_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_TTL_CKE_WIDTH" value="1" />
  <parameter name="MEM_RLD3_DQ_PER_DEVICE" value="36" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="MEM_DDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_ADDR_WIDTH" value="10" />
  <parameter name="PHY_DDR4_PING_PONG_EN" value="false" />
  <parameter name="MEM_QDR2_TCCQO_NS" value="0.45" />
  <parameter name="BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="BOARD_LPDDR3_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="false" />
  <parameter name="MEM_DDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_SPD_139_DB_REV" value="0" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_LRDIMM_EXTENDED_CONFIG" value="" />
  <parameter name="MEM_RLD3_TDS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TINIT_CK" value="499" />
  <parameter name="MEM_DDR4_SELF_RFSH_ABORT" value="false" />
  <parameter name="PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_QDR2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
  <parameter name="PHY_RLD3_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CAL_MODE" value="0" />
  <parameter name="MEM_DDR3_TRFC_CYC" value="278" />
  <parameter name="EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR4_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="MEM_DDR4_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TRL_CYC" value="10" />
  <parameter name="CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="PHY_RLD3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_WTCL" value="12" />
  <parameter name="MEM_RLD3_DEPTH_EXPANDED" value="false" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_TDH_PS" value="55" />
  <parameter
     name="PHY_DDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
  <parameter
     name="PHY_QDR2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_DDR3_TDS_PS" value="53" />
  <parameter name="PHY_QDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TTL_RM_WIDTH" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter
     name="PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PLL_COMPENSATION_MODE" value="emif" />
  <parameter name="BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TRAS_CYC" value="34" />
  <parameter name="PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_QDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_DB_RTT_NOM_ENUM" value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
  <parameter name="CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_QDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="IS_ED_SLAVE" value="false" />
  <parameter name="MEM_DDR3_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_RLD3_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="PHY_LPDDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
  <parameter name="DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
  <parameter name="BOARD_QDR4_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="MEM_LPDDR3_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_MR3" value="0" />
  <parameter name="MEM_LPDDR3_MR2" value="0" />
  <parameter name="MEM_LPDDR3_MR1" value="0" />
  <parameter name="PREV_PROTOCOL_ENUM" value="PROTOCOL_DDR3" />
  <parameter name="MEM_LPDDR3_MR11" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="MEM_DDR3_DM_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter
     name="MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
     value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
  <parameter name="DIAG_QDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_QDR4_TQKQ_MAX_PS" value="75" />
  <parameter name="PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR4_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_TWR_CYC" value="18" />
  <parameter name="MEM_QDR2_TCQDOH_NS" value="-0.09" />
  <parameter name="DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR4_AC_IO_STD_ENUM" value="unset" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="MEM_DDR4_WRITE_CRC" value="false" />
  <parameter name="MEM_DDR3_TTL_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
  <parameter name="MEM_QDR2_BWS_N_WIDTH" value="4" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="22.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="11.2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="11.2" />
  <parameter name="DIAG_QDR2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_CYC" value="3120" />
  <parameter name="MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
  <parameter name="MEM_DDR4_VDIVW_TOTAL" value="136" />
  <parameter name="MEM_DDR3_RM_WIDTH" value="0" />
  <parameter name="MEM_DDR4_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TFAW_CYC" value="27" />
  <parameter name="CTRL_RLD3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR3_RTT_NOM_ENUM" value="DDR3_RTT_NOM_RZQ_2" />
  <parameter name="BOARD_DDR3_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="DIAG_RLD2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PHY_QDR4_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TDS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_W_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="MEM_DDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_SIM_REGTEST_MODE" value="false" />
  <parameter name="PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
  <parameter name="MEM_RLD3_ADDR_WIDTH" value="20" />
  <parameter name="MEM_DDR4_RDIMM_CONFIG" value="" />
  <parameter name="MEM_QDR4_TISH_PS" value="150" />
  <parameter name="BOARD_LPDDR3_WDATA_ISI_NS" value="0.0" />
  <parameter
     name="DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT0" value="RZQ/2,-,-,-" />
  <parameter name="MEM_DDR4_TQH_CYC" value="0.38" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="CTRL_MMR_EN" value="false" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="CTRL_DDR3_ECC_EN" value="false" />
  <parameter name="PHY_TARGET_IS_PRODUCTION" value="true" />
  <parameter name="MEM_DDR4_DB_RTT_WR_ENUM" value="DDR4_DB_RTT_WR_RZQ_3" />
  <parameter name="MEM_QDR4_DQ_WIDTH" value="72" />
  <parameter name="BOARD_DDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_TIS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TFAW_CYC" value="40" />
  <parameter name="DIAG_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_USE_ABSTRACT_PHY" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4" value="152.38057142857141" />
  <parameter name="PHY_QDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3" value="152.38057142857141" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2" value="266.666" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1" value="533.33199999999999" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5" value="100.0" />
  <parameter name="DIAG_RS232_UART_BAUDRATE" value="57600" />
  <parameter name="MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
  <parameter name="MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
  <parameter name="MEM_DDR3_TWLS_PS" value="125.0" />
  <parameter name="MEM_DDR4_TTL_DQS_WIDTH" value="8" />
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR2_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_RDATA_SLEW_RATE" value="3.5" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0" value="266.666" />
  <parameter
     name="PHY_RLD2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PHY_DDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="EX_DESIGN_GUI_GEN_SIM" value="true" />
  <parameter name="PHY_RZQ" value="240" />
  <parameter
     name="EX_DESIGN_GUI_QDR2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_4" />
  <parameter name="MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
  <parameter name="BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TRCD_NS" value="18.0" />
  <parameter name="EX_DESIGN_GUI_DDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_RLD3_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM" value="RLD3_OUTPUT_DRIVE_40" />
  <parameter name="DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
  <parameter name="BOARD_QDR2_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_DQ_WIDTH" value="32" />
  <parameter name="MEM_DDR3_TWLH_PS" value="125.0" />
  <parameter name="PHY_DDR3_DATA_IN_MODE_ENUM" value="IN_OCT_120_CAL" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
  <parameter name="PHY_QDR4_CK_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_QDR4_TCKDK_MAX_PS" value="150" />
  <parameter name="CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="MEM_QDR4_TASH_PS" value="170" />
  <parameter name="PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="false" />
  <parameter name="MEM_RLD3_TCKQK_MAX_PS" value="135" />
  <parameter name="MEM_QDR4_DK_PER_PORT_WIDTH" value="2" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_QDR2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
  <parameter name="CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="PHY_DDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_TTL_NUM_OF_READ_GROUPS" value="8" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_ODT_DISABLED" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
     value="TARGET_DEV_KIT_NONE" />
  <parameter
     name="DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
  <parameter name="DIAG_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR4_SPD_135_RCD_REV" value="0" />
  <parameter name="MEM_DDR4_TIS_AC_MV" value="100" />
  <parameter name="MEM_QDR4_TCSH_PS" value="170" />
  <parameter name="MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
  <parameter name="BOARD_LPDDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_QDR2_TRL_CYC" value="2.5" />
  <parameter name="MEM_DDR4_WRITE_PREAMBLE" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
  <parameter name="MEM_LPDDR3_DM_WIDTH" value="1" />
  <parameter
     name="PHY_QDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TRP_CYC" value="17" />
  <parameter name="PLL_SPEEDGRADE" value="1" />
  <parameter
     name="PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="CTRL_QDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter
     name="PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_RLD3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED" value="false" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
  <parameter name="PHY_LPDDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_DQ_WIDTH" value="72" />
  <parameter name="MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
  <parameter name="BOARD_DDR3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TRAS_CYC" value="36" />
  <parameter name="PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED" value="false" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
  <parameter
     name="MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
     value="DDR4_ALERT_N_PLACEMENT_AUTO" />
  <parameter name="MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_INTERFACE_ID" value="0" />
  <parameter name="BOARD_DDR4_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PHY_DDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_TARGET_IS_ES" value="false" />
  <parameter name="DIAG_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_DDR3_AC_ISI_NS" value="0.17" />
  <parameter name="PHY_QDR2_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_CA_LEVEL_EN" value="false" />
  <parameter name="MEM_DDR4_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR4_TRFC_CYC" value="171" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
  <parameter name="DIAG_LPDDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="152.381" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="152.381" />
  <parameter name="MEM_DDR4_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="DIAG_DDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_RLD2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="533.3335" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="266.66675" />
  <parameter name="BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
  <parameter name="DIAG_RLD3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="266.66675" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_CS_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TDQSQ_PS" value="135" />
  <parameter name="PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_QDR4_DINV_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_MAX_POWERDOWN" value="false" />
  <parameter name="PHY_DDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
  <parameter name="MEM_LPDDR3_TRFC_CYC" value="168" />
  <parameter name="PHY_DDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="MEM_WRITE_LATENCY" value="10" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS" value="true" />
  <parameter name="EX_DESIGN_GUI_DDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="CTRL_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="BOARD_QDR4_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_NWR" value="LPDDR3_NWR_NWR12" />
  <parameter name="DIAG_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="MEM_DDR3_TINIT_CK" value="533334" />
  <parameter name="BOARD_DDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
  <parameter name="DIAG_RLD3_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR4_TDSS_CYC" value="0.18" />
  <parameter name="DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
  <parameter name="MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
  <parameter name="MEM_RLD2_DQ_PER_WR_GROUP" value="9" />
  <parameter name="BOARD_RLD3_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="MEM_LPDDR3_SPEEDBIN_ENUM" value="LPDDR3_SPEEDBIN_1600" />
  <parameter name="DIAG_DDR3_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR3_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR3_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_RLD3_MR0" value="0" />
  <parameter name="CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_ADDR_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RCD_PARITY_CONTROL_WORD" value="13" />
  <parameter name="MEM_RLD2_TAS_NS" value="0.3" />
  <parameter name="CTRL_DDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR2_THD_NS" value="0.18" />
  <parameter name="CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC" value="4" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="system_bd_sys_ddr3_cntrl" />
  <parameter name="MEM_RLD3_MR2" value="0" />
  <parameter name="MEM_RLD3_MR1" value="0" />
  <parameter
     name="PHY_DDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TWTR_CYC" value="6" />
  <parameter name="PHY_AC_CALIBRATED_OCT" value="false" />
  <parameter name="MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_QDR2_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR4_CFG_GEN_DBE" value="false" />
  <parameter name="BOARD_LPDDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD2_DQ_PER_DEVICE" value="9" />
  <parameter name="MEM_DDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="PHY_LPDDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter
     name="MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
  <parameter name="MEM_RLD3_TIH_DC_MV" value="100" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PHY_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_DDR4_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TDQSS_CYC" value="1.25" />
  <parameter name="MEM_LPDDR3_TDS_AC_MV" value="150" />
  <parameter name="MEM_RLD2_TAH_NS" value="0.3" />
  <parameter name="MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
  <parameter name="BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TTL_CKE_WIDTH" value="1" />
  <parameter name="PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="DIAG_ENABLE_JTAG_UART_HEX" value="false" />
  <parameter name="PHY_QDR2_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CS_PER_DIMM" value="1" />
  <parameter name="PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="133.333" />
  <parameter name="BOARD_DDR3_WDATA_ISI_NS" value="0.12" />
  <parameter name="BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TIS_PS" value="60" />
  <parameter name="MEM_DDR4_TIH_PS" value="95" />
  <parameter name="DIAG_RLD3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR3_TRP_NS" value="13.09" />
  <parameter name="BOARD_DDR3_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="CTRL_QDR2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR4_TFAW_NS" value="21.0" />
  <parameter name="PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TDQSS_CYC" value="0.27" />
  <parameter name="PHY_LPDDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
  <parameter name="MEM_RLD3_DQ_WIDTH" value="36" />
  <parameter name="PHY_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_RLD3_DQ_PER_WR_GROUP" value="18" />
  <parameter name="DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
  <parameter name="DIAG_ECLIPSE_DEBUG" value="false" />
  <parameter name="PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_QDR2_BL" value="4" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
  <parameter name="MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
  <parameter name="MEM_DDR3_TWTR_CYC" value="8" />
  <parameter name="BOARD_RLD3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD3_DK_WIDTH" value="2" />
  <parameter name="MEM_DDR4_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
  <parameter name="MEM_TTL_NUM_OF_WRITE_GROUPS" value="8" />
  <parameter name="MEM_DDR4_TTL_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_IO_VOLTAGE" value="1.5" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
  <parameter name="MEM_DDR4_DLL_EN" value="true" />
  <parameter name="MEM_QDR4_QK_WIDTH" value="4" />
  <parameter name="MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="PHY_RLD3_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
  <parameter name="MEM_QDR4_TCKDK_MIN_PS" value="-150" />
  <parameter
     name="PHY_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="BOARD_QDR2_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_TDQSCK_PS" value="165" />
  <parameter name="BOARD_QDR2_AC_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_DDR3_TRTP_CYC" value="8" />
  <parameter name="DIAG_DDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="CTRL_ECC_EN" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TRRD_CYC" value="7" />
  <parameter name="DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_TIMING_REGTEST_MODE" value="false" />
  <parameter name="PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TREFI_CYC" value="8320" />
  <parameter name="BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PHY_RLD2_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
  <parameter name="MEM_QDR4_DATA_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_PING_PONG_EN" value="false" />
  <parameter name="CTRL_DDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PHY_RLD3_IO_VOLTAGE" value="1.2" />
  <parameter name="BOARD_RLD3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TDQSQ_PS" value="75" />
  <parameter name="MEM_DDR4_TWTR_S_CYC" value="3" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
  <parameter name="MEM_QDR4_QK_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_RLD3_DM_WIDTH" value="2" />
  <parameter name="MEM_DDR3_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_181\synth\system_bd_altera_emif_181_xjayrdi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_181\synth\system_bd_altera_emif_181_xjayrdi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_181\synth\system_bd_altera_emif_181_xjayrdi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_181\synth\system_bd_altera_emif_181_xjayrdi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/hwtcl/altera_emif/altera_emif_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_cal_slave/ip_core_nf/altera_emif_cal_slave_nf_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="sys_ddr3_cntrl" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_181_xjayrdi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_cal_slave_nf_181_c5oooyy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_cazrnua"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_onchip_memory2_181_76knrqa"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_76knrqa --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0088_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0088_ioaux_soft_ram_gen//system_bd_altera_avalon_onchip_memory2_181_76knrqa_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_arch_nf_181_trc56rq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse"
   version="18.1"
   name="system_bd_altera_eth_tse_181_3w7teoy">
  <parameter name="enable_clk_sharing" value="false" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="mdio_clk_div" value="40" />
  <parameter name="gbit_only" value="true" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="enable_mac_flow_ctrl" value="false" />
  <parameter name="enable_ecc" value="false" />
  <parameter name="enable_magic_detect" value="true" />
  <parameter name="synchronizer_depth" value="3" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="XCVR_SET_CSR_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="enable_hd_logic" value="false" />
  <parameter name="phyip_en_synce_support" value="false" />
  <parameter name="ena_hash" value="false" />
  <parameter name="phyip_pll_base_data_rate" value="1250 Mbps" />
  <parameter name="nf_phyip_rcfg_enable" value="false" />
  <parameter name="reduced_interface_ena" value="false" />
  <parameter name="deviceFamily" value="ARRIA10" />
  <parameter name="core_version" value="4609" />
  <parameter name="useMDIO" value="true" />
  <parameter name="mbit_only" value="true" />
  <parameter name="XCVR_SET_PRBS_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="nf_lvds_iopll_num_channels" value="4" />
  <parameter name="core_variation" value="MAC_PCS" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="enable_ena" value="32" />
  <parameter name="phyip_pma_bonding_mode" value="x1" />
  <parameter name="isUseMAC" value="true" />
  <parameter name="XCVR_SET_CAPABILITY_REG_ENABLE" value="0" />
  <parameter name="ifGMII" value="MII_GMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="eg_fifo" value="4096" />
  <parameter name="max_channels" value="1" />
  <parameter name="phyip_pll_type" value="CMU" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="deviceFamilyName" value="Arria 10" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="ing_addr" value="12" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="reduced_control" value="false" />
  <parameter name="XCVR_RCFG_JTAG_ENABLE" value="0" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="enable_sgmii" value="true" />
  <parameter name="eg_addr" value="12" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="enable_gmii_loopback" value="false" />
  <parameter name="enable_padding" value="true" />
  <parameter name="dev_version" value="4609" />
  <parameter name="transceiver_type" value="LVDS_IO" />
  <parameter name="isUsePCS" value="true" />
  <parameter name="enable_lgth_check" value="true" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="ing_fifo" value="4096" />
  <parameter name="XCVR_SET_USER_IDENTIFIER" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_181\synth\system_bd_altera_eth_tse_181_3w7teoy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_181\synth\system_bd_altera_eth_tse_181_3w7teoy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_181\synth\system_bd_altera_eth_tse_181_3w7teoy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_181\synth\system_bd_altera_eth_tse_181_3w7teoy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file path="C:/intelFPGA/18.1/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file path="C:/intelFPGA/18.1/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator/altera_eth_tse_nf_lvds_terminator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/altera_eth_tse_avalon_arbiter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/altera_eth_tse_pcs_pma_nf_lvds_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="sys_ethernet" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_eth_tse_181_3w7teoy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_lvds_181_ha24u6i"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_lvds_core20_181_tfp6o7q"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_lvds_181_mkcsf5q"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_lvds_core20_181_y5hozjy"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_eth_tse_mac"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_eth_tse_nf_lvds_terminator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_eth_tse_avalon_arbiter"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_eth_tse_pcs_pma_nf_lvds"</message>
  </messages>
 </entity>
 <entity
   kind="altera_msgdma"
   version="18.1"
   name="system_bd_altera_msgdma_181_zsqwlma">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="1" />
  <parameter name="ERROR_ENABLE" value="1" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="2" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="0" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="DATA_WIDTH" value="64" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = 28" />
  <parameter name="ERROR_WIDTH" value="6" />
  <parameter name="MAX_BYTE" value="2048" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="DATA_FIFO_DEPTH" value="256" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="512" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="ENHANCED_FEATURES" value="1" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="AUTO_MM_READ_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Unaligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="64" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter
     name="AUTO_MM_WRITE_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;sys_ddr3_cntrl_arch.ctrl_amm_0&apos; start=&apos;0x0&apos; end=&apos;0x10000000&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_msgdma_181\synth\system_bd_altera_msgdma_181_zsqwlma.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_msgdma_181\synth\system_bd_altera_msgdma_181_zsqwlma_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_msgdma_181\synth\system_bd_altera_msgdma_181_zsqwlma.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_msgdma_181\synth\system_bd_altera_msgdma_181_zsqwlma_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="sys_ethernet_dma_rx" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_msgdma_181_zsqwlma"</message>
   <message level="Info" culprit="system_bd">"Generating: write_master"</message>
   <message level="Info" culprit="system_bd">"Generating: dispatcher"</message>
  </messages>
 </entity>
 <entity
   kind="altera_msgdma"
   version="18.1"
   name="system_bd_altera_msgdma_181_b637xva">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="1" />
  <parameter name="ERROR_ENABLE" value="1" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="1" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 28" />
  <parameter name="DATA_WIDTH" value="64" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="MAX_BYTE" value="2048" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="DATA_FIFO_DEPTH" value="256" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="512" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="ENHANCED_FEATURES" value="1" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;sys_ddr3_cntrl_arch.ctrl_amm_0&apos; start=&apos;0x0&apos; end=&apos;0x10000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Unaligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="64" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_msgdma_181\synth\system_bd_altera_msgdma_181_b637xva.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_msgdma_181\synth\system_bd_altera_msgdma_181_b637xva_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_msgdma_181\synth\system_bd_altera_msgdma_181_b637xva.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_msgdma_181\synth\system_bd_altera_msgdma_181_b637xva_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="sys_ethernet_dma_tx" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_msgdma_181_b637xva"</message>
   <message level="Info" culprit="system_bd">"Generating: dispatcher"</message>
   <message level="Info" culprit="system_bd">"Generating: read_master"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_tristate_controller"
   version="18.1"
   name="system_bd_altera_generic_tristate_controller_181_o6vsvpq">
  <parameter name="TCM_BYTEENABLE_W" value="4" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="4" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="4" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_OUTPUTENABLE" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="0" />
  <parameter
     name="MODULE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.hwClassnameDriverSupportList,,embeddedsw.configuration.hwClassnameDriverSupportDefault,,embeddedsw.CMacro.SETUP_VALUE,,embeddedsw.CMacro.WAIT_VALUE,,embeddedsw.CMacro.HOLD_VALUE,,embeddedsw.CMacro.TIMING_UNITS,,embeddedsw.CMacro.SIZE,,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,,embeddedsw.memoryInfo.HAS_BYTE_LANE,,embeddedsw.memoryInfo.IS_FLASH,,embeddedsw.memoryInfo.GENERATE_DAT_SYM,,embeddedsw.memoryInfo.GENERATE_FLASH,,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,,embeddedsw.memoryInfo.FLASH_INSTALL_DIR" />
  <parameter name="CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="TCM_WRITE_WAIT" value="144" />
  <parameter name="TCM_READ_WAIT" value="144" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="TCM_DATA_HOLD" value="33" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="TCM_DATA_W" value="32" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="TCM_ADDRESS_W" value="24" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter
     name="INTERFACE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.isFlash,,embeddedsw.configuration.isMemoryDevice,,embeddedsw.configuration.isNonVolatileStorage" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1,,1,,1" />
  <parameter name="TCM_SETUP_WAIT" value="33" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="USE_READ" value="1" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter
     name="MODULE_ASSIGNMENT_VALUES"
     value="altera_avalon_lan91c111:altera_avalon_cfi_flash1616,,altera_avalon_cfi_flash1616,,33,,144,,33,,ns,,134217728u,,32,,1,,1,,1,,1,,SIM_DIR,,APP_DIR" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_generic_tristate_controller_181\synth\system_bd_altera_generic_tristate_controller_181_o6vsvpq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_generic_tristate_controller_181\synth\system_bd_altera_generic_tristate_controller_181_o6vsvpq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_generic_tristate_controller_181\synth\system_bd_altera_generic_tristate_controller_181_o6vsvpq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_generic_tristate_controller_181\synth\system_bd_altera_generic_tristate_controller_181_o6vsvpq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="sys_flash" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_generic_tristate_controller_181_o6vsvpq"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_tristate_controller_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_tristate_controller_aggregator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_tristate_conduit_bridge"
   version="18.1"
   name="system_bd_altera_tristate_conduit_bridge_181_naoupdy">
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;sys_flash.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;24&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_tristate_conduit_bridge_181\synth\system_bd_altera_tristate_conduit_bridge_181_naoupdy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_tristate_conduit_bridge_181\synth\system_bd_altera_tristate_conduit_bridge_181_naoupdy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="sys_flash_bridge" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_tristate_conduit_bridge_181_naoupdy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_pio"
   version="18.1"
   name="system_bd_altera_avalon_pio_181_sesqgfy">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="LEVEL" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="InOut" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_pio_181\synth\system_bd_altera_avalon_pio_181_sesqgfy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_pio_181\synth\system_bd_altera_avalon_pio_181_sesqgfy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="sys_gpio_bd" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_pio_181_sesqgfy"</message>
   <message level="Info" culprit="sys_gpio_bd">Starting RTL generation for module 'system_bd_altera_avalon_pio_181_sesqgfy'</message>
   <message level="Info" culprit="sys_gpio_bd">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_sesqgfy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0009_sys_gpio_bd_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0009_sys_gpio_bd_gen//system_bd_altera_avalon_pio_181_sesqgfy_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_gpio_bd">Done RTL generation for module 'system_bd_altera_avalon_pio_181_sesqgfy'</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_pio"
   version="18.1"
   name="system_bd_altera_avalon_pio_181_wvvmw7a">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="LEVEL" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_pio_181\synth\system_bd_altera_avalon_pio_181_wvvmw7a.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_pio_181\synth\system_bd_altera_avalon_pio_181_wvvmw7a.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="sys_gpio_in" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_pio_181_wvvmw7a"</message>
   <message level="Info" culprit="sys_gpio_in">Starting RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'</message>
   <message level="Info" culprit="sys_gpio_in">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_wvvmw7a --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0010_sys_gpio_in_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0010_sys_gpio_in_gen//system_bd_altera_avalon_pio_181_wvvmw7a_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_gpio_in">Done RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_pio"
   version="18.1"
   name="system_bd_altera_avalon_pio_181_o6mwuyy">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_pio_181\synth\system_bd_altera_avalon_pio_181_o6mwuyy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_pio_181\synth\system_bd_altera_avalon_pio_181_o6mwuyy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="sys_gpio_out" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_pio_181_o6mwuyy"</message>
   <message level="Info" culprit="sys_gpio_out">Starting RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'</message>
   <message level="Info" culprit="sys_gpio_out">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_o6mwuyy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0011_sys_gpio_out_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0011_sys_gpio_out_gen//system_bd_altera_avalon_pio_181_o6mwuyy_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_gpio_out">Done RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sysid_qsys"
   version="18.1"
   name="system_bd_altera_avalon_sysid_qsys_181_oucvy2i">
  <parameter name="id" value="182193580" />
  <parameter name="timestamp" value="1563186343" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_sysid_qsys_181\synth\system_bd_altera_avalon_sysid_qsys_181_oucvy2i.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_sysid_qsys_181\synth\system_bd_altera_avalon_sysid_qsys_181_oucvy2i.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="sys_id" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_sysid_qsys_181_oucvy2i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="system_bd_altera_avalon_onchip_memory2_181_g7nsrqq">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 1 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 1 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 1 USES_SECOND_GENERATION_PART_INFO 1 USES_SECOND_GENERATION_POWER_ANALYZER 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="autoInitializationFileName" value="system_bd_sys_int_mem" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="16" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="16" />
  <parameter name="derived_init_file_name" value="system_bd_sys_int_mem.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Arria 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="163840" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_onchip_memory2_181\synth\system_bd_altera_avalon_onchip_memory2_181_g7nsrqq.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_onchip_memory2_181\synth\system_bd_altera_avalon_onchip_memory2_181_g7nsrqq.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="sys_int_mem" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_onchip_memory2_181_g7nsrqq"</message>
   <message level="Info" culprit="sys_int_mem">Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_g7nsrqq'</message>
   <message level="Info" culprit="sys_int_mem">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_g7nsrqq --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0013_sys_int_mem_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0013_sys_int_mem_gen//system_bd_altera_avalon_onchip_memory2_181_g7nsrqq_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_int_mem">Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_g7nsrqq'</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_spi"
   version="18.1"
   name="system_bd_altera_avalon_spi_181_qzmecjq">
  <parameter name="legacySignalsAllow" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="targetClockRate" value="10000000" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="actualClockRate" value="1.0E7" />
  <parameter name="clockPhase" value="0" />
  <parameter name="masterSPI" value="true" />
  <parameter name="slaveDataBusWidth" value="16" />
  <parameter name="numberOfSlaves" value="8" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="actualSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="inputClockRate" value="100000000" />
  <parameter name="dataWidth" value="8" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="lsbOrderedFirst" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_spi_181\synth\system_bd_altera_avalon_spi_181_qzmecjq.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_spi_181\synth\system_bd_altera_avalon_spi_181_qzmecjq.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_spi/altera_avalon_spi_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="sys_spi" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_spi_181_qzmecjq"</message>
   <message level="Info" culprit="sys_spi">Starting RTL generation for module 'system_bd_altera_avalon_spi_181_qzmecjq'</message>
   <message level="Info" culprit="sys_spi">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=system_bd_altera_avalon_spi_181_qzmecjq --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0014_sys_spi_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0014_sys_spi_gen//system_bd_altera_avalon_spi_181_qzmecjq_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_spi">Done RTL generation for module 'system_bd_altera_avalon_spi_181_qzmecjq'</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_timer"
   version="18.1"
   name="system_bd_altera_avalon_timer_181_ugdfxjy">
  <parameter name="loadValue" value="99999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="1000.0" />
  <parameter name="systemFrequency" value="100000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_timer_181\synth\system_bd_altera_avalon_timer_181_ugdfxjy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_timer_181\synth\system_bd_altera_avalon_timer_181_ugdfxjy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="sys_timer_1,sys_timer_2" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_timer_181_ugdfxjy"</message>
   <message level="Info" culprit="sys_timer_1">Starting RTL generation for module 'system_bd_altera_avalon_timer_181_ugdfxjy'</message>
   <message level="Info" culprit="sys_timer_1">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_bd_altera_avalon_timer_181_ugdfxjy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0015_sys_timer_1_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0015_sys_timer_1_gen//system_bd_altera_avalon_timer_181_ugdfxjy_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_timer_1">Done RTL generation for module 'system_bd_altera_avalon_timer_181_ugdfxjy'</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="system_bd_altera_avalon_onchip_memory2_181_ekbyzqi">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 1 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 1 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 1 USES_SECOND_GENERATION_PART_INFO 1 USES_SECOND_GENERATION_POWER_ANALYZER 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="autoInitializationFileName" value="system_bd_sys_tlb_mem" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="16" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="16" />
  <parameter name="derived_init_file_name" value="system_bd_sys_tlb_mem.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Arria 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="163840" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_onchip_memory2_181\synth\system_bd_sys_tlb_mem.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_onchip_memory2_181\synth\system_bd_altera_avalon_onchip_memory2_181_ekbyzqi.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_onchip_memory2_181\synth\system_bd_sys_tlb_mem.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_onchip_memory2_181\synth\system_bd_altera_avalon_onchip_memory2_181_ekbyzqi.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="sys_tlb_mem" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_onchip_memory2_181_ekbyzqi"</message>
   <message level="Info" culprit="sys_tlb_mem">Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_ekbyzqi'</message>
   <message level="Info" culprit="sys_tlb_mem">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_ekbyzqi --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0016_sys_tlb_mem_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0016_sys_tlb_mem_gen//system_bd_altera_avalon_onchip_memory2_181_ekbyzqi_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_tlb_mem">Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_ekbyzqi'</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_jtag_uart"
   version="18.1"
   name="system_bd_altera_avalon_jtag_uart_181_mus246q">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="100000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_jtag_uart_181\synth\system_bd_altera_avalon_jtag_uart_181_mus246q.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_jtag_uart_181\synth\system_bd_altera_avalon_jtag_uart_181_mus246q.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="sys_uart" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_jtag_uart_181_mus246q"</message>
   <message level="Info" culprit="sys_uart">Starting RTL generation for module 'system_bd_altera_avalon_jtag_uart_181_mus246q'</message>
   <message level="Info" culprit="sys_uart">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_bd_altera_avalon_jtag_uart_181_mus246q --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0017_sys_uart_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0017_sys_uart_gen//system_bd_altera_avalon_jtag_uart_181_mus246q_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_uart">Done RTL generation for module 'system_bd_altera_avalon_jtag_uart_181_mus246q'</message>
  </messages>
 </entity>
 <entity kind="util_upack" version="1.0" name="util_upack">
  <parameter name="NUM_OF_CHANNELS" value="2" />
  <parameter name="CHANNEL_DATA_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_upack_10\synth\util_upack_dmx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_upack_10\synth\util_upack_dsf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_upack_10\synth\util_upack.v"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_upack_10\synth\util_upack_dmx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_upack_10\synth\util_upack_dsf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_upack_10\synth\util_upack.v"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/library/util_upack/util_upack_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="util_ad9144_upack" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: util_upack"</message>
  </messages>
 </entity>
 <entity kind="util_cpack" version="1.0" name="util_cpack">
  <parameter name="NUM_OF_CHANNELS" value="2" />
  <parameter name="CHANNEL_DATA_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_cpack_10\synth\util_cpack_mux.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_cpack_10\synth\util_cpack_dsf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_cpack_10\synth\util_cpack.v"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_cpack_10\synth\util_cpack_mux.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_cpack_10\synth\util_cpack_dsf.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_cpack_10\synth\util_cpack.v"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Git/AnalogDevice/library/util_cpack/util_cpack_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="util_ad9680_cpack" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: util_cpack"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.1"
   name="system_bd_altera_mm_interconnect_181_o6tjsqa">
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {sys_cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_cpu_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_cpu_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_cpu_data_master_translator} {SYNC_RESET} {0};add_instance {sys_cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_cpu_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {sys_ethernet_dma_tx_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_DATA_W} {64};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_translator} {SYNC_RESET} {0};add_instance {sys_ethernet_dma_rx_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_DATA_W} {64};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_translator} {SYNC_RESET} {0};add_instance {sys_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_ethernet_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_ethernet_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_ethernet_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_ethernet_control_port_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_ethernet_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_READ} {1};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_ethernet_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_id_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sys_id_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_id_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_id_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_id_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_id_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_id_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_id_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_ethernet_dma_rx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_READ} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_ethernet_dma_tx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_READ} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_ddr3_cntrl_ctrl_amm_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_DATA_W} {512};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {UAV_BURSTCOUNT_W} {13};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_READ} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_ethernet_dma_rx_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_ethernet_dma_tx_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ad9144_jesd204_lane_pll_reconfig_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_DATA_W} {32};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_READDATA} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_READ} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_WRITE} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_LOCK} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ad9144_jesd204_link_pll_reconfig_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_DATA_W} {32};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_READDATA} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_READ} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_WRITE} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_LOCK} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ad9680_jesd204_link_pll_reconfig_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_DATA_W} {32};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_READDATA} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_READ} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_WRITE} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_LOCK} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_0_rcfg_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_1_rcfg_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_2_rcfg_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_3_rcfg_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_0_rcfg_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_1_rcfg_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_2_rcfg_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avl_adxcfg_3_rcfg_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_READ} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_ethernet_dma_rx_response_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_READ} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_WRITE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_int_mem_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_int_mem_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_int_mem_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_int_mem_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_int_mem_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_int_mem_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_timer_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sys_timer_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_timer_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_timer_1_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_timer_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_timer_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_timer_2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sys_timer_2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_timer_2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_timer_2_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_timer_2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_timer_2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_gpio_bd_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_gpio_bd_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_gpio_bd_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_gpio_bd_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_gpio_bd_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_gpio_bd_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_gpio_in_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_gpio_in_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_gpio_in_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_gpio_in_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_gpio_in_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_gpio_out_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_gpio_out_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_gpio_out_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_gpio_out_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_gpio_out_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_spi_spi_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_DATA_W} {16};set_instance_parameter_value {sys_spi_spi_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_spi_spi_control_port_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_spi_spi_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_READ} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_spi_spi_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_flash_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_flash_uas_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {sys_flash_uas_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_flash_uas_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_flash_uas_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_flash_uas_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_flash_uas_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_flash_uas_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_flash_uas_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_flash_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_flash_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_flash_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_flash_uas_translator} {USE_READ} {1};set_instance_parameter_value {sys_flash_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_flash_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_flash_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_flash_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_flash_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_flash_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_flash_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sys_flash_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sys_flash_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sys_flash_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_flash_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {sys_flash_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_flash_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_flash_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_flash_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sys_flash_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_flash_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_flash_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sys_flash_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {sys_flash_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_flash_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {3};set_instance_parameter_value {sys_flash_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_flash_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_flash_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_flash_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_flash_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_QOS_H} {104};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_QOS_L} {104};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {102};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {102};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {101};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {101};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_BURST_TYPE_H} {100};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_BURST_TYPE_L} {99};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_CACHE_H} {124};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_CACHE_L} {121};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_THREAD_ID_H} {117};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_THREAD_ID_L} {117};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_cpu_data_master_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_cpu_data_master_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_cpu_data_master_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_cpu_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {sys_cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ad9144_jesd204.link_management&quot;
   start=&quot;0x0000000010024000&quot;
   end=&quot;0x00000000010025000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;ad9680_jesd204.link_management&quot;
   start=&quot;0x0000000010044000&quot;
   end=&quot;0x00000000010045000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ad9144_jesd204.link_reconfig&quot;
   start=&quot;0x0000000010020000&quot;
   end=&quot;0x00000000010024000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;ad9680_jesd204.link_reconfig&quot;
   start=&quot;0x0000000010040000&quot;
   end=&quot;0x00000000010044000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;axi_ad9144_dma.s_axi&quot;
   start=&quot;0x000000001002c000&quot;
   end=&quot;0x0000000001002d000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;axi_ad9144_core.s_axi&quot;
   start=&quot;0x0000000010030000&quot;
   end=&quot;0x00000000010040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;axi_ad9680_dma.s_axi&quot;
   start=&quot;0x000000001004c000&quot;
   end=&quot;0x0000000001004d000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;axi_ad9680_core.s_axi&quot;
   start=&quot;0x0000000010050000&quot;
   end=&quot;0x00000000010060000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;36&quot;
   name=&quot;sys_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000101814f0&quot;
   end=&quot;0x000000000101814f8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;sys_ethernet_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010181000&quot;
   end=&quot;0x00000000010181400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;31&quot;
   name=&quot;sys_id_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000101814e8&quot;
   end=&quot;0x000000000101814f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;sys_ethernet_dma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000101814a0&quot;
   end=&quot;0x000000000101814c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;25&quot;
   name=&quot;sys_ethernet_dma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010181480&quot;
   end=&quot;0x000000000101814a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;sys_ddr3_cntrl_ctrl_amm_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;sys_cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010180800&quot;
   end=&quot;0x00000000010181000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;23&quot;
   name=&quot;sys_ethernet_dma_rx_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010181440&quot;
   end=&quot;0x00000000010181460&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;26&quot;
   name=&quot;sys_ethernet_dma_tx_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010181460&quot;
   end=&quot;0x00000000010181480&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ad9144_jesd204_lane_pll_reconfig_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010026000&quot;
   end=&quot;0x00000000010027000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;ad9144_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010025000&quot;
   end=&quot;0x00000000010026000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;ad9680_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010045000&quot;
   end=&quot;0x00000000010046000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;avl_adxcfg_0_rcfg_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010028000&quot;
   end=&quot;0x00000000010029000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;avl_adxcfg_1_rcfg_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010029000&quot;
   end=&quot;0x0000000001002a000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;avl_adxcfg_2_rcfg_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000001002a000&quot;
   end=&quot;0x0000000001002b000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;avl_adxcfg_3_rcfg_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000001002b000&quot;
   end=&quot;0x0000000001002c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;avl_adxcfg_0_rcfg_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010048000&quot;
   end=&quot;0x00000000010049000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;avl_adxcfg_1_rcfg_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010049000&quot;
   end=&quot;0x0000000001004a000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;avl_adxcfg_2_rcfg_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000001004a000&quot;
   end=&quot;0x0000000001004b000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;avl_adxcfg_3_rcfg_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000001004b000&quot;
   end=&quot;0x0000000001004c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;24&quot;
   name=&quot;sys_ethernet_dma_rx_response_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000101814e0&quot;
   end=&quot;0x000000000101814e8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;32&quot;
   name=&quot;sys_int_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010140000&quot;
   end=&quot;0x00000000010180000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;34&quot;
   name=&quot;sys_timer_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010181420&quot;
   end=&quot;0x00000000010181440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;35&quot;
   name=&quot;sys_timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010181520&quot;
   end=&quot;0x00000000010181540&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;28&quot;
   name=&quot;sys_gpio_bd_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000101814d0&quot;
   end=&quot;0x000000000101814e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;29&quot;
   name=&quot;sys_gpio_in_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000101814c0&quot;
   end=&quot;0x000000000101814d0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;30&quot;
   name=&quot;sys_gpio_out_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010181500&quot;
   end=&quot;0x00000000010181510&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;33&quot;
   name=&quot;sys_spi_spi_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010181400&quot;
   end=&quot;0x00000000010181420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;27&quot;
   name=&quot;sys_flash_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011000000&quot;
   end=&quot;0x00000000012000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sys_cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {sys_cpu_data_master_agent} {ID} {2};set_instance_parameter_value {sys_cpu_data_master_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {sys_cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sys_cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sys_cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {sys_cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_QOS_H} {104};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_QOS_L} {104};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {102};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {102};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {101};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {101};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {100};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {99};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_CACHE_H} {124};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_CACHE_L} {121};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_THREAD_ID_H} {117};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_THREAD_ID_L} {117};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_cpu_instruction_master_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_cpu_instruction_master_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_cpu_instruction_master_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {sys_cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;27&quot;
   name=&quot;sys_flash_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000011000000&quot;
   end=&quot;0x00000000012000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;sys_ddr3_cntrl_ctrl_amm_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;sys_cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010180800&quot;
   end=&quot;0x00000000010181000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;32&quot;
   name=&quot;sys_int_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010140000&quot;
   end=&quot;0x00000000010180000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sys_cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {sys_cpu_instruction_master_agent} {ID} {3};set_instance_parameter_value {sys_cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {sys_cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sys_cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sys_cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {axi_ad9680_dma_m_dest_axi_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {ID_WIDTH} {1};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {RDATA_WIDTH} {128};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {WDATA_WIDTH} {128};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {USE_ADDR_USER} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {WRITE_ISSUING_CAPABILITY} {8};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BEGIN_BURST} {211};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_CACHE_H} {232};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_CACHE_L} {229};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_ADDR_SIDEBAND_H} {209};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_ADDR_SIDEBAND_L} {209};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_PROTECTION_H} {228};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_PROTECTION_L} {226};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BURST_SIZE_H} {206};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BURST_SIZE_L} {204};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BURST_TYPE_H} {208};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BURST_TYPE_L} {207};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_RESPONSE_STATUS_L} {233};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_RESPONSE_STATUS_H} {234};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BURSTWRAP_H} {203};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BURSTWRAP_L} {195};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BYTE_CNT_H} {194};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_DATA_H} {127};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_SRC_ID_H} {218};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_SRC_ID_L} {213};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_DEST_ID_H} {224};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_DEST_ID_L} {219};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_THREAD_ID_H} {225};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_THREAD_ID_L} {225};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_QOS_L} {212};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_QOS_H} {212};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_ORI_BURST_SIZE_L} {235};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_ORI_BURST_SIZE_H} {237};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_DATA_SIDEBAND_H} {210};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {PKT_DATA_SIDEBAND_L} {210};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {ST_DATA_W} {238};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {ID} {1};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;sys_ddr3_cntrl_ctrl_amm_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {axi_ad9144_dma_m_src_axi_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {ID_WIDTH} {1};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {RDATA_WIDTH} {128};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {WDATA_WIDTH} {128};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {USE_ADDR_USER} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BEGIN_BURST} {211};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_CACHE_H} {232};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_CACHE_L} {229};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_ADDR_SIDEBAND_H} {209};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_ADDR_SIDEBAND_L} {209};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_PROTECTION_H} {228};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_PROTECTION_L} {226};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BURST_SIZE_H} {206};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BURST_SIZE_L} {204};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BURST_TYPE_H} {208};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BURST_TYPE_L} {207};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_RESPONSE_STATUS_L} {233};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_RESPONSE_STATUS_H} {234};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BURSTWRAP_H} {203};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BURSTWRAP_L} {195};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BYTE_CNT_H} {194};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_DATA_H} {127};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_SRC_ID_H} {218};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_SRC_ID_L} {213};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_DEST_ID_H} {224};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_DEST_ID_L} {219};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_THREAD_ID_H} {225};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_THREAD_ID_L} {225};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_QOS_L} {212};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_QOS_H} {212};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_ORI_BURST_SIZE_L} {235};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_ORI_BURST_SIZE_H} {237};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_DATA_SIDEBAND_H} {210};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {PKT_DATA_SIDEBAND_L} {210};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {ST_DATA_W} {238};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {ID} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;sys_ddr3_cntrl_ctrl_amm_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {sys_ethernet_dma_tx_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {165};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {163};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_RESPONSE_STATUS_H} {162};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_RESPONSE_STATUS_L} {161};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_QOS_H} {140};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_QOS_L} {140};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_DATA_SIDEBAND_H} {138};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_DATA_SIDEBAND_L} {138};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {137};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {137};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_BURST_TYPE_H} {136};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_BURST_TYPE_L} {135};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_CACHE_H} {160};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_CACHE_L} {157};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_THREAD_ID_H} {153};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_THREAD_ID_L} {153};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_BURST_SIZE_H} {134};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_BURST_SIZE_L} {132};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_BEGIN_BURST} {139};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_PROTECTION_H} {156};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_PROTECTION_L} {154};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_BURSTWRAP_H} {131};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_BURSTWRAP_L} {123};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_BYTE_CNT_H} {122};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_DATA_H} {63};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_SRC_ID_H} {146};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_SRC_ID_L} {141};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_DEST_ID_H} {152};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {PKT_DEST_ID_L} {147};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {ST_DATA_W} {166};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;sys_ddr3_cntrl_ctrl_amm_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {ID} {5};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {sys_ethernet_dma_rx_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {165};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {163};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_RESPONSE_STATUS_H} {162};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_RESPONSE_STATUS_L} {161};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_QOS_H} {140};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_QOS_L} {140};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_DATA_SIDEBAND_H} {138};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_DATA_SIDEBAND_L} {138};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {137};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {137};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_BURST_TYPE_H} {136};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_BURST_TYPE_L} {135};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_CACHE_H} {160};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_CACHE_L} {157};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_THREAD_ID_H} {153};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_THREAD_ID_L} {153};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_BURST_SIZE_H} {134};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_BURST_SIZE_L} {132};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_BEGIN_BURST} {139};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_PROTECTION_H} {156};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_PROTECTION_L} {154};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_BURSTWRAP_H} {131};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_BURSTWRAP_L} {123};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_BYTE_CNT_H} {122};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_DATA_H} {63};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_SRC_ID_H} {146};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_SRC_ID_L} {141};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_DEST_ID_H} {152};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {PKT_DEST_ID_L} {147};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {ST_DATA_W} {166};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;sys_ddr3_cntrl_ctrl_amm_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {ID} {4};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_agent} {USE_WRITERESPONSE} {0};add_instance {ad9144_jesd204_link_management_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_QOS_H} {104};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_QOS_L} {104};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_THREAD_ID_H} {117};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_THREAD_ID_L} {117};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_CACHE_H} {124};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_CACHE_L} {121};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_DATA_SIDEBAND_H} {102};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_DATA_SIDEBAND_L} {102};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_ADDR_SIDEBAND_H} {101};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_ADDR_SIDEBAND_L} {101};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BURST_TYPE_H} {100};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BURST_TYPE_L} {99};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {ST_DATA_W} {130};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {ADDR_WIDTH} {12};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {ID} {0};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9144_jesd204_link_management_agent} {USE_ADDR_USER} {0};add_instance {ad9680_jesd204_link_management_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_QOS_H} {104};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_QOS_L} {104};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_THREAD_ID_H} {117};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_THREAD_ID_L} {117};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_CACHE_H} {124};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_CACHE_L} {121};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_DATA_SIDEBAND_H} {102};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_DATA_SIDEBAND_L} {102};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_ADDR_SIDEBAND_H} {101};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_ADDR_SIDEBAND_L} {101};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BURST_TYPE_H} {100};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BURST_TYPE_L} {99};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {ST_DATA_W} {130};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {ADDR_WIDTH} {12};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {ID} {4};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9680_jesd204_link_management_agent} {USE_ADDR_USER} {0};add_instance {ad9144_jesd204_link_reconfig_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_QOS_H} {104};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_QOS_L} {104};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_THREAD_ID_H} {117};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_THREAD_ID_L} {117};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_CACHE_H} {124};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_CACHE_L} {121};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_DATA_SIDEBAND_H} {102};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_DATA_SIDEBAND_L} {102};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_ADDR_SIDEBAND_H} {101};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_ADDR_SIDEBAND_L} {101};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BURST_TYPE_H} {100};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BURST_TYPE_L} {99};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {ST_DATA_W} {130};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {ADDR_WIDTH} {14};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {ID} {1};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9144_jesd204_link_reconfig_agent} {USE_ADDR_USER} {0};add_instance {ad9680_jesd204_link_reconfig_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_QOS_H} {104};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_QOS_L} {104};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_THREAD_ID_H} {117};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_THREAD_ID_L} {117};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_CACHE_H} {124};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_CACHE_L} {121};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_DATA_SIDEBAND_H} {102};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_DATA_SIDEBAND_L} {102};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_ADDR_SIDEBAND_H} {101};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_ADDR_SIDEBAND_L} {101};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BURST_TYPE_H} {100};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BURST_TYPE_L} {99};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {ST_DATA_W} {130};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {ADDR_WIDTH} {14};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {ID} {5};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9680_jesd204_link_reconfig_agent} {USE_ADDR_USER} {0};add_instance {axi_ad9144_dma_s_axi_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_QOS_H} {104};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_QOS_L} {104};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_THREAD_ID_H} {117};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_THREAD_ID_L} {117};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_CACHE_H} {124};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_CACHE_L} {121};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_DATA_SIDEBAND_H} {102};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_DATA_SIDEBAND_L} {102};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_ADDR_SIDEBAND_H} {101};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_ADDR_SIDEBAND_L} {101};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BURST_TYPE_H} {100};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BURST_TYPE_L} {99};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_DATA_H} {31};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {ST_DATA_W} {130};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {ADDR_WIDTH} {12};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {ID} {16};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9144_dma_s_axi_agent} {USE_ADDR_USER} {0};add_instance {axi_ad9144_core_s_axi_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_QOS_H} {104};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_QOS_L} {104};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_THREAD_ID_H} {117};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_THREAD_ID_L} {117};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_CACHE_H} {124};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_CACHE_L} {121};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_DATA_SIDEBAND_H} {102};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_DATA_SIDEBAND_L} {102};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_ADDR_SIDEBAND_H} {101};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_ADDR_SIDEBAND_L} {101};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BURST_TYPE_H} {100};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BURST_TYPE_L} {99};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_DATA_H} {31};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {ST_DATA_W} {130};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {ADDR_WIDTH} {16};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {ID} {15};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9144_core_s_axi_agent} {USE_ADDR_USER} {0};add_instance {axi_ad9680_dma_s_axi_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_QOS_H} {104};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_QOS_L} {104};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_THREAD_ID_H} {117};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_THREAD_ID_L} {117};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_CACHE_H} {124};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_CACHE_L} {121};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_DATA_SIDEBAND_H} {102};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_DATA_SIDEBAND_L} {102};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_ADDR_SIDEBAND_H} {101};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_ADDR_SIDEBAND_L} {101};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BURST_TYPE_H} {100};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BURST_TYPE_L} {99};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_DATA_H} {31};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {ST_DATA_W} {130};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {ADDR_WIDTH} {12};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {ID} {18};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9680_dma_s_axi_agent} {USE_ADDR_USER} {0};add_instance {axi_ad9680_core_s_axi_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_QOS_H} {104};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_QOS_L} {104};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_THREAD_ID_H} {117};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_THREAD_ID_L} {117};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_CACHE_H} {124};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_CACHE_L} {121};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_DATA_SIDEBAND_H} {102};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_DATA_SIDEBAND_L} {102};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_ADDR_SIDEBAND_H} {101};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_ADDR_SIDEBAND_L} {101};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BURST_TYPE_H} {100};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BURST_TYPE_L} {99};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_DATA_H} {31};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {ST_DATA_W} {130};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {ADDR_WIDTH} {16};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {ID} {17};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_ad9680_core_s_axi_agent} {USE_ADDR_USER} {0};add_instance {sys_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {ID} {36};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_uart_avalon_jtag_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_ethernet_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_ethernet_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_ethernet_control_port_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ethernet_control_port_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_ethernet_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_ethernet_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_ethernet_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_ethernet_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_ethernet_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_ethernet_control_port_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_ethernet_control_port_agent} {ID} {21};set_instance_parameter_value {sys_ethernet_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ethernet_control_port_agent} {ECC_ENABLE} {0};add_instance {sys_ethernet_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ethernet_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ethernet_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_ethernet_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_ethernet_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_ethernet_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_ethernet_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ethernet_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_ethernet_control_port_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ethernet_control_port_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ethernet_control_port_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_ethernet_control_port_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_ethernet_control_port_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ethernet_control_port_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ethernet_control_port_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_id_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_id_control_slave_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_id_control_slave_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_id_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_id_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_id_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_id_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_id_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_id_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_id_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_id_control_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_id_control_slave_agent} {ID} {31};set_instance_parameter_value {sys_id_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_id_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_id_control_slave_agent} {ECC_ENABLE} {0};add_instance {sys_id_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_id_control_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_id_control_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_id_control_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_id_control_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_id_control_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_id_control_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_id_control_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_id_control_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_id_control_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_id_control_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_id_control_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_id_control_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_id_control_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_id_control_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_id_control_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_ethernet_dma_rx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {ID} {22};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent} {ECC_ENABLE} {0};add_instance {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ethernet_dma_rx_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_ethernet_dma_tx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {ID} {25};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent} {ECC_ENABLE} {0};add_instance {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ethernet_dma_tx_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_ddr3_cntrl_ctrl_amm_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_BURST_SIZE_H} {638};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_BURST_SIZE_L} {636};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_TRANS_LOCK} {612};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_BEGIN_BURST} {643};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_PROTECTION_H} {660};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_PROTECTION_L} {658};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_BURSTWRAP_H} {635};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_BYTE_CNT_L} {614};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_ADDR_H} {607};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_TRANS_POSTED} {609};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_TRANS_WRITE} {610};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_TRANS_READ} {611};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_SRC_ID_H} {650};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_SRC_ID_L} {645};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_DEST_ID_H} {656};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_DEST_ID_L} {651};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {ST_DATA_W} {670};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {AVS_BURSTCOUNT_W} {13};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {MAX_BYTE_CNT} {4096};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {ID} {20};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent} {ECC_ENABLE} {0};add_instance {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {671};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {FIFO_DEPTH} {65};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {BITS_PER_SYMBOL} {514};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {FIFO_DEPTH} {1024};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {ID} {19};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {sys_cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_cpu_debug_mem_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_cpu_debug_mem_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_ethernet_dma_rx_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {381};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {379};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {378};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {377};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_BURST_SIZE_H} {350};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_BURST_SIZE_L} {348};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_BEGIN_BURST} {355};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_PROTECTION_H} {372};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_PROTECTION_L} {370};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_BURSTWRAP_H} {347};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_BURSTWRAP_L} {339};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_BYTE_CNT_H} {338};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_SRC_ID_H} {362};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_SRC_ID_L} {357};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_DEST_ID_H} {368};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_DEST_ID_L} {363};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {ST_DATA_W} {382};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {ID} {23};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {383};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {258};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_ethernet_dma_tx_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {381};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {379};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {378};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {377};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_BURST_SIZE_H} {350};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_BURST_SIZE_L} {348};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_BEGIN_BURST} {355};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_PROTECTION_H} {372};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_PROTECTION_L} {370};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_BURSTWRAP_H} {347};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_BURSTWRAP_L} {339};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_BYTE_CNT_H} {338};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_SRC_ID_H} {362};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_SRC_ID_L} {357};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_DEST_ID_H} {368};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_DEST_ID_L} {363};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {ST_DATA_W} {382};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {ID} {26};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {383};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {258};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ad9144_jesd204_lane_pll_reconfig_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {ST_DATA_W} {130};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {ID} {2};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent} {ECC_ENABLE} {0};add_instance {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ad9144_jesd204_link_pll_reconfig_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {ST_DATA_W} {130};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {ID} {3};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent} {ECC_ENABLE} {0};add_instance {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ad9680_jesd204_link_pll_reconfig_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {ST_DATA_W} {130};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {ID} {6};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent} {ECC_ENABLE} {0};add_instance {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_0_rcfg_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {ST_DATA_W} {130};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {ID} {7};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_1_rcfg_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {ST_DATA_W} {130};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {ID} {9};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_2_rcfg_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {ST_DATA_W} {130};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {ID} {11};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_3_rcfg_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {ST_DATA_W} {130};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {ID} {13};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_0_rcfg_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {ST_DATA_W} {130};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {ID} {8};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_1_rcfg_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {ST_DATA_W} {130};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {ID} {10};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_2_rcfg_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {ST_DATA_W} {130};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {ID} {12};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_3_rcfg_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {ST_DATA_W} {130};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {ID} {14};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent} {ECC_ENABLE} {0};add_instance {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_ethernet_dma_rx_response_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {ID} {24};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent} {ECC_ENABLE} {0};add_instance {sys_ethernet_dma_rx_response_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_ethernet_dma_rx_response_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_ethernet_dma_rx_response_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_int_mem_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_int_mem_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_int_mem_s1_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_int_mem_s1_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_int_mem_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_int_mem_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_int_mem_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_int_mem_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_int_mem_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_int_mem_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_int_mem_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_int_mem_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_int_mem_s1_agent} {ID} {32};set_instance_parameter_value {sys_int_mem_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_int_mem_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_int_mem_s1_agent} {ECC_ENABLE} {0};add_instance {sys_int_mem_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_int_mem_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_int_mem_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_int_mem_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_int_mem_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_int_mem_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_int_mem_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_int_mem_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_int_mem_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_int_mem_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_int_mem_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_int_mem_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_int_mem_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_int_mem_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_int_mem_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_timer_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_timer_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_timer_1_s1_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_timer_1_s1_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_timer_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_timer_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_timer_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_timer_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_timer_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_timer_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_timer_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_timer_1_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_timer_1_s1_agent} {ID} {34};set_instance_parameter_value {sys_timer_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_timer_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_timer_1_s1_agent} {ECC_ENABLE} {0};add_instance {sys_timer_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_timer_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_timer_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_timer_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_timer_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_timer_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_timer_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_timer_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_timer_1_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_timer_1_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_timer_1_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_timer_1_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_timer_1_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_timer_1_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_timer_1_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_timer_2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_timer_2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_timer_2_s1_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_timer_2_s1_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_timer_2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_timer_2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_timer_2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_timer_2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_timer_2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_timer_2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_timer_2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_timer_2_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_timer_2_s1_agent} {ID} {35};set_instance_parameter_value {sys_timer_2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_timer_2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_timer_2_s1_agent} {ECC_ENABLE} {0};add_instance {sys_timer_2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_timer_2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_timer_2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_timer_2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_timer_2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_timer_2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_timer_2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_timer_2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_timer_2_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_timer_2_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_timer_2_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_timer_2_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_timer_2_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_timer_2_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_timer_2_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_gpio_bd_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_gpio_bd_s1_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_gpio_bd_s1_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_gpio_bd_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_gpio_bd_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_gpio_bd_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_gpio_bd_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_gpio_bd_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_gpio_bd_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_gpio_bd_s1_agent} {ID} {28};set_instance_parameter_value {sys_gpio_bd_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent} {ECC_ENABLE} {0};add_instance {sys_gpio_bd_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_gpio_bd_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_gpio_bd_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_gpio_bd_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_gpio_bd_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_gpio_bd_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_gpio_bd_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_gpio_bd_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_gpio_bd_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_gpio_bd_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_gpio_bd_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_gpio_bd_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_gpio_bd_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_gpio_bd_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_gpio_bd_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_gpio_in_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_gpio_in_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_gpio_in_s1_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_gpio_in_s1_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_gpio_in_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_in_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_gpio_in_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_gpio_in_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_gpio_in_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_gpio_in_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_gpio_in_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_gpio_in_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_gpio_in_s1_agent} {ID} {29};set_instance_parameter_value {sys_gpio_in_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_gpio_in_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_gpio_in_s1_agent} {ECC_ENABLE} {0};add_instance {sys_gpio_in_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_gpio_in_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_gpio_in_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_gpio_in_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_gpio_out_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_gpio_out_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_gpio_out_s1_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_gpio_out_s1_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_gpio_out_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_gpio_out_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_gpio_out_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_gpio_out_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_gpio_out_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_gpio_out_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_gpio_out_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_gpio_out_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_gpio_out_s1_agent} {ID} {30};set_instance_parameter_value {sys_gpio_out_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_gpio_out_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_gpio_out_s1_agent} {ECC_ENABLE} {0};add_instance {sys_gpio_out_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_gpio_out_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_gpio_out_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_gpio_out_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_spi_spi_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_spi_spi_control_port_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_spi_spi_control_port_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_spi_spi_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_spi_spi_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_spi_spi_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_spi_spi_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_spi_spi_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_spi_spi_control_port_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_spi_spi_control_port_agent} {ID} {33};set_instance_parameter_value {sys_spi_spi_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent} {ECC_ENABLE} {0};add_instance {sys_spi_spi_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_spi_spi_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_spi_spi_control_port_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_spi_spi_control_port_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_flash_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_flash_uas_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_flash_uas_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_flash_uas_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_flash_uas_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_flash_uas_agent} {PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_flash_uas_agent} {PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_flash_uas_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_flash_uas_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {sys_flash_uas_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {sys_flash_uas_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {sys_flash_uas_agent} {PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_flash_uas_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_flash_uas_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_flash_uas_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_flash_uas_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_flash_uas_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_flash_uas_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_flash_uas_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_flash_uas_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_flash_uas_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_flash_uas_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_flash_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_flash_uas_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_flash_uas_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_flash_uas_agent} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_flash_uas_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_flash_uas_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_flash_uas_agent} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_flash_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_flash_uas_agent} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_flash_uas_agent} {ST_DATA_W} {130};set_instance_parameter_value {sys_flash_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_flash_uas_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_flash_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_flash_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_flash_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_flash_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_flash_uas_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_flash_uas_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_flash_uas_agent} {ID} {27};set_instance_parameter_value {sys_flash_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_flash_uas_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_flash_uas_agent} {ECC_ENABLE} {0};add_instance {sys_flash_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_flash_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_flash_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {sys_flash_uas_agent_rsp_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sys_flash_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_flash_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_flash_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_flash_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_flash_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_flash_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_flash_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_flash_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_flash_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_flash_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_flash_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_flash_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_flash_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_flash_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_flash_uas_agent_rdata_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sys_flash_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_flash_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_flash_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_flash_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_flash_uas_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_flash_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_flash_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_flash_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_flash_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_flash_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_flash_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {20 1 1 0 0 3 2 7 9 11 13 16 16 15 15 5 5 4 4 6 8 10 12 14 18 18 17 17 32 19 21 33 34 23 26 25 22 29 28 24 31 36 30 35 27 };set_instance_parameter_value {router} {CHANNEL_ID} {000000000000000000000001000000000000000000000 000000000000000000000000000000000000000010000 000000000000000000000000000000000000000100000 000000000000000000000000000000000000000000001 000000000000000000000000000000000000000000010 000000000000000000100000000000000000000000000 000000000000000000010000000000000000000000000 000000000000000010000000000000000000000000000 000000000000000100000000000000000000000000000 000000000000001000000000000000000000000000000 000000000000010000000000000000000000000000000 000000000000000000000000000000000000100000000 000000000000000000000000000000000001000000000 000000000000000000000000000000000010000000000 000000000000000000000000000000000100000000000 000000000000000000000000000000000000001000000 000000000000000000000000000000000000010000000 000000000000000000000000000000000000000000100 000000000000000000000000000000000000000001000 000000000000000001000000000000000000000000000 000000000000100000000000000000000000000000000 000000000001000000000000000000000000000000000 000000000010000000000000000000000000000000000 000000000100000000000000000000000000000000000 000000000000000000000000000000001000000000000 000000000000000000000000000000010000000000000 000000000000000000000000000000100000000000000 000000000000000000000000000001000000000000000 000000010000000000000000000000000000000000000 000000000000000000000010000000000000000000000 000000000000000000000000000100000000000000000 010000000000000000000000000000000000000000000 000000100000000000000000000000000000000000000 000000000000000000000100000000000000000000000 000000000000000000001000000000000000000000000 000000000000000000000000100000000000000000000 000000000000000000000000010000000000000000000 000100000000000000000000000000000000000000000 000010000000000000000000000000000000000000000 000000001000000000000000000000000000000000000 000000000000000000000000001000000000000000000 000000000000000000000000000010000000000000000 001000000000000000000000000000000000000000000 000001000000000000000000000000000000000000000 100000000000000000000000000000000000000000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both write read write read both both both both both both write read write read write read write read both both both both both write read write read both both both both both write write both both both both read read both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x10020000 0x10020000 0x10024000 0x10024000 0x10025000 0x10026000 0x10028000 0x10029000 0x1002a000 0x1002b000 0x1002c000 0x1002c000 0x10030000 0x10030000 0x10040000 0x10040000 0x10044000 0x10044000 0x10045000 0x10048000 0x10049000 0x1004a000 0x1004b000 0x1004c000 0x1004c000 0x10050000 0x10050000 0x10140000 0x10180800 0x10181000 0x10181400 0x10181420 0x10181440 0x10181460 0x10181480 0x101814a0 0x101814c0 0x101814d0 0x101814e0 0x101814e8 0x101814f0 0x10181500 0x10181520 0x11000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000000 0x10024000 0x10024000 0x10025000 0x10025000 0x10026000 0x10027000 0x10029000 0x1002a000 0x1002b000 0x1002c000 0x1002d000 0x1002d000 0x10040000 0x10040000 0x10044000 0x10044000 0x10045000 0x10045000 0x10046000 0x10049000 0x1004a000 0x1004b000 0x1004c000 0x1004d000 0x1004d000 0x10060000 0x10060000 0x10180000 0x10181000 0x10181400 0x10181420 0x10181440 0x10181460 0x10181480 0x101814a0 0x101814c0 0x101814d0 0x101814e0 0x101814e8 0x101814f0 0x101814f8 0x10181510 0x10181540 0x12000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {130};set_instance_parameter_value {router} {ST_CHANNEL_W} {45};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {21};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {20};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {20 32 19 27 };set_instance_parameter_value {router_001} {CHANNEL_ID} {0001 0100 0010 1000 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x10140000 0x10180800 0x11000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10000000 0x10180000 0x10181000 0x12000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {130};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {20};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {20 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x10000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {175};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {228};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {226};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {224};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {219};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_002} {ST_DATA_W} {238};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {20};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {20 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x10000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {175};set_instance_parameter_value {router_003} {PKT_ADDR_L} {144};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {228};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {226};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {224};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {219};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_003} {ST_DATA_W} {238};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {20};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {20 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x10000000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {175};set_instance_parameter_value {router_004} {PKT_ADDR_L} {144};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {228};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {226};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {224};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {219};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_004} {ST_DATA_W} {238};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {20};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {20 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x10000000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {175};set_instance_parameter_value {router_005} {PKT_ADDR_L} {144};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {228};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {226};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {224};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {219};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_005} {ST_DATA_W} {238};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {20};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {20 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x10000000 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {103};set_instance_parameter_value {router_006} {PKT_ADDR_L} {72};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {156};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {154};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {152};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {147};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_006} {ST_DATA_W} {166};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_006} {DECODER_TYPE} {0};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {20};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {20 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x10000000 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {103};set_instance_parameter_value {router_007} {PKT_ADDR_L} {72};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {156};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {154};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {152};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {147};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_007} {ST_DATA_W} {166};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_007} {DECODER_TYPE} {0};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {20};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {2 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {130};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {2 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {130};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {2 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {130};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {2 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {130};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {2 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {130};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {2 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {130};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {2 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {130};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {2 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {130};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {2 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {130};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {2 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {130};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {2 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {67};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_018} {ST_DATA_W} {130};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {2 };set_instance_parameter_value {router_019} {CHANNEL_ID} {1 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {67};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_019} {ST_DATA_W} {130};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {2 };set_instance_parameter_value {router_020} {CHANNEL_ID} {1 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {67};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_020} {ST_DATA_W} {130};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {2 };set_instance_parameter_value {router_021} {CHANNEL_ID} {1 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {67};set_instance_parameter_value {router_021} {PKT_ADDR_L} {36};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_021} {ST_DATA_W} {130};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {2 };set_instance_parameter_value {router_022} {CHANNEL_ID} {1 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {67};set_instance_parameter_value {router_022} {PKT_ADDR_L} {36};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_022} {ST_DATA_W} {130};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {2 };set_instance_parameter_value {router_023} {CHANNEL_ID} {1 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {67};set_instance_parameter_value {router_023} {PKT_ADDR_L} {36};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_023} {ST_DATA_W} {130};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {router_024} {altera_merlin_router};set_instance_parameter_value {router_024} {DESTINATION_ID} {2 };set_instance_parameter_value {router_024} {CHANNEL_ID} {1 };set_instance_parameter_value {router_024} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_024} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_024} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_024} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_024} {SPAN_OFFSET} {};set_instance_parameter_value {router_024} {PKT_ADDR_H} {67};set_instance_parameter_value {router_024} {PKT_ADDR_L} {36};set_instance_parameter_value {router_024} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_024} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_024} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_024} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_024} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_024} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_024} {ST_DATA_W} {130};set_instance_parameter_value {router_024} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_024} {DECODER_TYPE} {1};set_instance_parameter_value {router_024} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_024} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_024} {MEMORY_ALIASING_DECODE} {0};add_instance {router_025} {altera_merlin_router};set_instance_parameter_value {router_025} {DESTINATION_ID} {2 };set_instance_parameter_value {router_025} {CHANNEL_ID} {1 };set_instance_parameter_value {router_025} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_025} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_025} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_025} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_025} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_025} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_025} {SPAN_OFFSET} {};set_instance_parameter_value {router_025} {PKT_ADDR_H} {67};set_instance_parameter_value {router_025} {PKT_ADDR_L} {36};set_instance_parameter_value {router_025} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_025} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_025} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_025} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_025} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_025} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_025} {ST_DATA_W} {130};set_instance_parameter_value {router_025} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_025} {DECODER_TYPE} {1};set_instance_parameter_value {router_025} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_025} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_025} {MEMORY_ALIASING_DECODE} {0};add_instance {router_026} {altera_merlin_router};set_instance_parameter_value {router_026} {DESTINATION_ID} {2 };set_instance_parameter_value {router_026} {CHANNEL_ID} {1 };set_instance_parameter_value {router_026} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_026} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_026} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_026} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_026} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_026} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_026} {SPAN_OFFSET} {};set_instance_parameter_value {router_026} {PKT_ADDR_H} {67};set_instance_parameter_value {router_026} {PKT_ADDR_L} {36};set_instance_parameter_value {router_026} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_026} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_026} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_026} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_026} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_026} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_026} {ST_DATA_W} {130};set_instance_parameter_value {router_026} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_026} {DECODER_TYPE} {1};set_instance_parameter_value {router_026} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_026} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_026} {MEMORY_ALIASING_DECODE} {0};add_instance {router_027} {altera_merlin_router};set_instance_parameter_value {router_027} {DESTINATION_ID} {2 };set_instance_parameter_value {router_027} {CHANNEL_ID} {1 };set_instance_parameter_value {router_027} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_027} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_027} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_027} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_027} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_027} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_027} {SPAN_OFFSET} {};set_instance_parameter_value {router_027} {PKT_ADDR_H} {67};set_instance_parameter_value {router_027} {PKT_ADDR_L} {36};set_instance_parameter_value {router_027} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_027} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_027} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_027} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_027} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_027} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_027} {ST_DATA_W} {130};set_instance_parameter_value {router_027} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_027} {DECODER_TYPE} {1};set_instance_parameter_value {router_027} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_027} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_027} {MEMORY_ALIASING_DECODE} {0};add_instance {router_028} {altera_merlin_router};set_instance_parameter_value {router_028} {DESTINATION_ID} {2 };set_instance_parameter_value {router_028} {CHANNEL_ID} {1 };set_instance_parameter_value {router_028} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_028} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_028} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_028} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_028} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_028} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_028} {SPAN_OFFSET} {};set_instance_parameter_value {router_028} {PKT_ADDR_H} {67};set_instance_parameter_value {router_028} {PKT_ADDR_L} {36};set_instance_parameter_value {router_028} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_028} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_028} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_028} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_028} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_028} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_028} {ST_DATA_W} {130};set_instance_parameter_value {router_028} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_028} {DECODER_TYPE} {1};set_instance_parameter_value {router_028} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_028} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_028} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_028} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_028} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_028} {MEMORY_ALIASING_DECODE} {0};add_instance {router_029} {altera_merlin_router};set_instance_parameter_value {router_029} {DESTINATION_ID} {2 3 1 1 0 0 5 4 };set_instance_parameter_value {router_029} {CHANNEL_ID} {00000001 00000010 00000100 00001000 00010000 00100000 01000000 10000000 };set_instance_parameter_value {router_029} {TYPE_OF_TRANSACTION} {both read write read write read read write };set_instance_parameter_value {router_029} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_029} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_029} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_029} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_029} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_029} {SPAN_OFFSET} {};set_instance_parameter_value {router_029} {PKT_ADDR_H} {607};set_instance_parameter_value {router_029} {PKT_ADDR_L} {576};set_instance_parameter_value {router_029} {PKT_PROTECTION_H} {660};set_instance_parameter_value {router_029} {PKT_PROTECTION_L} {658};set_instance_parameter_value {router_029} {PKT_DEST_ID_H} {656};set_instance_parameter_value {router_029} {PKT_DEST_ID_L} {651};set_instance_parameter_value {router_029} {PKT_TRANS_WRITE} {610};set_instance_parameter_value {router_029} {PKT_TRANS_READ} {611};set_instance_parameter_value {router_029} {ST_DATA_W} {670};set_instance_parameter_value {router_029} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_029} {DECODER_TYPE} {1};set_instance_parameter_value {router_029} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_029} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_029} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_029} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_029} {MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_029} {MEMORY_ALIASING_DECODE} {0};add_instance {router_030} {altera_merlin_router};set_instance_parameter_value {router_030} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_030} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_030} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_030} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_030} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_030} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_030} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_030} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_030} {SPAN_OFFSET} {};set_instance_parameter_value {router_030} {PKT_ADDR_H} {67};set_instance_parameter_value {router_030} {PKT_ADDR_L} {36};set_instance_parameter_value {router_030} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_030} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_030} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_030} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_030} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_030} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_030} {ST_DATA_W} {130};set_instance_parameter_value {router_030} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_030} {DECODER_TYPE} {1};set_instance_parameter_value {router_030} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_030} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_030} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_030} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_030} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_030} {MEMORY_ALIASING_DECODE} {0};add_instance {router_031} {altera_merlin_router};set_instance_parameter_value {router_031} {DESTINATION_ID} {2 };set_instance_parameter_value {router_031} {CHANNEL_ID} {1 };set_instance_parameter_value {router_031} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_031} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_031} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_031} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_031} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_031} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_031} {SPAN_OFFSET} {};set_instance_parameter_value {router_031} {PKT_ADDR_H} {319};set_instance_parameter_value {router_031} {PKT_ADDR_L} {288};set_instance_parameter_value {router_031} {PKT_PROTECTION_H} {372};set_instance_parameter_value {router_031} {PKT_PROTECTION_L} {370};set_instance_parameter_value {router_031} {PKT_DEST_ID_H} {368};set_instance_parameter_value {router_031} {PKT_DEST_ID_L} {363};set_instance_parameter_value {router_031} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_031} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_031} {ST_DATA_W} {382};set_instance_parameter_value {router_031} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_031} {DECODER_TYPE} {1};set_instance_parameter_value {router_031} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_031} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_031} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_031} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_031} {MERLIN_PACKET_FORMAT} {ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_031} {MEMORY_ALIASING_DECODE} {0};add_instance {router_032} {altera_merlin_router};set_instance_parameter_value {router_032} {DESTINATION_ID} {2 };set_instance_parameter_value {router_032} {CHANNEL_ID} {1 };set_instance_parameter_value {router_032} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_032} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_032} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_032} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_032} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_032} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_032} {SPAN_OFFSET} {};set_instance_parameter_value {router_032} {PKT_ADDR_H} {319};set_instance_parameter_value {router_032} {PKT_ADDR_L} {288};set_instance_parameter_value {router_032} {PKT_PROTECTION_H} {372};set_instance_parameter_value {router_032} {PKT_PROTECTION_L} {370};set_instance_parameter_value {router_032} {PKT_DEST_ID_H} {368};set_instance_parameter_value {router_032} {PKT_DEST_ID_L} {363};set_instance_parameter_value {router_032} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_032} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_032} {ST_DATA_W} {382};set_instance_parameter_value {router_032} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_032} {DECODER_TYPE} {1};set_instance_parameter_value {router_032} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_032} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_032} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_032} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_032} {MERLIN_PACKET_FORMAT} {ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_032} {MEMORY_ALIASING_DECODE} {0};add_instance {router_033} {altera_merlin_router};set_instance_parameter_value {router_033} {DESTINATION_ID} {2 };set_instance_parameter_value {router_033} {CHANNEL_ID} {1 };set_instance_parameter_value {router_033} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_033} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_033} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_033} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_033} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_033} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_033} {SPAN_OFFSET} {};set_instance_parameter_value {router_033} {PKT_ADDR_H} {67};set_instance_parameter_value {router_033} {PKT_ADDR_L} {36};set_instance_parameter_value {router_033} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_033} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_033} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_033} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_033} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_033} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_033} {ST_DATA_W} {130};set_instance_parameter_value {router_033} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_033} {DECODER_TYPE} {1};set_instance_parameter_value {router_033} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_033} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_033} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_033} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_033} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_033} {MEMORY_ALIASING_DECODE} {0};add_instance {router_034} {altera_merlin_router};set_instance_parameter_value {router_034} {DESTINATION_ID} {2 };set_instance_parameter_value {router_034} {CHANNEL_ID} {1 };set_instance_parameter_value {router_034} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_034} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_034} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_034} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_034} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_034} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_034} {SPAN_OFFSET} {};set_instance_parameter_value {router_034} {PKT_ADDR_H} {67};set_instance_parameter_value {router_034} {PKT_ADDR_L} {36};set_instance_parameter_value {router_034} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_034} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_034} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_034} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_034} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_034} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_034} {ST_DATA_W} {130};set_instance_parameter_value {router_034} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_034} {DECODER_TYPE} {1};set_instance_parameter_value {router_034} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_034} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_034} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_034} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_034} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_034} {MEMORY_ALIASING_DECODE} {0};add_instance {router_035} {altera_merlin_router};set_instance_parameter_value {router_035} {DESTINATION_ID} {2 };set_instance_parameter_value {router_035} {CHANNEL_ID} {1 };set_instance_parameter_value {router_035} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_035} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_035} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_035} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_035} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_035} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_035} {SPAN_OFFSET} {};set_instance_parameter_value {router_035} {PKT_ADDR_H} {67};set_instance_parameter_value {router_035} {PKT_ADDR_L} {36};set_instance_parameter_value {router_035} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_035} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_035} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_035} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_035} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_035} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_035} {ST_DATA_W} {130};set_instance_parameter_value {router_035} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_035} {DECODER_TYPE} {1};set_instance_parameter_value {router_035} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_035} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_035} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_035} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_035} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_035} {MEMORY_ALIASING_DECODE} {0};add_instance {router_036} {altera_merlin_router};set_instance_parameter_value {router_036} {DESTINATION_ID} {2 };set_instance_parameter_value {router_036} {CHANNEL_ID} {1 };set_instance_parameter_value {router_036} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_036} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_036} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_036} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_036} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_036} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_036} {SPAN_OFFSET} {};set_instance_parameter_value {router_036} {PKT_ADDR_H} {67};set_instance_parameter_value {router_036} {PKT_ADDR_L} {36};set_instance_parameter_value {router_036} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_036} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_036} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_036} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_036} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_036} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_036} {ST_DATA_W} {130};set_instance_parameter_value {router_036} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_036} {DECODER_TYPE} {1};set_instance_parameter_value {router_036} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_036} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_036} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_036} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_036} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_036} {MEMORY_ALIASING_DECODE} {0};add_instance {router_037} {altera_merlin_router};set_instance_parameter_value {router_037} {DESTINATION_ID} {2 };set_instance_parameter_value {router_037} {CHANNEL_ID} {1 };set_instance_parameter_value {router_037} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_037} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_037} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_037} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_037} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_037} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_037} {SPAN_OFFSET} {};set_instance_parameter_value {router_037} {PKT_ADDR_H} {67};set_instance_parameter_value {router_037} {PKT_ADDR_L} {36};set_instance_parameter_value {router_037} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_037} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_037} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_037} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_037} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_037} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_037} {ST_DATA_W} {130};set_instance_parameter_value {router_037} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_037} {DECODER_TYPE} {1};set_instance_parameter_value {router_037} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_037} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_037} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_037} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_037} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_037} {MEMORY_ALIASING_DECODE} {0};add_instance {router_038} {altera_merlin_router};set_instance_parameter_value {router_038} {DESTINATION_ID} {2 };set_instance_parameter_value {router_038} {CHANNEL_ID} {1 };set_instance_parameter_value {router_038} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_038} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_038} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_038} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_038} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_038} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_038} {SPAN_OFFSET} {};set_instance_parameter_value {router_038} {PKT_ADDR_H} {67};set_instance_parameter_value {router_038} {PKT_ADDR_L} {36};set_instance_parameter_value {router_038} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_038} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_038} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_038} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_038} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_038} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_038} {ST_DATA_W} {130};set_instance_parameter_value {router_038} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_038} {DECODER_TYPE} {1};set_instance_parameter_value {router_038} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_038} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_038} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_038} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_038} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_038} {MEMORY_ALIASING_DECODE} {0};add_instance {router_039} {altera_merlin_router};set_instance_parameter_value {router_039} {DESTINATION_ID} {2 };set_instance_parameter_value {router_039} {CHANNEL_ID} {1 };set_instance_parameter_value {router_039} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_039} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_039} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_039} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_039} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_039} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_039} {SPAN_OFFSET} {};set_instance_parameter_value {router_039} {PKT_ADDR_H} {67};set_instance_parameter_value {router_039} {PKT_ADDR_L} {36};set_instance_parameter_value {router_039} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_039} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_039} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_039} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_039} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_039} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_039} {ST_DATA_W} {130};set_instance_parameter_value {router_039} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_039} {DECODER_TYPE} {1};set_instance_parameter_value {router_039} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_039} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_039} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_039} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_039} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_039} {MEMORY_ALIASING_DECODE} {0};add_instance {router_040} {altera_merlin_router};set_instance_parameter_value {router_040} {DESTINATION_ID} {2 };set_instance_parameter_value {router_040} {CHANNEL_ID} {1 };set_instance_parameter_value {router_040} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_040} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_040} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_040} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_040} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_040} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_040} {SPAN_OFFSET} {};set_instance_parameter_value {router_040} {PKT_ADDR_H} {67};set_instance_parameter_value {router_040} {PKT_ADDR_L} {36};set_instance_parameter_value {router_040} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_040} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_040} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_040} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_040} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_040} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_040} {ST_DATA_W} {130};set_instance_parameter_value {router_040} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_040} {DECODER_TYPE} {1};set_instance_parameter_value {router_040} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_040} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_040} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_040} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_040} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_040} {MEMORY_ALIASING_DECODE} {0};add_instance {router_041} {altera_merlin_router};set_instance_parameter_value {router_041} {DESTINATION_ID} {2 };set_instance_parameter_value {router_041} {CHANNEL_ID} {1 };set_instance_parameter_value {router_041} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_041} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_041} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_041} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_041} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_041} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_041} {SPAN_OFFSET} {};set_instance_parameter_value {router_041} {PKT_ADDR_H} {67};set_instance_parameter_value {router_041} {PKT_ADDR_L} {36};set_instance_parameter_value {router_041} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_041} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_041} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_041} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_041} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_041} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_041} {ST_DATA_W} {130};set_instance_parameter_value {router_041} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_041} {DECODER_TYPE} {1};set_instance_parameter_value {router_041} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_041} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_041} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_041} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_041} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_041} {MEMORY_ALIASING_DECODE} {0};add_instance {router_042} {altera_merlin_router};set_instance_parameter_value {router_042} {DESTINATION_ID} {2 };set_instance_parameter_value {router_042} {CHANNEL_ID} {1 };set_instance_parameter_value {router_042} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_042} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_042} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_042} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_042} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_042} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_042} {SPAN_OFFSET} {};set_instance_parameter_value {router_042} {PKT_ADDR_H} {67};set_instance_parameter_value {router_042} {PKT_ADDR_L} {36};set_instance_parameter_value {router_042} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_042} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_042} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_042} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_042} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_042} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_042} {ST_DATA_W} {130};set_instance_parameter_value {router_042} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_042} {DECODER_TYPE} {1};set_instance_parameter_value {router_042} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_042} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_042} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_042} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_042} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_042} {MEMORY_ALIASING_DECODE} {0};add_instance {router_043} {altera_merlin_router};set_instance_parameter_value {router_043} {DESTINATION_ID} {2 };set_instance_parameter_value {router_043} {CHANNEL_ID} {1 };set_instance_parameter_value {router_043} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_043} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_043} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_043} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_043} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_043} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_043} {SPAN_OFFSET} {};set_instance_parameter_value {router_043} {PKT_ADDR_H} {67};set_instance_parameter_value {router_043} {PKT_ADDR_L} {36};set_instance_parameter_value {router_043} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_043} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_043} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_043} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_043} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_043} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_043} {ST_DATA_W} {130};set_instance_parameter_value {router_043} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_043} {DECODER_TYPE} {1};set_instance_parameter_value {router_043} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_043} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_043} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_043} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_043} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_043} {MEMORY_ALIASING_DECODE} {0};add_instance {router_044} {altera_merlin_router};set_instance_parameter_value {router_044} {DESTINATION_ID} {2 };set_instance_parameter_value {router_044} {CHANNEL_ID} {1 };set_instance_parameter_value {router_044} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_044} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_044} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_044} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_044} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_044} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_044} {SPAN_OFFSET} {};set_instance_parameter_value {router_044} {PKT_ADDR_H} {67};set_instance_parameter_value {router_044} {PKT_ADDR_L} {36};set_instance_parameter_value {router_044} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_044} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_044} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_044} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_044} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_044} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_044} {ST_DATA_W} {130};set_instance_parameter_value {router_044} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_044} {DECODER_TYPE} {1};set_instance_parameter_value {router_044} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_044} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_044} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_044} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_044} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_044} {MEMORY_ALIASING_DECODE} {0};add_instance {router_045} {altera_merlin_router};set_instance_parameter_value {router_045} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_045} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_045} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_045} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_045} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_045} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_045} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_045} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_045} {SPAN_OFFSET} {};set_instance_parameter_value {router_045} {PKT_ADDR_H} {67};set_instance_parameter_value {router_045} {PKT_ADDR_L} {36};set_instance_parameter_value {router_045} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_045} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_045} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_045} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_045} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_045} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_045} {ST_DATA_W} {130};set_instance_parameter_value {router_045} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_045} {DECODER_TYPE} {1};set_instance_parameter_value {router_045} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_045} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_045} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_045} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_045} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_045} {MEMORY_ALIASING_DECODE} {0};add_instance {router_046} {altera_merlin_router};set_instance_parameter_value {router_046} {DESTINATION_ID} {2 };set_instance_parameter_value {router_046} {CHANNEL_ID} {1 };set_instance_parameter_value {router_046} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_046} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_046} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_046} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_046} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_046} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_046} {SPAN_OFFSET} {};set_instance_parameter_value {router_046} {PKT_ADDR_H} {67};set_instance_parameter_value {router_046} {PKT_ADDR_L} {36};set_instance_parameter_value {router_046} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_046} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_046} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_046} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_046} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_046} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_046} {ST_DATA_W} {130};set_instance_parameter_value {router_046} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_046} {DECODER_TYPE} {1};set_instance_parameter_value {router_046} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_046} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_046} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_046} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_046} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_046} {MEMORY_ALIASING_DECODE} {0};add_instance {router_047} {altera_merlin_router};set_instance_parameter_value {router_047} {DESTINATION_ID} {2 };set_instance_parameter_value {router_047} {CHANNEL_ID} {1 };set_instance_parameter_value {router_047} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_047} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_047} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_047} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_047} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_047} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_047} {SPAN_OFFSET} {};set_instance_parameter_value {router_047} {PKT_ADDR_H} {67};set_instance_parameter_value {router_047} {PKT_ADDR_L} {36};set_instance_parameter_value {router_047} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_047} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_047} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_047} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_047} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_047} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_047} {ST_DATA_W} {130};set_instance_parameter_value {router_047} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_047} {DECODER_TYPE} {1};set_instance_parameter_value {router_047} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_047} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_047} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_047} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_047} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_047} {MEMORY_ALIASING_DECODE} {0};add_instance {router_048} {altera_merlin_router};set_instance_parameter_value {router_048} {DESTINATION_ID} {2 };set_instance_parameter_value {router_048} {CHANNEL_ID} {1 };set_instance_parameter_value {router_048} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_048} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_048} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_048} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_048} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_048} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_048} {SPAN_OFFSET} {};set_instance_parameter_value {router_048} {PKT_ADDR_H} {67};set_instance_parameter_value {router_048} {PKT_ADDR_L} {36};set_instance_parameter_value {router_048} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_048} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_048} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_048} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_048} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_048} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_048} {ST_DATA_W} {130};set_instance_parameter_value {router_048} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_048} {DECODER_TYPE} {1};set_instance_parameter_value {router_048} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_048} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_048} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_048} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_048} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_048} {MEMORY_ALIASING_DECODE} {0};add_instance {router_049} {altera_merlin_router};set_instance_parameter_value {router_049} {DESTINATION_ID} {2 };set_instance_parameter_value {router_049} {CHANNEL_ID} {1 };set_instance_parameter_value {router_049} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_049} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_049} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_049} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_049} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_049} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_049} {SPAN_OFFSET} {};set_instance_parameter_value {router_049} {PKT_ADDR_H} {67};set_instance_parameter_value {router_049} {PKT_ADDR_L} {36};set_instance_parameter_value {router_049} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_049} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_049} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_049} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_049} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_049} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_049} {ST_DATA_W} {130};set_instance_parameter_value {router_049} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_049} {DECODER_TYPE} {1};set_instance_parameter_value {router_049} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_049} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_049} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_049} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_049} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_049} {MEMORY_ALIASING_DECODE} {0};add_instance {router_050} {altera_merlin_router};set_instance_parameter_value {router_050} {DESTINATION_ID} {2 };set_instance_parameter_value {router_050} {CHANNEL_ID} {1 };set_instance_parameter_value {router_050} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_050} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_050} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_050} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_050} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_050} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_050} {SPAN_OFFSET} {};set_instance_parameter_value {router_050} {PKT_ADDR_H} {67};set_instance_parameter_value {router_050} {PKT_ADDR_L} {36};set_instance_parameter_value {router_050} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_050} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_050} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_050} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_050} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_050} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_050} {ST_DATA_W} {130};set_instance_parameter_value {router_050} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_050} {DECODER_TYPE} {1};set_instance_parameter_value {router_050} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_050} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_050} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_050} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_050} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_050} {MEMORY_ALIASING_DECODE} {0};add_instance {router_051} {altera_merlin_router};set_instance_parameter_value {router_051} {DESTINATION_ID} {2 };set_instance_parameter_value {router_051} {CHANNEL_ID} {1 };set_instance_parameter_value {router_051} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_051} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_051} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_051} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_051} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_051} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_051} {SPAN_OFFSET} {};set_instance_parameter_value {router_051} {PKT_ADDR_H} {67};set_instance_parameter_value {router_051} {PKT_ADDR_L} {36};set_instance_parameter_value {router_051} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_051} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_051} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_051} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_051} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_051} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_051} {ST_DATA_W} {130};set_instance_parameter_value {router_051} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_051} {DECODER_TYPE} {1};set_instance_parameter_value {router_051} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_051} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_051} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_051} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_051} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_051} {MEMORY_ALIASING_DECODE} {0};add_instance {router_052} {altera_merlin_router};set_instance_parameter_value {router_052} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_052} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_052} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_052} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_052} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_052} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_052} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_052} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_052} {SPAN_OFFSET} {};set_instance_parameter_value {router_052} {PKT_ADDR_H} {67};set_instance_parameter_value {router_052} {PKT_ADDR_L} {36};set_instance_parameter_value {router_052} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_052} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_052} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_052} {PKT_DEST_ID_L} {111};set_instance_parameter_value {router_052} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_052} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_052} {ST_DATA_W} {130};set_instance_parameter_value {router_052} {ST_CHANNEL_W} {45};set_instance_parameter_value {router_052} {DECODER_TYPE} {1};set_instance_parameter_value {router_052} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_052} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_052} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_052} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_052} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_052} {MEMORY_ALIASING_DECODE} {0};add_instance {sys_cpu_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {sys_cpu_data_master_limiter} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_cpu_data_master_limiter} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_cpu_data_master_limiter} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_cpu_data_master_limiter} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_cpu_data_master_limiter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_cpu_data_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_cpu_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_cpu_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_cpu_data_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_cpu_data_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_cpu_data_master_limiter} {PKT_THREAD_ID_H} {117};set_instance_parameter_value {sys_cpu_data_master_limiter} {PKT_THREAD_ID_L} {117};set_instance_parameter_value {sys_cpu_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {sys_cpu_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {84};set_instance_parameter_value {sys_cpu_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {sys_cpu_data_master_limiter} {ST_DATA_W} {130};set_instance_parameter_value {sys_cpu_data_master_limiter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_cpu_data_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {sys_cpu_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {sys_cpu_data_master_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {sys_cpu_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {sys_cpu_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {sys_cpu_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_cpu_data_master_limiter} {REORDER} {0};add_instance {sys_cpu_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {PKT_DEST_ID_H} {116};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {PKT_DEST_ID_L} {111};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {PKT_SRC_ID_H} {110};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {PKT_SRC_ID_L} {105};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {PKT_THREAD_ID_H} {117};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {PKT_THREAD_ID_L} {117};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {86};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {ST_DATA_W} {130};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_cpu_instruction_master_limiter} {REORDER} {0};add_instance {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_ADDR_H} {607};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_ADDR_L} {576};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_BEGIN_BURST} {643};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_BYTE_CNT_L} {614};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_BYTEEN_H} {575};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_BYTEEN_L} {512};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_BURST_SIZE_H} {638};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_BURST_SIZE_L} {636};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_BURST_TYPE_H} {640};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_BURST_TYPE_L} {639};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_BURSTWRAP_H} {635};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_TRANS_WRITE} {610};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PKT_TRANS_READ} {611};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {ST_DATA_W} {670};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {OUT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {OUT_BURSTWRAP_H} {635};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter} {ADAPTER_VERSION} {new};add_instance {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_ADDR_H} {319};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_BEGIN_BURST} {355};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_H} {338};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_H} {350};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_L} {348};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_H} {352};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_L} {351};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_H} {347};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_L} {339};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PKT_TRANS_READ} {323};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {ST_DATA_W} {382};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {OUT_BYTE_CNT_H} {331};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {OUT_BURSTWRAP_H} {347};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {511};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {511};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_burst_adapter} {ADAPTER_VERSION} {new};add_instance {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_ADDR_H} {319};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_BEGIN_BURST} {355};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_H} {338};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_H} {350};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_L} {348};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_H} {352};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_L} {351};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_H} {347};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_L} {339};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PKT_TRANS_READ} {323};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {ST_DATA_W} {382};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {OUT_BYTE_CNT_H} {331};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {OUT_BURSTWRAP_H} {347};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {511};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {511};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_burst_adapter} {ADAPTER_VERSION} {new};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {130};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {45};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {130};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {238};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {238};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {238};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {238};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_006} {ST_DATA_W} {166};set_instance_parameter_value {cmd_demux_006} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_007} {ST_DATA_W} {166};set_instance_parameter_value {cmd_demux_007} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_019} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_019} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_019} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_019} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_019} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_019} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_019} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_020} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_020} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_020} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_020} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_020} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_020} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_020} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_021} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_021} {ST_DATA_W} {670};set_instance_parameter_value {cmd_mux_021} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_021} {NUM_INPUTS} {8};set_instance_parameter_value {cmd_mux_021} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_021} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_021} {PKT_TRANS_LOCK} {612};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {cmd_mux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};add_instance {cmd_mux_022} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_022} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_022} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_022} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_022} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_022} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_022} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_023} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_023} {ST_DATA_W} {382};set_instance_parameter_value {cmd_mux_023} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_023} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_023} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_023} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_023} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_mux_024} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_024} {ST_DATA_W} {382};set_instance_parameter_value {cmd_mux_024} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_024} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_024} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_024} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_024} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {cmd_mux_024} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_024} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_mux_025} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_025} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_025} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_025} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_025} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_025} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_025} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_025} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_025} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_026} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_026} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_026} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_026} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_026} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_026} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_026} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_026} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_026} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_027} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_027} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_027} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_027} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_027} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_027} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_027} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_027} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_027} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_028} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_028} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_028} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_028} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_028} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_028} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_028} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_028} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_028} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_028} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_029} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_029} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_029} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_029} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_029} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_029} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_029} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_029} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_029} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_029} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_030} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_030} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_030} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_030} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_030} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_030} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_030} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_030} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_030} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_030} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_031} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_031} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_031} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_031} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_031} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_031} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_031} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_031} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_031} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_031} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_032} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_032} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_032} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_032} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_032} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_032} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_032} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_032} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_032} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_032} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_033} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_033} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_033} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_033} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_033} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_033} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_033} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_033} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_033} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_033} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_034} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_034} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_034} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_034} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_034} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_034} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_034} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_034} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_034} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_034} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_035} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_035} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_035} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_035} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_035} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_035} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_035} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_035} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_035} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_035} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_036} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_036} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_036} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_036} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_036} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_036} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_036} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_036} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_036} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_036} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_037} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_037} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_037} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_037} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_037} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_037} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_037} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_037} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_037} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_037} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_038} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_038} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_038} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_038} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_038} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_038} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_038} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_038} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_038} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_038} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_039} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_039} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_039} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_039} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_039} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_039} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_039} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_039} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_039} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_039} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_040} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_040} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_040} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_040} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_040} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_040} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_040} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_040} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_040} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_040} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_041} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_041} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_041} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_041} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_041} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_041} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_041} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_041} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_041} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_041} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_042} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_042} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_042} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_042} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_042} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_042} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_042} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_042} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_042} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_042} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_043} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_043} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_043} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_043} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_043} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_043} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_043} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_043} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_043} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_043} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_044} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_044} {ST_DATA_W} {130};set_instance_parameter_value {cmd_mux_044} {ST_CHANNEL_W} {45};set_instance_parameter_value {cmd_mux_044} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_044} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_044} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_044} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_044} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_044} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_044} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_019} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_019} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_019} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_019} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_019} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_020} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_020} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_020} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_020} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_020} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_021} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_021} {ST_DATA_W} {670};set_instance_parameter_value {rsp_demux_021} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_021} {NUM_OUTPUTS} {8};set_instance_parameter_value {rsp_demux_021} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};add_instance {rsp_demux_022} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_022} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_022} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_022} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_022} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_023} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_023} {ST_DATA_W} {382};set_instance_parameter_value {rsp_demux_023} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_023} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_023} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_demux_024} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_024} {ST_DATA_W} {382};set_instance_parameter_value {rsp_demux_024} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_024} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_024} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_demux_025} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_025} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_025} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_025} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_025} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_026} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_026} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_026} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_026} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_026} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_027} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_027} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_027} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_027} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_027} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_028} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_028} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_028} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_028} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_028} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_028} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_029} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_029} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_029} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_029} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_029} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_029} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_030} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_030} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_030} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_030} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_030} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_030} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_031} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_031} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_031} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_031} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_031} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_031} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_032} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_032} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_032} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_032} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_032} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_032} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_033} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_033} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_033} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_033} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_033} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_033} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_034} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_034} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_034} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_034} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_034} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_034} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_035} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_035} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_035} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_035} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_035} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_035} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_036} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_036} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_036} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_036} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_036} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_036} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_037} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_037} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_037} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_037} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_037} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_037} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_038} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_038} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_038} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_038} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_038} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_038} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_039} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_039} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_039} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_039} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_039} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_039} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_040} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_040} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_040} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_040} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_040} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_040} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_041} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_041} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_041} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_041} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_041} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_041} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_042} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_042} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_042} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_042} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_042} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_042} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_043} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_043} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_043} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_043} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_043} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_043} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_044} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_044} {ST_DATA_W} {130};set_instance_parameter_value {rsp_demux_044} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_demux_044} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_044} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_044} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {130};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {45};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {130};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {238};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {238};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {238};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {238};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_006} {ST_DATA_W} {166};set_instance_parameter_value {rsp_mux_006} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_006} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_007} {ST_DATA_W} {166};set_instance_parameter_value {rsp_mux_007} {ST_CHANNEL_W} {45};set_instance_parameter_value {rsp_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_007} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux_007} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {100};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {99};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {130};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {607};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {670};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {100};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {99};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {130};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {319};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {338};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {350};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {348};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {378};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {377};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {352};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {351};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {379};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {381};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {382};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {100};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {99};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {130};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {319};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {338};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {350};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {348};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {378};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {377};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {352};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {351};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {379};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {381};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {382};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {95};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {87};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {100};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {99};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {130};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {607};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {670};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {194};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {203};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {195};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {206};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {204};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {234};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {233};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {208};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {207};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {235};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {237};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {238};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {607};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {670};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {194};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {203};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {195};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {206};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {204};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {234};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {233};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {208};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {207};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {235};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {237};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {238};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {607};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {670};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {194};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {203};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {195};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {206};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {204};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {234};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {233};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {208};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {207};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {235};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {237};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {238};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {607};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {670};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {194};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {203};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {195};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {206};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {204};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {234};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {233};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {208};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {207};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {235};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {237};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {238};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {607};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {670};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {122};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {131};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {123};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {134};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {132};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {162};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {161};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {136};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {135};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {163};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {165};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {166};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {607};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {670};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {122};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {131};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {123};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {134};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {132};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {162};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {161};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {136};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {135};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {163};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {165};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {166};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {607};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {670};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {607};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {610};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {635};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {627};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {670};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {100};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {99};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {130};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_ADDR_H} {607};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {610};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {635};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {627};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_ST_DATA_W} {670};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {100};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {99};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_ST_DATA_W} {130};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_ADDR_H} {607};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {610};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {635};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {627};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_ST_DATA_W} {670};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {194};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {206};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {204};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {234};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {233};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {208};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {207};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {235};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {237};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_ST_DATA_W} {238};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_ADDR_H} {607};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {610};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {635};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {627};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_ST_DATA_W} {670};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {194};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {206};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {204};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {234};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {233};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {208};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {207};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {235};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {237};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_ST_DATA_W} {238};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_ADDR_H} {607};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {610};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {635};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {627};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_ST_DATA_W} {670};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {194};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {206};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {204};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {234};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {233};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {208};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {207};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {235};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {237};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_ST_DATA_W} {238};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_ADDR_H} {607};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {610};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {635};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {627};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_ST_DATA_W} {670};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {194};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {206};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {204};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {234};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {233};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {208};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {207};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {235};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {237};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_ST_DATA_W} {238};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_ADDR_H} {607};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {610};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {635};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {627};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_ST_DATA_W} {670};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {122};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {134};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {132};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {162};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {161};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {136};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {135};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {163};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {165};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_ST_DATA_W} {166};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_ADDR_H} {607};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {610};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {635};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {627};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {638};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {636};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {666};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {665};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {640};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {639};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {667};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {669};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_ST_DATA_W} {670};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {122};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {134};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {132};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {162};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {161};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {136};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {135};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {163};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {165};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_ST_DATA_W} {166};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {319};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {338};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {322};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {347};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {339};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {350};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {348};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {378};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {377};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {352};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {351};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {379};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {381};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {382};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {100};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {99};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {130};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {319};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {338};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {322};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {347};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {339};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {350};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {348};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {378};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {377};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {352};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {351};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {379};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {381};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {382};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {98};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {96};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {100};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {99};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {130};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {45};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {670};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {45};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {670};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {45};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {async_fifo} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {45};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_001} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {45};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_002} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_002} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {async_fifo_002} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_002} {CHANNEL_WIDTH} {45};set_instance_parameter_value {async_fifo_002} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_002} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_002} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_002} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_003} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_003} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {async_fifo_003} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_003} {CHANNEL_WIDTH} {45};set_instance_parameter_value {async_fifo_003} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_003} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_003} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_003} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_004} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_004} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {async_fifo_004} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_004} {CHANNEL_WIDTH} {45};set_instance_parameter_value {async_fifo_004} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_004} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_004} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_004} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_004} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_004} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_004} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_004} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_005} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_005} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {async_fifo_005} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_005} {CHANNEL_WIDTH} {45};set_instance_parameter_value {async_fifo_005} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_005} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_005} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_005} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_005} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_005} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_005} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_005} {EXPLICIT_MAXCHANNEL} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {130};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {45};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {130};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {45};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {async_fifo_006} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_006} {BITS_PER_SYMBOL} {238};set_instance_parameter_value {async_fifo_006} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_006} {CHANNEL_WIDTH} {45};set_instance_parameter_value {async_fifo_006} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_006} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_006} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_006} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_006} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_006} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_006} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_006} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_007} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_007} {BITS_PER_SYMBOL} {238};set_instance_parameter_value {async_fifo_007} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_007} {CHANNEL_WIDTH} {45};set_instance_parameter_value {async_fifo_007} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_007} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_007} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_007} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_007} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_007} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_007} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_007} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_008} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_008} {BITS_PER_SYMBOL} {238};set_instance_parameter_value {async_fifo_008} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_008} {CHANNEL_WIDTH} {45};set_instance_parameter_value {async_fifo_008} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_008} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_008} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_008} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_008} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_008} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_008} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_008} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_009} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_009} {BITS_PER_SYMBOL} {238};set_instance_parameter_value {async_fifo_009} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_009} {CHANNEL_WIDTH} {45};set_instance_parameter_value {async_fifo_009} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_009} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_009} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_009} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_009} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_009} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_009} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_009} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_010} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_010} {BITS_PER_SYMBOL} {166};set_instance_parameter_value {async_fifo_010} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_010} {CHANNEL_WIDTH} {45};set_instance_parameter_value {async_fifo_010} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_010} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_010} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_010} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_010} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_010} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_010} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_010} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_011} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_011} {BITS_PER_SYMBOL} {166};set_instance_parameter_value {async_fifo_011} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_011} {CHANNEL_WIDTH} {45};set_instance_parameter_value {async_fifo_011} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_011} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_011} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_011} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_011} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_011} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_011} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_011} {EXPLICIT_MAXCHANNEL} {0};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {45};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {45};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};add_instance {limiter_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_002} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {limiter_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_002} {CHANNEL_WIDTH} {45};set_instance_parameter_value {limiter_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_002} {PIPELINE_READY} {1};add_instance {limiter_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_003} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {limiter_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_003} {CHANNEL_WIDTH} {45};set_instance_parameter_value {limiter_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_003} {PIPELINE_READY} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};add_instance {agent_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_008} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_008} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_008} {PIPELINE_READY} {1};add_instance {agent_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_009} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_009} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {PIPELINE_READY} {1};add_instance {agent_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_010} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_010} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_010} {PIPELINE_READY} {1};add_instance {agent_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_011} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_011} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {PIPELINE_READY} {1};add_instance {agent_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_012} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_012} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_012} {PIPELINE_READY} {1};add_instance {agent_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_013} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_013} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {PIPELINE_READY} {1};add_instance {agent_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_014} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_014} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_014} {PIPELINE_READY} {1};add_instance {agent_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_015} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_015} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {PIPELINE_READY} {1};add_instance {agent_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_016} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_016} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_016} {PIPELINE_READY} {1};add_instance {agent_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_017} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_017} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_017} {PIPELINE_READY} {1};add_instance {agent_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_018} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_018} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_018} {PIPELINE_READY} {1};add_instance {agent_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_019} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_019} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_019} {PIPELINE_READY} {1};add_instance {agent_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_020} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_020} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_020} {PIPELINE_READY} {1};add_instance {agent_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_021} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_021} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_021} {PIPELINE_READY} {1};add_instance {agent_pipeline_022} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_022} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_022} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_022} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_022} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_022} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_022} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_022} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_022} {PIPELINE_READY} {1};add_instance {agent_pipeline_023} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_023} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_023} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_023} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_023} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_023} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_023} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_023} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_023} {PIPELINE_READY} {1};add_instance {agent_pipeline_024} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_024} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_024} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_024} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_024} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_024} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_024} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_024} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_024} {PIPELINE_READY} {1};add_instance {agent_pipeline_025} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_025} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_025} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_025} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_025} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_025} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_025} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_025} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_025} {PIPELINE_READY} {1};add_instance {agent_pipeline_026} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_026} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_026} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_026} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_026} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_026} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_026} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_026} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_026} {PIPELINE_READY} {1};add_instance {agent_pipeline_027} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_027} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_027} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_027} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_027} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_027} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_027} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_027} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_027} {PIPELINE_READY} {1};add_instance {agent_pipeline_028} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_028} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_028} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_028} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_028} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_028} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_028} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_028} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_028} {PIPELINE_READY} {1};add_instance {agent_pipeline_029} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_029} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_029} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_029} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_029} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_029} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_029} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_029} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_029} {PIPELINE_READY} {1};add_instance {agent_pipeline_030} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_030} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_030} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_030} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_030} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_030} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_030} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_030} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_030} {PIPELINE_READY} {1};add_instance {agent_pipeline_031} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_031} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_031} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_031} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_031} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_031} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_031} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_031} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_031} {PIPELINE_READY} {1};add_instance {agent_pipeline_032} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_032} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_032} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_032} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_032} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_032} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_032} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_032} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_032} {PIPELINE_READY} {1};add_instance {agent_pipeline_033} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_033} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_033} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_033} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_033} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_033} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_033} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_033} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_033} {PIPELINE_READY} {1};add_instance {agent_pipeline_034} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_034} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_034} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_034} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_034} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_034} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_034} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_034} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_034} {PIPELINE_READY} {1};add_instance {agent_pipeline_035} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_035} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_035} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_035} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_035} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_035} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_035} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_035} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_035} {PIPELINE_READY} {1};add_instance {agent_pipeline_036} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_036} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_036} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_036} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_036} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_036} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_036} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_036} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_036} {PIPELINE_READY} {1};add_instance {agent_pipeline_037} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_037} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_037} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_037} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_037} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_037} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_037} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_037} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_037} {PIPELINE_READY} {1};add_instance {agent_pipeline_038} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_038} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_038} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_038} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_038} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_038} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_038} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_038} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_038} {PIPELINE_READY} {1};add_instance {agent_pipeline_039} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_039} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_039} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_039} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_039} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_039} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_039} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_039} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_039} {PIPELINE_READY} {1};add_instance {agent_pipeline_040} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_040} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_040} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_040} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_040} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_040} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_040} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_040} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_040} {PIPELINE_READY} {1};add_instance {agent_pipeline_041} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_041} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_041} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_041} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_041} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_041} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_041} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_041} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_041} {PIPELINE_READY} {1};add_instance {agent_pipeline_042} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_042} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_042} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {agent_pipeline_042} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_042} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_042} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_042} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_042} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_042} {PIPELINE_READY} {1};add_instance {agent_pipeline_043} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_043} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_043} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {agent_pipeline_043} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_043} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_043} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_043} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_043} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_043} {PIPELINE_READY} {1};add_instance {agent_pipeline_044} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_044} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_044} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_044} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_044} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_044} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_044} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_044} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_044} {PIPELINE_READY} {1};add_instance {agent_pipeline_045} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_045} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_045} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_045} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_045} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_045} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_045} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_045} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_045} {PIPELINE_READY} {1};add_instance {agent_pipeline_046} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_046} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_046} {BITS_PER_SYMBOL} {382};set_instance_parameter_value {agent_pipeline_046} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_046} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_046} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_046} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_046} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_046} {PIPELINE_READY} {1};add_instance {agent_pipeline_047} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_047} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_047} {BITS_PER_SYMBOL} {382};set_instance_parameter_value {agent_pipeline_047} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_047} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_047} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_047} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_047} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_047} {PIPELINE_READY} {1};add_instance {agent_pipeline_048} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_048} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_048} {BITS_PER_SYMBOL} {382};set_instance_parameter_value {agent_pipeline_048} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_048} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_048} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_048} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_048} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_048} {PIPELINE_READY} {1};add_instance {agent_pipeline_049} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_049} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_049} {BITS_PER_SYMBOL} {382};set_instance_parameter_value {agent_pipeline_049} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_049} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_049} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_049} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_049} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_049} {PIPELINE_READY} {1};add_instance {agent_pipeline_050} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_050} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_050} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_050} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_050} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_050} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_050} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_050} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_050} {PIPELINE_READY} {1};add_instance {agent_pipeline_051} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_051} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_051} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_051} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_051} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_051} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_051} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_051} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_051} {PIPELINE_READY} {1};add_instance {agent_pipeline_052} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_052} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_052} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_052} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_052} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_052} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_052} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_052} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_052} {PIPELINE_READY} {1};add_instance {agent_pipeline_053} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_053} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_053} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_053} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_053} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_053} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_053} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_053} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_053} {PIPELINE_READY} {1};add_instance {agent_pipeline_054} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_054} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_054} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_054} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_054} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_054} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_054} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_054} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_054} {PIPELINE_READY} {1};add_instance {agent_pipeline_055} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_055} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_055} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_055} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_055} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_055} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_055} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_055} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_055} {PIPELINE_READY} {1};add_instance {agent_pipeline_056} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_056} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_056} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_056} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_056} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_056} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_056} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_056} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_056} {PIPELINE_READY} {1};add_instance {agent_pipeline_057} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_057} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_057} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_057} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_057} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_057} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_057} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_057} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_057} {PIPELINE_READY} {1};add_instance {agent_pipeline_058} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_058} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_058} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_058} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_058} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_058} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_058} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_058} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_058} {PIPELINE_READY} {1};add_instance {agent_pipeline_059} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_059} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_059} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_059} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_059} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_059} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_059} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_059} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_059} {PIPELINE_READY} {1};add_instance {agent_pipeline_060} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_060} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_060} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_060} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_060} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_060} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_060} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_060} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_060} {PIPELINE_READY} {1};add_instance {agent_pipeline_061} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_061} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_061} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_061} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_061} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_061} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_061} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_061} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_061} {PIPELINE_READY} {1};add_instance {agent_pipeline_062} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_062} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_062} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_062} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_062} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_062} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_062} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_062} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_062} {PIPELINE_READY} {1};add_instance {agent_pipeline_063} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_063} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_063} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_063} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_063} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_063} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_063} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_063} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_063} {PIPELINE_READY} {1};add_instance {agent_pipeline_064} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_064} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_064} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_064} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_064} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_064} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_064} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_064} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_064} {PIPELINE_READY} {1};add_instance {agent_pipeline_065} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_065} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_065} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_065} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_065} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_065} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_065} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_065} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_065} {PIPELINE_READY} {1};add_instance {agent_pipeline_066} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_066} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_066} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_066} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_066} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_066} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_066} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_066} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_066} {PIPELINE_READY} {1};add_instance {agent_pipeline_067} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_067} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_067} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_067} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_067} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_067} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_067} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_067} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_067} {PIPELINE_READY} {1};add_instance {agent_pipeline_068} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_068} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_068} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_068} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_068} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_068} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_068} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_068} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_068} {PIPELINE_READY} {1};add_instance {agent_pipeline_069} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_069} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_069} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_069} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_069} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_069} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_069} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_069} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_069} {PIPELINE_READY} {1};add_instance {agent_pipeline_070} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_070} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_070} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_070} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_070} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_070} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_070} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_070} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_070} {PIPELINE_READY} {1};add_instance {agent_pipeline_071} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_071} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_071} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_071} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_071} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_071} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_071} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_071} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_071} {PIPELINE_READY} {1};add_instance {agent_pipeline_072} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_072} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_072} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_072} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_072} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_072} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_072} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_072} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_072} {PIPELINE_READY} {1};add_instance {agent_pipeline_073} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_073} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_073} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_073} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_073} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_073} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_073} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_073} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_073} {PIPELINE_READY} {1};add_instance {agent_pipeline_074} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_074} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_074} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_074} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_074} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_074} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_074} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_074} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_074} {PIPELINE_READY} {1};add_instance {agent_pipeline_075} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_075} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_075} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_075} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_075} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_075} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_075} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_075} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_075} {PIPELINE_READY} {1};add_instance {agent_pipeline_076} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_076} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_076} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_076} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_076} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_076} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_076} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_076} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_076} {PIPELINE_READY} {1};add_instance {agent_pipeline_077} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_077} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_077} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_077} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_077} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_077} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_077} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_077} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_077} {PIPELINE_READY} {1};add_instance {agent_pipeline_078} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_078} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_078} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_078} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_078} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_078} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_078} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_078} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_078} {PIPELINE_READY} {1};add_instance {agent_pipeline_079} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_079} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_079} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_079} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_079} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_079} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_079} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_079} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_079} {PIPELINE_READY} {1};add_instance {agent_pipeline_080} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_080} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_080} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_080} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_080} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_080} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_080} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_080} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_080} {PIPELINE_READY} {1};add_instance {agent_pipeline_081} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_081} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_081} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_081} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_081} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_081} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_081} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_081} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_081} {PIPELINE_READY} {1};add_instance {agent_pipeline_082} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_082} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_082} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_082} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_082} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_082} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_082} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_082} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_082} {PIPELINE_READY} {1};add_instance {agent_pipeline_083} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_083} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_083} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_083} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_083} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_083} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_083} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_083} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_083} {PIPELINE_READY} {1};add_instance {agent_pipeline_084} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_084} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_084} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_084} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_084} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_084} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_084} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_084} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_084} {PIPELINE_READY} {1};add_instance {agent_pipeline_085} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_085} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_085} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_085} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_085} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_085} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_085} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_085} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_085} {PIPELINE_READY} {1};add_instance {agent_pipeline_086} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_086} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_086} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_086} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_086} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_086} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_086} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_086} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_086} {PIPELINE_READY} {1};add_instance {agent_pipeline_087} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_087} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_087} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_087} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_087} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_087} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_087} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_087} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_087} {PIPELINE_READY} {1};add_instance {agent_pipeline_088} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_088} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_088} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_088} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_088} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_088} {CHANNEL_WIDTH} {45};set_instance_parameter_value {agent_pipeline_088} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_088} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_088} {PIPELINE_READY} {1};add_instance {agent_pipeline_089} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_089} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_089} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {agent_pipeline_089} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_089} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_089} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_089} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_089} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_089} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};add_instance {mux_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_014} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_014} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_014} {PIPELINE_READY} {1};add_instance {mux_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_015} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_015} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_015} {PIPELINE_READY} {1};add_instance {mux_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_016} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_016} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_016} {PIPELINE_READY} {1};add_instance {mux_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_017} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_017} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_017} {PIPELINE_READY} {1};add_instance {mux_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_018} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_018} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_018} {PIPELINE_READY} {1};add_instance {mux_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_019} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_019} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_019} {PIPELINE_READY} {1};add_instance {mux_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_020} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_020} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_020} {PIPELINE_READY} {1};add_instance {mux_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_021} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {mux_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_021} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_021} {PIPELINE_READY} {1};add_instance {mux_pipeline_022} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_022} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_022} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {mux_pipeline_022} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_022} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_022} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_022} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_022} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_022} {PIPELINE_READY} {1};add_instance {mux_pipeline_023} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_023} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_023} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {mux_pipeline_023} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_023} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_023} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_023} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_023} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_023} {PIPELINE_READY} {1};add_instance {mux_pipeline_024} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_024} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_024} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {mux_pipeline_024} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_024} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_024} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_024} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_024} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_024} {PIPELINE_READY} {1};add_instance {mux_pipeline_025} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_025} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_025} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {mux_pipeline_025} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_025} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_025} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_025} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_025} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_025} {PIPELINE_READY} {1};add_instance {mux_pipeline_026} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_026} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_026} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {mux_pipeline_026} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_026} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_026} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_026} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_026} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_026} {PIPELINE_READY} {1};add_instance {mux_pipeline_027} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_027} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_027} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {mux_pipeline_027} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_027} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_027} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_027} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_027} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_027} {PIPELINE_READY} {1};add_instance {mux_pipeline_028} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_028} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_028} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {mux_pipeline_028} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_028} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_028} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_028} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_028} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_028} {PIPELINE_READY} {1};add_instance {mux_pipeline_029} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_029} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_029} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_029} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_029} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_029} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_029} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_029} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_029} {PIPELINE_READY} {1};add_instance {mux_pipeline_030} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_030} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_030} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_030} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_030} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_030} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_030} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_030} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_030} {PIPELINE_READY} {1};add_instance {mux_pipeline_031} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_031} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_031} {BITS_PER_SYMBOL} {382};set_instance_parameter_value {mux_pipeline_031} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_031} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_031} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_031} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_031} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_031} {PIPELINE_READY} {1};add_instance {mux_pipeline_032} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_032} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_032} {BITS_PER_SYMBOL} {382};set_instance_parameter_value {mux_pipeline_032} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_032} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_032} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_032} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_032} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_032} {PIPELINE_READY} {1};add_instance {mux_pipeline_033} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_033} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_033} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_033} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_033} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_033} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_033} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_033} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_033} {PIPELINE_READY} {1};add_instance {mux_pipeline_034} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_034} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_034} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_034} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_034} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_034} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_034} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_034} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_034} {PIPELINE_READY} {1};add_instance {mux_pipeline_035} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_035} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_035} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_035} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_035} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_035} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_035} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_035} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_035} {PIPELINE_READY} {1};add_instance {mux_pipeline_036} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_036} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_036} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_036} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_036} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_036} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_036} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_036} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_036} {PIPELINE_READY} {1};add_instance {mux_pipeline_037} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_037} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_037} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_037} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_037} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_037} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_037} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_037} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_037} {PIPELINE_READY} {1};add_instance {mux_pipeline_038} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_038} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_038} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_038} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_038} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_038} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_038} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_038} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_038} {PIPELINE_READY} {1};add_instance {mux_pipeline_039} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_039} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_039} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_039} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_039} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_039} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_039} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_039} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_039} {PIPELINE_READY} {1};add_instance {mux_pipeline_040} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_040} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_040} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_040} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_040} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_040} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_040} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_040} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_040} {PIPELINE_READY} {1};add_instance {mux_pipeline_041} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_041} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_041} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_041} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_041} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_041} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_041} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_041} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_041} {PIPELINE_READY} {1};add_instance {mux_pipeline_042} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_042} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_042} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_042} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_042} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_042} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_042} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_042} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_042} {PIPELINE_READY} {1};add_instance {mux_pipeline_043} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_043} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_043} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_043} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_043} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_043} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_043} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_043} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_043} {PIPELINE_READY} {1};add_instance {mux_pipeline_044} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_044} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_044} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_044} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_044} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_044} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_044} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_044} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_044} {PIPELINE_READY} {1};add_instance {mux_pipeline_045} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_045} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_045} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_045} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_045} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_045} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_045} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_045} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_045} {PIPELINE_READY} {1};add_instance {mux_pipeline_046} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_046} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_046} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_046} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_046} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_046} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_046} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_046} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_046} {PIPELINE_READY} {1};add_instance {mux_pipeline_047} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_047} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_047} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_047} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_047} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_047} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_047} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_047} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_047} {PIPELINE_READY} {1};add_instance {mux_pipeline_048} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_048} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_048} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_048} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_048} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_048} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_048} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_048} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_048} {PIPELINE_READY} {1};add_instance {mux_pipeline_049} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_049} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_049} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_049} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_049} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_049} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_049} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_049} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_049} {PIPELINE_READY} {1};add_instance {mux_pipeline_050} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_050} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_050} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_050} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_050} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_050} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_050} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_050} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_050} {PIPELINE_READY} {1};add_instance {mux_pipeline_051} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_051} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_051} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_051} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_051} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_051} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_051} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_051} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_051} {PIPELINE_READY} {1};add_instance {mux_pipeline_052} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_052} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_052} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_052} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_052} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_052} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_052} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_052} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_052} {PIPELINE_READY} {1};add_instance {mux_pipeline_053} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_053} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_053} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_053} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_053} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_053} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_053} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_053} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_053} {PIPELINE_READY} {1};add_instance {mux_pipeline_054} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_054} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_054} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_054} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_054} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_054} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_054} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_054} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_054} {PIPELINE_READY} {1};add_instance {mux_pipeline_055} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_055} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_055} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_055} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_055} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_055} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_055} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_055} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_055} {PIPELINE_READY} {1};add_instance {mux_pipeline_056} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_056} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_056} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_056} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_056} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_056} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_056} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_056} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_056} {PIPELINE_READY} {1};add_instance {mux_pipeline_057} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_057} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_057} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_057} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_057} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_057} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_057} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_057} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_057} {PIPELINE_READY} {1};add_instance {mux_pipeline_058} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_058} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_058} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_058} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_058} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_058} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_058} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_058} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_058} {PIPELINE_READY} {1};add_instance {mux_pipeline_059} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_059} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_059} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_059} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_059} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_059} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_059} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_059} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_059} {PIPELINE_READY} {1};add_instance {mux_pipeline_060} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_060} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_060} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_060} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_060} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_060} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_060} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_060} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_060} {PIPELINE_READY} {1};add_instance {mux_pipeline_061} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_061} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_061} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_061} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_061} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_061} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_061} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_061} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_061} {PIPELINE_READY} {1};add_instance {mux_pipeline_062} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_062} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_062} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_062} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_062} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_062} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_062} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_062} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_062} {PIPELINE_READY} {1};add_instance {mux_pipeline_063} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_063} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_063} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_063} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_063} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_063} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_063} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_063} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_063} {PIPELINE_READY} {1};add_instance {mux_pipeline_064} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_064} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_064} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_064} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_064} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_064} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_064} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_064} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_064} {PIPELINE_READY} {1};add_instance {mux_pipeline_065} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_065} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_065} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_065} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_065} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_065} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_065} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_065} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_065} {PIPELINE_READY} {1};add_instance {mux_pipeline_066} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_066} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_066} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_066} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_066} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_066} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_066} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_066} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_066} {PIPELINE_READY} {1};add_instance {mux_pipeline_067} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_067} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_067} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_067} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_067} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_067} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_067} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_067} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_067} {PIPELINE_READY} {1};add_instance {mux_pipeline_068} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_068} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_068} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_068} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_068} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_068} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_068} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_068} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_068} {PIPELINE_READY} {1};add_instance {mux_pipeline_069} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_069} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_069} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_069} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_069} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_069} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_069} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_069} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_069} {PIPELINE_READY} {1};add_instance {mux_pipeline_070} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_070} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_070} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_070} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_070} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_070} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_070} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_070} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_070} {PIPELINE_READY} {1};add_instance {mux_pipeline_071} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_071} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_071} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_071} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_071} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_071} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_071} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_071} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_071} {PIPELINE_READY} {1};add_instance {mux_pipeline_072} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_072} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_072} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_072} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_072} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_072} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_072} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_072} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_072} {PIPELINE_READY} {1};add_instance {mux_pipeline_073} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_073} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_073} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_073} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_073} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_073} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_073} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_073} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_073} {PIPELINE_READY} {1};add_instance {mux_pipeline_074} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_074} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_074} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_074} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_074} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_074} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_074} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_074} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_074} {PIPELINE_READY} {1};add_instance {mux_pipeline_075} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_075} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_075} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_075} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_075} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_075} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_075} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_075} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_075} {PIPELINE_READY} {1};add_instance {mux_pipeline_076} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_076} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_076} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_076} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_076} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_076} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_076} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_076} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_076} {PIPELINE_READY} {1};add_instance {mux_pipeline_077} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_077} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_077} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_077} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_077} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_077} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_077} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_077} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_077} {PIPELINE_READY} {1};add_instance {mux_pipeline_078} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_078} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_078} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_078} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_078} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_078} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_078} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_078} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_078} {PIPELINE_READY} {1};add_instance {mux_pipeline_079} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_079} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_079} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_079} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_079} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_079} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_079} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_079} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_079} {PIPELINE_READY} {1};add_instance {mux_pipeline_080} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_080} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_080} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_080} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_080} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_080} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_080} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_080} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_080} {PIPELINE_READY} {1};add_instance {mux_pipeline_081} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_081} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_081} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_081} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_081} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_081} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_081} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_081} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_081} {PIPELINE_READY} {1};add_instance {mux_pipeline_082} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_082} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_082} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_082} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_082} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_082} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_082} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_082} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_082} {PIPELINE_READY} {1};add_instance {mux_pipeline_083} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_083} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_083} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_083} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_083} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_083} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_083} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_083} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_083} {PIPELINE_READY} {1};add_instance {mux_pipeline_084} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_084} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_084} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_084} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_084} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_084} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_084} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_084} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_084} {PIPELINE_READY} {1};add_instance {mux_pipeline_085} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_085} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_085} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_085} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_085} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_085} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_085} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_085} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_085} {PIPELINE_READY} {1};add_instance {mux_pipeline_086} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_086} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_086} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_086} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_086} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_086} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_086} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_086} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_086} {PIPELINE_READY} {1};add_instance {mux_pipeline_087} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_087} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_087} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_087} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_087} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_087} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_087} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_087} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_087} {PIPELINE_READY} {1};add_instance {mux_pipeline_088} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_088} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_088} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_088} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_088} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_088} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_088} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_088} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_088} {PIPELINE_READY} {1};add_instance {mux_pipeline_089} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_089} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_089} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_089} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_089} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_089} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_089} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_089} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_089} {PIPELINE_READY} {1};add_instance {mux_pipeline_090} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_090} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_090} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_090} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_090} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_090} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_090} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_090} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_090} {PIPELINE_READY} {1};add_instance {mux_pipeline_091} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_091} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_091} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_091} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_091} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_091} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_091} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_091} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_091} {PIPELINE_READY} {1};add_instance {mux_pipeline_092} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_092} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_092} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_092} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_092} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_092} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_092} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_092} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_092} {PIPELINE_READY} {1};add_instance {mux_pipeline_093} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_093} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_093} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_093} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_093} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_093} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_093} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_093} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_093} {PIPELINE_READY} {1};add_instance {mux_pipeline_094} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_094} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_094} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_094} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_094} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_094} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_094} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_094} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_094} {PIPELINE_READY} {1};add_instance {mux_pipeline_095} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_095} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_095} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_095} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_095} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_095} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_095} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_095} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_095} {PIPELINE_READY} {1};add_instance {mux_pipeline_096} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_096} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_096} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_096} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_096} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_096} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_096} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_096} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_096} {PIPELINE_READY} {1};add_instance {mux_pipeline_097} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_097} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_097} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_097} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_097} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_097} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_097} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_097} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_097} {PIPELINE_READY} {1};add_instance {mux_pipeline_098} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_098} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_098} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_098} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_098} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_098} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_098} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_098} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_098} {PIPELINE_READY} {1};add_instance {mux_pipeline_099} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_099} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_099} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_099} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_099} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_099} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_099} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_099} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_099} {PIPELINE_READY} {1};add_instance {mux_pipeline_100} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_100} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_100} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_100} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_100} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_100} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_100} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_100} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_100} {PIPELINE_READY} {1};add_instance {mux_pipeline_101} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_101} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_101} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_101} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_101} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_101} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_101} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_101} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_101} {PIPELINE_READY} {1};add_instance {mux_pipeline_102} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_102} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_102} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_102} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_102} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_102} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_102} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_102} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_102} {PIPELINE_READY} {1};add_instance {mux_pipeline_103} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_103} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_103} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {mux_pipeline_103} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_103} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_103} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_103} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_103} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_103} {PIPELINE_READY} {1};add_instance {mux_pipeline_104} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_104} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_104} {BITS_PER_SYMBOL} {238};set_instance_parameter_value {mux_pipeline_104} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_104} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_104} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_104} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_104} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_104} {PIPELINE_READY} {1};add_instance {mux_pipeline_105} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_105} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_105} {BITS_PER_SYMBOL} {238};set_instance_parameter_value {mux_pipeline_105} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_105} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_105} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_105} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_105} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_105} {PIPELINE_READY} {1};add_instance {mux_pipeline_106} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_106} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_106} {BITS_PER_SYMBOL} {238};set_instance_parameter_value {mux_pipeline_106} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_106} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_106} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_106} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_106} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_106} {PIPELINE_READY} {1};add_instance {mux_pipeline_107} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_107} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_107} {BITS_PER_SYMBOL} {238};set_instance_parameter_value {mux_pipeline_107} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_107} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_107} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_107} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_107} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_107} {PIPELINE_READY} {1};add_instance {mux_pipeline_108} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_108} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_108} {BITS_PER_SYMBOL} {166};set_instance_parameter_value {mux_pipeline_108} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_108} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_108} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_108} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_108} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_108} {PIPELINE_READY} {1};add_instance {mux_pipeline_109} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_109} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_109} {BITS_PER_SYMBOL} {166};set_instance_parameter_value {mux_pipeline_109} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_109} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_109} {CHANNEL_WIDTH} {45};set_instance_parameter_value {mux_pipeline_109} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_109} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_109} {PIPELINE_READY} {1};add_instance {pipeline_stage} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {pipeline_stage} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage} {PIPELINE_READY} {1};add_instance {pipeline_stage_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage_001} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {pipeline_stage_001} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage_001} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage_001} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage_001} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage_001} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage_001} {PIPELINE_READY} {1};add_instance {pipeline_stage_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage_002} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {pipeline_stage_002} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage_002} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage_002} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage_002} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage_002} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage_002} {PIPELINE_READY} {1};add_instance {pipeline_stage_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage_003} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {pipeline_stage_003} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage_003} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage_003} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage_003} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage_003} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage_003} {PIPELINE_READY} {1};add_instance {pipeline_stage_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage_004} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {pipeline_stage_004} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage_004} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage_004} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage_004} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage_004} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage_004} {PIPELINE_READY} {1};add_instance {pipeline_stage_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage_005} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {pipeline_stage_005} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage_005} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage_005} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage_005} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage_005} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage_005} {PIPELINE_READY} {1};add_instance {pipeline_stage_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage_006} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {pipeline_stage_006} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage_006} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage_006} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage_006} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage_006} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage_006} {PIPELINE_READY} {1};add_instance {pipeline_stage_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage_007} {BITS_PER_SYMBOL} {670};set_instance_parameter_value {pipeline_stage_007} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage_007} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage_007} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage_007} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage_007} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage_007} {PIPELINE_READY} {1};add_instance {pipeline_stage_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage_008} {BITS_PER_SYMBOL} {238};set_instance_parameter_value {pipeline_stage_008} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage_008} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage_008} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage_008} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage_008} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage_008} {PIPELINE_READY} {1};add_instance {pipeline_stage_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage_009} {BITS_PER_SYMBOL} {238};set_instance_parameter_value {pipeline_stage_009} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage_009} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage_009} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage_009} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage_009} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage_009} {PIPELINE_READY} {1};add_instance {pipeline_stage_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage_010} {BITS_PER_SYMBOL} {238};set_instance_parameter_value {pipeline_stage_010} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage_010} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage_010} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage_010} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage_010} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage_010} {PIPELINE_READY} {1};add_instance {pipeline_stage_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage_011} {BITS_PER_SYMBOL} {238};set_instance_parameter_value {pipeline_stage_011} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage_011} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage_011} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage_011} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage_011} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage_011} {PIPELINE_READY} {1};add_instance {pipeline_stage_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage_012} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {pipeline_stage_012} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage_012} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage_012} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage_012} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage_012} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage_012} {PIPELINE_READY} {1};add_instance {pipeline_stage_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage_013} {BITS_PER_SYMBOL} {166};set_instance_parameter_value {pipeline_stage_013} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage_013} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage_013} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage_013} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage_013} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage_013} {PIPELINE_READY} {1};add_instance {pipeline_stage_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage_014} {BITS_PER_SYMBOL} {166};set_instance_parameter_value {pipeline_stage_014} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage_014} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage_014} {CHANNEL_WIDTH} {45};set_instance_parameter_value {pipeline_stage_014} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage_014} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage_014} {PIPELINE_READY} {1};add_instance {sys_cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sys_cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sys_cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sys_cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sys_cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {axi_ad9680_dma_m_dest_axi_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {axi_ad9680_dma_m_dest_axi_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {axi_ad9680_dma_s_axi_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {axi_ad9680_dma_s_axi_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {axi_ad9680_dma_s_axi_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {axi_ad9680_dma_s_axi_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {axi_ad9680_dma_s_axi_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sys_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {sys_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {sys_dma_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_dma_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {266666750};set_instance_parameter_value {sys_dma_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {sys_ddr3_cntrl_emif_usr_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_ddr3_cntrl_emif_usr_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {266666750};set_instance_parameter_value {sys_ddr3_cntrl_emif_usr_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {sys_cpu_data_master_translator.avalon_universal_master_0} {sys_cpu_data_master_agent.av} {avalon};set_connection_parameter_value {sys_cpu_data_master_translator.avalon_universal_master_0/sys_cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sys_cpu_data_master_translator.avalon_universal_master_0/sys_cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sys_cpu_data_master_translator.avalon_universal_master_0/sys_cpu_data_master_agent.av} {defaultConnection} {false};add_connection {sys_cpu_instruction_master_translator.avalon_universal_master_0} {sys_cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {sys_cpu_instruction_master_translator.avalon_universal_master_0/sys_cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sys_cpu_instruction_master_translator.avalon_universal_master_0/sys_cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sys_cpu_instruction_master_translator.avalon_universal_master_0/sys_cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {axi_ad9680_dma_m_dest_axi_agent.write_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/axi_ad9680_dma_m_dest_axi_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_003.src} {axi_ad9680_dma_m_dest_axi_agent.read_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/axi_ad9680_dma_m_dest_axi_agent.read_rp} {qsys_mm.response};add_connection {rsp_mux_004.src} {axi_ad9144_dma_m_src_axi_agent.write_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/axi_ad9144_dma_m_src_axi_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_005.src} {axi_ad9144_dma_m_src_axi_agent.read_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/axi_ad9144_dma_m_src_axi_agent.read_rp} {qsys_mm.response};add_connection {sys_ethernet_dma_tx_mm_read_translator.avalon_universal_master_0} {sys_ethernet_dma_tx_mm_read_agent.av} {avalon};set_connection_parameter_value {sys_ethernet_dma_tx_mm_read_translator.avalon_universal_master_0/sys_ethernet_dma_tx_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sys_ethernet_dma_tx_mm_read_translator.avalon_universal_master_0/sys_ethernet_dma_tx_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sys_ethernet_dma_tx_mm_read_translator.avalon_universal_master_0/sys_ethernet_dma_tx_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_006.src} {sys_ethernet_dma_tx_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_006.src/sys_ethernet_dma_tx_mm_read_agent.rp} {qsys_mm.response};add_connection {sys_ethernet_dma_rx_mm_write_translator.avalon_universal_master_0} {sys_ethernet_dma_rx_mm_write_agent.av} {avalon};set_connection_parameter_value {sys_ethernet_dma_rx_mm_write_translator.avalon_universal_master_0/sys_ethernet_dma_rx_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sys_ethernet_dma_rx_mm_write_translator.avalon_universal_master_0/sys_ethernet_dma_rx_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sys_ethernet_dma_rx_mm_write_translator.avalon_universal_master_0/sys_ethernet_dma_rx_mm_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_007.src} {sys_ethernet_dma_rx_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_007.src/sys_ethernet_dma_rx_mm_write_agent.rp} {qsys_mm.response};add_connection {sys_uart_avalon_jtag_slave_agent.m0} {sys_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_uart_avalon_jtag_slave_agent.m0/sys_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_uart_avalon_jtag_slave_agent.m0/sys_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_uart_avalon_jtag_slave_agent.m0/sys_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_uart_avalon_jtag_slave_agent.rf_source} {sys_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_uart_avalon_jtag_slave_agent_rsp_fifo.out} {sys_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {sys_uart_avalon_jtag_slave_agent.rdata_fifo_src} {sys_uart_avalon_jtag_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_uart_avalon_jtag_slave_agent_rdata_fifo.out} {sys_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_ethernet_control_port_agent.m0} {sys_ethernet_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_ethernet_control_port_agent.m0/sys_ethernet_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_ethernet_control_port_agent.m0/sys_ethernet_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_ethernet_control_port_agent.m0/sys_ethernet_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_ethernet_control_port_agent.rf_source} {sys_ethernet_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_ethernet_control_port_agent_rsp_fifo.out} {sys_ethernet_control_port_agent.rf_sink} {avalon_streaming};add_connection {sys_ethernet_control_port_agent.rdata_fifo_src} {sys_ethernet_control_port_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_ethernet_control_port_agent_rdata_fifo.out} {sys_ethernet_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_id_control_slave_agent.m0} {sys_id_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_id_control_slave_agent.m0/sys_id_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_id_control_slave_agent.m0/sys_id_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_id_control_slave_agent.m0/sys_id_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_id_control_slave_agent.rf_source} {sys_id_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_id_control_slave_agent_rsp_fifo.out} {sys_id_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sys_id_control_slave_agent.rdata_fifo_src} {sys_id_control_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_id_control_slave_agent_rdata_fifo.out} {sys_id_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_ethernet_dma_rx_csr_agent.m0} {sys_ethernet_dma_rx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_ethernet_dma_rx_csr_agent.m0/sys_ethernet_dma_rx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_ethernet_dma_rx_csr_agent.m0/sys_ethernet_dma_rx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_ethernet_dma_rx_csr_agent.m0/sys_ethernet_dma_rx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_ethernet_dma_rx_csr_agent.rf_source} {sys_ethernet_dma_rx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_ethernet_dma_rx_csr_agent_rsp_fifo.out} {sys_ethernet_dma_rx_csr_agent.rf_sink} {avalon_streaming};add_connection {sys_ethernet_dma_rx_csr_agent.rdata_fifo_src} {sys_ethernet_dma_rx_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_ethernet_dma_rx_csr_agent_rdata_fifo.out} {sys_ethernet_dma_rx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_ethernet_dma_tx_csr_agent.m0} {sys_ethernet_dma_tx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_ethernet_dma_tx_csr_agent.m0/sys_ethernet_dma_tx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_ethernet_dma_tx_csr_agent.m0/sys_ethernet_dma_tx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_ethernet_dma_tx_csr_agent.m0/sys_ethernet_dma_tx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_ethernet_dma_tx_csr_agent.rf_source} {sys_ethernet_dma_tx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_ethernet_dma_tx_csr_agent_rsp_fifo.out} {sys_ethernet_dma_tx_csr_agent.rf_sink} {avalon_streaming};add_connection {sys_ethernet_dma_tx_csr_agent.rdata_fifo_src} {sys_ethernet_dma_tx_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_ethernet_dma_tx_csr_agent_rdata_fifo.out} {sys_ethernet_dma_tx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_ddr3_cntrl_ctrl_amm_0_agent.m0} {sys_ddr3_cntrl_ctrl_amm_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent.m0/sys_ddr3_cntrl_ctrl_amm_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent.m0/sys_ddr3_cntrl_ctrl_amm_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_ddr3_cntrl_ctrl_amm_0_agent.m0/sys_ddr3_cntrl_ctrl_amm_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_ddr3_cntrl_ctrl_amm_0_agent.rf_source} {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo.out} {sys_ddr3_cntrl_ctrl_amm_0_agent.rf_sink} {avalon_streaming};add_connection {sys_ddr3_cntrl_ctrl_amm_0_agent.rdata_fifo_src} {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo.out} {sys_ddr3_cntrl_ctrl_amm_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_cpu_debug_mem_slave_agent.m0} {sys_cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_cpu_debug_mem_slave_agent.m0/sys_cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_cpu_debug_mem_slave_agent.m0/sys_cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_cpu_debug_mem_slave_agent.m0/sys_cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_cpu_debug_mem_slave_agent.rf_source} {sys_cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_cpu_debug_mem_slave_agent_rsp_fifo.out} {sys_cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {sys_cpu_debug_mem_slave_agent.rdata_fifo_src} {sys_cpu_debug_mem_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_cpu_debug_mem_slave_agent_rdata_fifo.out} {sys_cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_ethernet_dma_rx_descriptor_slave_agent.m0} {sys_ethernet_dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent.m0/sys_ethernet_dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent.m0/sys_ethernet_dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_ethernet_dma_rx_descriptor_slave_agent.m0/sys_ethernet_dma_rx_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_ethernet_dma_rx_descriptor_slave_agent.rf_source} {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo.out} {sys_ethernet_dma_rx_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {sys_ethernet_dma_rx_descriptor_slave_agent.rdata_fifo_src} {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo.out} {sys_ethernet_dma_rx_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_ethernet_dma_tx_descriptor_slave_agent.m0} {sys_ethernet_dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent.m0/sys_ethernet_dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent.m0/sys_ethernet_dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_ethernet_dma_tx_descriptor_slave_agent.m0/sys_ethernet_dma_tx_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_ethernet_dma_tx_descriptor_slave_agent.rf_source} {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo.out} {sys_ethernet_dma_tx_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {sys_ethernet_dma_tx_descriptor_slave_agent.rdata_fifo_src} {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo.out} {sys_ethernet_dma_tx_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ad9144_jesd204_lane_pll_reconfig_agent.m0} {ad9144_jesd204_lane_pll_reconfig_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent.m0/ad9144_jesd204_lane_pll_reconfig_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent.m0/ad9144_jesd204_lane_pll_reconfig_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ad9144_jesd204_lane_pll_reconfig_agent.m0/ad9144_jesd204_lane_pll_reconfig_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ad9144_jesd204_lane_pll_reconfig_agent.rf_source} {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo.in} {avalon_streaming};add_connection {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo.out} {ad9144_jesd204_lane_pll_reconfig_agent.rf_sink} {avalon_streaming};add_connection {ad9144_jesd204_lane_pll_reconfig_agent.rdata_fifo_src} {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo.in} {avalon_streaming};add_connection {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo.out} {ad9144_jesd204_lane_pll_reconfig_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ad9144_jesd204_link_pll_reconfig_agent.m0} {ad9144_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ad9144_jesd204_link_pll_reconfig_agent.m0/ad9144_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ad9144_jesd204_link_pll_reconfig_agent.m0/ad9144_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ad9144_jesd204_link_pll_reconfig_agent.m0/ad9144_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ad9144_jesd204_link_pll_reconfig_agent.rf_source} {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo.in} {avalon_streaming};add_connection {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo.out} {ad9144_jesd204_link_pll_reconfig_agent.rf_sink} {avalon_streaming};add_connection {ad9144_jesd204_link_pll_reconfig_agent.rdata_fifo_src} {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo.in} {avalon_streaming};add_connection {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo.out} {ad9144_jesd204_link_pll_reconfig_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ad9680_jesd204_link_pll_reconfig_agent.m0} {ad9680_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ad9680_jesd204_link_pll_reconfig_agent.m0/ad9680_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ad9680_jesd204_link_pll_reconfig_agent.m0/ad9680_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ad9680_jesd204_link_pll_reconfig_agent.m0/ad9680_jesd204_link_pll_reconfig_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ad9680_jesd204_link_pll_reconfig_agent.rf_source} {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo.in} {avalon_streaming};add_connection {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo.out} {ad9680_jesd204_link_pll_reconfig_agent.rf_sink} {avalon_streaming};add_connection {ad9680_jesd204_link_pll_reconfig_agent.rdata_fifo_src} {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo.in} {avalon_streaming};add_connection {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo.out} {ad9680_jesd204_link_pll_reconfig_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s0_agent.m0} {avl_adxcfg_0_rcfg_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_0_rcfg_s0_agent.m0/avl_adxcfg_0_rcfg_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_0_rcfg_s0_agent.m0/avl_adxcfg_0_rcfg_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_0_rcfg_s0_agent.m0/avl_adxcfg_0_rcfg_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_0_rcfg_s0_agent.rf_source} {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo.out} {avl_adxcfg_0_rcfg_s0_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s0_agent.rdata_fifo_src} {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo.out} {avl_adxcfg_0_rcfg_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s0_agent.m0} {avl_adxcfg_1_rcfg_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_1_rcfg_s0_agent.m0/avl_adxcfg_1_rcfg_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_1_rcfg_s0_agent.m0/avl_adxcfg_1_rcfg_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_1_rcfg_s0_agent.m0/avl_adxcfg_1_rcfg_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_1_rcfg_s0_agent.rf_source} {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo.out} {avl_adxcfg_1_rcfg_s0_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s0_agent.rdata_fifo_src} {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo.out} {avl_adxcfg_1_rcfg_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s0_agent.m0} {avl_adxcfg_2_rcfg_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_2_rcfg_s0_agent.m0/avl_adxcfg_2_rcfg_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_2_rcfg_s0_agent.m0/avl_adxcfg_2_rcfg_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_2_rcfg_s0_agent.m0/avl_adxcfg_2_rcfg_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_2_rcfg_s0_agent.rf_source} {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo.out} {avl_adxcfg_2_rcfg_s0_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s0_agent.rdata_fifo_src} {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo.out} {avl_adxcfg_2_rcfg_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s0_agent.m0} {avl_adxcfg_3_rcfg_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_3_rcfg_s0_agent.m0/avl_adxcfg_3_rcfg_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_3_rcfg_s0_agent.m0/avl_adxcfg_3_rcfg_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_3_rcfg_s0_agent.m0/avl_adxcfg_3_rcfg_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_3_rcfg_s0_agent.rf_source} {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo.out} {avl_adxcfg_3_rcfg_s0_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s0_agent.rdata_fifo_src} {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo.out} {avl_adxcfg_3_rcfg_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s1_agent.m0} {avl_adxcfg_0_rcfg_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_0_rcfg_s1_agent.m0/avl_adxcfg_0_rcfg_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_0_rcfg_s1_agent.m0/avl_adxcfg_0_rcfg_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_0_rcfg_s1_agent.m0/avl_adxcfg_0_rcfg_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_0_rcfg_s1_agent.rf_source} {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo.out} {avl_adxcfg_0_rcfg_s1_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s1_agent.rdata_fifo_src} {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo.out} {avl_adxcfg_0_rcfg_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s1_agent.m0} {avl_adxcfg_1_rcfg_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_1_rcfg_s1_agent.m0/avl_adxcfg_1_rcfg_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_1_rcfg_s1_agent.m0/avl_adxcfg_1_rcfg_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_1_rcfg_s1_agent.m0/avl_adxcfg_1_rcfg_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_1_rcfg_s1_agent.rf_source} {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo.out} {avl_adxcfg_1_rcfg_s1_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s1_agent.rdata_fifo_src} {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo.out} {avl_adxcfg_1_rcfg_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s1_agent.m0} {avl_adxcfg_2_rcfg_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_2_rcfg_s1_agent.m0/avl_adxcfg_2_rcfg_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_2_rcfg_s1_agent.m0/avl_adxcfg_2_rcfg_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_2_rcfg_s1_agent.m0/avl_adxcfg_2_rcfg_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_2_rcfg_s1_agent.rf_source} {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo.out} {avl_adxcfg_2_rcfg_s1_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s1_agent.rdata_fifo_src} {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo.out} {avl_adxcfg_2_rcfg_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s1_agent.m0} {avl_adxcfg_3_rcfg_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avl_adxcfg_3_rcfg_s1_agent.m0/avl_adxcfg_3_rcfg_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avl_adxcfg_3_rcfg_s1_agent.m0/avl_adxcfg_3_rcfg_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avl_adxcfg_3_rcfg_s1_agent.m0/avl_adxcfg_3_rcfg_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avl_adxcfg_3_rcfg_s1_agent.rf_source} {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo.out} {avl_adxcfg_3_rcfg_s1_agent.rf_sink} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s1_agent.rdata_fifo_src} {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo.out} {avl_adxcfg_3_rcfg_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_ethernet_dma_rx_response_agent.m0} {sys_ethernet_dma_rx_response_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_ethernet_dma_rx_response_agent.m0/sys_ethernet_dma_rx_response_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_ethernet_dma_rx_response_agent.m0/sys_ethernet_dma_rx_response_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_ethernet_dma_rx_response_agent.m0/sys_ethernet_dma_rx_response_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_ethernet_dma_rx_response_agent.rf_source} {sys_ethernet_dma_rx_response_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_ethernet_dma_rx_response_agent_rsp_fifo.out} {sys_ethernet_dma_rx_response_agent.rf_sink} {avalon_streaming};add_connection {sys_ethernet_dma_rx_response_agent.rdata_fifo_src} {sys_ethernet_dma_rx_response_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_ethernet_dma_rx_response_agent_rdata_fifo.out} {sys_ethernet_dma_rx_response_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_int_mem_s1_agent.m0} {sys_int_mem_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_int_mem_s1_agent.m0/sys_int_mem_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_int_mem_s1_agent.m0/sys_int_mem_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_int_mem_s1_agent.m0/sys_int_mem_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_int_mem_s1_agent.rf_source} {sys_int_mem_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_int_mem_s1_agent_rsp_fifo.out} {sys_int_mem_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_int_mem_s1_agent.rdata_fifo_src} {sys_int_mem_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_int_mem_s1_agent_rdata_fifo.out} {sys_int_mem_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_timer_1_s1_agent.m0} {sys_timer_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_timer_1_s1_agent.m0/sys_timer_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_timer_1_s1_agent.m0/sys_timer_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_timer_1_s1_agent.m0/sys_timer_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_timer_1_s1_agent.rf_source} {sys_timer_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_timer_1_s1_agent_rsp_fifo.out} {sys_timer_1_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_timer_1_s1_agent.rdata_fifo_src} {sys_timer_1_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_timer_1_s1_agent_rdata_fifo.out} {sys_timer_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_timer_2_s1_agent.m0} {sys_timer_2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_timer_2_s1_agent.m0/sys_timer_2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_timer_2_s1_agent.m0/sys_timer_2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_timer_2_s1_agent.m0/sys_timer_2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_timer_2_s1_agent.rf_source} {sys_timer_2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_timer_2_s1_agent_rsp_fifo.out} {sys_timer_2_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_timer_2_s1_agent.rdata_fifo_src} {sys_timer_2_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_timer_2_s1_agent_rdata_fifo.out} {sys_timer_2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_gpio_bd_s1_agent.m0} {sys_gpio_bd_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_gpio_bd_s1_agent.m0/sys_gpio_bd_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_gpio_bd_s1_agent.m0/sys_gpio_bd_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_gpio_bd_s1_agent.m0/sys_gpio_bd_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_gpio_bd_s1_agent.rf_source} {sys_gpio_bd_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_gpio_bd_s1_agent_rsp_fifo.out} {sys_gpio_bd_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_gpio_bd_s1_agent.rdata_fifo_src} {sys_gpio_bd_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_gpio_bd_s1_agent_rdata_fifo.out} {sys_gpio_bd_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_gpio_in_s1_agent.m0} {sys_gpio_in_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_gpio_in_s1_agent.m0/sys_gpio_in_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_gpio_in_s1_agent.m0/sys_gpio_in_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_gpio_in_s1_agent.m0/sys_gpio_in_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_gpio_in_s1_agent.rf_source} {sys_gpio_in_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_gpio_in_s1_agent_rsp_fifo.out} {sys_gpio_in_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_gpio_in_s1_agent.rdata_fifo_src} {sys_gpio_in_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_gpio_in_s1_agent_rdata_fifo.out} {sys_gpio_in_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_gpio_out_s1_agent.m0} {sys_gpio_out_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_gpio_out_s1_agent.m0/sys_gpio_out_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_gpio_out_s1_agent.m0/sys_gpio_out_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_gpio_out_s1_agent.m0/sys_gpio_out_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_gpio_out_s1_agent.rf_source} {sys_gpio_out_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_gpio_out_s1_agent_rsp_fifo.out} {sys_gpio_out_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_gpio_out_s1_agent.rdata_fifo_src} {sys_gpio_out_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_gpio_out_s1_agent_rdata_fifo.out} {sys_gpio_out_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_spi_spi_control_port_agent.m0} {sys_spi_spi_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_spi_spi_control_port_agent.m0/sys_spi_spi_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_spi_spi_control_port_agent.m0/sys_spi_spi_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_spi_spi_control_port_agent.m0/sys_spi_spi_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_spi_spi_control_port_agent.rf_source} {sys_spi_spi_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_spi_spi_control_port_agent_rsp_fifo.out} {sys_spi_spi_control_port_agent.rf_sink} {avalon_streaming};add_connection {sys_spi_spi_control_port_agent.rdata_fifo_src} {sys_spi_spi_control_port_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_spi_spi_control_port_agent_rdata_fifo.out} {sys_spi_spi_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_flash_uas_agent.m0} {sys_flash_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_flash_uas_agent.m0/sys_flash_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_flash_uas_agent.m0/sys_flash_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_flash_uas_agent.m0/sys_flash_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_flash_uas_agent.rf_source} {sys_flash_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_flash_uas_agent_rsp_fifo.out} {sys_flash_uas_agent.rf_sink} {avalon_streaming};add_connection {sys_flash_uas_agent.rdata_fifo_src} {sys_flash_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_flash_uas_agent_rdata_fifo.out} {sys_flash_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {sys_cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {sys_cpu_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sys_cpu_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {axi_ad9680_dma_m_dest_axi_agent.write_cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {axi_ad9680_dma_m_dest_axi_agent.write_cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {axi_ad9680_dma_m_dest_axi_agent.read_cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {axi_ad9680_dma_m_dest_axi_agent.read_cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {axi_ad9144_dma_m_src_axi_agent.write_cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {axi_ad9144_dma_m_src_axi_agent.write_cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {axi_ad9144_dma_m_src_axi_agent.read_cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {axi_ad9144_dma_m_src_axi_agent.read_cp/router_005.sink} {qsys_mm.command};add_connection {router_005.src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/cmd_demux_005.sink} {qsys_mm.command};add_connection {sys_ethernet_dma_tx_mm_read_agent.cp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {sys_ethernet_dma_tx_mm_read_agent.cp/router_006.sink} {qsys_mm.command};add_connection {router_006.src} {cmd_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/cmd_demux_006.sink} {qsys_mm.command};add_connection {sys_ethernet_dma_rx_mm_write_agent.cp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {sys_ethernet_dma_rx_mm_write_agent.cp/router_007.sink} {qsys_mm.command};add_connection {router_007.src} {cmd_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/cmd_demux_007.sink} {qsys_mm.command};add_connection {router_008.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {router_022.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {router_024.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_024.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {router_025.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_025.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {router_026.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_026.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {router_027.src} {rsp_demux_019.sink} {avalon_streaming};preview_set_connection_tag {router_027.src/rsp_demux_019.sink} {qsys_mm.response};add_connection {router_028.src} {rsp_demux_020.sink} {avalon_streaming};preview_set_connection_tag {router_028.src/rsp_demux_020.sink} {qsys_mm.response};add_connection {router_029.src} {rsp_demux_021.sink} {avalon_streaming};preview_set_connection_tag {router_029.src/rsp_demux_021.sink} {qsys_mm.response};add_connection {router_030.src} {rsp_demux_022.sink} {avalon_streaming};preview_set_connection_tag {router_030.src/rsp_demux_022.sink} {qsys_mm.response};add_connection {router_031.src} {rsp_demux_023.sink} {avalon_streaming};preview_set_connection_tag {router_031.src/rsp_demux_023.sink} {qsys_mm.response};add_connection {router_032.src} {rsp_demux_024.sink} {avalon_streaming};preview_set_connection_tag {router_032.src/rsp_demux_024.sink} {qsys_mm.response};add_connection {router_033.src} {rsp_demux_025.sink} {avalon_streaming};preview_set_connection_tag {router_033.src/rsp_demux_025.sink} {qsys_mm.response};add_connection {router_034.src} {rsp_demux_026.sink} {avalon_streaming};preview_set_connection_tag {router_034.src/rsp_demux_026.sink} {qsys_mm.response};add_connection {router_035.src} {rsp_demux_027.sink} {avalon_streaming};preview_set_connection_tag {router_035.src/rsp_demux_027.sink} {qsys_mm.response};add_connection {router_036.src} {rsp_demux_028.sink} {avalon_streaming};preview_set_connection_tag {router_036.src/rsp_demux_028.sink} {qsys_mm.response};add_connection {router_037.src} {rsp_demux_029.sink} {avalon_streaming};preview_set_connection_tag {router_037.src/rsp_demux_029.sink} {qsys_mm.response};add_connection {router_038.src} {rsp_demux_030.sink} {avalon_streaming};preview_set_connection_tag {router_038.src/rsp_demux_030.sink} {qsys_mm.response};add_connection {router_039.src} {rsp_demux_031.sink} {avalon_streaming};preview_set_connection_tag {router_039.src/rsp_demux_031.sink} {qsys_mm.response};add_connection {router_040.src} {rsp_demux_032.sink} {avalon_streaming};preview_set_connection_tag {router_040.src/rsp_demux_032.sink} {qsys_mm.response};add_connection {router_041.src} {rsp_demux_033.sink} {avalon_streaming};preview_set_connection_tag {router_041.src/rsp_demux_033.sink} {qsys_mm.response};add_connection {router_042.src} {rsp_demux_034.sink} {avalon_streaming};preview_set_connection_tag {router_042.src/rsp_demux_034.sink} {qsys_mm.response};add_connection {router_043.src} {rsp_demux_035.sink} {avalon_streaming};preview_set_connection_tag {router_043.src/rsp_demux_035.sink} {qsys_mm.response};add_connection {router_044.src} {rsp_demux_036.sink} {avalon_streaming};preview_set_connection_tag {router_044.src/rsp_demux_036.sink} {qsys_mm.response};add_connection {router_045.src} {rsp_demux_037.sink} {avalon_streaming};preview_set_connection_tag {router_045.src/rsp_demux_037.sink} {qsys_mm.response};add_connection {router_046.src} {rsp_demux_038.sink} {avalon_streaming};preview_set_connection_tag {router_046.src/rsp_demux_038.sink} {qsys_mm.response};add_connection {router_047.src} {rsp_demux_039.sink} {avalon_streaming};preview_set_connection_tag {router_047.src/rsp_demux_039.sink} {qsys_mm.response};add_connection {router_048.src} {rsp_demux_040.sink} {avalon_streaming};preview_set_connection_tag {router_048.src/rsp_demux_040.sink} {qsys_mm.response};add_connection {router_049.src} {rsp_demux_041.sink} {avalon_streaming};preview_set_connection_tag {router_049.src/rsp_demux_041.sink} {qsys_mm.response};add_connection {router_050.src} {rsp_demux_042.sink} {avalon_streaming};preview_set_connection_tag {router_050.src/rsp_demux_042.sink} {qsys_mm.response};add_connection {router_051.src} {rsp_demux_043.sink} {avalon_streaming};preview_set_connection_tag {router_051.src/rsp_demux_043.sink} {qsys_mm.response};add_connection {router_052.src} {rsp_demux_044.sink} {avalon_streaming};preview_set_connection_tag {router_052.src/rsp_demux_044.sink} {qsys_mm.response};add_connection {router.src} {sys_cpu_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/sys_cpu_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {sys_cpu_data_master_limiter.rsp_src} {sys_cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {sys_cpu_data_master_limiter.rsp_src/sys_cpu_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {sys_cpu_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/sys_cpu_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {sys_cpu_instruction_master_limiter.rsp_src} {sys_cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {sys_cpu_instruction_master_limiter.rsp_src/sys_cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux_021.src} {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_021.src/sys_ddr3_cntrl_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_023.src} {sys_ethernet_dma_rx_descriptor_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_023.src/sys_ethernet_dma_rx_descriptor_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_024.src} {sys_ethernet_dma_tx_descriptor_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_024.src/sys_ethernet_dma_tx_descriptor_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src21} {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src21/sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux.src23} {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src23/sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux.src24} {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src24/sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_001.src0} {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_002.src0} {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_003.src0} {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_004.src0} {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_005.src0} {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_006.src0} {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_006.src0/sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_007.src0} {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_007.src0/sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {rsp_demux_023.src0} {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_023.src0/sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_024.src0} {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_024.src0/sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src} {crosser.in} {avalon_streaming};preview_set_connection_tag {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src/crosser.in} {qsys_mm.command};add_connection {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src/crosser_001.in} {qsys_mm.command};add_connection {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src} {async_fifo.in} {avalon_streaming};preview_set_connection_tag {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src/async_fifo.in} {qsys_mm.command};add_connection {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src} {async_fifo_001.in} {avalon_streaming};preview_set_connection_tag {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src/async_fifo_001.in} {qsys_mm.command};add_connection {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src} {async_fifo_002.in} {avalon_streaming};preview_set_connection_tag {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src/async_fifo_002.in} {qsys_mm.command};add_connection {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src} {async_fifo_003.in} {avalon_streaming};preview_set_connection_tag {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src/async_fifo_003.in} {qsys_mm.command};add_connection {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src} {async_fifo_004.in} {avalon_streaming};preview_set_connection_tag {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src/async_fifo_004.in} {qsys_mm.command};add_connection {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src} {async_fifo_005.in} {avalon_streaming};preview_set_connection_tag {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.src/async_fifo_005.in} {qsys_mm.command};add_connection {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter.src} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter.src/crosser_002.in} {qsys_mm.response};add_connection {sys_cpu_data_master_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {sys_cpu_data_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {sys_cpu_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/sys_cpu_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {sys_cpu_instruction_master_limiter.cmd_src} {limiter_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {sys_cpu_instruction_master_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.command};add_connection {limiter_pipeline_002.source0} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {limiter_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.response};add_connection {limiter_pipeline_003.source0} {sys_cpu_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_003.source0/sys_cpu_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cmd_mux.src} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {ad9144_jesd204_link_management_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/ad9144_jesd204_link_management_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.command};add_connection {agent_pipeline_001.source0} {ad9144_jesd204_link_management_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/ad9144_jesd204_link_management_agent.read_cp} {qsys_mm.command};add_connection {ad9144_jesd204_link_management_agent.write_rp} {agent_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_management_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.response};add_connection {agent_pipeline_002.source0} {router_008.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_002.source0/router_008.sink} {qsys_mm.response};add_connection {ad9144_jesd204_link_management_agent.read_rp} {agent_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_management_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_009.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_003.source0/router_009.sink} {qsys_mm.response};add_connection {cmd_mux_002.src} {agent_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {ad9680_jesd204_link_management_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_004.source0/ad9680_jesd204_link_management_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_003.src} {agent_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/agent_pipeline_005.sink0} {qsys_mm.command};add_connection {agent_pipeline_005.source0} {ad9680_jesd204_link_management_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_005.source0/ad9680_jesd204_link_management_agent.read_cp} {qsys_mm.command};add_connection {ad9680_jesd204_link_management_agent.write_rp} {agent_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_management_agent.write_rp/agent_pipeline_006.sink0} {qsys_mm.response};add_connection {agent_pipeline_006.source0} {router_010.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_006.source0/router_010.sink} {qsys_mm.response};add_connection {ad9680_jesd204_link_management_agent.read_rp} {agent_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_management_agent.read_rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_011.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_007.source0/router_011.sink} {qsys_mm.response};add_connection {cmd_mux_004.src} {agent_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/agent_pipeline_008.sink0} {qsys_mm.command};add_connection {agent_pipeline_008.source0} {ad9144_jesd204_link_reconfig_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_008.source0/ad9144_jesd204_link_reconfig_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_005.src} {agent_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/agent_pipeline_009.sink0} {qsys_mm.command};add_connection {agent_pipeline_009.source0} {ad9144_jesd204_link_reconfig_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_009.source0/ad9144_jesd204_link_reconfig_agent.read_cp} {qsys_mm.command};add_connection {ad9144_jesd204_link_reconfig_agent.write_rp} {agent_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_reconfig_agent.write_rp/agent_pipeline_010.sink0} {qsys_mm.response};add_connection {agent_pipeline_010.source0} {router_012.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_010.source0/router_012.sink} {qsys_mm.response};add_connection {ad9144_jesd204_link_reconfig_agent.read_rp} {agent_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_reconfig_agent.read_rp/agent_pipeline_011.sink0} {qsys_mm.response};add_connection {agent_pipeline_011.source0} {router_013.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_011.source0/router_013.sink} {qsys_mm.response};add_connection {cmd_mux_006.src} {agent_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/agent_pipeline_012.sink0} {qsys_mm.command};add_connection {agent_pipeline_012.source0} {ad9680_jesd204_link_reconfig_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_012.source0/ad9680_jesd204_link_reconfig_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_007.src} {agent_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/agent_pipeline_013.sink0} {qsys_mm.command};add_connection {agent_pipeline_013.source0} {ad9680_jesd204_link_reconfig_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_013.source0/ad9680_jesd204_link_reconfig_agent.read_cp} {qsys_mm.command};add_connection {ad9680_jesd204_link_reconfig_agent.write_rp} {agent_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_reconfig_agent.write_rp/agent_pipeline_014.sink0} {qsys_mm.response};add_connection {agent_pipeline_014.source0} {router_014.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_014.source0/router_014.sink} {qsys_mm.response};add_connection {ad9680_jesd204_link_reconfig_agent.read_rp} {agent_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_reconfig_agent.read_rp/agent_pipeline_015.sink0} {qsys_mm.response};add_connection {agent_pipeline_015.source0} {router_015.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_015.source0/router_015.sink} {qsys_mm.response};add_connection {cmd_mux_008.src} {agent_pipeline_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/agent_pipeline_016.sink0} {qsys_mm.command};add_connection {agent_pipeline_016.source0} {axi_ad9144_dma_s_axi_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_016.source0/axi_ad9144_dma_s_axi_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_009.src} {agent_pipeline_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/agent_pipeline_017.sink0} {qsys_mm.command};add_connection {agent_pipeline_017.source0} {axi_ad9144_dma_s_axi_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_017.source0/axi_ad9144_dma_s_axi_agent.read_cp} {qsys_mm.command};add_connection {axi_ad9144_dma_s_axi_agent.write_rp} {agent_pipeline_018.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9144_dma_s_axi_agent.write_rp/agent_pipeline_018.sink0} {qsys_mm.response};add_connection {agent_pipeline_018.source0} {router_016.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_018.source0/router_016.sink} {qsys_mm.response};add_connection {axi_ad9144_dma_s_axi_agent.read_rp} {agent_pipeline_019.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9144_dma_s_axi_agent.read_rp/agent_pipeline_019.sink0} {qsys_mm.response};add_connection {agent_pipeline_019.source0} {router_017.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_019.source0/router_017.sink} {qsys_mm.response};add_connection {cmd_mux_010.src} {agent_pipeline_020.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/agent_pipeline_020.sink0} {qsys_mm.command};add_connection {agent_pipeline_020.source0} {axi_ad9144_core_s_axi_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_020.source0/axi_ad9144_core_s_axi_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_011.src} {agent_pipeline_021.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/agent_pipeline_021.sink0} {qsys_mm.command};add_connection {agent_pipeline_021.source0} {axi_ad9144_core_s_axi_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_021.source0/axi_ad9144_core_s_axi_agent.read_cp} {qsys_mm.command};add_connection {axi_ad9144_core_s_axi_agent.write_rp} {agent_pipeline_022.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9144_core_s_axi_agent.write_rp/agent_pipeline_022.sink0} {qsys_mm.response};add_connection {agent_pipeline_022.source0} {router_018.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_022.source0/router_018.sink} {qsys_mm.response};add_connection {axi_ad9144_core_s_axi_agent.read_rp} {agent_pipeline_023.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9144_core_s_axi_agent.read_rp/agent_pipeline_023.sink0} {qsys_mm.response};add_connection {agent_pipeline_023.source0} {router_019.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_023.source0/router_019.sink} {qsys_mm.response};add_connection {cmd_mux_012.src} {agent_pipeline_024.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/agent_pipeline_024.sink0} {qsys_mm.command};add_connection {agent_pipeline_024.source0} {axi_ad9680_dma_s_axi_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_024.source0/axi_ad9680_dma_s_axi_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_013.src} {agent_pipeline_025.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/agent_pipeline_025.sink0} {qsys_mm.command};add_connection {agent_pipeline_025.source0} {axi_ad9680_dma_s_axi_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_025.source0/axi_ad9680_dma_s_axi_agent.read_cp} {qsys_mm.command};add_connection {axi_ad9680_dma_s_axi_agent.write_rp} {agent_pipeline_026.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9680_dma_s_axi_agent.write_rp/agent_pipeline_026.sink0} {qsys_mm.response};add_connection {agent_pipeline_026.source0} {router_020.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_026.source0/router_020.sink} {qsys_mm.response};add_connection {axi_ad9680_dma_s_axi_agent.read_rp} {agent_pipeline_027.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9680_dma_s_axi_agent.read_rp/agent_pipeline_027.sink0} {qsys_mm.response};add_connection {agent_pipeline_027.source0} {router_021.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_027.source0/router_021.sink} {qsys_mm.response};add_connection {cmd_mux_014.src} {agent_pipeline_028.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/agent_pipeline_028.sink0} {qsys_mm.command};add_connection {agent_pipeline_028.source0} {axi_ad9680_core_s_axi_agent.write_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_028.source0/axi_ad9680_core_s_axi_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_015.src} {agent_pipeline_029.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/agent_pipeline_029.sink0} {qsys_mm.command};add_connection {agent_pipeline_029.source0} {axi_ad9680_core_s_axi_agent.read_cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_029.source0/axi_ad9680_core_s_axi_agent.read_cp} {qsys_mm.command};add_connection {axi_ad9680_core_s_axi_agent.write_rp} {agent_pipeline_030.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9680_core_s_axi_agent.write_rp/agent_pipeline_030.sink0} {qsys_mm.response};add_connection {agent_pipeline_030.source0} {router_022.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_030.source0/router_022.sink} {qsys_mm.response};add_connection {axi_ad9680_core_s_axi_agent.read_rp} {agent_pipeline_031.sink0} {avalon_streaming};preview_set_connection_tag {axi_ad9680_core_s_axi_agent.read_rp/agent_pipeline_031.sink0} {qsys_mm.response};add_connection {agent_pipeline_031.source0} {router_023.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_031.source0/router_023.sink} {qsys_mm.response};add_connection {cmd_mux_016.src} {agent_pipeline_032.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/agent_pipeline_032.sink0} {qsys_mm.command};add_connection {agent_pipeline_032.source0} {sys_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_032.source0/sys_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {sys_uart_avalon_jtag_slave_agent.rp} {agent_pipeline_033.sink0} {avalon_streaming};preview_set_connection_tag {sys_uart_avalon_jtag_slave_agent.rp/agent_pipeline_033.sink0} {qsys_mm.response};add_connection {agent_pipeline_033.source0} {router_024.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_033.source0/router_024.sink} {qsys_mm.response};add_connection {cmd_mux_017.src} {agent_pipeline_034.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/agent_pipeline_034.sink0} {qsys_mm.command};add_connection {agent_pipeline_034.source0} {sys_ethernet_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_034.source0/sys_ethernet_control_port_agent.cp} {qsys_mm.command};add_connection {sys_ethernet_control_port_agent.rp} {agent_pipeline_035.sink0} {avalon_streaming};preview_set_connection_tag {sys_ethernet_control_port_agent.rp/agent_pipeline_035.sink0} {qsys_mm.response};add_connection {agent_pipeline_035.source0} {router_025.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_035.source0/router_025.sink} {qsys_mm.response};add_connection {cmd_mux_018.src} {agent_pipeline_036.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/agent_pipeline_036.sink0} {qsys_mm.command};add_connection {agent_pipeline_036.source0} {sys_id_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_036.source0/sys_id_control_slave_agent.cp} {qsys_mm.command};add_connection {sys_id_control_slave_agent.rp} {agent_pipeline_037.sink0} {avalon_streaming};preview_set_connection_tag {sys_id_control_slave_agent.rp/agent_pipeline_037.sink0} {qsys_mm.response};add_connection {agent_pipeline_037.source0} {router_026.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_037.source0/router_026.sink} {qsys_mm.response};add_connection {cmd_mux_019.src} {agent_pipeline_038.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_019.src/agent_pipeline_038.sink0} {qsys_mm.command};add_connection {agent_pipeline_038.source0} {sys_ethernet_dma_rx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_038.source0/sys_ethernet_dma_rx_csr_agent.cp} {qsys_mm.command};add_connection {sys_ethernet_dma_rx_csr_agent.rp} {agent_pipeline_039.sink0} {avalon_streaming};preview_set_connection_tag {sys_ethernet_dma_rx_csr_agent.rp/agent_pipeline_039.sink0} {qsys_mm.response};add_connection {agent_pipeline_039.source0} {router_027.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_039.source0/router_027.sink} {qsys_mm.response};add_connection {cmd_mux_020.src} {agent_pipeline_040.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_020.src/agent_pipeline_040.sink0} {qsys_mm.command};add_connection {agent_pipeline_040.source0} {sys_ethernet_dma_tx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_040.source0/sys_ethernet_dma_tx_csr_agent.cp} {qsys_mm.command};add_connection {sys_ethernet_dma_tx_csr_agent.rp} {agent_pipeline_041.sink0} {avalon_streaming};preview_set_connection_tag {sys_ethernet_dma_tx_csr_agent.rp/agent_pipeline_041.sink0} {qsys_mm.response};add_connection {agent_pipeline_041.source0} {router_028.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_041.source0/router_028.sink} {qsys_mm.response};add_connection {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter.source0} {agent_pipeline_042.sink0} {avalon_streaming};preview_set_connection_tag {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter.source0/agent_pipeline_042.sink0} {qsys_mm.command};add_connection {agent_pipeline_042.source0} {sys_ddr3_cntrl_ctrl_amm_0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_042.source0/sys_ddr3_cntrl_ctrl_amm_0_agent.cp} {qsys_mm.command};add_connection {sys_ddr3_cntrl_ctrl_amm_0_agent.rp} {agent_pipeline_043.sink0} {avalon_streaming};preview_set_connection_tag {sys_ddr3_cntrl_ctrl_amm_0_agent.rp/agent_pipeline_043.sink0} {qsys_mm.response};add_connection {agent_pipeline_043.source0} {router_029.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_043.source0/router_029.sink} {qsys_mm.response};add_connection {cmd_mux_022.src} {agent_pipeline_044.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_022.src/agent_pipeline_044.sink0} {qsys_mm.command};add_connection {agent_pipeline_044.source0} {sys_cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_044.source0/sys_cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {sys_cpu_debug_mem_slave_agent.rp} {agent_pipeline_045.sink0} {avalon_streaming};preview_set_connection_tag {sys_cpu_debug_mem_slave_agent.rp/agent_pipeline_045.sink0} {qsys_mm.response};add_connection {agent_pipeline_045.source0} {router_030.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_045.source0/router_030.sink} {qsys_mm.response};add_connection {sys_ethernet_dma_rx_descriptor_slave_burst_adapter.source0} {agent_pipeline_046.sink0} {avalon_streaming};preview_set_connection_tag {sys_ethernet_dma_rx_descriptor_slave_burst_adapter.source0/agent_pipeline_046.sink0} {qsys_mm.command};add_connection {agent_pipeline_046.source0} {sys_ethernet_dma_rx_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_046.source0/sys_ethernet_dma_rx_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {sys_ethernet_dma_rx_descriptor_slave_agent.rp} {agent_pipeline_047.sink0} {avalon_streaming};preview_set_connection_tag {sys_ethernet_dma_rx_descriptor_slave_agent.rp/agent_pipeline_047.sink0} {qsys_mm.response};add_connection {agent_pipeline_047.source0} {router_031.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_047.source0/router_031.sink} {qsys_mm.response};add_connection {sys_ethernet_dma_tx_descriptor_slave_burst_adapter.source0} {agent_pipeline_048.sink0} {avalon_streaming};preview_set_connection_tag {sys_ethernet_dma_tx_descriptor_slave_burst_adapter.source0/agent_pipeline_048.sink0} {qsys_mm.command};add_connection {agent_pipeline_048.source0} {sys_ethernet_dma_tx_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_048.source0/sys_ethernet_dma_tx_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {sys_ethernet_dma_tx_descriptor_slave_agent.rp} {agent_pipeline_049.sink0} {avalon_streaming};preview_set_connection_tag {sys_ethernet_dma_tx_descriptor_slave_agent.rp/agent_pipeline_049.sink0} {qsys_mm.response};add_connection {agent_pipeline_049.source0} {router_032.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_049.source0/router_032.sink} {qsys_mm.response};add_connection {cmd_mux_025.src} {agent_pipeline_050.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_025.src/agent_pipeline_050.sink0} {qsys_mm.command};add_connection {agent_pipeline_050.source0} {ad9144_jesd204_lane_pll_reconfig_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_050.source0/ad9144_jesd204_lane_pll_reconfig_agent.cp} {qsys_mm.command};add_connection {ad9144_jesd204_lane_pll_reconfig_agent.rp} {agent_pipeline_051.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_lane_pll_reconfig_agent.rp/agent_pipeline_051.sink0} {qsys_mm.response};add_connection {agent_pipeline_051.source0} {router_033.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_051.source0/router_033.sink} {qsys_mm.response};add_connection {cmd_mux_026.src} {agent_pipeline_052.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_026.src/agent_pipeline_052.sink0} {qsys_mm.command};add_connection {agent_pipeline_052.source0} {ad9144_jesd204_link_pll_reconfig_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_052.source0/ad9144_jesd204_link_pll_reconfig_agent.cp} {qsys_mm.command};add_connection {ad9144_jesd204_link_pll_reconfig_agent.rp} {agent_pipeline_053.sink0} {avalon_streaming};preview_set_connection_tag {ad9144_jesd204_link_pll_reconfig_agent.rp/agent_pipeline_053.sink0} {qsys_mm.response};add_connection {agent_pipeline_053.source0} {router_034.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_053.source0/router_034.sink} {qsys_mm.response};add_connection {cmd_mux_027.src} {agent_pipeline_054.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_027.src/agent_pipeline_054.sink0} {qsys_mm.command};add_connection {agent_pipeline_054.source0} {ad9680_jesd204_link_pll_reconfig_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_054.source0/ad9680_jesd204_link_pll_reconfig_agent.cp} {qsys_mm.command};add_connection {ad9680_jesd204_link_pll_reconfig_agent.rp} {agent_pipeline_055.sink0} {avalon_streaming};preview_set_connection_tag {ad9680_jesd204_link_pll_reconfig_agent.rp/agent_pipeline_055.sink0} {qsys_mm.response};add_connection {agent_pipeline_055.source0} {router_035.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_055.source0/router_035.sink} {qsys_mm.response};add_connection {cmd_mux_028.src} {agent_pipeline_056.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_028.src/agent_pipeline_056.sink0} {qsys_mm.command};add_connection {agent_pipeline_056.source0} {avl_adxcfg_0_rcfg_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_056.source0/avl_adxcfg_0_rcfg_s0_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_0_rcfg_s0_agent.rp} {agent_pipeline_057.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_0_rcfg_s0_agent.rp/agent_pipeline_057.sink0} {qsys_mm.response};add_connection {agent_pipeline_057.source0} {router_036.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_057.source0/router_036.sink} {qsys_mm.response};add_connection {cmd_mux_029.src} {agent_pipeline_058.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_029.src/agent_pipeline_058.sink0} {qsys_mm.command};add_connection {agent_pipeline_058.source0} {avl_adxcfg_1_rcfg_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_058.source0/avl_adxcfg_1_rcfg_s0_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_1_rcfg_s0_agent.rp} {agent_pipeline_059.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_1_rcfg_s0_agent.rp/agent_pipeline_059.sink0} {qsys_mm.response};add_connection {agent_pipeline_059.source0} {router_037.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_059.source0/router_037.sink} {qsys_mm.response};add_connection {cmd_mux_030.src} {agent_pipeline_060.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_030.src/agent_pipeline_060.sink0} {qsys_mm.command};add_connection {agent_pipeline_060.source0} {avl_adxcfg_2_rcfg_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_060.source0/avl_adxcfg_2_rcfg_s0_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_2_rcfg_s0_agent.rp} {agent_pipeline_061.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_2_rcfg_s0_agent.rp/agent_pipeline_061.sink0} {qsys_mm.response};add_connection {agent_pipeline_061.source0} {router_038.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_061.source0/router_038.sink} {qsys_mm.response};add_connection {cmd_mux_031.src} {agent_pipeline_062.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_031.src/agent_pipeline_062.sink0} {qsys_mm.command};add_connection {agent_pipeline_062.source0} {avl_adxcfg_3_rcfg_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_062.source0/avl_adxcfg_3_rcfg_s0_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_3_rcfg_s0_agent.rp} {agent_pipeline_063.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_3_rcfg_s0_agent.rp/agent_pipeline_063.sink0} {qsys_mm.response};add_connection {agent_pipeline_063.source0} {router_039.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_063.source0/router_039.sink} {qsys_mm.response};add_connection {cmd_mux_032.src} {agent_pipeline_064.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_032.src/agent_pipeline_064.sink0} {qsys_mm.command};add_connection {agent_pipeline_064.source0} {avl_adxcfg_0_rcfg_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_064.source0/avl_adxcfg_0_rcfg_s1_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_0_rcfg_s1_agent.rp} {agent_pipeline_065.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_0_rcfg_s1_agent.rp/agent_pipeline_065.sink0} {qsys_mm.response};add_connection {agent_pipeline_065.source0} {router_040.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_065.source0/router_040.sink} {qsys_mm.response};add_connection {cmd_mux_033.src} {agent_pipeline_066.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_033.src/agent_pipeline_066.sink0} {qsys_mm.command};add_connection {agent_pipeline_066.source0} {avl_adxcfg_1_rcfg_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_066.source0/avl_adxcfg_1_rcfg_s1_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_1_rcfg_s1_agent.rp} {agent_pipeline_067.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_1_rcfg_s1_agent.rp/agent_pipeline_067.sink0} {qsys_mm.response};add_connection {agent_pipeline_067.source0} {router_041.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_067.source0/router_041.sink} {qsys_mm.response};add_connection {cmd_mux_034.src} {agent_pipeline_068.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_034.src/agent_pipeline_068.sink0} {qsys_mm.command};add_connection {agent_pipeline_068.source0} {avl_adxcfg_2_rcfg_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_068.source0/avl_adxcfg_2_rcfg_s1_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_2_rcfg_s1_agent.rp} {agent_pipeline_069.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_2_rcfg_s1_agent.rp/agent_pipeline_069.sink0} {qsys_mm.response};add_connection {agent_pipeline_069.source0} {router_042.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_069.source0/router_042.sink} {qsys_mm.response};add_connection {cmd_mux_035.src} {agent_pipeline_070.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_035.src/agent_pipeline_070.sink0} {qsys_mm.command};add_connection {agent_pipeline_070.source0} {avl_adxcfg_3_rcfg_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_070.source0/avl_adxcfg_3_rcfg_s1_agent.cp} {qsys_mm.command};add_connection {avl_adxcfg_3_rcfg_s1_agent.rp} {agent_pipeline_071.sink0} {avalon_streaming};preview_set_connection_tag {avl_adxcfg_3_rcfg_s1_agent.rp/agent_pipeline_071.sink0} {qsys_mm.response};add_connection {agent_pipeline_071.source0} {router_043.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_071.source0/router_043.sink} {qsys_mm.response};add_connection {cmd_mux_036.src} {agent_pipeline_072.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_036.src/agent_pipeline_072.sink0} {qsys_mm.command};add_connection {agent_pipeline_072.source0} {sys_ethernet_dma_rx_response_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_072.source0/sys_ethernet_dma_rx_response_agent.cp} {qsys_mm.command};add_connection {sys_ethernet_dma_rx_response_agent.rp} {agent_pipeline_073.sink0} {avalon_streaming};preview_set_connection_tag {sys_ethernet_dma_rx_response_agent.rp/agent_pipeline_073.sink0} {qsys_mm.response};add_connection {agent_pipeline_073.source0} {router_044.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_073.source0/router_044.sink} {qsys_mm.response};add_connection {cmd_mux_037.src} {agent_pipeline_074.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_037.src/agent_pipeline_074.sink0} {qsys_mm.command};add_connection {agent_pipeline_074.source0} {sys_int_mem_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_074.source0/sys_int_mem_s1_agent.cp} {qsys_mm.command};add_connection {sys_int_mem_s1_agent.rp} {agent_pipeline_075.sink0} {avalon_streaming};preview_set_connection_tag {sys_int_mem_s1_agent.rp/agent_pipeline_075.sink0} {qsys_mm.response};add_connection {agent_pipeline_075.source0} {router_045.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_075.source0/router_045.sink} {qsys_mm.response};add_connection {cmd_mux_038.src} {agent_pipeline_076.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_038.src/agent_pipeline_076.sink0} {qsys_mm.command};add_connection {agent_pipeline_076.source0} {sys_timer_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_076.source0/sys_timer_1_s1_agent.cp} {qsys_mm.command};add_connection {sys_timer_1_s1_agent.rp} {agent_pipeline_077.sink0} {avalon_streaming};preview_set_connection_tag {sys_timer_1_s1_agent.rp/agent_pipeline_077.sink0} {qsys_mm.response};add_connection {agent_pipeline_077.source0} {router_046.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_077.source0/router_046.sink} {qsys_mm.response};add_connection {cmd_mux_039.src} {agent_pipeline_078.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_039.src/agent_pipeline_078.sink0} {qsys_mm.command};add_connection {agent_pipeline_078.source0} {sys_timer_2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_078.source0/sys_timer_2_s1_agent.cp} {qsys_mm.command};add_connection {sys_timer_2_s1_agent.rp} {agent_pipeline_079.sink0} {avalon_streaming};preview_set_connection_tag {sys_timer_2_s1_agent.rp/agent_pipeline_079.sink0} {qsys_mm.response};add_connection {agent_pipeline_079.source0} {router_047.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_079.source0/router_047.sink} {qsys_mm.response};add_connection {cmd_mux_040.src} {agent_pipeline_080.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_040.src/agent_pipeline_080.sink0} {qsys_mm.command};add_connection {agent_pipeline_080.source0} {sys_gpio_bd_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_080.source0/sys_gpio_bd_s1_agent.cp} {qsys_mm.command};add_connection {sys_gpio_bd_s1_agent.rp} {agent_pipeline_081.sink0} {avalon_streaming};preview_set_connection_tag {sys_gpio_bd_s1_agent.rp/agent_pipeline_081.sink0} {qsys_mm.response};add_connection {agent_pipeline_081.source0} {router_048.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_081.source0/router_048.sink} {qsys_mm.response};add_connection {cmd_mux_041.src} {agent_pipeline_082.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_041.src/agent_pipeline_082.sink0} {qsys_mm.command};add_connection {agent_pipeline_082.source0} {sys_gpio_in_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_082.source0/sys_gpio_in_s1_agent.cp} {qsys_mm.command};add_connection {sys_gpio_in_s1_agent.rp} {agent_pipeline_083.sink0} {avalon_streaming};preview_set_connection_tag {sys_gpio_in_s1_agent.rp/agent_pipeline_083.sink0} {qsys_mm.response};add_connection {agent_pipeline_083.source0} {router_049.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_083.source0/router_049.sink} {qsys_mm.response};add_connection {cmd_mux_042.src} {agent_pipeline_084.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_042.src/agent_pipeline_084.sink0} {qsys_mm.command};add_connection {agent_pipeline_084.source0} {sys_gpio_out_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_084.source0/sys_gpio_out_s1_agent.cp} {qsys_mm.command};add_connection {sys_gpio_out_s1_agent.rp} {agent_pipeline_085.sink0} {avalon_streaming};preview_set_connection_tag {sys_gpio_out_s1_agent.rp/agent_pipeline_085.sink0} {qsys_mm.response};add_connection {agent_pipeline_085.source0} {router_050.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_085.source0/router_050.sink} {qsys_mm.response};add_connection {cmd_mux_043.src} {agent_pipeline_086.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_043.src/agent_pipeline_086.sink0} {qsys_mm.command};add_connection {agent_pipeline_086.source0} {sys_spi_spi_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_086.source0/sys_spi_spi_control_port_agent.cp} {qsys_mm.command};add_connection {sys_spi_spi_control_port_agent.rp} {agent_pipeline_087.sink0} {avalon_streaming};preview_set_connection_tag {sys_spi_spi_control_port_agent.rp/agent_pipeline_087.sink0} {qsys_mm.response};add_connection {agent_pipeline_087.source0} {router_051.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_087.source0/router_051.sink} {qsys_mm.response};add_connection {cmd_mux_044.src} {agent_pipeline_088.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_044.src/agent_pipeline_088.sink0} {qsys_mm.command};add_connection {agent_pipeline_088.source0} {sys_flash_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_088.source0/sys_flash_uas_agent.cp} {qsys_mm.command};add_connection {sys_flash_uas_agent.rp} {agent_pipeline_089.sink0} {avalon_streaming};preview_set_connection_tag {sys_flash_uas_agent.rp/agent_pipeline_089.sink0} {qsys_mm.response};add_connection {agent_pipeline_089.source0} {router_052.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_089.source0/router_052.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {mux_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {mux_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {mux_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {mux_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/mux_pipeline_007.sink0} {qsys_mm.command};add_connection {mux_pipeline_007.source0} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_007.source0/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {mux_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/mux_pipeline_008.sink0} {qsys_mm.command};add_connection {mux_pipeline_008.source0} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_008.source0/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {mux_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/mux_pipeline_009.sink0} {qsys_mm.command};add_connection {mux_pipeline_009.source0} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_009.source0/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {mux_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/mux_pipeline_010.sink0} {qsys_mm.command};add_connection {mux_pipeline_010.source0} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_010.source0/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {mux_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/mux_pipeline_011.sink0} {qsys_mm.command};add_connection {mux_pipeline_011.source0} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_011.source0/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {mux_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/mux_pipeline_012.sink0} {qsys_mm.command};add_connection {mux_pipeline_012.source0} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_012.source0/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {mux_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/mux_pipeline_013.sink0} {qsys_mm.command};add_connection {mux_pipeline_013.source0} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_013.source0/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux.src14} {mux_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src14/mux_pipeline_014.sink0} {qsys_mm.command};add_connection {mux_pipeline_014.source0} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_014.source0/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux.src15} {mux_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src15/mux_pipeline_015.sink0} {qsys_mm.command};add_connection {mux_pipeline_015.source0} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_015.source0/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux.src16} {mux_pipeline_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src16/mux_pipeline_016.sink0} {qsys_mm.command};add_connection {mux_pipeline_016.source0} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_016.source0/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux.src17} {mux_pipeline_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src17/mux_pipeline_017.sink0} {qsys_mm.command};add_connection {mux_pipeline_017.source0} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_017.source0/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux.src18} {mux_pipeline_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src18/mux_pipeline_018.sink0} {qsys_mm.command};add_connection {mux_pipeline_018.source0} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_018.source0/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux.src19} {mux_pipeline_019.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src19/mux_pipeline_019.sink0} {qsys_mm.command};add_connection {mux_pipeline_019.source0} {cmd_mux_019.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_019.source0/cmd_mux_019.sink0} {qsys_mm.command};add_connection {cmd_demux.src20} {mux_pipeline_020.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src20/mux_pipeline_020.sink0} {qsys_mm.command};add_connection {mux_pipeline_020.source0} {cmd_mux_020.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_020.source0/cmd_mux_020.sink0} {qsys_mm.command};add_connection {crosser.out} {mux_pipeline_021.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/mux_pipeline_021.sink0} {qsys_mm.command};add_connection {mux_pipeline_021.source0} {cmd_mux_021.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_021.source0/cmd_mux_021.sink0} {qsys_mm.command};add_connection {crosser_001.out} {mux_pipeline_022.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/mux_pipeline_022.sink0} {qsys_mm.command};add_connection {mux_pipeline_022.source0} {cmd_mux_021.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_022.source0/cmd_mux_021.sink1} {qsys_mm.command};add_connection {async_fifo.out} {mux_pipeline_023.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo.out/mux_pipeline_023.sink0} {qsys_mm.command};add_connection {mux_pipeline_023.source0} {cmd_mux_021.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_023.source0/cmd_mux_021.sink2} {qsys_mm.command};add_connection {async_fifo_001.out} {mux_pipeline_024.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_001.out/mux_pipeline_024.sink0} {qsys_mm.command};add_connection {mux_pipeline_024.source0} {cmd_mux_021.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_024.source0/cmd_mux_021.sink3} {qsys_mm.command};add_connection {async_fifo_002.out} {mux_pipeline_025.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_002.out/mux_pipeline_025.sink0} {qsys_mm.command};add_connection {mux_pipeline_025.source0} {cmd_mux_021.sink4} {avalon_streaming};preview_set_connection_tag {mux_pipeline_025.source0/cmd_mux_021.sink4} {qsys_mm.command};add_connection {async_fifo_003.out} {mux_pipeline_026.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_003.out/mux_pipeline_026.sink0} {qsys_mm.command};add_connection {mux_pipeline_026.source0} {cmd_mux_021.sink5} {avalon_streaming};preview_set_connection_tag {mux_pipeline_026.source0/cmd_mux_021.sink5} {qsys_mm.command};add_connection {async_fifo_004.out} {mux_pipeline_027.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_004.out/mux_pipeline_027.sink0} {qsys_mm.command};add_connection {mux_pipeline_027.source0} {cmd_mux_021.sink6} {avalon_streaming};preview_set_connection_tag {mux_pipeline_027.source0/cmd_mux_021.sink6} {qsys_mm.command};add_connection {async_fifo_005.out} {mux_pipeline_028.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_005.out/mux_pipeline_028.sink0} {qsys_mm.command};add_connection {mux_pipeline_028.source0} {cmd_mux_021.sink7} {avalon_streaming};preview_set_connection_tag {mux_pipeline_028.source0/cmd_mux_021.sink7} {qsys_mm.command};add_connection {cmd_demux.src22} {mux_pipeline_029.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src22/mux_pipeline_029.sink0} {qsys_mm.command};add_connection {mux_pipeline_029.source0} {cmd_mux_022.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_029.source0/cmd_mux_022.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {mux_pipeline_030.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/mux_pipeline_030.sink0} {qsys_mm.command};add_connection {mux_pipeline_030.source0} {cmd_mux_022.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_030.source0/cmd_mux_022.sink1} {qsys_mm.command};add_connection {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter.src} {mux_pipeline_031.sink0} {avalon_streaming};preview_set_connection_tag {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter.src/mux_pipeline_031.sink0} {qsys_mm.command};add_connection {mux_pipeline_031.source0} {cmd_mux_023.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_031.source0/cmd_mux_023.sink0} {qsys_mm.command};add_connection {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter.src} {mux_pipeline_032.sink0} {avalon_streaming};preview_set_connection_tag {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter.src/mux_pipeline_032.sink0} {qsys_mm.command};add_connection {mux_pipeline_032.source0} {cmd_mux_024.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_032.source0/cmd_mux_024.sink0} {qsys_mm.command};add_connection {cmd_demux.src25} {mux_pipeline_033.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src25/mux_pipeline_033.sink0} {qsys_mm.command};add_connection {mux_pipeline_033.source0} {cmd_mux_025.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_033.source0/cmd_mux_025.sink0} {qsys_mm.command};add_connection {cmd_demux.src26} {mux_pipeline_034.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src26/mux_pipeline_034.sink0} {qsys_mm.command};add_connection {mux_pipeline_034.source0} {cmd_mux_026.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_034.source0/cmd_mux_026.sink0} {qsys_mm.command};add_connection {cmd_demux.src27} {mux_pipeline_035.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src27/mux_pipeline_035.sink0} {qsys_mm.command};add_connection {mux_pipeline_035.source0} {cmd_mux_027.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_035.source0/cmd_mux_027.sink0} {qsys_mm.command};add_connection {cmd_demux.src28} {mux_pipeline_036.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src28/mux_pipeline_036.sink0} {qsys_mm.command};add_connection {mux_pipeline_036.source0} {cmd_mux_028.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_036.source0/cmd_mux_028.sink0} {qsys_mm.command};add_connection {cmd_demux.src29} {mux_pipeline_037.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src29/mux_pipeline_037.sink0} {qsys_mm.command};add_connection {mux_pipeline_037.source0} {cmd_mux_029.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_037.source0/cmd_mux_029.sink0} {qsys_mm.command};add_connection {cmd_demux.src30} {mux_pipeline_038.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src30/mux_pipeline_038.sink0} {qsys_mm.command};add_connection {mux_pipeline_038.source0} {cmd_mux_030.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_038.source0/cmd_mux_030.sink0} {qsys_mm.command};add_connection {cmd_demux.src31} {mux_pipeline_039.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src31/mux_pipeline_039.sink0} {qsys_mm.command};add_connection {mux_pipeline_039.source0} {cmd_mux_031.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_039.source0/cmd_mux_031.sink0} {qsys_mm.command};add_connection {cmd_demux.src32} {mux_pipeline_040.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src32/mux_pipeline_040.sink0} {qsys_mm.command};add_connection {mux_pipeline_040.source0} {cmd_mux_032.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_040.source0/cmd_mux_032.sink0} {qsys_mm.command};add_connection {cmd_demux.src33} {mux_pipeline_041.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src33/mux_pipeline_041.sink0} {qsys_mm.command};add_connection {mux_pipeline_041.source0} {cmd_mux_033.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_041.source0/cmd_mux_033.sink0} {qsys_mm.command};add_connection {cmd_demux.src34} {mux_pipeline_042.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src34/mux_pipeline_042.sink0} {qsys_mm.command};add_connection {mux_pipeline_042.source0} {cmd_mux_034.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_042.source0/cmd_mux_034.sink0} {qsys_mm.command};add_connection {cmd_demux.src35} {mux_pipeline_043.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src35/mux_pipeline_043.sink0} {qsys_mm.command};add_connection {mux_pipeline_043.source0} {cmd_mux_035.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_043.source0/cmd_mux_035.sink0} {qsys_mm.command};add_connection {cmd_demux.src36} {mux_pipeline_044.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src36/mux_pipeline_044.sink0} {qsys_mm.command};add_connection {mux_pipeline_044.source0} {cmd_mux_036.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_044.source0/cmd_mux_036.sink0} {qsys_mm.command};add_connection {cmd_demux.src37} {mux_pipeline_045.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src37/mux_pipeline_045.sink0} {qsys_mm.command};add_connection {mux_pipeline_045.source0} {cmd_mux_037.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_045.source0/cmd_mux_037.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src2} {mux_pipeline_046.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/mux_pipeline_046.sink0} {qsys_mm.command};add_connection {mux_pipeline_046.source0} {cmd_mux_037.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_046.source0/cmd_mux_037.sink1} {qsys_mm.command};add_connection {cmd_demux.src38} {mux_pipeline_047.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src38/mux_pipeline_047.sink0} {qsys_mm.command};add_connection {mux_pipeline_047.source0} {cmd_mux_038.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_047.source0/cmd_mux_038.sink0} {qsys_mm.command};add_connection {cmd_demux.src39} {mux_pipeline_048.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src39/mux_pipeline_048.sink0} {qsys_mm.command};add_connection {mux_pipeline_048.source0} {cmd_mux_039.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_048.source0/cmd_mux_039.sink0} {qsys_mm.command};add_connection {cmd_demux.src40} {mux_pipeline_049.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src40/mux_pipeline_049.sink0} {qsys_mm.command};add_connection {mux_pipeline_049.source0} {cmd_mux_040.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_049.source0/cmd_mux_040.sink0} {qsys_mm.command};add_connection {cmd_demux.src41} {mux_pipeline_050.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src41/mux_pipeline_050.sink0} {qsys_mm.command};add_connection {mux_pipeline_050.source0} {cmd_mux_041.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_050.source0/cmd_mux_041.sink0} {qsys_mm.command};add_connection {cmd_demux.src42} {mux_pipeline_051.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src42/mux_pipeline_051.sink0} {qsys_mm.command};add_connection {mux_pipeline_051.source0} {cmd_mux_042.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_051.source0/cmd_mux_042.sink0} {qsys_mm.command};add_connection {cmd_demux.src43} {mux_pipeline_052.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src43/mux_pipeline_052.sink0} {qsys_mm.command};add_connection {mux_pipeline_052.source0} {cmd_mux_043.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_052.source0/cmd_mux_043.sink0} {qsys_mm.command};add_connection {cmd_demux.src44} {mux_pipeline_053.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src44/mux_pipeline_053.sink0} {qsys_mm.command};add_connection {mux_pipeline_053.source0} {cmd_mux_044.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_053.source0/cmd_mux_044.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src3} {mux_pipeline_054.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/mux_pipeline_054.sink0} {qsys_mm.command};add_connection {mux_pipeline_054.source0} {cmd_mux_044.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_054.source0/cmd_mux_044.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_055.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_055.sink0} {qsys_mm.response};add_connection {mux_pipeline_055.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_055.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_056.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_056.sink0} {qsys_mm.response};add_connection {mux_pipeline_056.source0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_056.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_057.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_057.sink0} {qsys_mm.response};add_connection {mux_pipeline_057.source0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_057.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {mux_pipeline_058.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/mux_pipeline_058.sink0} {qsys_mm.response};add_connection {mux_pipeline_058.source0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_058.source0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {mux_pipeline_059.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/mux_pipeline_059.sink0} {qsys_mm.response};add_connection {mux_pipeline_059.source0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {mux_pipeline_059.source0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {mux_pipeline_060.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/mux_pipeline_060.sink0} {qsys_mm.response};add_connection {mux_pipeline_060.source0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {mux_pipeline_060.source0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {mux_pipeline_061.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/mux_pipeline_061.sink0} {qsys_mm.response};add_connection {mux_pipeline_061.source0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {mux_pipeline_061.source0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {mux_pipeline_062.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/mux_pipeline_062.sink0} {qsys_mm.response};add_connection {mux_pipeline_062.source0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {mux_pipeline_062.source0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {mux_pipeline_063.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/mux_pipeline_063.sink0} {qsys_mm.response};add_connection {mux_pipeline_063.source0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {mux_pipeline_063.source0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {mux_pipeline_064.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/mux_pipeline_064.sink0} {qsys_mm.response};add_connection {mux_pipeline_064.source0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {mux_pipeline_064.source0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {mux_pipeline_065.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/mux_pipeline_065.sink0} {qsys_mm.response};add_connection {mux_pipeline_065.source0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {mux_pipeline_065.source0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {mux_pipeline_066.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/mux_pipeline_066.sink0} {qsys_mm.response};add_connection {mux_pipeline_066.source0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {mux_pipeline_066.source0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {mux_pipeline_067.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/mux_pipeline_067.sink0} {qsys_mm.response};add_connection {mux_pipeline_067.source0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {mux_pipeline_067.source0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {mux_pipeline_068.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/mux_pipeline_068.sink0} {qsys_mm.response};add_connection {mux_pipeline_068.source0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {mux_pipeline_068.source0/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {mux_pipeline_069.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/mux_pipeline_069.sink0} {qsys_mm.response};add_connection {mux_pipeline_069.source0} {rsp_mux.sink14} {avalon_streaming};preview_set_connection_tag {mux_pipeline_069.source0/rsp_mux.sink14} {qsys_mm.response};add_connection {rsp_demux_015.src0} {mux_pipeline_070.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/mux_pipeline_070.sink0} {qsys_mm.response};add_connection {mux_pipeline_070.source0} {rsp_mux.sink15} {avalon_streaming};preview_set_connection_tag {mux_pipeline_070.source0/rsp_mux.sink15} {qsys_mm.response};add_connection {rsp_demux_016.src0} {mux_pipeline_071.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/mux_pipeline_071.sink0} {qsys_mm.response};add_connection {mux_pipeline_071.source0} {rsp_mux.sink16} {avalon_streaming};preview_set_connection_tag {mux_pipeline_071.source0/rsp_mux.sink16} {qsys_mm.response};add_connection {rsp_demux_017.src0} {mux_pipeline_072.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/mux_pipeline_072.sink0} {qsys_mm.response};add_connection {mux_pipeline_072.source0} {rsp_mux.sink17} {avalon_streaming};preview_set_connection_tag {mux_pipeline_072.source0/rsp_mux.sink17} {qsys_mm.response};add_connection {rsp_demux_018.src0} {mux_pipeline_073.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/mux_pipeline_073.sink0} {qsys_mm.response};add_connection {mux_pipeline_073.source0} {rsp_mux.sink18} {avalon_streaming};preview_set_connection_tag {mux_pipeline_073.source0/rsp_mux.sink18} {qsys_mm.response};add_connection {rsp_demux_019.src0} {mux_pipeline_074.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src0/mux_pipeline_074.sink0} {qsys_mm.response};add_connection {mux_pipeline_074.source0} {rsp_mux.sink19} {avalon_streaming};preview_set_connection_tag {mux_pipeline_074.source0/rsp_mux.sink19} {qsys_mm.response};add_connection {rsp_demux_020.src0} {mux_pipeline_075.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_020.src0/mux_pipeline_075.sink0} {qsys_mm.response};add_connection {mux_pipeline_075.source0} {rsp_mux.sink20} {avalon_streaming};preview_set_connection_tag {mux_pipeline_075.source0/rsp_mux.sink20} {qsys_mm.response};add_connection {crosser_002.out} {mux_pipeline_076.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/mux_pipeline_076.sink0} {qsys_mm.response};add_connection {mux_pipeline_076.source0} {rsp_mux.sink21} {avalon_streaming};preview_set_connection_tag {mux_pipeline_076.source0/rsp_mux.sink21} {qsys_mm.response};add_connection {rsp_demux_022.src0} {mux_pipeline_077.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_022.src0/mux_pipeline_077.sink0} {qsys_mm.response};add_connection {mux_pipeline_077.source0} {rsp_mux.sink22} {avalon_streaming};preview_set_connection_tag {mux_pipeline_077.source0/rsp_mux.sink22} {qsys_mm.response};add_connection {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter.src} {mux_pipeline_078.sink0} {avalon_streaming};preview_set_connection_tag {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter.src/mux_pipeline_078.sink0} {qsys_mm.response};add_connection {mux_pipeline_078.source0} {rsp_mux.sink23} {avalon_streaming};preview_set_connection_tag {mux_pipeline_078.source0/rsp_mux.sink23} {qsys_mm.response};add_connection {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter.src} {mux_pipeline_079.sink0} {avalon_streaming};preview_set_connection_tag {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter.src/mux_pipeline_079.sink0} {qsys_mm.response};add_connection {mux_pipeline_079.source0} {rsp_mux.sink24} {avalon_streaming};preview_set_connection_tag {mux_pipeline_079.source0/rsp_mux.sink24} {qsys_mm.response};add_connection {rsp_demux_025.src0} {mux_pipeline_080.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_025.src0/mux_pipeline_080.sink0} {qsys_mm.response};add_connection {mux_pipeline_080.source0} {rsp_mux.sink25} {avalon_streaming};preview_set_connection_tag {mux_pipeline_080.source0/rsp_mux.sink25} {qsys_mm.response};add_connection {rsp_demux_026.src0} {mux_pipeline_081.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_026.src0/mux_pipeline_081.sink0} {qsys_mm.response};add_connection {mux_pipeline_081.source0} {rsp_mux.sink26} {avalon_streaming};preview_set_connection_tag {mux_pipeline_081.source0/rsp_mux.sink26} {qsys_mm.response};add_connection {rsp_demux_027.src0} {mux_pipeline_082.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_027.src0/mux_pipeline_082.sink0} {qsys_mm.response};add_connection {mux_pipeline_082.source0} {rsp_mux.sink27} {avalon_streaming};preview_set_connection_tag {mux_pipeline_082.source0/rsp_mux.sink27} {qsys_mm.response};add_connection {rsp_demux_028.src0} {mux_pipeline_083.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_028.src0/mux_pipeline_083.sink0} {qsys_mm.response};add_connection {mux_pipeline_083.source0} {rsp_mux.sink28} {avalon_streaming};preview_set_connection_tag {mux_pipeline_083.source0/rsp_mux.sink28} {qsys_mm.response};add_connection {rsp_demux_029.src0} {mux_pipeline_084.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_029.src0/mux_pipeline_084.sink0} {qsys_mm.response};add_connection {mux_pipeline_084.source0} {rsp_mux.sink29} {avalon_streaming};preview_set_connection_tag {mux_pipeline_084.source0/rsp_mux.sink29} {qsys_mm.response};add_connection {rsp_demux_030.src0} {mux_pipeline_085.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_030.src0/mux_pipeline_085.sink0} {qsys_mm.response};add_connection {mux_pipeline_085.source0} {rsp_mux.sink30} {avalon_streaming};preview_set_connection_tag {mux_pipeline_085.source0/rsp_mux.sink30} {qsys_mm.response};add_connection {rsp_demux_031.src0} {mux_pipeline_086.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_031.src0/mux_pipeline_086.sink0} {qsys_mm.response};add_connection {mux_pipeline_086.source0} {rsp_mux.sink31} {avalon_streaming};preview_set_connection_tag {mux_pipeline_086.source0/rsp_mux.sink31} {qsys_mm.response};add_connection {rsp_demux_032.src0} {mux_pipeline_087.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_032.src0/mux_pipeline_087.sink0} {qsys_mm.response};add_connection {mux_pipeline_087.source0} {rsp_mux.sink32} {avalon_streaming};preview_set_connection_tag {mux_pipeline_087.source0/rsp_mux.sink32} {qsys_mm.response};add_connection {rsp_demux_033.src0} {mux_pipeline_088.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_033.src0/mux_pipeline_088.sink0} {qsys_mm.response};add_connection {mux_pipeline_088.source0} {rsp_mux.sink33} {avalon_streaming};preview_set_connection_tag {mux_pipeline_088.source0/rsp_mux.sink33} {qsys_mm.response};add_connection {rsp_demux_034.src0} {mux_pipeline_089.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_034.src0/mux_pipeline_089.sink0} {qsys_mm.response};add_connection {mux_pipeline_089.source0} {rsp_mux.sink34} {avalon_streaming};preview_set_connection_tag {mux_pipeline_089.source0/rsp_mux.sink34} {qsys_mm.response};add_connection {rsp_demux_035.src0} {mux_pipeline_090.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_035.src0/mux_pipeline_090.sink0} {qsys_mm.response};add_connection {mux_pipeline_090.source0} {rsp_mux.sink35} {avalon_streaming};preview_set_connection_tag {mux_pipeline_090.source0/rsp_mux.sink35} {qsys_mm.response};add_connection {rsp_demux_036.src0} {mux_pipeline_091.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_036.src0/mux_pipeline_091.sink0} {qsys_mm.response};add_connection {mux_pipeline_091.source0} {rsp_mux.sink36} {avalon_streaming};preview_set_connection_tag {mux_pipeline_091.source0/rsp_mux.sink36} {qsys_mm.response};add_connection {rsp_demux_037.src0} {mux_pipeline_092.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_037.src0/mux_pipeline_092.sink0} {qsys_mm.response};add_connection {mux_pipeline_092.source0} {rsp_mux.sink37} {avalon_streaming};preview_set_connection_tag {mux_pipeline_092.source0/rsp_mux.sink37} {qsys_mm.response};add_connection {rsp_demux_038.src0} {mux_pipeline_093.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_038.src0/mux_pipeline_093.sink0} {qsys_mm.response};add_connection {mux_pipeline_093.source0} {rsp_mux.sink38} {avalon_streaming};preview_set_connection_tag {mux_pipeline_093.source0/rsp_mux.sink38} {qsys_mm.response};add_connection {rsp_demux_039.src0} {mux_pipeline_094.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_039.src0/mux_pipeline_094.sink0} {qsys_mm.response};add_connection {mux_pipeline_094.source0} {rsp_mux.sink39} {avalon_streaming};preview_set_connection_tag {mux_pipeline_094.source0/rsp_mux.sink39} {qsys_mm.response};add_connection {rsp_demux_040.src0} {mux_pipeline_095.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_040.src0/mux_pipeline_095.sink0} {qsys_mm.response};add_connection {mux_pipeline_095.source0} {rsp_mux.sink40} {avalon_streaming};preview_set_connection_tag {mux_pipeline_095.source0/rsp_mux.sink40} {qsys_mm.response};add_connection {rsp_demux_041.src0} {mux_pipeline_096.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_041.src0/mux_pipeline_096.sink0} {qsys_mm.response};add_connection {mux_pipeline_096.source0} {rsp_mux.sink41} {avalon_streaming};preview_set_connection_tag {mux_pipeline_096.source0/rsp_mux.sink41} {qsys_mm.response};add_connection {rsp_demux_042.src0} {mux_pipeline_097.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_042.src0/mux_pipeline_097.sink0} {qsys_mm.response};add_connection {mux_pipeline_097.source0} {rsp_mux.sink42} {avalon_streaming};preview_set_connection_tag {mux_pipeline_097.source0/rsp_mux.sink42} {qsys_mm.response};add_connection {rsp_demux_043.src0} {mux_pipeline_098.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_043.src0/mux_pipeline_098.sink0} {qsys_mm.response};add_connection {mux_pipeline_098.source0} {rsp_mux.sink43} {avalon_streaming};preview_set_connection_tag {mux_pipeline_098.source0/rsp_mux.sink43} {qsys_mm.response};add_connection {rsp_demux_044.src0} {mux_pipeline_099.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_044.src0/mux_pipeline_099.sink0} {qsys_mm.response};add_connection {mux_pipeline_099.source0} {rsp_mux.sink44} {avalon_streaming};preview_set_connection_tag {mux_pipeline_099.source0/rsp_mux.sink44} {qsys_mm.response};add_connection {crosser_003.out} {mux_pipeline_100.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/mux_pipeline_100.sink0} {qsys_mm.response};add_connection {mux_pipeline_100.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_100.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_022.src1} {mux_pipeline_101.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_022.src1/mux_pipeline_101.sink0} {qsys_mm.response};add_connection {mux_pipeline_101.source0} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_101.source0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_037.src1} {mux_pipeline_102.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_037.src1/mux_pipeline_102.sink0} {qsys_mm.response};add_connection {mux_pipeline_102.source0} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_102.source0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_044.src1} {mux_pipeline_103.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_044.src1/mux_pipeline_103.sink0} {qsys_mm.response};add_connection {mux_pipeline_103.source0} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_103.source0/rsp_mux_001.sink3} {qsys_mm.response};add_connection {async_fifo_006.out} {mux_pipeline_104.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_006.out/mux_pipeline_104.sink0} {qsys_mm.response};add_connection {mux_pipeline_104.source0} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_104.source0/rsp_mux_002.sink0} {qsys_mm.response};add_connection {async_fifo_007.out} {mux_pipeline_105.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_007.out/mux_pipeline_105.sink0} {qsys_mm.response};add_connection {mux_pipeline_105.source0} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_105.source0/rsp_mux_003.sink0} {qsys_mm.response};add_connection {async_fifo_008.out} {mux_pipeline_106.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_008.out/mux_pipeline_106.sink0} {qsys_mm.response};add_connection {mux_pipeline_106.source0} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_106.source0/rsp_mux_004.sink0} {qsys_mm.response};add_connection {async_fifo_009.out} {mux_pipeline_107.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_009.out/mux_pipeline_107.sink0} {qsys_mm.response};add_connection {mux_pipeline_107.source0} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_107.source0/rsp_mux_005.sink0} {qsys_mm.response};add_connection {async_fifo_010.out} {mux_pipeline_108.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_010.out/mux_pipeline_108.sink0} {qsys_mm.response};add_connection {mux_pipeline_108.source0} {rsp_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_108.source0/rsp_mux_006.sink0} {qsys_mm.response};add_connection {async_fifo_011.out} {mux_pipeline_109.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_011.out/mux_pipeline_109.sink0} {qsys_mm.response};add_connection {mux_pipeline_109.source0} {rsp_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_109.source0/rsp_mux_007.sink0} {qsys_mm.response};add_connection {rsp_demux_021.src0} {pipeline_stage.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src0/pipeline_stage.sink0} {qsys_mm.response};add_connection {pipeline_stage.source0} {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {pipeline_stage.source0/sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_021.src1} {pipeline_stage_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src1/pipeline_stage_001.sink0} {qsys_mm.response};add_connection {pipeline_stage_001.source0} {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {pipeline_stage_001.source0/sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_021.src2} {pipeline_stage_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src2/pipeline_stage_002.sink0} {qsys_mm.response};add_connection {pipeline_stage_002.source0} {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {pipeline_stage_002.source0/sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_021.src3} {pipeline_stage_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src3/pipeline_stage_003.sink0} {qsys_mm.response};add_connection {pipeline_stage_003.source0} {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {pipeline_stage_003.source0/sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_021.src4} {pipeline_stage_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src4/pipeline_stage_004.sink0} {qsys_mm.response};add_connection {pipeline_stage_004.source0} {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {pipeline_stage_004.source0/sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_021.src5} {pipeline_stage_005.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src5/pipeline_stage_005.sink0} {qsys_mm.response};add_connection {pipeline_stage_005.source0} {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {pipeline_stage_005.source0/sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_021.src6} {pipeline_stage_006.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src6/pipeline_stage_006.sink0} {qsys_mm.response};add_connection {pipeline_stage_006.source0} {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {pipeline_stage_006.source0/sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_021.src7} {pipeline_stage_007.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src7/pipeline_stage_007.sink0} {qsys_mm.response};add_connection {pipeline_stage_007.source0} {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {pipeline_stage_007.source0/sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter.src} {pipeline_stage_008.sink0} {avalon_streaming};preview_set_connection_tag {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter.src/pipeline_stage_008.sink0} {qsys_mm.response};add_connection {pipeline_stage_008.source0} {async_fifo_009.in} {avalon_streaming};preview_set_connection_tag {pipeline_stage_008.source0/async_fifo_009.in} {qsys_mm.response};add_connection {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter.src} {pipeline_stage_009.sink0} {avalon_streaming};preview_set_connection_tag {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter.src/pipeline_stage_009.sink0} {qsys_mm.response};add_connection {pipeline_stage_009.source0} {async_fifo_008.in} {avalon_streaming};preview_set_connection_tag {pipeline_stage_009.source0/async_fifo_008.in} {qsys_mm.response};add_connection {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter.src} {pipeline_stage_010.sink0} {avalon_streaming};preview_set_connection_tag {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter.src/pipeline_stage_010.sink0} {qsys_mm.response};add_connection {pipeline_stage_010.source0} {async_fifo_007.in} {avalon_streaming};preview_set_connection_tag {pipeline_stage_010.source0/async_fifo_007.in} {qsys_mm.response};add_connection {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter.src} {pipeline_stage_011.sink0} {avalon_streaming};preview_set_connection_tag {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter.src/pipeline_stage_011.sink0} {qsys_mm.response};add_connection {pipeline_stage_011.source0} {async_fifo_006.in} {avalon_streaming};preview_set_connection_tag {pipeline_stage_011.source0/async_fifo_006.in} {qsys_mm.response};add_connection {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter.src} {pipeline_stage_012.sink0} {avalon_streaming};preview_set_connection_tag {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter.src/pipeline_stage_012.sink0} {qsys_mm.response};add_connection {pipeline_stage_012.source0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {pipeline_stage_012.source0/crosser_003.in} {qsys_mm.response};add_connection {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter.src} {pipeline_stage_013.sink0} {avalon_streaming};preview_set_connection_tag {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter.src/pipeline_stage_013.sink0} {qsys_mm.response};add_connection {pipeline_stage_013.source0} {async_fifo_011.in} {avalon_streaming};preview_set_connection_tag {pipeline_stage_013.source0/async_fifo_011.in} {qsys_mm.response};add_connection {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter.src} {pipeline_stage_014.sink0} {avalon_streaming};preview_set_connection_tag {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter.src/pipeline_stage_014.sink0} {qsys_mm.response};add_connection {pipeline_stage_014.source0} {async_fifo_010.in} {avalon_streaming};preview_set_connection_tag {pipeline_stage_014.source0/async_fifo_010.in} {qsys_mm.response};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_data_master_translator.reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_instruction_master_translator.reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_debug_mem_slave_translator.reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_data_master_agent.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_instruction_master_agent.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_debug_mem_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {router_030.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_data_master_limiter.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_instruction_master_limiter.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {cmd_mux_022.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {rsp_demux_022.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {limiter_pipeline_002.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {limiter_pipeline_003.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {agent_pipeline_044.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {agent_pipeline_045.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_029.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_030.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_055.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_056.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_057.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_058.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_059.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_060.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_061.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_062.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_063.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_064.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_065.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_066.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_067.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_068.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_069.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_070.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_071.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_072.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_073.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_074.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_075.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_076.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_077.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_078.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_079.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_080.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_081.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_082.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_083.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_084.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_085.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_086.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_087.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_088.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_089.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_090.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_091.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_092.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_093.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_094.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_095.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_096.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_097.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_098.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_099.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_100.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_101.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_102.cr0_reset} {reset};add_connection {sys_cpu_reset_reset_bridge.out_reset} {mux_pipeline_103.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {axi_ad9680_dma_m_dest_axi_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {axi_ad9144_dma_m_src_axi_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {async_fifo_002.in_clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {async_fifo_003.in_clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {async_fifo_006.out_clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {async_fifo_007.out_clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {async_fifo_008.out_clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {async_fifo_009.out_clk_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {mux_pipeline_104.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {mux_pipeline_105.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {mux_pipeline_106.cr0_reset} {reset};add_connection {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.out_reset} {mux_pipeline_107.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_tx_mm_read_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_mm_write_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_control_port_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_id_control_slave_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_csr_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_tx_csr_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_descriptor_slave_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_tx_descriptor_slave_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_lane_pll_reconfig_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_pll_reconfig_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_pll_reconfig_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s0_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s0_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s0_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s0_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s1_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s1_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s1_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s1_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_response_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_int_mem_s1_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_timer_1_s1_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_timer_2_s1_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_gpio_bd_s1_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_gpio_in_s1_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_gpio_out_s1_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_spi_spi_control_port_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_flash_uas_translator.reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_tx_mm_read_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_mm_write_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_management_agent.reset_sink} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_management_agent.reset_sink} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_reconfig_agent.reset_sink} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_reconfig_agent.reset_sink} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {axi_ad9144_dma_s_axi_agent.reset_sink} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {axi_ad9144_core_s_axi_agent.reset_sink} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {axi_ad9680_dma_s_axi_agent.reset_sink} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {axi_ad9680_core_s_axi_agent.reset_sink} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_uart_avalon_jtag_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_control_port_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_control_port_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_id_control_slave_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_id_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_id_control_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_csr_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_tx_csr_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_tx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_tx_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_descriptor_slave_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_tx_descriptor_slave_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_lane_pll_reconfig_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_pll_reconfig_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_pll_reconfig_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s0_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s0_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s0_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s0_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s1_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s1_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s1_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s1_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_response_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_response_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_response_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_int_mem_s1_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_int_mem_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_int_mem_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_timer_1_s1_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_timer_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_timer_1_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_timer_2_s1_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_timer_2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_timer_2_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_gpio_bd_s1_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_gpio_bd_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_gpio_bd_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_gpio_in_s1_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_gpio_in_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_gpio_in_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_gpio_out_s1_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_gpio_out_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_gpio_out_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_spi_spi_control_port_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_spi_spi_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_spi_spi_control_port_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_flash_uas_agent.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_flash_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_flash_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_024.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_025.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_026.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_027.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_028.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_031.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_032.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_033.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_034.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_035.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_036.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_037.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_038.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_039.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_040.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_041.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_042.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_043.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_044.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_045.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_046.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_047.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_048.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_049.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_050.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_051.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {router_052.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_descriptor_slave_burst_adapter.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_tx_descriptor_slave_burst_adapter.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_demux_006.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_demux_007.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_019.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_020.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_023.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_024.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_025.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_026.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_027.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_028.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_029.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_030.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_031.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_032.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_033.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_034.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_035.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_036.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_037.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_038.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_039.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_040.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_041.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_042.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_043.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {cmd_mux_044.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_019.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_020.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_023.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_024.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_025.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_026.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_027.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_028.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_029.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_030.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_031.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_032.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_033.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_034.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_035.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_036.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_037.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_038.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_039.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_040.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_041.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_042.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_043.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_demux_044.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_mux_006.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {rsp_mux_007.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {async_fifo_004.in_clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {async_fifo_005.in_clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {async_fifo_010.out_clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {async_fifo_011.out_clk_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_008.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_009.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_010.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_011.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_012.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_013.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_014.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_015.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_016.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_017.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_018.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_019.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_020.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_021.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_022.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_023.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_024.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_025.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_026.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_027.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_028.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_029.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_030.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_031.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_032.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_033.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_034.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_035.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_036.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_037.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_038.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_039.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_040.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_041.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_046.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_047.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_048.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_049.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_050.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_051.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_052.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_053.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_054.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_055.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_056.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_057.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_058.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_059.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_060.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_061.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_062.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_063.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_064.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_065.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_066.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_067.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_068.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_069.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_070.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_071.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_072.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_073.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_074.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_075.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_076.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_077.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_078.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_079.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_080.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_081.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_082.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_083.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_084.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_085.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_086.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_087.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_088.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {agent_pipeline_089.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_014.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_015.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_016.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_017.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_018.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_019.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_020.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_031.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_032.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_033.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_034.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_035.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_036.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_037.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_038.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_039.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_040.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_041.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_042.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_043.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_044.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_045.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_046.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_047.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_048.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_049.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_050.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_051.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_052.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_053.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_054.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_108.cr0_reset} {reset};add_connection {axi_ad9680_dma_s_axi_reset_reset_bridge.out_reset} {mux_pipeline_109.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {sys_ddr3_cntrl_ctrl_amm_0_translator.reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {sys_ddr3_cntrl_ctrl_amm_0_agent.clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo.clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo.clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {router_029.clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {cmd_mux_021.clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {rsp_demux_021.clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter.clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter.clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter.clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter.clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter.clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter.clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter.clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_002.out_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_003.out_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_004.out_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_005.out_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_006.in_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_007.in_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_008.in_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_009.in_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_010.in_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {async_fifo_011.in_clk_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {agent_pipeline_042.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {agent_pipeline_043.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {mux_pipeline_021.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {mux_pipeline_022.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {mux_pipeline_023.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {mux_pipeline_024.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {mux_pipeline_025.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {mux_pipeline_026.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {mux_pipeline_027.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {mux_pipeline_028.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage_001.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage_002.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage_003.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage_004.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage_005.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage_006.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage_007.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage_008.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage_009.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage_010.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage_011.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage_012.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage_013.cr0_reset} {reset};add_connection {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {pipeline_stage_014.cr0_reset} {reset};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_data_master_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_instruction_master_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_tx_mm_read_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_mm_write_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_control_port_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_id_control_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_csr_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_tx_csr_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_debug_mem_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_descriptor_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_tx_descriptor_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_lane_pll_reconfig_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_pll_reconfig_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_pll_reconfig_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s0_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s0_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s0_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s0_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_response_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_int_mem_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_timer_1_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_timer_2_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_bd_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_in_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_out_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_spi_spi_control_port_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_flash_uas_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_data_master_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_instruction_master_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_tx_mm_read_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_mm_write_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_management_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_management_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_reconfig_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_reconfig_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9144_dma_s_axi_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9144_core_s_axi_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9680_dma_s_axi_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9680_core_s_axi_agent.clock_sink} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_uart_avalon_jtag_slave_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_control_port_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_control_port_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_control_port_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_id_control_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_id_control_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_id_control_slave_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_csr_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_csr_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_csr_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_tx_csr_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_tx_csr_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_tx_csr_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_debug_mem_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_debug_mem_slave_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_descriptor_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_tx_descriptor_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_lane_pll_reconfig_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_pll_reconfig_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_pll_reconfig_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s0_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s0_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s0_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s0_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s0_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s0_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s0_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s0_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s0_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s0_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s0_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s0_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_0_rcfg_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_1_rcfg_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_2_rcfg_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {avl_adxcfg_3_rcfg_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_response_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_response_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_response_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_int_mem_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_int_mem_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_int_mem_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_timer_1_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_timer_1_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_timer_1_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_timer_2_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_timer_2_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_timer_2_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_bd_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_bd_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_bd_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_in_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_in_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_in_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_out_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_out_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_gpio_out_s1_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_spi_spi_control_port_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_spi_spi_control_port_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_spi_spi_control_port_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_flash_uas_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_flash_uas_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_flash_uas_agent_rdata_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_024.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_025.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_026.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_027.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_028.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_030.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_031.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_032.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_033.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_034.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_035.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_036.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_037.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_038.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_039.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_040.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_041.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_042.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_043.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_044.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_045.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_046.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_047.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_048.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_049.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_050.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_051.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_052.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_data_master_limiter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_instruction_master_limiter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_descriptor_slave_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_tx_descriptor_slave_burst_adapter.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_019.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_019.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_020.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_020.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_022.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_022.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_023.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_023.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_024.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_024.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_025.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_025.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_026.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_026.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_027.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_027.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_028.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_028.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_029.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_029.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_030.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_030.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_031.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_031.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_032.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_032.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_033.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_033.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_034.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_034.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_035.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_035.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_036.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_036.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_037.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_037.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_038.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_038.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_039.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_039.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_040.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_040.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_041.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_041.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_042.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_042.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_043.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_043.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_044.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_044.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {async_fifo_004.in_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {async_fifo_005.in_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {async_fifo_010.out_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {async_fifo_011.out_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {limiter_pipeline_002.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {limiter_pipeline_003.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_008.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_009.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_010.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_011.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_012.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_013.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_014.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_015.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_016.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_017.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_018.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_019.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_020.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_021.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_022.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_023.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_024.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_025.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_026.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_027.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_028.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_029.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_030.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_031.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_032.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_033.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_034.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_035.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_036.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_037.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_038.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_039.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_040.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_041.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_044.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_045.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_046.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_047.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_048.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_049.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_050.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_051.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_052.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_053.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_054.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_055.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_056.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_057.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_058.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_059.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_060.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_061.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_062.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_063.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_064.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_065.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_066.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_067.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_068.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_069.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_070.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_071.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_072.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_073.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_074.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_075.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_076.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_077.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_078.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_079.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_080.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_081.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_082.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_083.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_084.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_085.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_086.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_087.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_088.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {agent_pipeline_089.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_014.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_015.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_016.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_017.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_018.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_019.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_020.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_029.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_030.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_031.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_032.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_033.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_034.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_035.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_036.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_037.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_038.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_039.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_040.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_041.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_042.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_043.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_044.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_045.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_046.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_047.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_048.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_049.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_050.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_051.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_052.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_053.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_054.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_055.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_056.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_057.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_058.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_059.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_060.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_061.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_062.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_063.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_064.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_065.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_066.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_067.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_068.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_069.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_070.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_071.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_072.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_073.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_074.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_075.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_076.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_077.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_078.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_079.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_080.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_081.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_082.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_083.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_084.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_085.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_086.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_087.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_088.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_089.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_090.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_091.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_092.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_093.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_094.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_095.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_096.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_097.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_098.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_099.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_100.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_101.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_102.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_103.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_108.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {mux_pipeline_109.cr0} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_reset_reset_bridge.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {axi_ad9680_dma_s_axi_reset_reset_bridge.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {axi_ad9680_dma_m_dest_axi_agent.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {axi_ad9144_dma_m_src_axi_agent.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {async_fifo_002.in_clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {async_fifo_003.in_clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {async_fifo_006.out_clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {async_fifo_007.out_clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {async_fifo_008.out_clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {async_fifo_009.out_clk} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {mux_pipeline_104.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {mux_pipeline_105.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {mux_pipeline_106.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {mux_pipeline_107.cr0} {clock};add_connection {sys_dma_clk_clk_clock_bridge.out_clk} {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {sys_ddr3_cntrl_ctrl_amm_0_translator.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {sys_ddr3_cntrl_ctrl_amm_0_agent.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {router_029.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {sys_ddr3_cntrl_ctrl_amm_0_burst_adapter.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {cmd_mux_021.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {rsp_demux_021.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter.clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {async_fifo_002.out_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {async_fifo_003.out_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {async_fifo_004.out_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {async_fifo_005.out_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {async_fifo_006.in_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {async_fifo_007.in_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {async_fifo_008.in_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {async_fifo_009.in_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {async_fifo_010.in_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {async_fifo_011.in_clk} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {agent_pipeline_042.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {agent_pipeline_043.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {mux_pipeline_021.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {mux_pipeline_022.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {mux_pipeline_023.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {mux_pipeline_024.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {mux_pipeline_025.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {mux_pipeline_026.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {mux_pipeline_027.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {mux_pipeline_028.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage_001.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage_002.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage_003.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage_004.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage_005.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage_006.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage_007.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage_008.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage_009.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage_010.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage_011.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage_012.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage_013.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {pipeline_stage_014.cr0} {clock};add_connection {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.out_clk} {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.clk} {clock};add_interface {ad9144_jesd204_link_management} {axi4lite} {master};set_interface_property {ad9144_jesd204_link_management} {EXPORT_OF} {ad9144_jesd204_link_management_agent.altera_axi_master};add_interface {ad9144_jesd204_link_reconfig} {axi4lite} {master};set_interface_property {ad9144_jesd204_link_reconfig} {EXPORT_OF} {ad9144_jesd204_link_reconfig_agent.altera_axi_master};add_interface {ad9680_jesd204_link_management} {axi4lite} {master};set_interface_property {ad9680_jesd204_link_management} {EXPORT_OF} {ad9680_jesd204_link_management_agent.altera_axi_master};add_interface {ad9680_jesd204_link_reconfig} {axi4lite} {master};set_interface_property {ad9680_jesd204_link_reconfig} {EXPORT_OF} {ad9680_jesd204_link_reconfig_agent.altera_axi_master};add_interface {axi_ad9144_core_s_axi} {axi4lite} {master};set_interface_property {axi_ad9144_core_s_axi} {EXPORT_OF} {axi_ad9144_core_s_axi_agent.altera_axi_master};add_interface {axi_ad9144_dma_m_src_axi} {axi} {slave};set_interface_property {axi_ad9144_dma_m_src_axi} {EXPORT_OF} {axi_ad9144_dma_m_src_axi_agent.altera_axi_slave};add_interface {axi_ad9144_dma_s_axi} {axi4lite} {master};set_interface_property {axi_ad9144_dma_s_axi} {EXPORT_OF} {axi_ad9144_dma_s_axi_agent.altera_axi_master};add_interface {axi_ad9680_core_s_axi} {axi4lite} {master};set_interface_property {axi_ad9680_core_s_axi} {EXPORT_OF} {axi_ad9680_core_s_axi_agent.altera_axi_master};add_interface {axi_ad9680_dma_m_dest_axi} {axi} {slave};set_interface_property {axi_ad9680_dma_m_dest_axi} {EXPORT_OF} {axi_ad9680_dma_m_dest_axi_agent.altera_axi_slave};add_interface {axi_ad9680_dma_s_axi} {axi4lite} {master};set_interface_property {axi_ad9680_dma_s_axi} {EXPORT_OF} {axi_ad9680_dma_s_axi_agent.altera_axi_master};add_interface {sys_clk_clk} {clock} {slave};set_interface_property {sys_clk_clk} {EXPORT_OF} {sys_clk_clk_clock_bridge.in_clk};add_interface {sys_ddr3_cntrl_emif_usr_clk} {clock} {slave};set_interface_property {sys_ddr3_cntrl_emif_usr_clk} {EXPORT_OF} {sys_ddr3_cntrl_emif_usr_clk_clock_bridge.in_clk};add_interface {sys_dma_clk_clk} {clock} {slave};set_interface_property {sys_dma_clk_clk} {EXPORT_OF} {sys_dma_clk_clk_clock_bridge.in_clk};add_interface {axi_ad9680_dma_m_dest_axi_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {axi_ad9680_dma_m_dest_axi_reset_reset_bridge_in_reset} {EXPORT_OF} {axi_ad9680_dma_m_dest_axi_reset_reset_bridge.in_reset};add_interface {axi_ad9680_dma_s_axi_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {axi_ad9680_dma_s_axi_reset_reset_bridge_in_reset} {EXPORT_OF} {axi_ad9680_dma_s_axi_reset_reset_bridge.in_reset};add_interface {sys_cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sys_cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {sys_cpu_reset_reset_bridge.in_reset};add_interface {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {sys_ddr3_cntrl_ctrl_amm_0_translator_reset_reset_bridge.in_reset};add_interface {sys_cpu_data_master} {avalon} {slave};set_interface_property {sys_cpu_data_master} {EXPORT_OF} {sys_cpu_data_master_translator.avalon_anti_master_0};add_interface {sys_cpu_instruction_master} {avalon} {slave};set_interface_property {sys_cpu_instruction_master} {EXPORT_OF} {sys_cpu_instruction_master_translator.avalon_anti_master_0};add_interface {sys_ethernet_dma_rx_mm_write} {avalon} {slave};set_interface_property {sys_ethernet_dma_rx_mm_write} {EXPORT_OF} {sys_ethernet_dma_rx_mm_write_translator.avalon_anti_master_0};add_interface {sys_ethernet_dma_tx_mm_read} {avalon} {slave};set_interface_property {sys_ethernet_dma_tx_mm_read} {EXPORT_OF} {sys_ethernet_dma_tx_mm_read_translator.avalon_anti_master_0};add_interface {ad9144_jesd204_lane_pll_reconfig} {avalon} {master};set_interface_property {ad9144_jesd204_lane_pll_reconfig} {EXPORT_OF} {ad9144_jesd204_lane_pll_reconfig_translator.avalon_anti_slave_0};add_interface {ad9144_jesd204_link_pll_reconfig} {avalon} {master};set_interface_property {ad9144_jesd204_link_pll_reconfig} {EXPORT_OF} {ad9144_jesd204_link_pll_reconfig_translator.avalon_anti_slave_0};add_interface {ad9680_jesd204_link_pll_reconfig} {avalon} {master};set_interface_property {ad9680_jesd204_link_pll_reconfig} {EXPORT_OF} {ad9680_jesd204_link_pll_reconfig_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_0_rcfg_s0} {avalon} {master};set_interface_property {avl_adxcfg_0_rcfg_s0} {EXPORT_OF} {avl_adxcfg_0_rcfg_s0_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_0_rcfg_s1} {avalon} {master};set_interface_property {avl_adxcfg_0_rcfg_s1} {EXPORT_OF} {avl_adxcfg_0_rcfg_s1_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_1_rcfg_s0} {avalon} {master};set_interface_property {avl_adxcfg_1_rcfg_s0} {EXPORT_OF} {avl_adxcfg_1_rcfg_s0_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_1_rcfg_s1} {avalon} {master};set_interface_property {avl_adxcfg_1_rcfg_s1} {EXPORT_OF} {avl_adxcfg_1_rcfg_s1_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_2_rcfg_s0} {avalon} {master};set_interface_property {avl_adxcfg_2_rcfg_s0} {EXPORT_OF} {avl_adxcfg_2_rcfg_s0_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_2_rcfg_s1} {avalon} {master};set_interface_property {avl_adxcfg_2_rcfg_s1} {EXPORT_OF} {avl_adxcfg_2_rcfg_s1_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_3_rcfg_s0} {avalon} {master};set_interface_property {avl_adxcfg_3_rcfg_s0} {EXPORT_OF} {avl_adxcfg_3_rcfg_s0_translator.avalon_anti_slave_0};add_interface {avl_adxcfg_3_rcfg_s1} {avalon} {master};set_interface_property {avl_adxcfg_3_rcfg_s1} {EXPORT_OF} {avl_adxcfg_3_rcfg_s1_translator.avalon_anti_slave_0};add_interface {sys_cpu_debug_mem_slave} {avalon} {master};set_interface_property {sys_cpu_debug_mem_slave} {EXPORT_OF} {sys_cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {sys_ddr3_cntrl_ctrl_amm_0} {avalon} {master};set_interface_property {sys_ddr3_cntrl_ctrl_amm_0} {EXPORT_OF} {sys_ddr3_cntrl_ctrl_amm_0_translator.avalon_anti_slave_0};add_interface {sys_ethernet_control_port} {avalon} {master};set_interface_property {sys_ethernet_control_port} {EXPORT_OF} {sys_ethernet_control_port_translator.avalon_anti_slave_0};add_interface {sys_ethernet_dma_rx_csr} {avalon} {master};set_interface_property {sys_ethernet_dma_rx_csr} {EXPORT_OF} {sys_ethernet_dma_rx_csr_translator.avalon_anti_slave_0};add_interface {sys_ethernet_dma_rx_descriptor_slave} {avalon} {master};set_interface_property {sys_ethernet_dma_rx_descriptor_slave} {EXPORT_OF} {sys_ethernet_dma_rx_descriptor_slave_translator.avalon_anti_slave_0};add_interface {sys_ethernet_dma_rx_response} {avalon} {master};set_interface_property {sys_ethernet_dma_rx_response} {EXPORT_OF} {sys_ethernet_dma_rx_response_translator.avalon_anti_slave_0};add_interface {sys_ethernet_dma_tx_csr} {avalon} {master};set_interface_property {sys_ethernet_dma_tx_csr} {EXPORT_OF} {sys_ethernet_dma_tx_csr_translator.avalon_anti_slave_0};add_interface {sys_ethernet_dma_tx_descriptor_slave} {avalon} {master};set_interface_property {sys_ethernet_dma_tx_descriptor_slave} {EXPORT_OF} {sys_ethernet_dma_tx_descriptor_slave_translator.avalon_anti_slave_0};add_interface {sys_flash_uas} {avalon} {master};set_interface_property {sys_flash_uas} {EXPORT_OF} {sys_flash_uas_translator.avalon_anti_slave_0};add_interface {sys_gpio_bd_s1} {avalon} {master};set_interface_property {sys_gpio_bd_s1} {EXPORT_OF} {sys_gpio_bd_s1_translator.avalon_anti_slave_0};add_interface {sys_gpio_in_s1} {avalon} {master};set_interface_property {sys_gpio_in_s1} {EXPORT_OF} {sys_gpio_in_s1_translator.avalon_anti_slave_0};add_interface {sys_gpio_out_s1} {avalon} {master};set_interface_property {sys_gpio_out_s1} {EXPORT_OF} {sys_gpio_out_s1_translator.avalon_anti_slave_0};add_interface {sys_id_control_slave} {avalon} {master};set_interface_property {sys_id_control_slave} {EXPORT_OF} {sys_id_control_slave_translator.avalon_anti_slave_0};add_interface {sys_int_mem_s1} {avalon} {master};set_interface_property {sys_int_mem_s1} {EXPORT_OF} {sys_int_mem_s1_translator.avalon_anti_slave_0};add_interface {sys_spi_spi_control_port} {avalon} {master};set_interface_property {sys_spi_spi_control_port} {EXPORT_OF} {sys_spi_spi_control_port_translator.avalon_anti_slave_0};add_interface {sys_timer_1_s1} {avalon} {master};set_interface_property {sys_timer_1_s1} {EXPORT_OF} {sys_timer_1_s1_translator.avalon_anti_slave_0};add_interface {sys_timer_2_s1} {avalon} {master};set_interface_property {sys_timer_2_s1} {EXPORT_OF} {sys_timer_2_s1_translator.avalon_anti_slave_0};add_interface {sys_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {sys_uart_avalon_jtag_slave} {EXPORT_OF} {sys_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ad9144_jesd204.lane_pll_reconfig} {0};set_module_assignment {interconnect_id.ad9144_jesd204.link_management} {1};set_module_assignment {interconnect_id.ad9144_jesd204.link_pll_reconfig} {2};set_module_assignment {interconnect_id.ad9144_jesd204.link_reconfig} {3};set_module_assignment {interconnect_id.ad9680_jesd204.link_management} {4};set_module_assignment {interconnect_id.ad9680_jesd204.link_pll_reconfig} {5};set_module_assignment {interconnect_id.ad9680_jesd204.link_reconfig} {6};set_module_assignment {interconnect_id.avl_adxcfg_0.rcfg_s0} {7};set_module_assignment {interconnect_id.avl_adxcfg_0.rcfg_s1} {8};set_module_assignment {interconnect_id.avl_adxcfg_1.rcfg_s0} {9};set_module_assignment {interconnect_id.avl_adxcfg_1.rcfg_s1} {10};set_module_assignment {interconnect_id.avl_adxcfg_2.rcfg_s0} {11};set_module_assignment {interconnect_id.avl_adxcfg_2.rcfg_s1} {12};set_module_assignment {interconnect_id.avl_adxcfg_3.rcfg_s0} {13};set_module_assignment {interconnect_id.avl_adxcfg_3.rcfg_s1} {14};set_module_assignment {interconnect_id.axi_ad9144_core.s_axi} {15};set_module_assignment {interconnect_id.axi_ad9144_dma.m_src_axi} {0};set_module_assignment {interconnect_id.axi_ad9144_dma.s_axi} {16};set_module_assignment {interconnect_id.axi_ad9680_core.s_axi} {17};set_module_assignment {interconnect_id.axi_ad9680_dma.m_dest_axi} {1};set_module_assignment {interconnect_id.axi_ad9680_dma.s_axi} {18};set_module_assignment {interconnect_id.sys_cpu.data_master} {2};set_module_assignment {interconnect_id.sys_cpu.debug_mem_slave} {19};set_module_assignment {interconnect_id.sys_cpu.instruction_master} {3};set_module_assignment {interconnect_id.sys_ddr3_cntrl.ctrl_amm_0} {20};set_module_assignment {interconnect_id.sys_ethernet.control_port} {21};set_module_assignment {interconnect_id.sys_ethernet_dma_rx.csr} {22};set_module_assignment {interconnect_id.sys_ethernet_dma_rx.descriptor_slave} {23};set_module_assignment {interconnect_id.sys_ethernet_dma_rx.mm_write} {4};set_module_assignment {interconnect_id.sys_ethernet_dma_rx.response} {24};set_module_assignment {interconnect_id.sys_ethernet_dma_tx.csr} {25};set_module_assignment {interconnect_id.sys_ethernet_dma_tx.descriptor_slave} {26};set_module_assignment {interconnect_id.sys_ethernet_dma_tx.mm_read} {5};set_module_assignment {interconnect_id.sys_flash.uas} {27};set_module_assignment {interconnect_id.sys_gpio_bd.s1} {28};set_module_assignment {interconnect_id.sys_gpio_in.s1} {29};set_module_assignment {interconnect_id.sys_gpio_out.s1} {30};set_module_assignment {interconnect_id.sys_id.control_slave} {31};set_module_assignment {interconnect_id.sys_int_mem.s1} {32};set_module_assignment {interconnect_id.sys_spi.spi_control_port} {33};set_module_assignment {interconnect_id.sys_timer_1.s1} {34};set_module_assignment {interconnect_id.sys_timer_2.s1} {35};set_module_assignment {interconnect_id.sys_uart.avalon_jtag_slave} {36};" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_o6tjsqa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_o6tjsqa_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_o6tjsqa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_o6tjsqa_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_o6tjsqa"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_wvauzsi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_y55ibki"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_fk5hakq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_3l6vajq"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_ifjucri"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_jkqvu3i"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_35yalzy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_5h2wizi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_hy55ybi"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_agent"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_pdke4ry"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_e7v4oka"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_tmmt7mq"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_5nwlmuy"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_slave_ni"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_47fgbri"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_agent"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_zn255xi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_ud7dcxq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_2fdjoey"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_25xtenq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_6bjmpii"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_hmqkkwi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_zbwitoq"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_jlajz7i"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_2sfvzsi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_4tfi4ky"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_iovyooq"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_width_adapter"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_ehr42rq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_ojgycvi"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_imbpwqq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_cidgwia"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_cmuyv5y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.1"
   name="system_bd_altera_mm_interconnect_181_boiywzi">
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {sys_cpu_tightly_coupled_data_master_0_translator} {altera_merlin_master_translator};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_READLATENCY} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_READ} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_CLKEN} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator} {SYNC_RESET} {0};add_instance {sys_tlb_mem_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_tlb_mem_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_tlb_mem_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_tlb_mem_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sys_tlb_mem_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_UAV_CLKEN} {1};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_tlb_mem_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sys_cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sys_cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sys_cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sys_cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sys_tlb_mem_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sys_tlb_mem_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sys_tlb_mem_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sys_tlb_mem_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sys_tlb_mem_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sys_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {sys_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {sys_cpu_tightly_coupled_data_master_0_translator.avalon_universal_master_0} {sys_tlb_mem_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator.avalon_universal_master_0/sys_tlb_mem_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator.avalon_universal_master_0/sys_tlb_mem_s1_translator.avalon_universal_slave_0} {baseAddress} {0x10200000};set_connection_parameter_value {sys_cpu_tightly_coupled_data_master_0_translator.avalon_universal_master_0/sys_tlb_mem_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_tightly_coupled_data_master_0_translator.reset} {reset};add_connection {sys_tlb_mem_reset1_reset_bridge.out_reset} {sys_tlb_mem_s1_translator.reset} {reset};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_tightly_coupled_data_master_0_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_tlb_mem_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_reset_reset_bridge.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_tlb_mem_reset1_reset_bridge.clk} {clock};add_interface {sys_clk_clk} {clock} {slave};set_interface_property {sys_clk_clk} {EXPORT_OF} {sys_clk_clk_clock_bridge.in_clk};add_interface {sys_cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sys_cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {sys_cpu_reset_reset_bridge.in_reset};add_interface {sys_tlb_mem_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {sys_tlb_mem_reset1_reset_bridge_in_reset} {EXPORT_OF} {sys_tlb_mem_reset1_reset_bridge.in_reset};add_interface {sys_cpu_tightly_coupled_data_master_0} {avalon} {slave};set_interface_property {sys_cpu_tightly_coupled_data_master_0} {EXPORT_OF} {sys_cpu_tightly_coupled_data_master_0_translator.avalon_anti_master_0};add_interface {sys_tlb_mem_s1} {avalon} {master};set_interface_property {sys_tlb_mem_s1} {EXPORT_OF} {sys_tlb_mem_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.sys_cpu.tightly_coupled_data_master_0} {0};set_module_assignment {interconnect_id.sys_tlb_mem.s1} {0};" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_boiywzi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_boiywzi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_boiywzi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_boiywzi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="mm_interconnect_9" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_boiywzi"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.1"
   name="system_bd_altera_mm_interconnect_181_uehknzy">
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {sys_cpu_tightly_coupled_instruction_master_0_translator} {altera_merlin_master_translator};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_READLATENCY} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_READ} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_WRITE} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_CLKEN} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator} {SYNC_RESET} {0};add_instance {sys_tlb_mem_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_tlb_mem_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_tlb_mem_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_tlb_mem_s2_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sys_tlb_mem_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_READ} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_UAV_CLKEN} {1};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_tlb_mem_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sys_cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sys_cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sys_cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sys_cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sys_tlb_mem_reset2_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sys_tlb_mem_reset2_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sys_tlb_mem_reset2_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sys_tlb_mem_reset2_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sys_tlb_mem_reset2_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sys_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {sys_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {sys_cpu_tightly_coupled_instruction_master_0_translator.avalon_universal_master_0} {sys_tlb_mem_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator.avalon_universal_master_0/sys_tlb_mem_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator.avalon_universal_master_0/sys_tlb_mem_s2_translator.avalon_universal_slave_0} {baseAddress} {0x10200000};set_connection_parameter_value {sys_cpu_tightly_coupled_instruction_master_0_translator.avalon_universal_master_0/sys_tlb_mem_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_cpu_reset_reset_bridge.out_reset} {sys_cpu_tightly_coupled_instruction_master_0_translator.reset} {reset};add_connection {sys_tlb_mem_reset2_reset_bridge.out_reset} {sys_tlb_mem_s2_translator.reset} {reset};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_tightly_coupled_instruction_master_0_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_tlb_mem_s2_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_cpu_reset_reset_bridge.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_tlb_mem_reset2_reset_bridge.clk} {clock};add_interface {sys_clk_clk} {clock} {slave};set_interface_property {sys_clk_clk} {EXPORT_OF} {sys_clk_clk_clock_bridge.in_clk};add_interface {sys_cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sys_cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {sys_cpu_reset_reset_bridge.in_reset};add_interface {sys_tlb_mem_reset2_reset_bridge_in_reset} {reset} {slave};set_interface_property {sys_tlb_mem_reset2_reset_bridge_in_reset} {EXPORT_OF} {sys_tlb_mem_reset2_reset_bridge.in_reset};add_interface {sys_cpu_tightly_coupled_instruction_master_0} {avalon} {slave};set_interface_property {sys_cpu_tightly_coupled_instruction_master_0} {EXPORT_OF} {sys_cpu_tightly_coupled_instruction_master_0_translator.avalon_anti_master_0};add_interface {sys_tlb_mem_s2} {avalon} {master};set_interface_property {sys_tlb_mem_s2} {EXPORT_OF} {sys_tlb_mem_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.sys_cpu.tightly_coupled_instruction_master_0} {0};set_module_assignment {interconnect_id.sys_tlb_mem.s2} {0};" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_uehknzy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_uehknzy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_uehknzy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_uehknzy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="mm_interconnect_10" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_uehknzy"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_irq_mapper"
   version="18.1"
   name="system_bd_altera_irq_mapper_181_w4cagmq">
  <parameter name="NUM_RCVRS" value="12" />
  <parameter
     name="IRQ_MAP"
     value="0:0,1:1,2:8,3:9,4:10,5:11,6:2,7:3,8:4,9:5,10:6,11:7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_irq_mapper_181\synth\system_bd_altera_irq_mapper_181_w4cagmq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_irq_mapper_181\synth\system_bd_altera_irq_mapper_181_w4cagmq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd" as="irq_mapper" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_irq_mapper_181_w4cagmq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="system_bd_altera_avalon_st_adapter_181_pkulkta">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="128" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="outDataWidth" value="128" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="inDataWidth" value="128" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_pkulkta.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_pkulkta_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_pkulkta.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_pkulkta_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="avalon_st_adapter" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_pkulkta"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_timing_adapter_181_4ceyadi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="system_bd_altera_avalon_st_adapter_181_qpygkyi">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="6" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="outDataWidth" value="64" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="3" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_qpygkyi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_qpygkyi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_qpygkyi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_qpygkyi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="avalon_st_adapter_001" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_qpygkyi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_data_format_adapter_181_3mviboq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_timing_adapter_181_3cdoppq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="system_bd_altera_avalon_st_adapter_181_s7eof2a">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="1" />
  <parameter name="inEmptyWidth" value="3" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="inDataWidth" value="64" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_s7eof2a.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_s7eof2a_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_s7eof2a.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_s7eof2a_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd" as="avalon_st_adapter_002" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_s7eof2a"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_data_format_adapter_181_w5aogcy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_fpll_a10"
   version="18.1"
   name="altera_xcvr_fpll_a10">
  <parameter name="cmu_fpll_pll_n_counter_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_enable" value="true" />
  <parameter name="core_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_output_clock_frequency_3" value="0 ps" />
  <parameter name="cmu_fpll_output_clock_frequency_2" value="0 ps" />
  <parameter name="numeric_speed_grade" value="1" />
  <parameter name="cmu_fpll_bw_sel" value="high" />
  <parameter name="cmu_fpll_output_clock_frequency_1" value="0 ps" />
  <parameter name="gui_outclk2_phase_shift_unit" value="0" />
  <parameter
     name="cmu_fpll_fpll_iqtxrxclk_out_enable"
     value="fpll_iqtxrxclk_out_disable" />
  <parameter name="cmu_fpll_pll_tclk_mux_en" value="false" />
  <parameter name="prot_mode" value="basic_tx" />
  <parameter name="cmu_fpll_pll_sup_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_dyn_low_bits" value="0" />
  <parameter name="f_out_c0_bitvec" value="000000001110111001101011001010000000" />
  <parameter name="cmu_fpll_prot_mode" value="basic_tx" />
  <parameter name="cmu_fpll_n_counter" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_lock_fltr_cfg" value="25" />
  <parameter
     name="cmu_fpll_pll_dprio_clk_vreg_boost"
     value="clk_fpll_vreg_no_voltage_boost" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_iqclk_sel"
     value="power_down" />
  <parameter name="cmu_fpll_max_fractional_percentage" value="99" />
  <parameter name="cmu_fpll_pll_device_variant" value="device1" />
  <parameter name="vco_freq_bitvec" value="000111011100110101100100111111110111" />
  <parameter name="cmu_fpll_pll_dprio_power_iso_en" value="false" />
  <parameter name="hssi_pma_cgb_master_datarate" value="0 bps" />
  <parameter name="cmu_fpll_min_fractional_percentage" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch2_src"
     value="pll_clkin_1_scratch2_src_vss" />
  <parameter name="gui_enable_iqtxrxclk_mode" value="false" />
  <parameter name="device_speed_grade" value="i2" />
  <parameter name="gui_enable_phase_alignment" value="false" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter name="pll_c_counter_3_prst" value="1" />
  <parameter name="gui_fractional_f" value="0.0" />
  <parameter name="cmu_fpll_f_min_pfd" value="25000000" />
  <parameter
     name="cmu_fpll_pll_vco_freq_band_1_fix_high"
     value="pll_vco_freq_band_1_fix_high_0" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="cmu_fpll_pll_dsm_ecn_test_en" value="false" />
  <parameter name="hssi_l_counter" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_actual_outclk0_frequency" value="100.0" />
  <parameter name="cmu_fpll_refclk_select_mux_silicon_rev" value="20nm5es" />
  <parameter name="gui_outclk1_actual_phase_shift" value="0.0" />
  <parameter name="cmu_fpll_pll_iqclk_mux_sel" value="power_down" />
  <parameter name="cmu_fpll_pll_c_counter_0_prst" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch3_src"
     value="pll_clkin_0_scratch3_src_vss" />
  <parameter name="full_outclk2_actual_phase_shift" value="" />
  <parameter name="pll_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_lpf_rstn_value" value="lpf_normal" />
  <parameter name="hssi_cascade_c_counter_ph_mux_prst" value="0" />
  <parameter name="gui_pll_set_hssi_m_counter" value="8" />
  <parameter name="set_altera_xcvr_fpll_a10_calibration_en" value="1" />
  <parameter name="gui_fractional_x" value="32" />
  <parameter name="gui_outclk3_actual_phase_shift_deg" value="0.0" />
  <parameter name="is_c10" value="0" />
  <parameter name="cmu_fpll_pll_vco_ph3_value" value="pll_vco_ph3_vss" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch2_src"
     value="pll_clkin_0_scratch2_src_vss" />
  <parameter name="pll_n_counter" value="1" />
  <parameter name="gui_actual_outclk2_frequency" value="100.0" />
  <parameter name="cmu_fpll_pll_cp_testmode" value="cp_normal" />
  <parameter name="cmu_fpll_f_max_pfd_bonded" value="600000000" />
  <parameter name="cmu_fpll_pll_powerdown_mode" value="false" />
  <parameter name="cmu_fpll_pll_c_counter_2_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_ph3_en" value="true" />
  <parameter name="core_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_m_counter_prst" value="1" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_bandwidth_range_low" value="1" />
  <parameter name="cmu_fpll_power_mode" value="low_power" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_manu_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_pll_bw_mode" value="hi_bw" />
  <parameter name="dbg_embedded_debug_enable" value="1" />
  <parameter name="cmu_fpll_datarate" value="0 Mbps" />
  <parameter name="is_protocol_PCIe" value="0" />
  <parameter name="c_counter1_bitvec" value="1" />
  <parameter name="cmu_fpll_pll_lf_resistance" value="lf_res_setting2" />
  <parameter name="enable_hfreq_clk" value="0" />
  <parameter name="pll_c_counter_2_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="core_c_counter_1_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_pcie_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_ph2_en" value="true" />
  <parameter name="gui_pll_n_counter" value="1" />
  <parameter name="cmu_fpll_out_freq" value="000000000000000000000000000000000000" />
  <parameter name="hssi_l_counter_bypass" value="1" />
  <parameter name="cmu_fpll_out_freq_hz" value="0 hz" />
  <parameter name="cmu_fpll_pll_c_counter_1_prst" value="1" />
  <parameter name="gui_outclk3_desired_phase_shift" value="0" />
  <parameter name="cmu_fpll_fpll_cal_test_sel" value="sel_cal_out_7_to_0" />
  <parameter
     name="cmu_fpll_pll_c_counter_1_in_src"
     value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="full_actual_outclk1_frequency" value="" />
  <parameter name="gui_outclk2_desired_phase_shift" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch1_src"
     value="pll_clkin_1_scratch1_src_vss" />
  <parameter name="gui_operation_mode" value="0" />
  <parameter name="gui_desired_hssi_cascade_frequency" value="100.0" />
  <parameter name="hssi_pma_cgb_master_op_mode" value="enabled" />
  <parameter name="cmu_fpll_top_or_bottom" value="tb_unknown" />
  <parameter name="hssi_l_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_hssi_output_clock_frequency" value="1250.0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clk_sel_override_value"
     value="select_clk0" />
  <parameter name="hssi_cascade_n_counter" value="1" />
  <parameter name="cmu_fpll_reference_clock_frequency" value="333.333333 MHz" />
  <parameter name="cmu_fpll_pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="cmu_fpll_pll_n_counter_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_reconfig_en" value="1" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_dyn_low_bits" value="0" />
  <parameter name="vco_frequency" value="7999.999991 MHz" />
  <parameter name="cmu_fpll_pll_m_counter_ph_mux_prst" value="0" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="cmu_fpll_input_tolerance" value="0" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="cmu_fpll_pll_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="hssi_cascade_pfd_frequency" value="300.0 MHz" />
  <parameter name="pll_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_output_clock_frequency_0" value="250.0 MHz" />
  <parameter name="core_c_counter_2_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_m_counter" value="12" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_dprio_status_select" value="dprio_normal_status" />
  <parameter name="core_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="pll_iqclk_mux_sel" value="power_down" />
  <parameter name="gui_desired_refclk_frequency" value="100.0" />
  <parameter name="pll_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="rcfg_txt_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="enable_mcgb" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_3" value="1" />
  <parameter name="cmu_fpll_side" value="side_unknown" />
  <parameter name="cmu_fpll_pll_c_counter_0" value="8" />
  <parameter name="cmu_fpll_pll_dsm_fractional_division" value="1" />
  <parameter name="full_outclk0_actual_phase_shift" value="0.0" />
  <parameter name="cmu_fpll_pll_optimal" value="true" />
  <parameter name="cmu_fpll_pll_c_counter_2" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_1" value="1" />
  <parameter name="cmu_fpll_pll_ctrl_override_setting" value="true" />
  <parameter name="cmu_fpll_pll_c_counter_3_prst" value="1" />
  <parameter name="pfd_frequency" value="333.33333299999998 MHz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="f_out_c3_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_vco_freq_hz" value="7999999991" />
  <parameter name="cmu_fpll_pll_nreset_invert" value="false" />
  <parameter name="hssi_actual_using_fractional" value="false" />
  <parameter name="hssi_vco_frequency" value="300.0 MHz" />
  <parameter name="cmu_fpll_is_cascaded_pll" value="false" />
  <parameter name="cmu_fpll_pll_vco_ph2_value" value="pll_vco_ph2_vss" />
  <parameter name="pfd_freq_bitvec" value="000000010011110111100100001101010101" />
  <parameter name="generate_docs" value="0" />
  <parameter name="cmu_fpll_pll_lock_fltr_test" value="pll_lock_fltr_nrm" />
  <parameter name="cmu_fpll_pll_l_counter" value="1" />
  <parameter name="gui_hssi_prot_mode" value="0" />
  <parameter name="gui_desired_outclk2_frequency" value="100.0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_sw_refclk_src"
     value="pll_sw_refclk_src_clk_0" />
  <parameter name="mapped_primary_pll_buffer" value="N/A" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_src"
     value="pll_clkin_1_src_vss" />
  <parameter name="mapped_output_clock_frequency" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="cmu_fpll_pll_core_vreg1_atbsel" value="atb_disabled1" />
  <parameter name="cmu_fpll_pll_dsm_fractional_value_ready" value="pll_k_ready" />
  <parameter name="cmu_fpll_enable_idle_fpll_support" value="idle_none" />
  <parameter name="hssi_pma_cgb_master_silicon_rev" value="20nm5" />
  <parameter name="gui_pfd_frequency" value="333.33333299999998" />
  <parameter name="core_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="hssi_cascade_actual_using_fractional" value="false" />
  <parameter name="hssi_l_counter_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_vco_ph1_en" value="true" />
  <parameter name="core_c_counter_1_prst" value="1" />
  <parameter name="cmu_fpll_f_max_pfd" value="800000000" />
  <parameter name="enable_mcgb_pcie_clksw" value="0" />
  <parameter name="check_output_ports_mcgb" value="0" />
  <parameter name="cmu_fpll_pll_lf_ripplecap" value="lf_no_ripple" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="cmu_fpll_pll_calibration" value="true" />
  <parameter name="cmu_fpll_pll_dsm_ecn_bypass" value="false" />
  <parameter name="gui_desired_outclk1_frequency" value="100.0" />
  <parameter name="gui_outclk0_phase_shift_unit" value="0" />
  <parameter name="gui_outclk2_actual_phase_shift_deg" value="0 deg" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_fpll_vco_div_by_2_sel"
     value="bypass_divide_by_2" />
  <parameter name="core_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_pma_cgb_master_x1_div_m_sel" value="divbypass" />
  <parameter name="hssi_pcie_c_counter_0" value="1" />
  <parameter name="gui_enable_extswitch" value="false" />
  <parameter name="cmu_fpll_pm_speed_grade" value="e2" />
  <parameter name="cmu_fpll_pll_l_counter_bypass" value="false" />
  <parameter name="cmu_fpll_pll_c_counter_0_fine_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch4_src"
     value="pll_clkin_1_scratch4_src_vss" />
  <parameter name="enable_bonding_clks" value="0" />
  <parameter name="mcgb_div" value="1" />
  <parameter name="cmu_fpll_f_out_c2_hz" value="0 hz" />
  <parameter name="cmu_fpll_pll_vco_ph0_en" value="true" />
  <parameter name="mcgb_div_fnl" value="1" />
  <parameter name="primary_use" value="core" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="1" />
  <parameter name="hssi_dsm_fractional_division" value="1" />
  <parameter name="cmu_fpll_pll_atb" value="atb_selectdisable" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_xpm_cpvco_fpll_xpm_chgpmplf_fpll_cp_current_boost"
     value="normal_setting" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_pma_cgb_master_ser_mode" value="sixty_four_bit" />
  <parameter name="pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="hssi_m_counter" value="11" />
  <parameter name="gui_enable_dps" value="false" />
  <parameter name="gui_enable_manual_config" value="false" />
  <parameter name="core_vco_frequency_basic" value="7999.999991" />
  <parameter name="mcgb_out_datarate" value="0.0" />
  <parameter name="cmu_fpll_pll_c_counter_3_min_tco_enable" value="true" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="cmu_fpll_pll_ppm_clk0_src" value="ppm_clk0_vss" />
  <parameter name="cmu_fpll_pll_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="phase_alignment_check_var" value="false" />
  <parameter name="cmu_fpll_pll_self_reset" value="false" />
  <parameter name="full_actual_refclk_frequency" value="0.0" />
  <parameter name="pll_datarate" value="0 Mbps" />
  <parameter name="cmu_fpll_f_out_c0_hz" value="0 hz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="cmu_fpll_phase_shift_3" value="0 ps" />
  <parameter name="cmu_fpll_phase_shift_2" value="0 ps" />
  <parameter name="gui_hip_cal_en" value="0" />
  <parameter name="dbg_stat_soft_logic_enable" value="1" />
  <parameter name="cmu_fpll_vco_freq" value="000111011100110101100100111111110111" />
  <parameter name="cmu_fpll_pll_vco_ph1_value" value="pll_vco_ph1_vss" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch3_src"
     value="pll_clkin_1_scratch3_src_vss" />
  <parameter
     name="cmu_fpll_pll_c_counter_2_in_src"
     value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_f_out_c1_hz" value="0 hz" />
  <parameter name="cmu_fpll_l_counter" value="1" />
  <parameter name="cmu_fpll_pll_ppm_clk1_src" value="ppm_clk1_vss" />
  <parameter name="cmu_fpll_f_max_vco_fractional" value="14025000000" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="pll_m_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="core_c_counter_2_coarse_dly" value="0 ps" />
  <parameter name="gui_desired_outclk3_frequency" value="100.0" />
  <parameter name="rcfg_debug" value="0" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_sw_dly" value="0" />
  <parameter name="cmu_fpll_pll_dprio_cvp_inter_sel" value="false" />
  <parameter name="cmu_fpll_phase_shift_1" value="0 ps" />
  <parameter name="cmu_fpll_pll_cmp_buf_dly" value="0 ps" />
  <parameter name="cmu_fpll_phase_shift_0" value="0.0 ps" />
  <parameter name="cmu_fpll_is_otn" value="false" />
  <parameter name="hssi_cascade_c_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="hssi_l_counter_enable" value="false" />
  <parameter name="hssi_pma_cgb_master_input_select_gen3" value="unused" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="fpll_refclk_select" value="0" />
  <parameter name="cmu_fpll_pll_vco_ph0_value" value="pll_vco_ph0_vss" />
  <parameter name="cmu_fpll_pll_c3_pllcout_enable" value="false" />
  <parameter name="cmu_fpll_analog_mode" value="user_custom" />
  <parameter name="pll_c_counter_1_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting0" />
  <parameter name="cmu_fpll_pll_c_counter_1_ph_mux_prst" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_src"
     value="pll_clkin_0_src_vss" />
  <parameter name="core_c_counter_3_ph_mux_prst" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch4_src"
     value="pll_clkin_0_scratch4_src_vss" />
  <parameter name="pll_c_counter_1_ph_mux_prst" value="0" />
  <parameter name="pll_c_counter_3_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="pll_dsm_fractional_division" value="1" />
  <parameter name="core_c_counter_2_prst" value="1" />
  <parameter name="core_c_counter_0" value="8" />
  <parameter name="cmu_fpll_dps_en" value="false" />
  <parameter name="hssi_pma_cgb_master_input_select" value="fpll_top" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_auto_clk_sw_en" value="false" />
  <parameter name="core_c_counter_2" value="1" />
  <parameter name="pll_c_counter_2" value="1" />
  <parameter name="core_c_counter_1" value="1" />
  <parameter name="pll_c_counter_3" value="1" />
  <parameter name="l_counter_bitvec" value="1" />
  <parameter name="pll_c_counter_0" value="8" />
  <parameter name="core_c_counter_3" value="1" />
  <parameter name="pll_c_counter_1" value="1" />
  <parameter name="gui_enable_50G_support" value="false" />
  <parameter name="enable_analog_resets" value="0" />
  <parameter name="gui_pll_c_counter_3" value="1" />
  <parameter name="gui_pll_c_counter_2" value="1" />
  <parameter name="core_actual_using_fractional" value="false" />
  <parameter name="device_revision" value="20nm5" />
  <parameter name="f_out_c2_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="gui_outclk0_desired_phase_shift" value="0.0" />
  <parameter name="cmu_fpll_pll_c_counter_2_prst" value="1" />
  <parameter name="gui_enable_clk_bad" value="false" />
  <parameter name="cmu_fpll_pll_test_enable" value="false" />
  <parameter name="cmu_fpll_f_max_pfd_integer" value="800000000" />
  <parameter name="cmu_fpll_cgb_div" value="1" />
  <parameter name="cmu_fpll_pll_c0_pllcout_enable" value="true" />
  <parameter name="cmu_fpll_f_min_vco" value="6000000000" />
  <parameter name="cmu_fpll_initial_settings" value="true" />
  <parameter name="cmu_fpll_compensation_mode" value="direct" />
  <parameter name="core_c_counter_2_fine_dly" value="0 ps" />
  <parameter name="gui_actual_refclk_frequency" value="100.0" />
  <parameter name="enable_ext_lockdetect_ports" value="0" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_loss_sw_en" value="false" />
  <parameter name="device" value="10AX115S2F45I1SG" />
  <parameter name="cmu_fpll_f_max_div_two_bypass" value="1" />
  <parameter name="hssi_pcie_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="mcgb_aux_clkin_cnt" value="0" />
  <parameter name="cmu_fpll_vco_frequency" value="7999.999991 MHz" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_iqclk_sel"
     value="power_down" />
  <parameter name="device_family" value="Arria 10" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk0_logical_to_physical_mapping"
     value="lvpecl" />
  <parameter name="gui_outclk1_actual_phase_shift_deg" value="0.0" />
  <parameter name="gui_number_of_output_clocks" value="1" />
  <parameter name="cmu_fpll_silicon_rev" value="20nm5" />
  <parameter name="cmu_fpll_primary_use" value="core" />
  <parameter
     name="cmu_fpll_pll_c_counter_3_in_src"
     value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_fpll_hclk_out_enable" value="fpll_hclk_out_disable" />
  <parameter name="pll_m_counter" value="12" />
  <parameter name="cmu_fpll_pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="cmu_fpll_f_max_pfd_fractional" value="800000000" />
  <parameter name="cmu_fpll_fpll_cas_out_enable" value="fpll_cas_out_disable" />
  <parameter name="cmu_fpll_pll_lf_cbig" value="lf_cbig_setting4" />
  <parameter name="enable_pll_reconfig" value="1" />
  <parameter name="gui_outclk3_actual_phase_shift" value="0.0" />
  <parameter name="hssi_cascade_dsm_fractional_division" value="1" />
  <parameter name="set_capability_reg_enable" value="1" />
  <parameter name="cmu_fpll_pll_m_counter_min_tco_enable" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch3_src"
     value="scratch3_power_down" />
  <parameter name="hssi_pcie_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="mapped_hip_cal_done_port" value="0" />
  <parameter name="gui_fpll_mode" value="0" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="set_csr_soft_logic_enable" value="1" />
  <parameter name="cmu_fpll_pll_ctrl_plniotri_override" value="false" />
  <parameter name="full_actual_outclk0_frequency" value="249.99999974999997" />
  <parameter name="gui_outclk3_phase_shift_unit" value="0" />
  <parameter name="c_counter0_bitvec" value="1" />
  <parameter name="full_outclk1_actual_phase_shift" value="" />
  <parameter name="pll_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="gui_outclk0_actual_phase_shift" value="0.0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="cmu_fpll_pll_c_counter_1_min_tco_enable" value="true" />
  <parameter name="enable_cascade_in" value="0" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="core_pfd_frequency" value="333.33333299999998" />
  <parameter name="cmu_fpll_pll_c2_pllcout_enable" value="false" />
  <parameter name="pll_c_counter_0_coarse_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_freq"
     value="000000010011110111100100001101010101" />
  <parameter name="cmu_fpll_duty_cycle_1" value="50" />
  <parameter name="cmu_fpll_duty_cycle_2" value="50" />
  <parameter name="cmu_fpll_duty_cycle_3" value="50" />
  <parameter name="hssi_cascade_c_counter" value="1" />
  <parameter name="gui_pll_set_hssi_k_counter" value="1" />
  <parameter name="hssi_pfd_frequency" value="300.0 MHz" />
  <parameter name="reference_clock_frequency" value="333.333333 MHz" />
  <parameter name="cmu_fpll_is_sdi" value="false" />
  <parameter name="cmu_fpll_power_rail_et" value="0" />
  <parameter name="cmu_fpll_m_counter" value="12" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clk_loss_edge"
     value="pll_clk_loss_both_edges" />
  <parameter name="cmu_fpll_duty_cycle_0" value="50" />
  <parameter name="cmu_fpll_f_out_c3_hz" value="0 hz" />
  <parameter name="n_counter_bitvec" value="1" />
  <parameter name="cmu_fpll_feedback" value="normal" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_1_scratch0_src"
     value="pll_clkin_1_scratch0_src_vss" />
  <parameter name="cgb_div_bitvec" value="1" />
  <parameter name="full_actual_outclk2_frequency" value="" />
  <parameter name="core_dsm_fractional_division" value="0" />
  <parameter name="pll_clk_loss_edge" value="pll_clk_loss_both_edges" />
  <parameter name="cmu_fpll_m_counter_c0" value="1" />
  <parameter name="pll_c_counter_1_prst" value="1" />
  <parameter name="cmu_fpll_m_counter_c3" value="1" />
  <parameter name="c_counter3_bitvec" value="1" />
  <parameter name="cmu_fpll_m_counter_c2" value="1" />
  <parameter name="gui_pll_set_hssi_n_counter" value="1" />
  <parameter name="cmu_fpll_m_counter_c1" value="1" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_powerdown_mode" value="false" />
  <parameter name="core_c_counter_3_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_sup_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_core_vreg0_atbsel" value="atb_disabled" />
  <parameter name="gui_desired_outclk0_frequency" value="250.0" />
  <parameter
     name="hssi_pma_cgb_master_tx_ucontrol_reset_pcie"
     value="pcscorehip_controls_mcgb" />
  <parameter name="cmu_fpll_pll_tclk_sel" value="pll_tclk_m_src" />
  <parameter name="gui_self_reset_enabled" value="false" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_pfd_pulse_width"
     value="pulse_width_setting0" />
  <parameter name="rcfg_separate_avmm_busy" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_1_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_c1_pllcout_enable" value="false" />
  <parameter name="pll_c_counter_2_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_bandwidth_range_high" value="1" />
  <parameter name="gui_hssi_calc_output_clock_frequency" value="1250.0" />
  <parameter name="pll_c_counter_2_coarse_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_pll_dprio_fpll_vreg_boost"
     value="fpll_vreg_boost_1_step" />
  <parameter name="pll_c_counter_2_prst" value="1" />
  <parameter name="cmu_fpll_pll_op_mode" value="false" />
  <parameter name="cmu_fpll_pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="cmu_fpll_pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="cmu_fpll_pll_m_counter_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_bonding" value="pll_bonding" />
  <parameter name="cmu_fpll_pll_cp_compensation" value="true" />
  <parameter name="hssi_n_counter" value="1" />
  <parameter name="cmu_fpll_pll_dprio_force_inter_sel" value="false" />
  <parameter name="enable_pld_mcgb_cal_busy_port" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_2_min_tco_enable" value="true" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="gui_enable_manual_hssi_counters" value="false" />
  <parameter name="gui_outclk1_desired_phase_shift" value="0" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="cmu_fpll_f_out_c3" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_f_out_c2" value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_f_out_c1" value="000000000000000000000000000000000000" />
  <parameter name="gui_actual_outclk1_frequency" value="100.0" />
  <parameter name="cmu_fpll_f_out_c0" value="000000001110111001101011001010000000" />
  <parameter name="system_info_device_family" value="Arria 10" />
  <parameter name="calibration_en" value="enable" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter name="pll_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_rstn_override" value="false" />
  <parameter name="core_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="gui_parameter_values" value="8,1,1,1,1,12,1,7999.999991 MHz,1" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="cmu_fpll_reference_clock_frequency_scratch" value="0 hz" />
  <parameter name="cmu_fpll_pll_c_counter_2_fine_dly" value="0 ps" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch1_src"
     value="pll_clkin_0_scratch1_src_vss" />
  <parameter name="feedback" value="normal" />
  <parameter name="cmu_fpll_pma_width" value="64" />
  <parameter name="core_c_counter_3_prst" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_refclk_select_mux_refclk_select0" value="lvpecl" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux0_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="cmu_fpll_refclk_select_mux_refclk_select1" value="ref_iqclk0" />
  <parameter name="f_out_c1_bitvec" value="000000000000000000000000000000000000" />
  <parameter name="gui_is_downstream_cascaded_pll" value="false" />
  <parameter name="pll_l_counter" value="1" />
  <parameter name="hssi_cascade_m_counter" value="11" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_cal_vco_count_length"
     value="sel_8b_count" />
  <parameter name="compensation_mode" value="direct" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_dyn_high_bits" value="0" />
  <parameter name="cmu_fpll_f_max_band_9" value="1" />
  <parameter
     name="hssi_pma_cgb_master_cgb_enable_iqtxrxclk"
     value="disable_iqtxrxclk" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_fpll_refclk_source"
     value="normal_refclk" />
  <parameter name="cmu_fpll_f_max_band_6" value="6075045000" />
  <parameter name="pma_width" value="64" />
  <parameter name="cmu_fpll_f_max_band_5" value="5762211000" />
  <parameter name="cmu_fpll_f_max_band_8" value="14025000000" />
  <parameter name="cmu_fpll_f_max_band_7" value="6374148000" />
  <parameter name="gui_outclk0_actual_phase_shift_deg" value="0.0" />
  <parameter name="cmu_fpll_f_max_vco" value="14150000000" />
  <parameter name="gui_refclk_index" value="0" />
  <parameter name="gui_pll_set_hssi_l_counter" value="1" />
  <parameter name="enable_mcgb_debug_ports_parameters" value="0" />
  <parameter name="enable_hip_options" value="0" />
  <parameter name="gui_pll_dsm_fractional_division" value="1" />
  <parameter name="mcgb_in_clk_freq" value="0.0" />
  <parameter
     name="cmu_fpll_pll_c_counter_0_in_src"
     value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="cmu_fpll_pll_unlock_fltr_cfg" value="2" />
  <parameter name="gui_enable_low_f_support" value="false" />
  <parameter name="pma_width_bitvec" value="64" />
  <parameter name="cmu_fpll_f_min_band_0" value="7000000000" />
  <parameter name="cmu_fpll_pll_cal_status" value="false" />
  <parameter name="cmu_fpll_f_min_band_2" value="4287223000" />
  <parameter name="pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="cmu_fpll_f_min_band_1" value="3861860000" />
  <parameter name="cmu_fpll_pll_extra_csr" value="0" />
  <parameter name="gui_actual_outclk3_frequency" value="100.0" />
  <parameter name="cmu_fpll_f_max_band_2" value="4688476000" />
  <parameter name="cmu_fpll_f_min_band_8" value="6374148000" />
  <parameter name="hssi_cascade_c_counter_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_f_max_band_1" value="4287223000" />
  <parameter name="cmu_fpll_f_min_band_7" value="6075045000" />
  <parameter name="cmu_fpll_f_max_band_4" value="5423191000" />
  <parameter name="cmu_fpll_f_max_band_3" value="5072700000" />
  <parameter name="cmu_fpll_f_min_band_9" value="1" />
  <parameter name="cmu_fpll_f_min_band_4" value="5072700000" />
  <parameter
     name="output_freq_bitvec"
     value="000000000000000000000000000000000000" />
  <parameter name="cmu_fpll_f_min_band_3" value="4688476000" />
  <parameter name="cmu_fpll_f_max_band_0" value="3861860000" />
  <parameter name="cmu_fpll_f_min_band_6" value="5762211000" />
  <parameter name="hssi_pma_cgb_master_prot_mode" value="basic_tx" />
  <parameter name="cmu_fpll_f_min_band_5" value="5423191000" />
  <parameter name="cmu_fpll_pll_ref_buf_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_core_cali_ref_off" value="true" />
  <parameter name="cmu_fpll_pll_l_counter_enable" value="false" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="cmu_fpll_pll_core_cali_vco_off" value="true" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="cmu_fpll_set_fpll_input_freq_range" value="0" />
  <parameter name="phase_shift_0" value="0.0 ps" />
  <parameter name="gui_outclk2_actual_phase_shift" value="0 ps" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_fpll_a10" />
  <parameter name="mcgb_enable_iqtxrxclk" value="disable_iqtxrxclk" />
  <parameter name="gui_enable_fractional" value="false" />
  <parameter name="gui_bw_sel" value="high" />
  <parameter
     name="refclk_freq_bitvec"
     value="000000010011110111100100001101010101" />
  <parameter name="cmu_fpll_pll_vccr_pd_en" value="true" />
  <parameter name="pll_actual_using_fractional" value="false" />
  <parameter name="silicon_rev" value="false" />
  <parameter name="cmu_fpll_calibration_en" value="enable" />
  <parameter name="full_outclk3_actual_phase_shift" value="" />
  <parameter name="core_m_counter" value="12" />
  <parameter name="phase_shift_3" value="0 ps" />
  <parameter name="phase_shift_2" value="0 ps" />
  <parameter name="pll_c_counter_1_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="phase_shift_1" value="0 ps" />
  <parameter name="gui_enable_pld_cal_busy_port" value="1" />
  <parameter name="cmu_fpll_pll_dprio_base_addr" value="256" />
  <parameter name="hssi_pma_cgb_master_cgb_power_down" value="normal_cgb" />
  <parameter name="pll_c_counter_3_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_dyn_high_bits" value="0" />
  <parameter name="pll_c_counter_3_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0_fix" value="1" />
  <parameter name="cmu_fpll_pll_c_counter_0_min_tco_enable" value="true" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_pll_m_counter" value="1" />
  <parameter name="full_actual_outclk3_frequency" value="" />
  <parameter name="core_c_counter_0_fine_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_m_counter_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="output_clock_frequency_0" value="250.0 MHz" />
  <parameter name="output_clock_frequency_1" value="0 ps" />
  <parameter name="temp_bw_sel" value="high" />
  <parameter name="refclk_select1" value="ref_iqclk0" />
  <parameter name="gui_outclk1_phase_shift_unit" value="0" />
  <parameter name="refclk_select0" value="lvpecl" />
  <parameter
     name="cmu_fpll_refclk_select_mux_pll_clkin_0_scratch0_src"
     value="pll_clkin_0_scratch0_src_vss" />
  <parameter name="output_clock_frequency_2" value="0 ps" />
  <parameter name="output_clock_frequency_3" value="0 ps" />
  <parameter name="cmu_fpll_pll_n_counter" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux1_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="gui_pll_datarate" value="0.0" />
  <parameter name="pll_c_counter_0_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="core_n_counter" value="1" />
  <parameter name="cmu_fpll_refclk_select_mux_pll_clk_sel_override" value="normal" />
  <parameter name="cmu_fpll_pfd_freq" value="000000010011110111100100001101010101" />
  <parameter name="hssi_pcie_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_cp_current_setting" value="cp_current_setting26" />
  <parameter name="gui_silicon_rev" value="20nm5es" />
  <parameter name="cmu_fpll_pll_dprio_broadcast_en" value="false" />
  <parameter name="dbg_capability_reg_enable" value="1" />
  <parameter
     name="cmu_fpll_pll_vco_freq_band_0_fix_high"
     value="pll_vco_freq_band_0_fix_high_0" />
  <parameter name="pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting0" />
  <parameter name="hssi_pma_cgb_master_vccdreg_output" value="vccdreg_nominal" />
  <parameter
     name="cmu_fpll_pll_dprio_fpll_vreg1_boost"
     value="fpll_vreg1_boost_1_step" />
  <parameter
     name="cmu_fpll_xpm_cmu_fpll_core_pfd_delay_compensation"
     value="normal_delay" />
  <parameter name="gui_iqtxrxclk_outclk_index" value="0" />
  <parameter name="cmu_fpll_pll_core_vccdreg_fw" value="vreg_fw5" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="core_c_counter_0_prst" value="1" />
  <parameter name="cmu_fpll_pll_cp_lf_order" value="lf_2nd_order" />
  <parameter name="hssi_cascade_c_counter_prst" value="1" />
  <parameter name="hssi_pma_cgb_master_observe_cgb_clocks" value="observe_nothing" />
  <parameter name="m_counter_bitvec" value="12" />
  <parameter name="pll_sw_refclk_src" value="pll_sw_refclk_src_clk_0" />
  <parameter name="cmu_fpll_pll_core_vccdreg_fb" value="vreg_fb5" />
  <parameter name="cmu_fpll_is_pa_core" value="false" />
  <parameter name="hssi_pcie_c_counter_0_ph_mux_prst" value="0" />
  <parameter name="enable_fb_comp_bonding" value="0" />
  <parameter name="cmu_fpll_pll_cmu_rstn_value" value="true" />
  <parameter
     name="gui_parameter_list"
     value="C-counter-0,C-counter-1,C-counter-2,C-counter-3,L-counter,M-counter,N-counter,VCO Frequency,pll_dsm_fractional_division" />
  <parameter name="cmu_fpll_output_tolerance" value="0" />
  <parameter name="gui_enable_hip_cal_done_port" value="0" />
  <parameter name="gui_pll_c_counter_1" value="1" />
  <parameter name="gui_pll_c_counter_0" value="1" />
  <parameter
     name="cmu_fpll_refclk_select_mux_xpm_iqref_mux1_scratch3_src"
     value="scratch3_power_down" />
  <parameter
     name="cmu_fpll_refclk_select_mux_mux0_inclk0_logical_to_physical_mapping"
     value="lvpecl" />
  <parameter name="pll_c_counter_3_ph_mux_prst" value="0" />
  <parameter name="cmu_fpll_pll_c_counter_3_ph_mux_prst" value="0" />
  <parameter name="core_vco_frequency_adv" value="300.0 MHz" />
  <parameter name="c_counter2_bitvec" value="1" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="cmu_fpll_pll_m_counter_fine_dly" value="0 ps" />
  <parameter name="gui_enable_active_clk" value="false" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="gui_refclk_cnt" value="1" />
  <parameter name="hssi_cascade_vco_frequency" value="300.0 MHz" />
  <parameter name="core_c_counter_1_ph_mux_prst" value="0" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="cmu_fpll_hssi_output_clock_frequency" value="0 ps" />
  <parameter name="hssi_output_clock_frequency" value="0 ps" />
  <parameter name="core_c_counter_0_coarse_dly" value="0 ps" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1_fix" value="1" />
  <parameter name="core_c_counter_2_in_src" value="m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_reference_clock_frequency" value="333.333333" />
  <parameter name="cmu_fpll_pll_vco_freq_band_1" value="pll_freq_band0_1" />
  <parameter name="support_mode" value="user_mode" />
  <parameter name="cmu_fpll_pll_vco_freq_band_0" value="pll_freq_band0" />
  <parameter name="hssi_cascade_c_counter_coarse_dly" value="0 ps" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\altera_xcvr_fpll_a10.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_native_avmm_nf.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\plain_files.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\altera_xcvr_fpll_a10.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_native_avmm_nf.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_fpll_a10_181\synth\plain_files.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_fpll_vi/tcl/altera_xcvr_fpll_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_adi_jesd204_10_zy2um7q" as="link_pll" />
  <instantiator instantiator="system_bd_adi_jesd204_10_ghf5ywa" as="link_pll" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_fpll_a10"</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="link_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
 <entity kind="axi_adxcvr" version="1.0" name="axi_adxcvr">
  <parameter name="ID" value="0" />
  <parameter name="TX_OR_RX_N" value="1" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_adxcvr_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_adxcvr_10\synth\axi_adxcvr_up.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_adxcvr_10\synth\axi_adxcvr.v"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_adxcvr_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_adxcvr_10\synth\axi_adxcvr_up.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_adxcvr_10\synth\axi_adxcvr.v"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/axi_adxcvr/axi_adxcvr_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_adi_jesd204_10_zy2um7q" as="axi_xcvr" />
  <instantiator instantiator="system_bd_adi_jesd204_10_ghf5ywa" as="axi_xcvr" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: axi_adxcvr"</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_reset_control"
   version="18.1"
   name="altera_xcvr_reset_control">
  <parameter name="gui_rx_auto_reset" value="0" />
  <parameter name="T_TX_ANALOGRESET" value="0" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="T_TX_DIGITALRESET" value="20" />
  <parameter name="l_pll_select_width" value="1" />
  <parameter name="T_PLL_POWERDOWN" value="1000" />
  <parameter name="gui_tx_auto_reset" value="0" />
  <parameter name="TX_PLL_ENABLE" value="1" />
  <parameter name="l_pll_select_split" value="0" />
  <parameter name="l_pll_select_base" value="1" />
  <parameter name="l_terminate_pll" value="0" />
  <parameter name="SYS_CLK_IN_MHZ" value="100" />
  <parameter name="gui_pll_cal_busy" value="0" />
  <parameter name="REDUCED_SIM_TIME" value="1" />
  <parameter name="CHANNELS" value="1" />
  <parameter name="T_RX_DIGITALRESET" value="4000" />
  <parameter name="T_RX_ANALOGRESET" value="40" />
  <parameter name="T_PLL_LOCK_HYST" value="0" />
  <parameter name="PLLS" value="1" />
  <parameter name="gui_split_interfaces" value="0" />
  <parameter name="l_terminate_rx_manual" value="1" />
  <parameter name="TX_ENABLE" value="0" />
  <parameter name="EN_PLL_CAL_BUSY" value="0" />
  <parameter name="l_rx_manual_term" value="0" />
  <parameter name="TX_PER_CHANNEL" value="0" />
  <parameter name="l_terminate_rx" value="1" />
  <parameter name="RX_ENABLE" value="0" />
  <parameter name="l_terminate_tx" value="1" />
  <parameter name="l_tx_manual_term" value="0" />
  <parameter name="SYNCHRONIZE_PLL_RESET" value="0" />
  <parameter name="RX_PER_CHANNEL" value="0" />
  <parameter name="l_terminate_tx_manual" value="1" />
  <parameter name="SYNCHRONIZE_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_reset_control_181\synth\altera_xcvr_functions.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_reset_control_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_reset_control_181\synth\altera_xcvr_reset_control.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_reset_control_181\synth\alt_xcvr_reset_counter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_reset_control_181\synth\plain_files.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_reset_control_181\synth\altera_xcvr_functions.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_reset_control_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_reset_control_181\synth\altera_xcvr_reset_control.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_reset_control_181\synth\alt_xcvr_reset_counter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_reset_control_181\synth\plain_files.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_adi_jesd204_10_zy2um7q"
     as="link_pll_reset_control,phy_reset_control" />
  <instantiator
     instantiator="system_bd_adi_jesd204_10_ghf5ywa"
     as="link_pll_reset_control,phy_reset_control" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="link_pll_reset_control">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
  </messages>
 </entity>
 <entity
   kind="jesd204_phy"
   version="1.0"
   name="system_bd_jesd204_phy_10_oucwlmy">
  <parameter name="LANE_RATE" value="10000.0" />
  <parameter name="LANE_INVERT" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="SOFT_PCS" value="true" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="REGISTER_INPUTS" value="0" />
  <parameter name="REFCLK_FREQUENCY" value="333.333333" />
  <parameter name="ID" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="TX_OR_RX_N" value="true" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_oucwlmy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_oucwlmy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_oucwlmy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_oucwlmy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd_adi_jesd204_10_ghf5ywa" as="phy" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_jesd204_phy_10_oucwlmy"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_glue"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_tx"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_hechn7q"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_atx_pll_a10"
   version="18.1"
   name="system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq">
  <parameter name="enable_atx_to_fpll_cascade_out" value="0" />
  <parameter name="hssi_pma_cgb_master_input_select" value="lcpll_top" />
  <parameter name="refclk_cnt" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_pma_lc_refclk_select_mux_powerdown_mode" value="powerup" />
  <parameter name="manual_list" value="" />
  <parameter name="output_clock_frequency" value="5000.0 MHz" />
  <parameter name="prot_mode" value="Basic" />
  <parameter name="enable_analog_resets" value="0" />
  <parameter name="device_revision" value="20nm5" />
  <parameter name="atx_pll_primary_use" value="hssi_x1" />
  <parameter name="atx_pll_tank_band" value="lc_band4" />
  <parameter name="fb_select_fnl" value="direct_fb" />
  <parameter name="enable_16G_path" value="0" />
  <parameter name="set_l_cascade_counter" value="15" />
  <parameter name="refclk_index" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch4_src"
     value="scratch4_src_lvpecl" />
  <parameter name="atx_pll_lf_cbig_size" value="lf_cbig_setting4" />
  <parameter
     name="rcfg_param_labels"
     value="rcfg_debug,Enable dynamic reconfiguration,Enable Altera Debug Master Endpoint,Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE,Enable avmm_busy port,Enable capability registers,Set user-defined IP identifier,Enable control and status registers,enable_pld_atx_cal_busy_port,Support mode,Protocol mode,Bandwidth,Number of PLL reference clocks,Selected reference clock source,Primary PLL clock output buffer,Enable PLL GX clock output port,Enable PLL GT clock output port,Enable PCIe clock output port,Enable cascade clock output port,Enable calibration status ports for HIP,Enable PCIe hard IP calibration,PLL output frequency,PLL integer reference clock frequency,PLL fractional reference clock frequency,PLL fractional reference clock frequency,Multiply factor (M-Counter),Divide factor (N-Counter),Divide factor (L-Counter),Divide factor (L-Cascade Counter),predivide factor (L-Cascade Predivider),Fractional multiply factor (K),Include Master Clock Generation Block,Clock division factor,Enable x6/xN non-bonded high-speed clock output port,Enable PCIe clock switch interface,Number of auxiliary MCGB clock input ports.,Enable bonding clock output ports,Enable feedback compensation bonding,PMA interface width,enable_pld_mcgb_cal_busy_port" />
  <parameter name="atx_pll_initial_settings" value="true" />
  <parameter name="l_cascade_predivider" value="1" />
  <parameter
     name="auto_list"
     value="61.728395 {m 81 effective_m 81 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 62.500000 {m 80 effective_m 80 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 63.291139 {m 79 effective_m 79 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 64.102564 {m 78 effective_m 78 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 64.935065 {m 77 effective_m 77 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 65.789474 {m 76 effective_m 76 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 66.666667 {m 75 effective_m 75 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 67.567568 {m 74 effective_m 74 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 68.493151 {m 73 effective_m 73 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 69.444444 {m 72 effective_m 72 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 70.422535 {m 71 effective_m 71 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 71.428571 {m 70 effective_m 70 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 72.463768 {m 69 effective_m 69 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 73.529412 {m 68 effective_m 68 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 74.626866 {m 67 effective_m 67 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 75.757576 {m 66 effective_m 66 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 76.923077 {m 65 effective_m 65 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 78.125000 {m 64 effective_m 64 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 79.365079 {m 63 effective_m 63 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 80.645161 {m 62 effective_m 62 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 81.967213 {m 61 effective_m 61 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 83.333333 {m 60 effective_m 60 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 84.745763 {m 59 effective_m 59 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 86.206897 {m 58 effective_m 58 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 87.719298 {m 57 effective_m 57 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 89.285714 {m 56 effective_m 56 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 90.909091 {m 55 effective_m 55 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 92.592593 {m 54 effective_m 54 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 94.339623 {m 53 effective_m 53 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 96.153846 {m 52 effective_m 52 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 98.039216 {m 51 effective_m 51 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 100.000000 {m 50 effective_m 50 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 102.040816 {m 49 effective_m 49 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 104.166667 {m 48 effective_m 48 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 106.382979 {m 47 effective_m 47 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 108.695652 {m 46 effective_m 46 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 111.111111 {m 45 effective_m 45 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 113.636364 {m 44 effective_m 44 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 116.279070 {m 43 effective_m 43 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 119.047619 {m 42 effective_m 42 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 121.951220 {m 41 effective_m 41 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 123.456790 {m 81 effective_m 81 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 125.000000 {m 40 effective_m 40 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 126.582278 {m 79 effective_m 79 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 128.205128 {m 39 effective_m 39 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 129.870130 {m 77 effective_m 77 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 131.578947 {m 38 effective_m 38 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 133.333333 {m 75 effective_m 75 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 135.135135 {m 37 effective_m 37 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 136.986301 {m 73 effective_m 73 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 138.888889 {m 36 effective_m 36 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 140.845070 {m 71 effective_m 71 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 142.857143 {m 35 effective_m 35 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 144.927536 {m 69 effective_m 69 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 147.058824 {m 34 effective_m 34 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 149.253731 {m 67 effective_m 67 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 151.515152 {m 33 effective_m 33 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 153.846154 {m 65 effective_m 65 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 156.250000 {m 32 effective_m 32 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 158.730159 {m 63 effective_m 63 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 161.290323 {m 31 effective_m 31 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 163.934426 {m 61 effective_m 61 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 166.666667 {m 30 effective_m 30 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 169.491525 {m 59 effective_m 59 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 172.413793 {m 29 effective_m 29 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 175.438596 {m 57 effective_m 57 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 178.571429 {m 28 effective_m 28 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 181.818182 {m 55 effective_m 55 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 185.185185 {m 27 effective_m 27 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 188.679245 {m 53 effective_m 53 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 192.307692 {m 26 effective_m 26 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 196.078431 {m 51 effective_m 51 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 200.000000 {m 25 effective_m 25 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 204.081633 {m 49 effective_m 49 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 208.333333 {m 24 effective_m 24 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 212.765957 {m 47 effective_m 47 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 217.391304 {m 23 effective_m 23 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 222.222222 {m 45 effective_m 45 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 227.272727 {m 22 effective_m 22 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 232.558140 {m 43 effective_m 43 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 238.095238 {m 21 effective_m 21 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 243.902439 {m 41 effective_m 41 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 246.913580 {m 81 effective_m 81 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 250.000000 {m 20 effective_m 20 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 253.164557 {m 79 effective_m 79 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 256.410256 {m 39 effective_m 39 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 259.740260 {m 77 effective_m 77 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 263.157895 {m 19 effective_m 19 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 266.666667 {m 75 effective_m 75 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 270.270270 {m 37 effective_m 37 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 273.972603 {m 73 effective_m 73 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 277.777778 {m 18 effective_m 18 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 281.690141 {m 71 effective_m 71 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 285.714286 {m 35 effective_m 35 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 289.855072 {m 69 effective_m 69 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 294.117647 {m 17 effective_m 17 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 298.507463 {m 67 effective_m 67 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 303.030303 {m 33 effective_m 33 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 307.692308 {m 65 effective_m 65 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 312.500000 {m 16 effective_m 16 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 317.460317 {m 63 effective_m 63 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 322.580645 {m 31 effective_m 31 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 327.868852 {m 61 effective_m 61 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 333.333333 {m 15 effective_m 15 n 1 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 338.983051 {m 59 effective_m 59 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 344.827586 {m 29 effective_m 29 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 350.877193 {m 57 effective_m 57 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 357.142857 {m 28 effective_m 28 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 363.636364 {m 55 effective_m 55 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 370.370370 {m 27 effective_m 27 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 377.358491 {m 53 effective_m 53 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 384.615385 {m 26 effective_m 26 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 392.156863 {m 51 effective_m 51 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 400.000000 {m 25 effective_m 25 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 408.163265 {m 49 effective_m 49 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 416.666667 {m 24 effective_m 24 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 425.531915 {m 47 effective_m 47 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 434.782609 {m 23 effective_m 23 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 444.444444 {m 45 effective_m 45 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 454.545455 {m 22 effective_m 22 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 465.116279 {m 43 effective_m 43 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 476.190476 {m 21 effective_m 21 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 487.804878 {m 41 effective_m 41 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 493.827160 {m 81 effective_m 81 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 500.000000 {m 20 effective_m 20 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 506.329114 {m 79 effective_m 79 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 512.820513 {m 39 effective_m 39 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 519.480519 {m 77 effective_m 77 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 526.315789 {m 19 effective_m 19 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 533.333333 {m 75 effective_m 75 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 540.540541 {m 37 effective_m 37 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 547.945205 {m 73 effective_m 73 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 555.555556 {m 18 effective_m 18 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 563.380282 {m 71 effective_m 71 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 571.428571 {m 35 effective_m 35 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 579.710145 {m 69 effective_m 69 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 588.235294 {m 17 effective_m 17 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 597.014925 {m 67 effective_m 67 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 606.060606 {m 33 effective_m 33 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 615.384615 {m 65 effective_m 65 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 625.000000 {m 16 effective_m 16 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 634.920635 {m 63 effective_m 63 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 645.161290 {m 31 effective_m 31 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 655.737705 {m 61 effective_m 61 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 666.666667 {m 15 effective_m 15 n 2 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 677.966102 {m 59 effective_m 59 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 689.655172 {m 29 effective_m 29 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 701.754386 {m 57 effective_m 57 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 714.285714 {m 28 effective_m 28 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 727.272727 {m 55 effective_m 55 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 740.740741 {m 27 effective_m 27 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 754.716981 {m 53 effective_m 53 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 769.230769 {m 26 effective_m 26 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 784.313725 {m 51 effective_m 51 n 8 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0} 800.000000 {m 25 effective_m 25 n 4 l 2 l_cascade 1 l_cascade_predivider 1 k 1 tank_sel lctank2 tank_band lc_band0}" />
  <parameter name="atx_pll_is_cascaded_pll" value="false" />
  <parameter name="hssi_refclk_divider_iostandard" value="lvpecl" />
  <parameter name="atx_pll_dsm_fractional_division" value="1" />
  <parameter name="atx_pll_is_otn" value="false" />
  <parameter name="enable_16G_buffer_fnl" value="false" />
  <parameter name="enable_ext_lockdetect_ports" value="0" />
  <parameter name="atx_pll_tank_voltage_fine" value="vreg_setting5" />
  <parameter name="enable_hip_cal_done_port" value="0" />
  <parameter name="enable_debug_ports_parameters" value="0" />
  <parameter name="device" value="10AX115S2F45I1SG" />
  <parameter name="atx_pll_dsm_ecn_test_en" value="false" />
  <parameter name="atx_pll_device_variant" value="device1" />
  <parameter name="hssi_pma_cgb_master_datarate" value="10000000000 bps" />
  <parameter name="ref_clk_div" value="1" />
  <parameter name="set_l_cascade_predivider" value="1" />
  <parameter name="atx_pll_f_min_tank_2" value="11400000000 Hz" />
  <parameter name="atx_pll_f_min_tank_1" value="8800000000 Hz" />
  <parameter name="set_output_clock_frequency" value="5000.0" />
  <parameter name="atx_pll_f_min_tank_0" value="6500000000 Hz" />
  <parameter name="atx_pll_pm_speed_grade" value="i2" />
  <parameter name="mcgb_aux_clkin_cnt" value="0" />
  <parameter name="atx_pll_tank_voltage_coarse" value="vreg_setting_coarse0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter name="atx_pll_cp_compensation_enable" value="true" />
  <parameter name="atx_pll_power_mode" value="low_power" />
  <parameter name="feedback_clock_frequency_fnl" value="156.25" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_step_size" value="0" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="output_clock_datarate" value="10000.0" />
  <parameter name="enable_pll_reconfig" value="1" />
  <parameter name="atx_pll_f_max_pfd_fractional" value="0 hz" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_expected_voltage" value="0" />
  <parameter name="set_capability_reg_enable" value="1" />
  <parameter name="atx_pll_dsm_fractional_value_ready" value="pll_k_ready" />
  <parameter name="atx_pll_regulator_bypass" value="reg_enable" />
  <parameter
     name="atx_pll_xcpvco_xchgpmplf_cp_current_boost"
     value="normal_setting" />
  <parameter name="k_counter" value="1" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter name="atx_pll_cp_current_setting" value="cp_current_setting23" />
  <parameter name="mapped_hip_cal_done_port" value="0" />
  <parameter name="set_csr_soft_logic_enable" value="1" />
  <parameter name="atx_pll_output_clock_frequency" value="5000000000 Hz" />
  <parameter name="atx_pll_f_max_ref" value="800000000 Hz" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_refclk_src"
     value="src_lvpecl" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_refclk_divider_sup_mode" value="user_mode" />
  <parameter name="hssi_refclk_divider_clkbuf_sel" value="high_vcm" />
  <parameter name="enable_fb_comp_bonding_fnl" value="0" />
  <parameter name="atx_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_refclk_divider_enable_lvpecl" value="lvpecl_enable" />
  <parameter name="atx_pll_dprio_vreg_boost_step_size" value="0" />
  <parameter name="bw_sel" value="medium" />
  <parameter
     name="rcfg_params"
     value="rcfg_debug,enable_pll_reconfig,rcfg_jtag_enable,rcfg_separate_avmm_busy,rcfg_enable_avmm_busy_port,set_capability_reg_enable,set_user_identifier,set_csr_soft_logic_enable,enable_pld_atx_cal_busy_port,support_mode,prot_mode,bw_sel,refclk_cnt,refclk_index,primary_pll_buffer,enable_8G_path,enable_16G_path,enable_pcie_clk,enable_cascade_out,enable_hip_cal_done_port,set_hip_cal_en,set_output_clock_frequency,set_auto_reference_clock_frequency,set_manual_reference_clock_frequency,set_fref_clock_frequency,set_m_counter,set_ref_clk_div,set_l_counter,set_l_cascade_counter,set_l_cascade_predivider,set_k_counter,enable_mcgb,mcgb_div,enable_hfreq_clk,enable_mcgb_pcie_clksw,mcgb_aux_clkin_cnt,enable_bonding_clks,enable_fb_comp_bonding,pma_width,enable_pld_mcgb_cal_busy_port" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_step_size" value="0" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="atx_pll_cp_testmode" value="cp_normal" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="atx_pll_dprio_lc_vreg_boost_expected_voltage" value="0" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="atx_pll_dprio_vreg1_boost_step_size" value="0" />
  <parameter name="atx_pll_f_min_vco" value="7200000000 Hz" />
  <parameter name="test_mode" value="0" />
  <parameter name="hssi_refclk_divider_vcm_pup" value="pup_off" />
  <parameter name="atx_pll_underrange_voltage" value="under_setting4" />
  <parameter name="atx_pll_output_regulator_supply" value="vreg1v_setting0" />
  <parameter name="vco_freq" value="10000.0 MHz" />
  <parameter name="atx_pll_f_max_lcnt_fpll_cascading" value="1200000000" />
  <parameter name="atx_pll_powerdown_mode" value="powerup" />
  <parameter name="set_manual_reference_clock_frequency" value="200.0" />
  <parameter name="atx_pll_l_counter" value="2" />
  <parameter name="set_fref_clock_frequency" value="156.25" />
  <parameter name="atx_pll_l_counter_scratch" value="1" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk4_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="atx_pll_power_rail_et" value="950" />
  <parameter name="dbg_embedded_debug_enable" value="1" />
  <parameter name="atx_pll_cal_status" value="cal_in_progress" />
  <parameter name="is_protocol_PCIe" value="0" />
  <parameter name="enable_8G_path" value="1" />
  <parameter name="atx_pll_dprio_mcgb_vreg_boost_scratch" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch3_src"
     value="scratch3_src_lvpecl" />
  <parameter name="atx_pll_cgb_div" value="1" />
  <parameter name="prot_mode_fnl" value="basic_tx" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter name="atx_pll_hclk_divide" value="1" />
  <parameter name="enable_hfreq_clk" value="0" />
  <parameter name="atx_pll_silicon_rev" value="20nm5" />
  <parameter name="atx_pll_clk_high_perf_voltage" value="0" />
  <parameter name="atx_pll_dsm_out_sel" value="pll_dsm_disable" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_scratch" value="0" />
  <parameter name="atx_pll_iqclk_mux_sel" value="iqtxrxclk0" />
  <parameter
     name="hssi_pma_cgb_master_tx_ucontrol_reset_pcie"
     value="pcscorehip_controls_mcgb" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="enable_pld_atx_cal_busy_port" value="1" />
  <parameter name="rcfg_separate_avmm_busy" value="1" />
  <parameter name="set_l_counter" value="16" />
  <parameter name="hssi_pma_cgb_master_op_mode" value="enabled" />
  <parameter name="atx_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="atx_pll_f_min_pfd" value="61440000 Hz" />
  <parameter name="hssi_refclk_divider_clk_divider" value="div2_off" />
  <parameter name="m_counter" value="15" />
  <parameter name="atx_pll_ref_clk_div" value="1" />
  <parameter name="enable_pld_mcgb_cal_busy_port" value="0" />
  <parameter name="atx_pll_enable_idle_atx_pll_support" value="idle_none" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="atx_pll_enable_lc_calibration" value="true" />
  <parameter name="atx_pll_pfd_pulse_width" value="pulse_width_setting0" />
  <parameter name="atx_pll_expected_lc_boost_voltage" value="0" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter name="primary_pll_buffer" value="GX clock output buffer" />
  <parameter name="set_altera_xcvr_atx_pll_a10_calibration_en" value="1" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter name="rcfg_txt_file_enable" value="0" />
  <parameter name="calibration_en" value="enable" />
  <parameter name="enable_mcgb" value="0" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="atx_pll_calibration_mode" value="cal_off" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="atx_pll_is_sdi" value="false" />
  <parameter
     name="gui_parameter_values"
     value="1,2,15,1,select_vco_output,1,5000.0 MHz,10000.0 MHz,10000.0 Mbps" />
  <parameter name="atx_pll_dprio_lc_vreg_boost_scratch" value="0" />
  <parameter name="atx_pll_reference_clock_frequency" value="333333333 Hz" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="iqclk_mux_sel" value="iqtxrxclk0" />
  <parameter name="set_m_counter" value="24" />
  <parameter name="pma_speedgrade" value="i2" />
  <parameter name="enable_fractional" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch2_src"
     value="scratch2_src_lvpecl" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="atx_pll_clk_low_power_voltage" value="0" />
  <parameter name="atx_pll_vccdreg_clk" value="vreg_clk5" />
  <parameter name="hssi_refclk_divider_optimal" value="true" />
  <parameter name="generate_docs" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_iqclk_sel"
     value="power_down" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter
     name="hssi_pma_cgb_master_cgb_enable_iqtxrxclk"
     value="disable_iqtxrxclk" />
  <parameter name="pma_width" value="64" />
  <parameter name="atx_pll_clk_mid_power_voltage" value="0" />
  <parameter name="reference_clock_frequency_fnl" value="333.333333 MHz" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="enable_cascade_out" value="0" />
  <parameter name="atx_pll_lc_atb" value="atb_selectdisable" />
  <parameter name="enable_mcgb_debug_ports_parameters" value="0" />
  <parameter name="datarate" value="10000.0 Mbps" />
  <parameter name="mapped_primary_pll_buffer" value="GX clock output buffer" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter name="atx_pll_cp_lf_order" value="lf_3rd_order" />
  <parameter name="atx_pll_min_fractional_percentage" value="0" />
  <parameter name="enable_hip_options" value="0" />
  <parameter name="mcgb_in_clk_freq" value="5000.0" />
  <parameter name="effective_m_counter" value="1" />
  <parameter name="mapped_output_clock_frequency" value="5000.0 MHz" />
  <parameter name="atx_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="atx_pll_f_max_vco" value="14400000000 Hz" />
  <parameter name="atx_pll_f_min_ref" value="61440000 Hz" />
  <parameter name="atx_pll_enable_lc_vreg_calibration" value="true" />
  <parameter name="atx_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="check_output_ports_pll" value="0" />
  <parameter name="hssi_pma_cgb_master_silicon_rev" value="20nm5" />
  <parameter name="dsm_mode" value="dsm_mode_integer" />
  <parameter name="atx_pll_overrange_voltage" value="over_setting0" />
  <parameter name="hssi_pma_cgb_master_prot_mode" value="basic_tx" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="atx_pll_dprio_lc_vreg1_boost_scratch" value="0" />
  <parameter name="atx_pll_cascadeclk_test" value="cascadetest_off" />
  <parameter name="hssi_pma_lc_refclk_select_mux_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_atx_pll_a10" />
  <parameter name="set_hip_cal_en" value="0" />
  <parameter name="enable_mcgb_pcie_clksw" value="0" />
  <parameter name="mcgb_enable_iqtxrxclk" value="disable_iqtxrxclk" />
  <parameter name="check_output_ports_mcgb" value="0" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="atx_pll_bonding" value="pll_bonding" />
  <parameter name="atx_pll_dprio_lc_vreg1_boost_expected_voltage" value="0" />
  <parameter name="atx_pll_enable_hclk" value="hclk_disabled" />
  <parameter name="silicon_rev" value="false" />
  <parameter name="hssi_pma_cgb_master_x1_div_m_sel" value="divbypass" />
  <parameter name="atx_pll_lc_mode" value="lccmu_normal" />
  <parameter name="atx_pll_sup_mode" value="user_mode" />
  <parameter name="set_auto_reference_clock_frequency" value="333.333333" />
  <parameter name="atx_pll_lc_to_fpll_l_counter_scratch" value="1" />
  <parameter name="atx_pll_vco_freq" value="10000000000 Hz" />
  <parameter name="atx_pll_l_counter_enable" value="true" />
  <parameter name="enable_bonding_clks" value="0" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk3_logical_to_physical_mapping"
     value="power_down" />
  <parameter name="mcgb_div" value="1" />
  <parameter name="mcgb_div_fnl" value="1" />
  <parameter name="hssi_pma_cgb_master_cgb_power_down" value="normal_cgb" />
  <parameter name="atx_pll_d2a_voltage" value="d2a_setting_4" />
  <parameter name="atx_pll_side" value="side_unknown" />
  <parameter name="hssi_refclk_divider_powerdown_mode" value="powerup" />
  <parameter name="primary_use" value="hssi_x1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch1_src"
     value="scratch1_src_lvpecl" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="1" />
  <parameter name="atx_pll_bw_sel" value="medium" />
  <parameter name="set_ref_clk_div" value="1" />
  <parameter name="atx_pll_pfd_delay_compensation" value="normal_delay" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_pma_cgb_master_ser_mode" value="sixty_four_bit" />
  <parameter name="atx_pll_f_max_pfd" value="350000000 Hz" />
  <parameter name="mcgb_out_datarate" value="10000.0" />
  <parameter name="atx_pll_dsm_ecn_bypass" value="false" />
  <parameter name="set_k_counter" value="2000000000" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="atx_pll_bonding_mode" value="cpri_bonding" />
  <parameter name="l_cascade_counter" value="1" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter name="hssi_refclk_divider_sel_pldclk" value="iqclk_sel_lvpecl" />
  <parameter name="atx_pll_f_max_x1" value="8700000000 Hz" />
  <parameter name="atx_pll_max_fractional_percentage" value="100" />
  <parameter
     name="hssi_refclk_divider_core_clk_lvpecl"
     value="core_clk_lvpecl_off" />
  <parameter name="atx_pll_pma_width" value="64" />
  <parameter name="atx_pll_tank_sel" value="lctank1" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="enable_manual_configuration" value="1" />
  <parameter name="l_counter" value="2" />
  <parameter name="enable_8G_buffer_fnl" value="true" />
  <parameter name="atx_pll_fb_select" value="direct_fb" />
  <parameter name="hssi_refclk_divider_term_tristate" value="tristate_off" />
  <parameter name="enable_pcie_clk" value="0" />
  <parameter name="dbg_capability_reg_enable" value="1" />
  <parameter name="hssi_pma_cgb_master_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="hssi_pma_lc_refclk_select_mux_silicon_rev" value="20nm5" />
  <parameter name="atx_pll_lf_ripplecap" value="lf_ripple_cap_0" />
  <parameter name="dbg_stat_soft_logic_enable" value="1" />
  <parameter name="atx_pll_cp_lf_3rd_pole_freq" value="lf_3rd_pole_setting1" />
  <parameter name="atx_pll_f_max_tank_2" value="14400000000 Hz" />
  <parameter name="atx_pll_f_max_tank_1" value="11400000000 Hz" />
  <parameter name="atx_pll_f_max_tank_0" value="8800000000 Hz" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="hssi_pma_cgb_master_observe_cgb_clocks" value="observe_nothing" />
  <parameter
     name="pll_setting"
     value="refclk {333.333333 MHz} m_cnt 15 n_cnt 1 l_cnt 2 k_cnt 1 l_cascade 1 l_cascade_predivider 1 outclk {5000.0 MHz}" />
  <parameter name="lc_refclk_select" value="0" />
  <parameter name="rcfg_debug" value="0" />
  <parameter name="atx_pll_vccdreg_fb" value="vreg_fb8" />
  <parameter name="atx_pll_prot_mode" value="basic_tx" />
  <parameter name="atx_pll_n_counter_scratch" value="1" />
  <parameter name="atx_pll_vco_bypass_enable" value="false" />
  <parameter name="atx_pll_datarate" value="10000000000 bps" />
  <parameter name="atx_pll_dsm_mode" value="dsm_mode_integer" />
  <parameter name="enable_fb_comp_bonding" value="0" />
  <parameter name="atx_pll_lc_to_fpll_l_counter" value="lcounter_setting0" />
  <parameter name="hssi_pma_cgb_master_input_select_gen3" value="unused" />
  <parameter
     name="gui_parameter_list"
     value="K counter (valid in fractional mode),L counter (valid in non-cascade mode),M counter,N counter,L cascade predivider/VCO divider(valid in cascade mode) ,L cascade counter (valid in cascade mode),PLL output frequency,vco_freq,datarate" />
  <parameter name="atx_pll_fpll_refclk_selection" value="select_vco_output" />
  <parameter name="atx_pll_m_counter" value="15" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="atx_pll_dprio_clk_vreg_boost_expected_voltage" value="0" />
  <parameter name="select_manual_config" value="false" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="atx_pll_vccdreg_fw" value="vreg_fw5" />
  <parameter
     name="hssi_pma_lc_refclk_select_mux_xmux_lc_scratch0_src"
     value="scratch0_src_lvpecl" />
  <parameter name="atx_pll_f_max_vco_fractional" value="0 hz" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="atx_pll_lf_resistance" value="lf_setting1" />
  <parameter name="hssi_refclk_divider_silicon_rev" value="20nm5" />
  <parameter name="support_mode" value="user_mode" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\a10_xcvr_atx_pll.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_opt_logic_cgkorxq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\a10_xcvr_atx_pll.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_embedded_debug.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_pll_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_atx_pll_a10_181\synth\alt_xcvr_atx_pll_rcfg_opt_logic_cgkorxq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_pll/altera_xcvr_atx_pll_vi/tcl/altera_xcvr_atx_pll_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_adi_jesd204_10_ghf5ywa" as="lane_pll" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_atx_pll_a10_181_cgkorxq"</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv</message>
   <message level="Info" culprit="lane_pll">add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv</message>
  </messages>
 </entity>
 <entity kind="axi_jesd204_tx" version="1.0" name="axi_jesd204_tx">
  <parameter name="NUM_LANES" value="4" />
  <parameter name="ID" value="0" />
  <parameter name="NUM_LINKS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\axi_jesd204_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\axi_jesd204_tx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\jesd204_up_tx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\jesd204_up_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\jesd204_up_sysref.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\sync_data.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\util_cdc_constr.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\axi_jesd204_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\axi_jesd204_tx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\jesd204_up_tx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\jesd204_up_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\jesd204_up_sysref.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\sync_data.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\util_cdc_constr.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_tx_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/jesd204/axi_jesd204_tx/axi_jesd204_tx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_adi_jesd204_10_ghf5ywa" as="axi_jesd204_tx" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: axi_jesd204_tx"</message>
  </messages>
 </entity>
 <entity kind="jesd204_tx" version="1.0" name="jesd204_tx">
  <parameter name="NUM_LANES" value="4" />
  <parameter name="NUM_LINKS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\jesd204_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\jesd204_tx_ctrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\jesd204_tx_lane.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\jesd204_tx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\jesd204_eof_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\jesd204_lmfc.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\jesd204_scrambler.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\util_cdc_constr.tcl"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\jesd204_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\jesd204_tx_ctrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\jesd204_tx_lane.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\jesd204_tx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\jesd204_eof_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\jesd204_lmfc.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\jesd204_scrambler.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_tx_10\synth\util_cdc_constr.tcl"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_tx/jesd204_tx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_adi_jesd204_10_ghf5ywa" as="jesd204_tx" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: jesd204_tx"</message>
  </messages>
 </entity>
 <entity kind="util_adcfifo" version="1.0" name="alt_mem_asym">
  <parameter name="A_ADDRESS_WIDTH" value="0" />
  <parameter name="B_DATA_WIDTH" value="128" />
  <parameter name="A_DATA_WIDTH" value="128" />
  <parameter name="B_ADDRESS_WIDTH" value="16" />
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_adcfifo_10\synth\alt_mem_asym.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_adcfifo_10\synth\alt_mem_asym_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_adcfifo_10\synth\alt_mem_asym.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\util_adcfifo_10\synth\alt_mem_asym_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="util_adcfifo" as="alt_mem_asym" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: alt_mem_asym"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_vay5xwy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_tvjdyoy"</message>
  </messages>
 </entity>
 <entity
   kind="jesd204_phy"
   version="1.0"
   name="system_bd_jesd204_phy_10_ti5bfii">
  <parameter name="LANE_RATE" value="10000.0" />
  <parameter name="LANE_INVERT" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="SOFT_PCS" value="true" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="REGISTER_INPUTS" value="0" />
  <parameter name="REFCLK_FREQUENCY" value="333.333333" />
  <parameter name="ID" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="TX_OR_RX_N" value="false" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_ti5bfii.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_ti5bfii_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_ti5bfii.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_phy_10\synth\system_bd_jesd204_phy_10_ti5bfii_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_bd_adi_jesd204_10_zy2um7q" as="phy" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_jesd204_phy_10_ti5bfii"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_l7fzjpq"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_glue"</message>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_rx"</message>
  </messages>
 </entity>
 <entity kind="axi_jesd204_rx" version="1.0" name="axi_jesd204_rx">
  <parameter name="NUM_LANES" value="4" />
  <parameter name="ID" value="0" />
  <parameter name="NUM_LINKS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\axi_jesd204_rx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\axi_jesd204_rx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\jesd204_up_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\jesd204_up_rx_lane.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\jesd204_up_ilas_mem.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\jesd204_up_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\jesd204_up_sysref.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\sync_data.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\util_cdc_constr.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\axi_jesd204_rx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\axi_jesd204_rx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\jesd204_up_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\jesd204_up_rx_lane.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\jesd204_up_ilas_mem.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\jesd204_up_common.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\jesd204_up_sysref.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\up_axi.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\up_clock_mon.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\sync_bits.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\sync_data.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\sync_event.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\util_cdc_constr.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\axi_jesd204_rx_10\synth\up_clock_mon_constr.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/jesd204/axi_jesd204_rx/axi_jesd204_rx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_adi_jesd204_10_zy2um7q" as="axi_jesd204_rx" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: axi_jesd204_rx"</message>
  </messages>
 </entity>
 <entity kind="jesd204_rx" version="1.0" name="jesd204_rx">
  <parameter name="NUM_LANES" value="4" />
  <parameter name="NUM_LINKS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_rx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\align_mux.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\elastic_buffer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_ilas_monitor.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_lane_latency_monitor.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_rx_cgs.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_rx_ctrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_rx_lane.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_rx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_eof_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_lmfc.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_scrambler.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\pipeline_stage.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_rx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\align_mux.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\elastic_buffer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_ilas_monitor.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_lane_latency_monitor.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_rx_cgs.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_rx_ctrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_rx_lane.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_rx_constr.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_eof_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_lmfc.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\jesd204_scrambler.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_rx_10\synth\pipeline_stage.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_rx/jesd204_rx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_adi_jesd204_10_zy2um7q" as="jesd204_rx" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: jesd204_rx"</message>
  </messages>
 </entity>
 <entity
   kind="altera_nios2_gen2_unit"
   version="18.1"
   name="system_bd_altera_nios2_gen2_unit_181_ajz7wea">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="32768" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 1 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 1 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 1 USES_SECOND_GENERATION_PART_INFO 1 USES_SECOND_GENERATION_POWER_ANALYZER 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="sys_tlb_mem.s2" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="32768" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="sys_cpu.jtag_debug_module" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter
     name="tightlyCoupledDataMaster0MapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sys_tlb_mem.s1&apos; start=&apos;0x10200000&apos; end=&apos;0x10228000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="270010400" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="1" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="29" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="285212672" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="4095" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="32768" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sys_ddr3_cntrl_arch.ctrl_amm_0&apos; start=&apos;0x0&apos; end=&apos;0x10000000&apos; type=&apos;altera_emif_arch_nf.ctrl_amm_0&apos; /&gt;&lt;slave name=&apos;ad9144_jesd204.link_reconfig&apos; start=&apos;0x10020000&apos; end=&apos;0x10024000&apos; type=&apos;adi_jesd204.link_reconfig&apos; /&gt;&lt;slave name=&apos;ad9144_jesd204.link_management&apos; start=&apos;0x10024000&apos; end=&apos;0x10025000&apos; type=&apos;adi_jesd204.link_management&apos; /&gt;&lt;slave name=&apos;ad9144_jesd204.link_pll_reconfig&apos; start=&apos;0x10025000&apos; end=&apos;0x10026000&apos; type=&apos;adi_jesd204.link_pll_reconfig&apos; /&gt;&lt;slave name=&apos;ad9144_jesd204.lane_pll_reconfig&apos; start=&apos;0x10026000&apos; end=&apos;0x10027000&apos; type=&apos;adi_jesd204.lane_pll_reconfig&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_0.rcfg_s0&apos; start=&apos;0x10028000&apos; end=&apos;0x10029000&apos; type=&apos;avl_adxcfg.rcfg_s0&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_1.rcfg_s0&apos; start=&apos;0x10029000&apos; end=&apos;0x1002A000&apos; type=&apos;avl_adxcfg.rcfg_s0&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_2.rcfg_s0&apos; start=&apos;0x1002A000&apos; end=&apos;0x1002B000&apos; type=&apos;avl_adxcfg.rcfg_s0&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_3.rcfg_s0&apos; start=&apos;0x1002B000&apos; end=&apos;0x1002C000&apos; type=&apos;avl_adxcfg.rcfg_s0&apos; /&gt;&lt;slave name=&apos;axi_ad9144_dma.s_axi&apos; start=&apos;0x1002C000&apos; end=&apos;0x1002D000&apos; type=&apos;axi_dmac.s_axi&apos; /&gt;&lt;slave name=&apos;axi_ad9144_core.s_axi&apos; start=&apos;0x10030000&apos; end=&apos;0x10040000&apos; type=&apos;axi_ad9144.s_axi&apos; /&gt;&lt;slave name=&apos;ad9680_jesd204.link_reconfig&apos; start=&apos;0x10040000&apos; end=&apos;0x10044000&apos; type=&apos;adi_jesd204.link_reconfig&apos; /&gt;&lt;slave name=&apos;ad9680_jesd204.link_management&apos; start=&apos;0x10044000&apos; end=&apos;0x10045000&apos; type=&apos;adi_jesd204.link_management&apos; /&gt;&lt;slave name=&apos;ad9680_jesd204.link_pll_reconfig&apos; start=&apos;0x10045000&apos; end=&apos;0x10046000&apos; type=&apos;adi_jesd204.link_pll_reconfig&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_0.rcfg_s1&apos; start=&apos;0x10048000&apos; end=&apos;0x10049000&apos; type=&apos;avl_adxcfg.rcfg_s1&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_1.rcfg_s1&apos; start=&apos;0x10049000&apos; end=&apos;0x1004A000&apos; type=&apos;avl_adxcfg.rcfg_s1&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_2.rcfg_s1&apos; start=&apos;0x1004A000&apos; end=&apos;0x1004B000&apos; type=&apos;avl_adxcfg.rcfg_s1&apos; /&gt;&lt;slave name=&apos;avl_adxcfg_3.rcfg_s1&apos; start=&apos;0x1004B000&apos; end=&apos;0x1004C000&apos; type=&apos;avl_adxcfg.rcfg_s1&apos; /&gt;&lt;slave name=&apos;axi_ad9680_dma.s_axi&apos; start=&apos;0x1004C000&apos; end=&apos;0x1004D000&apos; type=&apos;axi_dmac.s_axi&apos; /&gt;&lt;slave name=&apos;axi_ad9680_core.s_axi&apos; start=&apos;0x10050000&apos; end=&apos;0x10060000&apos; type=&apos;axi_ad9680.s_axi&apos; /&gt;&lt;slave name=&apos;sys_int_mem.s1&apos; start=&apos;0x10140000&apos; end=&apos;0x10168000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sys_cpu.debug_mem_slave&apos; start=&apos;0x10180800&apos; end=&apos;0x10181000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sys_ethernet.control_port&apos; start=&apos;0x10181000&apos; end=&apos;0x10181400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;sys_spi.spi_control_port&apos; start=&apos;0x10181400&apos; end=&apos;0x10181420&apos; type=&apos;altera_avalon_spi.spi_control_port&apos; /&gt;&lt;slave name=&apos;sys_timer_1.s1&apos; start=&apos;0x10181420&apos; end=&apos;0x10181440&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;sys_ethernet_dma_rx.descriptor_slave&apos; start=&apos;0x10181440&apos; end=&apos;0x10181460&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sys_ethernet_dma_tx.descriptor_slave&apos; start=&apos;0x10181460&apos; end=&apos;0x10181480&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sys_ethernet_dma_tx.csr&apos; start=&apos;0x10181480&apos; end=&apos;0x101814A0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_ethernet_dma_rx.csr&apos; start=&apos;0x101814A0&apos; end=&apos;0x101814C0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_gpio_in.s1&apos; start=&apos;0x101814C0&apos; end=&apos;0x101814D0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sys_gpio_bd.s1&apos; start=&apos;0x101814D0&apos; end=&apos;0x101814E0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sys_ethernet_dma_rx.response&apos; start=&apos;0x101814E0&apos; end=&apos;0x101814E8&apos; type=&apos;altera_msgdma.response&apos; /&gt;&lt;slave name=&apos;sys_id.control_slave&apos; start=&apos;0x101814E8&apos; end=&apos;0x101814F0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;sys_uart.avalon_jtag_slave&apos; start=&apos;0x101814F0&apos; end=&apos;0x101814F8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sys_gpio_out.s1&apos; start=&apos;0x10181500&apos; end=&apos;0x10181510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sys_timer_2.s1&apos; start=&apos;0x10181520&apos; end=&apos;0x10181540&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;sys_flash.uas&apos; start=&apos;0x11000000&apos; end=&apos;0x12000000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="270536704" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="1" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="4096" />
  <parameter name="mmu_enabled" value="true" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="sys_ddr3_cntrl_arch.ctrl_amm_0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="29" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="false" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="sys_flash.uas" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Arria 10" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="setting_support31bitdcachebypass" value="false" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sys_ddr3_cntrl_arch.ctrl_amm_0&apos; start=&apos;0x0&apos; end=&apos;0x10000000&apos; type=&apos;altera_emif_arch_nf.ctrl_amm_0&apos; /&gt;&lt;slave name=&apos;sys_int_mem.s1&apos; start=&apos;0x10140000&apos; end=&apos;0x10168000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sys_cpu.debug_mem_slave&apos; start=&apos;0x10180800&apos; end=&apos;0x10181000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sys_flash.uas&apos; start=&apos;0x11000000&apos; end=&apos;0x12000000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="sys_cpu.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter
     name="tightlyCoupledInstructionMaster0MapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sys_tlb_mem.s2&apos; start=&apos;0x10200000&apos; end=&apos;0x10228000&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea.ocp"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_bht_ram.mif"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_tag_ram.mif"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_sysclk.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_tck.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_tag_ram.mif"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_ociram_default_contents.mif"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_rf_ram_a.mif"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_rf_ram_b.mif"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_test_bench.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea.ocp"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_bht_ram.mif"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_dc_tag_ram.mif"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_sysclk.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_tck.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_debug_slave_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_ic_tag_ram.mif"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_mult_cell.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_ociram_default_contents.mif"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_rf_ram_a.mif"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_rf_ram_b.mif"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_nios2_gen2_unit_181\synth\system_bd_altera_nios2_gen2_unit_181_ajz7wea_test_bench.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_altera_nios2_gen2_181_emjtsyi" as="cpu" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_nios2_gen2_unit_181_ajz7wea"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_bd_altera_nios2_gen2_unit_181_ajz7wea'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_bd_altera_nios2_gen2_unit_181_ajz7wea --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0030_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0030_cpu_gen//system_bd_altera_nios2_gen2_unit_181_ajz7wea_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:29 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:29 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:31 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)       Micro-ITLB</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:32 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:33 (*)       Micro-DTLB</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:34 (*)     TLB</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:35 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:37 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.07.15 12:26:38 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_bd_altera_nios2_gen2_unit_181_ajz7wea'</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif_arch_nf"
   version="18.1"
   name="system_bd_altera_emif_arch_nf_181_trc56rq">
  <parameter name="BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR_DIFF_CHIP" value="3" />
  <parameter name="CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC" value="11" />
  <parameter name="PHY_DDR4_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR4_RTT_PARK" value="DDR4_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_QDR2_STARTING_VREFIN" value="70.0" />
  <parameter name="DIAG_DDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_QDR4_USE_ADDR_PARITY" value="false" />
  <parameter name="MEM_DDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
  <parameter name="SEC_HMC_CFG_DDR4_MPS_ADDR_MIRROR" value="0" />
  <parameter name="SEC_HMC_CFG_TCL" value="14" />
  <parameter name="PHY_RLD3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR2_RDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_VERBOSE_IOAUX" value="false" />
  <parameter name="PORT_AFI_BWS_N_WIDTH" value="1" />
  <parameter name="PHY_DDR4_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_RLD2_DK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_CKE_WIDTH" value="1" />
  <parameter name="CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="PORT_MEM_Q_WIDTH" value="1" />
  <parameter name="PORT_MEM_RPS_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter
     name="CTRL_RLD3_ADDR_ORDER_ENUM"
     value="RLD3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="MEM_RLD2_TCKH_CYC" value="0.45" />
  <parameter name="MEM_DDR3_TIS_PS" value="60" />
  <parameter name="MEM_DDR3_TIH_PS" value="95" />
  <parameter name="MEM_READ_LATENCY" value="14.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TCCD_S_CYC" value="4" />
  <parameter name="PORT_MEM_DQS_PINLOC_8" value="0" />
  <parameter name="PHY_DDR3_USER_DATA_IO_STD_ENUM" value="IO_STD_SSTL_15" />
  <parameter name="PORT_MEM_DQS_PINLOC_7" value="0" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="PORT_MEM_RAS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_6" value="0" />
  <parameter name="BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_DQS_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_TTL_ADDR_WIDTH" value="12" />
  <parameter name="PINS_C2L_DRIVEN_8" value="0" />
  <parameter name="PINS_C2L_DRIVEN_9" value="0" />
  <parameter name="PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RLD2_DQ_PER_RD_GROUP" value="9" />
  <parameter name="PORT_MEM_RM_WIDTH" value="1" />
  <parameter name="PLL_DISALLOW_EXTRA_CLKS" value="false" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="SILICON_REV" value="20nm5" />
  <parameter name="PRI_HMC_CFG_SLOT_ROTATE_EN" value="0" />
  <parameter name="PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PINS_INVERT_OE_12" value="0" />
  <parameter name="PRI_HMC_CFG_MEM_IF_BANKADDR_WIDTH" value="bank_width_3" />
  <parameter name="PINS_INVERT_OE_10" value="0" />
  <parameter name="PINS_INVERT_OE_11" value="0" />
  <parameter name="SEC_HMC_CFG_MEM_IF_BGADDR_WIDTH" value="bg_width_0" />
  <parameter name="DIAG_FAST_SIM" value="true" />
  <parameter
     name="PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter
     name="MEM_DDR4_FINE_GRANULARITY_REFRESH"
     value="DDR4_FINE_REFRESH_FIXED_1X" />
  <parameter name="PHY_DDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_MR" value="0" />
  <parameter name="PLL_ADD_EXTRA_CLKS" value="0" />
  <parameter name="PINS_C2L_DRIVEN_0" value="251457486" />
  <parameter name="PINS_C2L_DRIVEN_1" value="259007" />
  <parameter name="PHY_QDR4_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_C2L_DRIVEN_2" value="234881024" />
  <parameter name="PINS_C2L_DRIVEN_3" value="1060893631" />
  <parameter name="PINS_C2L_DRIVEN_4" value="4046" />
  <parameter name="PINS_C2L_DRIVEN_5" value="0" />
  <parameter name="PINS_C2L_DRIVEN_6" value="0" />
  <parameter name="PINS_C2L_DRIVEN_7" value="0" />
  <parameter name="PLL_SIM_PHYCLK_0_FREQ_PS" value="1888" />
  <parameter name="MEM_DDR4_MPR_READ_FORMAT" value="DDR4_MPR_READ_FORMAT_SERIAL" />
  <parameter name="PHY_QDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_RLD3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_DFT_NF_CORE_CLK_BUF_OUT_WIDTH" value="2" />
  <parameter name="MEM_DDR4_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT" value="25" />
  <parameter name="BOARD_DDR4_TIS_DERATING_PS" value="0" />
  <parameter name="DIAG_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TWTR_L_CYC" value="9" />
  <parameter name="MEM_DDR3_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="BOARD_DDR4_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PHY_RLD2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_WTCL" value="10" />
  <parameter name="BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR4_PER_DRAM_ADDR" value="false" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_READDATA_WIDTH" value="8" />
  <parameter name="MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_RM_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DBI_N_WIDTH" value="1" />
  <parameter name="BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_RM_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_CFG_N_WIDTH" value="1" />
  <parameter name="MEM_QDR4_TCKQK_MAX_PS" value="225" />
  <parameter name="PORT_MEM_RM_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_0" value="16781320" />
  <parameter name="PORT_AFI_CS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_2" value="130138212" />
  <parameter name="SEC_HMC_CFG_GEAR_DOWN_EN" value="disable" />
  <parameter name="PORT_MEM_DINVA_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_1" value="92315676" />
  <parameter name="SEC_HMC_CFG_SLOT_ROTATE_EN" value="0" />
  <parameter name="PHY_TARGET_IS_ES3" value="false" />
  <parameter name="MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
  <parameter name="PHY_TARGET_IS_ES2" value="false" />
  <parameter name="PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_AFI_RDATA_DBI_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_COL_ADDR_WIDTH" value="10" />
  <parameter name="DIAG_QDR2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="BOARD_LPDDR3_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="DIAG_DDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="EX_DESIGN_GUI_RLD2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
  <parameter name="DIAG_LPDDR3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
  <parameter name="MEM_QDR2_DATA_PER_DEVICE" value="36" />
  <parameter name="SEC_HMC_CFG_ZQCS_TO_VALID" value="44" />
  <parameter name="BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT" value="25" />
  <parameter name="PORT_CTRL_MMR_SLAVE_RDATA_WIDTH" value="32" />
  <parameter name="PHY_HMC_CLK_RATIO" value="2" />
  <parameter name="BOARD_LPDDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="PORT_MEM_CAS_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_DATA_LATENCY" value="LPDDR3_DL_RL12_WL6" />
  <parameter name="BOARD_RLD3_RCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_AC_PAR_EN" value="false" />
  <parameter name="C2P_P2C_CLK_RATIO" value="4" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD_DIFF_BG" value="0" />
  <parameter name="SEQ_SIM_CPU_CLK_DIVIDE" value="1" />
  <parameter name="DIAG_DDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_PS" value="5500" />
  <parameter name="BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_QDR4_SPEEDBIN_ENUM" value="QDR4_SPEEDBIN_2133" />
  <parameter name="MEM_QDR4_AC_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="NUM_OF_HMC_PORTS" value="1" />
  <parameter name="DIAG_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PRI_HMC_CFG_ENABLE_ECC" value="disable" />
  <parameter name="PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD_DIFF_BG" value="0" />
  <parameter name="SEC_HMC_CFG_REORDER_DATA" value="enable" />
  <parameter name="MEM_DDR3_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_DB_DQ_DRV_ENUM" value="DDR4_DB_DRV_STR_RZQ_7" />
  <parameter name="MEM_DDR3_TDSS_CYC" value="0.18" />
  <parameter name="SEC_HMC_CFG_SLOT_OFFSET" value="2" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_DDR3_TREFI_US" value="7.8" />
  <parameter name="DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="SEC_HMC_CFG_MRS_TO_VALID" value="5" />
  <parameter name="MEM_DDR4_TWLH_PS" value="108.0" />
  <parameter name="PLL_N_CNT_HIGH" value="256" />
  <parameter name="MEM_DDR3_TDSH_CYC" value="0.18" />
  <parameter name="BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="DIAG_DDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_CFG_N_PINLOC_0" value="0" />
  <parameter name="DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PORT_CAL_DEBUG_WDATA_WIDTH" value="32" />
  <parameter name="MEM_QDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_1" value="0" />
  <parameter name="SEC_HMC_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_4" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
  <parameter
     name="CTRL_DDR3_ADDR_ORDER_ENUM"
     value="DDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="SEQ_SYNTH_CAL_CLK_DIVIDE" value="8" />
  <parameter name="PINS_DB_IN_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
  <parameter name="SEC_HMC_CFG_DQSTRK_TO_VALID" value="3" />
  <parameter name="MEM_DDR4_TWLS_PS" value="108.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
  <parameter name="PRI_RDATA_TILE_INDEX" value="1" />
  <parameter name="MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="IN_OCT_120_CAL" />
  <parameter name="PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PRI_HMC_CFG_SRF_ENTRY_EXIT_BLOCK" value="presrfexit" />
  <parameter name="SEC_HMC_CFG_ENABLE_ECC" value="disable" />
  <parameter name="DIAG_QDR2_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR3_TFAW_CYC" value="38" />
  <parameter name="BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PRI_AC_TILE_INDEX" value="1" />
  <parameter name="MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PRI_HMC_CFG_SLOT_OFFSET" value="2" />
  <parameter name="PRI_HMC_CFG_OPEN_PAGE_EN" value="enable" />
  <parameter name="CTRL_DDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR3_SPEEDBIN_ENUM" value="DDR3_SPEEDBIN_2133" />
  <parameter name="PRI_HMC_CFG_PCH_TO_VALID" value="7" />
  <parameter name="MEM_DDR4_TQSH_CYC" value="0.38" />
  <parameter name="DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE" value="false" />
  <parameter name="PORT_CTRL_AMM_WDATA_WIDTH" value="512" />
  <parameter name="LANES_USAGE_1" value="5" />
  <parameter name="LANES_USAGE_0" value="765762413" />
  <parameter name="PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="LANES_USAGE_3" value="0" />
  <parameter name="LANES_USAGE_2" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_1" value="99662883" />
  <parameter name="PORT_MEM_DM_PINLOC_0" value="24128520" />
  <parameter name="PORT_MEM_DM_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_2" value="137485419" />
  <parameter name="PORT_MEM_DM_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_4" value="0" />
  <parameter name="CTRL_DDR3_MMR_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_TRRD_CYC" value="8" />
  <parameter name="PRI_HMC_CFG_ACT_TO_RDWR" value="7" />
  <parameter name="PORT_AFI_CA_WIDTH" value="1" />
  <parameter name="PHY_DDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_DATA_IN_MODE_AUTOGEN_WCNT" value="39" />
  <parameter name="PORT_MEM_DM_PINLOC_7" value="0" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PORT_MEM_DM_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_0" value="80897" />
  <parameter name="PORT_MEM_LDB_N_PINLOC_0" value="0" />
  <parameter name="PLL_M_CNT_LOW" value="4" />
  <parameter name="PHY_QDR2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_1" value="0" />
  <parameter
     name="DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TTL_DM_WIDTH" value="8" />
  <parameter name="PORT_MEM_D_PINLOC_4" value="0" />
  <parameter name="PHY_RLD2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="PORT_MEM_D_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_1" value="0" />
  <parameter name="PHY_TARGET_SPEEDGRADE" value="I1" />
  <parameter name="PHY_RLD3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
  <parameter name="PORT_MEM_D_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_6" value="0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_DEVICE_DEPTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_9" value="0" />
  <parameter name="PHY_LPDDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CENTER_TIDS_1" value="0" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="CENTER_TIDS_2" value="0" />
  <parameter name="MEM_RLD2_DEVICE_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
  <parameter name="MEM_DDR3_CFG_GEN_SBE" value="false" />
  <parameter name="HMC_TIDS_1" value="0" />
  <parameter name="HMC_TIDS_0" value="5511685" />
  <parameter name="BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR3_TTL_CS_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PHY_CORE_CLKS_SHARING_ENUM" value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_HAS_SIM_SUPPORT" value="true" />
  <parameter name="MEM_QDR2_WIDTH_EXPANDED" value="false" />
  <parameter name="CENTER_TIDS_0" value="5249028" />
  <parameter name="HMC_TIDS_2" value="0" />
  <parameter name="MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR4_TTL_DQ_WIDTH" value="72" />
  <parameter name="PORT_AFI_BG_WIDTH" value="1" />
  <parameter name="MEM_DDR4_SPEEDBIN_ENUM" value="DDR4_SPEEDBIN_2400" />
  <parameter name="CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_RD_ODT_ON" value="4" />
  <parameter name="PORT_MEM_D_PINLOC_0" value="0" />
  <parameter name="PLL_M_CNT_EVEN_DUTY_EN" value="false" />
  <parameter name="PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PORT_MEM_DOFF_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PORT_MEM_DQ_PINLOC_9" value="45131815" />
  <parameter name="PORT_MEM_DQ_PINLOC_8" value="39883810" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_110" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_7" value="34635807" />
  <parameter name="MEM_LPDDR3_TDSS_CYC" value="0.2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_111" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_6" value="31484954" />
  <parameter name="EX_DESIGN_GUI_QDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_112" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_5" value="26236949" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_113" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_4" value="20990994" />
  <parameter name="DIAG_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_114" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_3" value="15742989" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_115" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_2" value="10494984" />
  <parameter name="PORT_MEM_DQ_PINLOC_1" value="7346179" />
  <parameter name="PORT_MEM_DQ_PINLOC_0" value="2098240" />
  <parameter name="CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_DDR3_CK_IO_STD_ENUM" value="IO_STD_SSTL_15_C1" />
  <parameter name="PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS" />
  <parameter name="PORT_AFI_WDATA_DBI_N_WIDTH" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_116" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_1" value="0" />
  <parameter name="MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_117" value="0" />
  <parameter name="SEC_HMC_CFG_MRR_TO_VALID" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_0" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_118" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_3" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_119" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_US" value="3.9" />
  <parameter name="PORT_MEM_C_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_4" value="0" />
  <parameter name="MEM_RLD3_TIS_AC_MV" value="150" />
  <parameter name="PLL_VCO_TO_MEM_CLK_FREQ_RATIO" value="1" />
  <parameter name="MEM_DDR4_R_ODT0_2X2" value="off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_120" value="0" />
  <parameter name="PHY_DDR3_CAL_ADDR1" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_121" value="0" />
  <parameter name="PHY_DDR3_CAL_ADDR0" value="0" />
  <parameter name="MEM_RLD2_TWL" value="9" />
  <parameter name="MEM_LPDDR3_TDH_DC_MV" value="100" />
  <parameter name="BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_122" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_123" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_124" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_125" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_126" value="0" />
  <parameter name="MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
  <parameter name="BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="EX_DESIGN_GUI_DDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT0_1X1" value="on" />
  <parameter name="SEC_HMC_CFG_POWER_SAVING_EXIT_CYC" value="3" />
  <parameter name="SEQ_SIM_CAL_CLK_DIVIDE" value="32" />
  <parameter name="MEM_LPDDR3_R_ODT0_1X1" value="off" />
  <parameter name="PHY_DDR3_CK_MODE_ENUM" value="CURRENT_ST_12" />
  <parameter name="MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
  <parameter name="HMC_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PLL_C_CNT_PRST_0" value="1" />
  <parameter name="PLL_C_CNT_PRST_1" value="1" />
  <parameter name="PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
  <parameter name="PLL_C_CNT_PRST_2" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_127" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_PRST_3" value="1" />
  <parameter
     name="MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
     value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_128" value="0" />
  <parameter name="PLL_C_CNT_PRST_4" value="1" />
  <parameter name="PORT_MEM_DK_N_PINLOC_2" value="0" />
  <parameter name="PLL_C_CNT_PRST_5" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_1" value="0" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_REG_ADDR_WIDTH" value="9" />
  <parameter name="PLL_C_CNT_PRST_6" value="1" />
  <parameter name="PLL_C_CNT_PRST_7" value="1" />
  <parameter name="DIAG_RLD2_ABSTRACT_PHY" value="false" />
  <parameter name="PLL_C_CNT_PRST_8" value="1" />
  <parameter name="PHY_DDR3_USER_CK_IO_STD_ENUM" value="IO_STD_SSTL_15_C1" />
  <parameter name="PHY_LPDDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT_DIFF_BG" value="0" />
  <parameter name="PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_15" />
  <parameter name="MEM_DDR4_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="PORT_MEM_DK_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_5" value="0" />
  <parameter name="PHY_QDR2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_QDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TFAW_NS" value="35.0" />
  <parameter name="BOARD_LPDDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_WPS_N_PINLOC_0" value="0" />
  <parameter name="PRI_RDATA_LANE_INDEX" value="3" />
  <parameter name="EX_DESIGN_GUI_QDR2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_DM_WIDTH" value="8" />
  <parameter name="PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_AFI_DQS_BURST_WIDTH" value="1" />
  <parameter name="PORT_MEM_DKB_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_46" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_47" value="0" />
  <parameter name="PINS_OCT_MODE_12" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_48" value="0" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="PINS_OCT_MODE_11" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_100" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_3" value="0" />
  <parameter name="PINS_OCT_MODE_10" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_101" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_4" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_102" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_5" value="0" />
  <parameter name="MEM_RLD3_QK_WIDTH" value="4" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_103" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_104" value="0" />
  <parameter name="PHY_QDR2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_CK_MODE_ENUM" value="CURRENT_ST_12" />
  <parameter name="PHY_QDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="SEQ_SYNTH_OSC_FREQ_MHZ" value="450" />
  <parameter name="PRI_HMC_CFG_SRF_TO_VALID" value="257" />
  <parameter name="PORT_MEM_DKA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="FAMILY_ENUM" value="FAMILY_ARRIA10" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PHY_DDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_ADDR_WIDTH" value="21" />
  <parameter name="DIAG_BOARD_DELAY_CONFIG_STR" value="" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_105" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_106" value="0" />
  <parameter name="MEM_LPDDR3_TRP_NS" value="18.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_107" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_108" value="0" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_109" value="0" />
  <parameter name="MEM_DDR3_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="DIAG_CPA_OUT_1_EN" value="false" />
  <parameter name="INTERNAL_TESTING_MODE" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_AC_IO_STD_ENUM" value="IO_STD_SSTL_15_C1" />
  <parameter name="MEM_RLD3_BL" value="2" />
  <parameter name="MEM_RLD3_TIS_PS" value="85" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="SEC_HMC_CFG_SHORT_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_DDR4_TCL" value="18" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_QK_WIDTH" value="1" />
  <parameter name="BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_Q_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PRI_HMC_CFG_MRS_TO_VALID" value="5" />
  <parameter name="PHY_DDR4_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_DB_OUT_BYPASS_11" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_12" value="0" />
  <parameter name="PRI_HMC_CFG_PCH_ALL_TO_VALID" value="7" />
  <parameter name="PHY_RLD2_PING_PONG_EN" value="false" />
  <parameter name="PINS_DB_OUT_BYPASS_10" value="0" />
  <parameter name="PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PRI_HMC_CFG_WR_TO_RD_DIFF_CHIP" value="4" />
  <parameter name="PHY_RLD2_IO_VOLTAGE" value="1.8" />
  <parameter name="MEM_LPDDR3_TQSH_CYC" value="0.38" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_MR3" value="196608" />
  <parameter name="MEM_DDR3_MR2" value="131112" />
  <parameter name="MEM_DDR3_MR1" value="65602" />
  <parameter name="BOARD_RLD3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_MR0" value="36" />
  <parameter name="PORT_MEM_K_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_1" value="0" />
  <parameter name="MEM_RLD3_TIH_PS" value="65" />
  <parameter name="PINS_PER_LANE" value="12" />
  <parameter name="PORT_MEM_K_N_PINLOC_0" value="0" />
  <parameter name="BOARD_DDR3_RCLK_ISI_NS" value="0.17" />
  <parameter name="PHY_RLD2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TMRD_CK_CYC" value="4" />
  <parameter name="PORT_MEM_K_N_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_TRL" value="8" />
  <parameter name="PORT_MEM_K_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_3" value="0" />
  <parameter name="DIAG_QDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_QDR2_AVL_SYMBOL_WIDTH" value="9" />
  <parameter
     name="MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
     value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
  <parameter name="MEM_RLD2_TRC" value="8" />
  <parameter name="DIAG_QDR2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_TDS_PS" value="-30" />
  <parameter name="PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_TDH_PS" value="5" />
  <parameter name="PORT_AFI_CFG_N_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PRI_HMC_CFG_SB_CG_DISABLE" value="disable" />
  <parameter name="PORT_MEM_LDA_N_WIDTH" value="1" />
  <parameter name="PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_QDR2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="PORT_MEM_ODT_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR_DIFF_BG" value="0" />
  <parameter
     name="PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_LPDDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="BOARD_QDR2_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_RLD2_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_LO" value="4" />
  <parameter name="BOARD_RLD3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PORT_MEM_CQ_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RCD_CKE_IBT_ENUM" value="DDR4_RCD_CKE_IBT_100" />
  <parameter name="BOARD_DDR3_WCLK_ISI_NS" value="0.07" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="MEM_QDR2_BWS_N_PER_DEVICE" value="4" />
  <parameter name="PORT_CAL_MASTER_BYTEEN_WIDTH" value="4" />
  <parameter name="MEM_DDR4_READ_DBI" value="true" />
  <parameter name="MEM_DDR3_TTL_CK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PORT_AFI_LBK1_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="PINS_DB_OE_BYPASS_10" value="0" />
  <parameter name="PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_DB_OE_BYPASS_11" value="0" />
  <parameter name="PORT_MEM_LDA_N_PINLOC_0" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_12" value="0" />
  <parameter name="MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_1" value="4101" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_0" value="6302724" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_3" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_2" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_5" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_4" value="0" />
  <parameter name="MEM_DDR4_RM_WIDTH" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_7" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_6" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_9" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_8" value="0" />
  <parameter name="PORT_MEM_RPS_N_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
  <parameter name="DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
  <parameter name="MEM_DDR4_TDQSCKDS" value="450" />
  <parameter name="MEM_QDR2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PORT_CTRL_ECC_RDATA_ID_WIDTH" value="13" />
  <parameter name="BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDQSCKDL" value="1200" />
  <parameter name="MEM_DDR4_TDQSCKDM" value="900" />
  <parameter name="BOARD_QDR4_CK_SLEW_RATE" value="4.0" />
  <parameter
     name="MEM_DDR4_DB_RTT_PARK_ENUM"
     value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
  <parameter name="PORT_AFI_DM_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_LOW_3" value="3" />
  <parameter name="PLL_C_CNT_LOW_2" value="2" />
  <parameter name="PHY_RLD3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PLL_C_CNT_LOW_1" value="1" />
  <parameter name="PLL_C_CNT_LOW_0" value="2" />
  <parameter name="PINS_RATE_10" value="0" />
  <parameter name="PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_RATE_12" value="0" />
  <parameter name="PINS_RATE_11" value="0" />
  <parameter name="PLL_C_CNT_LOW_8" value="256" />
  <parameter name="PLL_C_CNT_LOW_7" value="256" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PLL_C_CNT_LOW_6" value="256" />
  <parameter name="PLL_C_CNT_LOW_5" value="256" />
  <parameter name="PLL_C_CNT_LOW_4" value="3" />
  <parameter name="PHY_HAS_DCC" value="true" />
  <parameter name="PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_AC_IO_STD_ENUM" value="IO_STD_SSTL_15_C1" />
  <parameter name="BOARD_RLD3_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PHY_QDR2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_AFI_RDATA_EN_FULL_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_INTERFACE_ID" value="0" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="SEC_HMC_CFG_PDN_PERIOD" value="0" />
  <parameter name="PHY_DDR3_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_15" />
  <parameter name="PORT_MEM_QKB_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD_DIFF_CHIP" value="3" />
  <parameter name="PHY_QDR4_CK_IO_STD_ENUM" value="unset" />
  <parameter
     name="EX_DESIGN_GUI_DDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="PORT_MEM_QK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_AFI_RDATA_DINV_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_8" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_7" value="false" />
  <parameter name="PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RD_ODT_PERIOD" value="6" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_6" value="false" />
  <parameter name="MEM_QDR4_DEVICE_DEPTH" value="1" />
  <parameter name="PORT_HPS_EMIF_E2H_GP_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_5" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_4" value="true" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_3" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_QDR2_ADDR_WIDTH" value="19" />
  <parameter name="LANES_USAGE_AUTOGEN_WCNT" value="4" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_2" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_1" value="false" />
  <parameter name="PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DK_N_WIDTH" value="1" />
  <parameter name="PORT_CAL_MASTER_RDATA_WIDTH" value="32" />
  <parameter name="DIAG_DDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_6" value="0.0 MHz" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_7" value="0.0 MHz" />
  <parameter name="PRI_WDATA_TILE_INDEX" value="1" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_4" value="6566 ps" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_5" value="0.0 MHz" />
  <parameter name="EX_DESIGN_GUI_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_1" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_8" value="0.0 MHz" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="PHY_QDR2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_LPDDR3_TDH_DERATING_PS" value="0" />
  <parameter name="PORT_AFI_C_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_D_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PRI_HMC_CFG_GEAR_DOWN_EN" value="disable" />
  <parameter name="PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_MEM_DKA_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3" value="50.0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1" value="50.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_2" value="3752 ps" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0" value="50.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_3" value="6566 ps" />
  <parameter name="DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_0" value="3752 ps" />
  <parameter name="PLL_MAPPED_REFERENCE_CLOCK_FREQUENCY" value="133.333" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_1" value="1876 ps" />
  <parameter name="PORT_AFI_PAR_WIDTH" value="1" />
  <parameter name="PORT_CTRL_AMM_RDATA_WIDTH" value="512" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK" value="1" />
  <parameter name="PHY_RLD2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="BOARD_DDR4_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_2" value="0" />
  <parameter name="AC_PIN_MAP_SCHEME" value="use_0_1_2_lane" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_5" value="0" />
  <parameter name="PORT_CAL_DEBUG_OUT_ADDRESS_WIDTH" value="24" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="PRI_HMC_CFG_MEM_IF_COLADDR_WIDTH" value="col_width_10" />
  <parameter name="BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PROTOCOL_ENUM" value="PROTOCOL_DDR3" />
  <parameter name="MEM_DDR3_CS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_TINIT_US" value="500" />
  <parameter name="PHY_RLD3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_DM_EN" value="true" />
  <parameter name="PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_AC_MODE_ENUM" value="CURRENT_ST_12" />
  <parameter name="PLL_MAPPED_VCO_FREQUENCY" value="1066.664 MHz" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_0" value="false" />
  <parameter name="PORT_CAL_DEBUG_OUT_WDATA_WIDTH" value="32" />
  <parameter name="PORT_MEM_DQA_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
  <parameter name="DIAG_QDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TWR_NS" value="15.0" />
  <parameter name="PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TQH_UI" value="0.76" />
  <parameter name="MEM_QDR2_CQ_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_TRP_CYC" value="14" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_3" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_4" value="0 ps" />
  <parameter name="PORT_MEM_WE_N_PINLOC_0" value="49153" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_1" value="117 ps" />
  <parameter name="PORT_MEM_WE_N_PINLOC_1" value="0" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_2" value="117 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_0" value="117 ps" />
  <parameter name="PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_DDR4_TRRD_S_CYC" value="4" />
  <parameter
     name="DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PORT_AFI_ACT_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_ODT_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DBI_RD_ENABLE" value="false" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_7" value="0 ps" />
  <parameter name="PLL_VCO_CLK_FREQ_MHZ" value="1066.6669999999999" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_8" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_5" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_6" value="0 ps" />
  <parameter name="DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="SEC_HMC_CFG_ARF_TO_VALID" value="140" />
  <parameter name="PORT_MEM_RWB_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PORT_HPS_EMIF_H2E_WIDTH" value="4096" />
  <parameter name="SEC_WDATA_TILE_INDEX" value="1" />
  <parameter name="MEM_DDR4_TCCD_L_CYC" value="6" />
  <parameter name="PHY_RLD3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_ENABLE_SOFT_M20K" value="true" />
  <parameter name="PLL_N_CNT_EVEN_DUTY_EN" value="false" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="MEM_RLD3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PORT_MEM_CQ_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_CQ_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKB_PINLOC_3" value="0" />
  <parameter name="MEM_LPDDR3_TDSH_CYC" value="0.2" />
  <parameter name="PORT_MEM_QKB_PINLOC_4" value="0" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="PORT_MEM_QKB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QKB_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TWR_CYC" value="12" />
  <parameter name="DIAG_RLD2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_QKB_PINLOC_0" value="0" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_DQS_NS" value="0.12000000000000001" />
  <parameter name="MEM_DDR4_ODT_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_AC_MODE_ENUM" value="CURRENT_ST_12" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter
     name="CTRL_DDR4_ADDR_ORDER_ENUM"
     value="DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG" />
  <parameter name="MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="PINS_INVERT_WR_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_DQ_PER_DQS" value="8" />
  <parameter name="PORT_MEM_QKB_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="PHY_QDR4_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PLL_M_CNT_HIGH" value="4" />
  <parameter name="CTRL_LPDDR3_REORDER_EN" value="true" />
  <parameter name="DIAG_DDR3_INTERFACE_ID" value="0" />
  <parameter name="DIAG_USE_CPA_LOCK" value="false" />
  <parameter name="PORT_MEM_QKB_PINLOC_5" value="0" />
  <parameter name="PORT_AFI_RRANK_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
  <parameter name="MEM_DDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD3_TQH_CYC" value="0.38" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_AFI_ODT_WIDTH" value="1" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_RLD3_MULTIBANK_REF_DELAY" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
  <parameter name="CTRL_LPDDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PRI_HMC_CFG_ZQCS_TO_VALID" value="44" />
  <parameter name="MEM_DDR3_TRCD_CYC" value="14" />
  <parameter name="MEM_DDR4_READ_PREAMBLE" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_11" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
  <parameter name="PRI_HMC_CFG_WR_AP_TO_VALID" value="23" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_12" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
  <parameter name="BOARD_QDR2_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_10" value="0" />
  <parameter name="PRI_HMC_CFG_ENABLE_RC" value="enable" />
  <parameter name="PORT_MEM_A_PINLOC_AUTOGEN_WCNT" value="17" />
  <parameter
     name="PHY_FPGA_SPEEDGRADE_GUI"
     value="I1 (Production) - change device under &apos;View&apos;-&gt;&apos;Device Family&apos;" />
  <parameter name="PRI_HMC_CFG_MEM_IF_ROWADDR_WIDTH" value="row_width_12" />
  <parameter name="DIAG_QDR2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PINS_WDB_15" value="0" />
  <parameter name="PINS_WDB_14" value="0" />
  <parameter
     name="MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="PINS_WDB_13" value="38" />
  <parameter name="PINS_WDB_12" value="920202672" />
  <parameter name="PINS_WDB_11" value="651912374" />
  <parameter name="PINS_WDB_10" value="815492498" />
  <parameter name="MEM_DDR4_ALERT_N_AC_LANE" value="0" />
  <parameter name="PHY_DDR3_DATA_IO_STD_ENUM" value="IO_STD_SSTL_15" />
  <parameter name="PINS_WDB_19" value="0" />
  <parameter name="PINS_WDB_18" value="0" />
  <parameter name="PINS_WDB_17" value="0" />
  <parameter name="PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PINS_WDB_16" value="0" />
  <parameter name="MEM_LPDDR3_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_WR_AP_TO_VALID" value="23" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PRI_HMC_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="MEM_RLD3_DM_EN" value="true" />
  <parameter name="MEM_DDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR3_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PINS_WDB_26" value="0" />
  <parameter name="PORT_MEM_REF_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PINS_WDB_25" value="0" />
  <parameter name="MEM_DDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_QDR4_ADDR_INV_ENA" value="false" />
  <parameter name="PINS_WDB_24" value="0" />
  <parameter name="PINS_WDB_23" value="0" />
  <parameter name="BOARD_DDR3_TDS_DERATING_PS" value="0" />
  <parameter name="PINS_WDB_22" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PINS_WDB_21" value="0" />
  <parameter name="DIAG_DDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PINS_WDB_20" value="0" />
  <parameter name="MEM_DDR4_ROW_ADDR_WIDTH" value="15" />
  <parameter name="CTRL_DDR4_MMR_EN" value="false" />
  <parameter name="PINS_WDB_29" value="0" />
  <parameter name="PINS_WDB_28" value="0" />
  <parameter name="OCT_SIZE" value="2" />
  <parameter name="MEM_DDR4_TTL_ADDR_WIDTH" value="1" />
  <parameter name="PINS_WDB_27" value="0" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ3" value="61440" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ2" value="3840" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ1" value="240" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ0" value="15" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="MEM_DDR4_TIH_DC_MV" value="75" />
  <parameter name="PINS_WDB_37" value="0" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="PINS_WDB_36" value="0" />
  <parameter name="PINS_WDB_35" value="0" />
  <parameter name="BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PINS_WDB_34" value="0" />
  <parameter name="PINS_WDB_33" value="0" />
  <parameter name="PINS_WDB_32" value="0" />
  <parameter name="BOARD_RLD3_TIH_DERATING_PS" value="0" />
  <parameter name="PINS_WDB_31" value="0" />
  <parameter name="DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PINS_WDB_30" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_5" value="0" />
  <parameter name="PINS_WDB_38" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PORT_MEM_CS_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_0" value="51201" />
  <parameter name="BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_TDS_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_LPDDR3_TFAW_NS" value="50.0" />
  <parameter name="PRI_HMC_CFG_SRF_TO_ZQ_CAL" value="129" />
  <parameter name="SEC_HMC_CFG_MPS_EXIT_CKE_TO_CS" value="0" />
  <parameter name="PORT_AFI_RPS_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_TDH_PS" value="100" />
  <parameter name="MEM_QDR2_TCQD_NS" value="0.09" />
  <parameter name="PHY_QDR2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_AREF_PROTOCOL_ENUM" value="RLD3_AREF_BAC" />
  <parameter name="PORT_AFI_CAS_N_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_ACT_TO_RDWR" value="7" />
  <parameter name="PHY_QDR2_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_DDR4_RANKS_PER_DIMM" value="1" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PHY_USERMODE_OCT" value="false" />
  <parameter name="PORT_MEM_PE_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PORT_MEM_CA_PINLOC_AUTOGEN_WCNT" value="17" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PRI_HMC_CFG_MPS_EXIT_CKE_TO_CS" value="0" />
  <parameter name="CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_TDS_PS" value="75" />
  <parameter name="SEC_HMC_CFG_MPS_TO_VALID" value="0" />
  <parameter name="PORT_MEM_AP_PINLOC_0" value="0" />
  <parameter name="PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD3_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_TCL" value="14" />
  <parameter name="BOARD_RLD3_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TDQSQ_PS" value="66" />
  <parameter name="MEM_LPDDR3_TWLH_PS" value="175.0" />
  <parameter name="BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_QDR2_K_WIDTH" value="1" />
  <parameter name="PINS_OCT_MODE_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODTN" value="," />
  <parameter name="MEM_DDR3_TIS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TRCD_NS" value="13.09" />
  <parameter name="MEM_DDR4_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_WRITE_CMD_LATENCY" value="5" />
  <parameter name="MEM_QDR2_TSA_NS" value="0.23" />
  <parameter name="SEC_HMC_CFG_LOCAL_IF_CS_WIDTH" value="cs_width_0" />
  <parameter name="PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_RLD3_DQ_PER_RD_GROUP" value="9" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_DDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0" value="117.18779296948243" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1" value="117.18779296948243" />
  <parameter name="MEM_QDR4_ADDR_WIDTH" value="21" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2" value="117.18779296948243" />
  <parameter name="PHY_RLD2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5" value="0.0" />
  <parameter name="MEM_DDR4_TRP_NS" value="15.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8" value="0.0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="REGISTER_AFI" value="true" />
  <parameter name="MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
  <parameter name="MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PORT_CTRL_ECC_READ_INFO_WIDTH" value="3" />
  <parameter name="PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_MPS_EXIT_CS_TO_CKE" value="0" />
  <parameter name="PORT_AFI_AP_WIDTH" value="1" />
  <parameter name="PHY_DDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR2_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_REORDER_READ" value="enable" />
  <parameter name="MEM_DDR4_RCD_ODT_IBT_ENUM" value="DDR4_RCD_ODT_IBT_100" />
  <parameter name="SEC_HMC_CFG_MEM_IF_BANKADDR_WIDTH" value="bank_width_3" />
  <parameter name="PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="SEC_HMC_CFG_ARBITER_TYPE" value="twot" />
  <parameter name="MEM_RLD2_DM_WIDTH" value="1" />
  <parameter name="PORT_CAL_MASTER_WDATA_WIDTH" value="32" />
  <parameter name="MEM_DDR3_W_ODT0_1X1" value="on" />
  <parameter name="CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_BANK_GROUP_WIDTH" value="2" />
  <parameter name="MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PINS_C2L_DRIVEN_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT0" value="," />
  <parameter name="MEM_DDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT2" value="," />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT1" value="," />
  <parameter name="MEM_LPDDR3_TWLS_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT3" value="," />
  <parameter name="PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_COL_CMD_SLOT" value="2" />
  <parameter name="PHY_DDR3_PING_PONG_EN" value="false" />
  <parameter
     name="EX_DESIGN_GUI_DDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
  <parameter name="BOARD_QDR4_RCLK_ISI_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_MPS_EXIT_CS_TO_CKE" value="0" />
  <parameter name="PHY_REF_CLK_FREQ_MHZ" value="133.333" />
  <parameter name="MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="DIAG_DDR4_INTERFACE_ID" value="0" />
  <parameter name="PLL_SIM_PHYCLK_FB_FREQ_PS" value="3776" />
  <parameter name="PHY_QDR2_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PORT_MEM_PAR_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PINS_DB_IN_BYPASS_10" value="0" />
  <parameter name="SEC_HMC_CFG_SB_CG_DISABLE" value="disable" />
  <parameter name="DIAG_RLD3_INTERFACE_ID" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_11" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_12" value="0" />
  <parameter name="BOARD_RLD3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="BOARD_DDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PORT_MEM_QKB_WIDTH" value="1" />
  <parameter name="PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_0" value="50177" />
  <parameter name="PHY_RLD3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TDQSCKDS" value="450" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="MEM_DDR3_TDQSCKDM" value="900" />
  <parameter name="PORT_AFI_RAS_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TDQSCKDL" value="1200" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="SEQ_SYNTH_CPU_CLK_DIVIDE" value="2" />
  <parameter name="CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DATA_CALIBRATED_OCT" value="true" />
  <parameter name="PHY_QDR4_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_10" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_11" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_12" value="0" />
  <parameter name="DIAG_RLD3_BYPASS_USER_STAGE" value="true" />
  <parameter name="SEC_HMC_CFG_ROW_CMD_SLOT" value="1" />
  <parameter name="PHY_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="BOARD_DDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="SEC_HMC_CFG_RD_AP_TO_VALID" value="12" />
  <parameter name="MEM_LPDDR3_DQS_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_WR_ODT_PERIOD" value="6" />
  <parameter name="SEC_HMC_CFG_PERIOD_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="CTRL_DDR4_STARVE_LIMIT" value="10" />
  <parameter name="BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="SEC_HMC_CFG_RD_ODT_PERIOD" value="6" />
  <parameter name="SEC_HMC_CFG_WR_TO_PCH" value="16" />
  <parameter name="BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="0" />
  <parameter name="PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="0" />
  <parameter name="PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="0" />
  <parameter name="CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR_DIFF_BG" value="0" />
  <parameter name="MEM_DDR4_TDQSQ_UI" value="0.16" />
  <parameter name="PORT_MEM_QKA_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PORT_AFI_WDATA_DINV_WIDTH" value="1" />
  <parameter name="PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
  <parameter name="MEM_RLD3_DEVICE_DEPTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PRI_HMC_CFG_DDR4_MPS_ADDR_MIRROR" value="0" />
  <parameter name="PORT_CAL_DEBUG_OUT_BYTEEN_WIDTH" value="4" />
  <parameter name="CTRL_LPDDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_REORDER_EN" value="true" />
  <parameter name="BOARD_DDR4_RDATA_ISI_NS" value="0.0" />
  <parameter name="PRI_HMC_CFG_MPR_TO_VALID" value="0" />
  <parameter name="PORT_MEM_DINVB_WIDTH" value="1" />
  <parameter name="CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="SEC_HMC_CFG_WR_ODT_ON" value="0" />
  <parameter name="PORT_MEM_WE_N_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_20" value="0" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_11" value="0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_14" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_15" value="0" />
  <parameter name="MEM_RLD3_DATA_LATENCY_MODE_ENUM" value="RLD3_DL_RL16_WL17" />
  <parameter name="PORT_MEM_DQA_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_19" value="0" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR" value="7" />
  <parameter name="MEM_DDR4_TDQSCK_DERV_PS" value="2" />
  <parameter name="MEM_DDR4_CKE_PER_DIMM" value="1" />
  <parameter name="PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="MEM_QDR2_BWS_EN" value="true" />
  <parameter name="PRI_HMC_CFG_WR_TO_RD" value="14" />
  <parameter name="DIAG_QDR2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TQSH_CYC" value="0.4" />
  <parameter name="MEM_DDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="BOARD_DDR3_TIH_DERATING_PS" value="0" />
  <parameter name="CTRL_DDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_RLD3_TQKQ_MAX_PS" value="75" />
  <parameter
     name="PHY_RLD3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_QDR4_DATA_INV_ENA" value="true" />
  <parameter name="PINS_RATE_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_DDR4_RCD_CA_IBT_ENUM" value="DDR4_RCD_CA_IBT_100" />
  <parameter name="MEM_DDR4_R_ODT0_1X1" value="off" />
  <parameter name="DIAG_RLD3_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_TTL_BANK_ADDR_WIDTH" value="2" />
  <parameter name="DIAG_RLD2_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RLD2_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_CONFIG_ENUM" value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
  <parameter name="PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DINV_WIDTH" value="4" />
  <parameter name="MEM_LPDDR3_TMRR_CK_CYC" value="4" />
  <parameter name="PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_TRAS_CYC" value="36" />
  <parameter name="PHY_RLD2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="DIAG_BYPASS_USER_STAGE" value="true" />
  <parameter name="BOARD_LPDDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PORT_MEM_QKA_N_WIDTH" value="1" />
  <parameter name="PHY_DDR3_REF_CLK_FREQ_MHZ" value="133.333" />
  <parameter name="MEM_RLD3_TDH_DC_MV" value="100" />
  <parameter name="PRI_HMC_CFG_16_ACT_TO_ACT" value="0" />
  <parameter name="PORT_MEM_CQ_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PORT_AFI_RM_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TWR_CYC" value="16" />
  <parameter name="BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_0" value="0" />
  <parameter name="DIAG_ABSTRACT_PHY_RLAT" value="16" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR" value="2" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="true" />
  <parameter name="PLL_M_CNT_BYPASS_EN" value="false" />
  <parameter name="DIAG_FAST_SIM_OVERRIDE" value="FAST_SIM_OVERRIDE_DEFAULT" />
  <parameter name="SEC_WDATA_LANE_INDEX" value="3" />
  <parameter name="MEM_LPDDR3_CK_WIDTH" value="1" />
  <parameter name="PRI_HMC_CFG_MEM_CLK_DISABLE_ENTRY_CYC" value="13" />
  <parameter name="BOARD_QDR2_WCLK_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_3" value="0" />
  <parameter name="DIAG_RLD3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PRI_HMC_CFG_CS_TO_CHIP_MAPPING" value="33825" />
  <parameter name="MEM_DDR4_TREFI_US" value="7.8" />
  <parameter name="MEM_RLD2_CS_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_CS_TO_CHIP_MAPPING" value="33825" />
  <parameter name="PHY_QDR4_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="SEC_HMC_CFG_16_ACT_TO_ACT" value="0" />
  <parameter name="PRI_HMC_CFG_DQSTRK_TO_VALID" value="3" />
  <parameter name="PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_CFG_GEN_SBE" value="false" />
  <parameter name="PORT_MEM_DM_PINLOC_12" value="0" />
  <parameter
     name="MEM_DDR4_AC_PARITY_LATENCY"
     value="DDR4_AC_PARITY_LATENCY_DISABLE" />
  <parameter name="PORT_MEM_DM_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_10" value="0" />
  <parameter name="PHY_LPDDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="CTRL_DDR4_ECC_EN" value="false" />
  <parameter name="MEM_RLD2_DM_EN" value="true" />
  <parameter name="BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="PHY_RLD2_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
  <parameter name="PORT_AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
  <parameter name="PORT_MEM_ODT_PINLOC_3" value="0" />
  <parameter name="PORT_AFI_BA_WIDTH" value="1" />
  <parameter name="PORT_MEM_ODT_PINLOC_2" value="0" />
  <parameter name="PRI_HMC_CFG_RFSH_WARN_THRESHOLD" value="4" />
  <parameter name="PORT_MEM_ODT_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_ODT_PINLOC_0" value="53249" />
  <parameter name="MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
  <parameter name="PORT_MEM_ODT_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_ODT_PINLOC_4" value="0" />
  <parameter name="PRI_HMC_CFG_ROW_CMD_SLOT" value="1" />
  <parameter name="MEM_DDR4_TINIT_CK" value="499" />
  <parameter name="PORT_MEM_PAR_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT0" value="(Drive) RZQ/7,-,-,-" />
  <parameter name="DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="MEM_DDR3_TRFC_NS" value="260.0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_0" value="0" />
  <parameter name="MEM_DDR4_CHIP_ID_WIDTH" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_CA_WIDTH" value="1" />
  <parameter name="PORT_AFI_RDATA_WIDTH" value="1" />
  <parameter name="PORT_CTRL_ECC_WRITE_INFO_WIDTH" value="15" />
  <parameter name="PHY_LPDDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PORT_MEM_K_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_CS_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_2" value="0" />
  <parameter name="PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
  <parameter name="MEM_DDR4_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_TTL_BANK_GROUP_WIDTH" value="2" />
  <parameter name="SEC_HMC_CFG_REORDER_READ" value="enable" />
  <parameter name="CTRL_DDR4_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR4_USE_DEFAULT_ODT" value="true" />
  <parameter name="PHY_RLD3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_RTT_WR_ENUM" value="DDR4_RTT_WR_ODT_DISABLED" />
  <parameter name="BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_LOCAL_IF_CS_WIDTH" value="cs_width_0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter
     name="EX_DESIGN_GUI_RLD2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_DQ_PINLOC_15" value="110207079" />
  <parameter name="PORT_DFT_NF_PLL_NUM_SHIFT_WIDTH" value="3" />
  <parameter name="BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_16" value="115455082" />
  <parameter name="PORT_MEM_DQ_PINLOC_13" value="101808221" />
  <parameter name="PORT_MEM_DQ_PINLOC_14" value="107056226" />
  <parameter name="PORT_MEM_DQ_PINLOC_11" value="91314261" />
  <parameter name="PHY_LPDDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQ_PINLOC_12" value="96562266" />
  <parameter name="BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_10" value="48280620" />
  <parameter name="PHY_LPDDR3_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_RWA_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_DQ_PINLOC_19" value="129099897" />
  <parameter name="PORT_MEM_DQ_PINLOC_17" value="120703087" />
  <parameter
     name="PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_DQ_PINLOC_18" value="123851892" />
  <parameter name="BOARD_QDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="PRI_HMC_CFG_MMR_CMD_TO_VALID" value="16" />
  <parameter name="DIAG_LPDDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR3_DQS_WIDTH" value="8" />
  <parameter name="PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DKB_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT0" value="," />
  <parameter name="DIAG_QDR2_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_QDR4_TWL_CYC" value="5" />
  <parameter name="DIAG_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT3" value="," />
  <parameter name="PORT_MEM_DINVB_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT2" value="," />
  <parameter name="MEM_DDR4_R_DERIVED_ODT1" value="," />
  <parameter name="DIAG_RLD2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CK_CALIBRATED_OCT" value="false" />
  <parameter name="MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
  <parameter name="PRI_HMC_CFG_PDN_PERIOD" value="0" />
  <parameter name="MEM_DDR3_ROW_ADDR_WIDTH" value="12" />
  <parameter name="MEM_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="SEC_HMC_CFG_OPEN_PAGE_EN" value="enable" />
  <parameter name="CTRL_USER_PRIORITY_EN" value="false" />
  <parameter name="PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PRI_HMC_CFG_USER_RFSH_EN" value="disable" />
  <parameter name="MEM_DDR3_TDQSCK_PS" value="180" />
  <parameter name="PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TIS_AC_MV" value="150" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ0" value="15" />
  <parameter name="DIAG_QDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ3" value="61440" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ2" value="3840" />
  <parameter name="PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ1" value="240" />
  <parameter name="PHY_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSS_CYC" value="0.27" />
  <parameter name="DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_CS_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_40" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0" />
  <parameter name="MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PORT_MEM_DQ_PINLOC_41" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0" />
  <parameter name="DIAG_QDR2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="117" />
  <parameter name="MEM_QDR4_DEVICE_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="117" />
  <parameter name="PINS_C2L_DRIVEN_10" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_14" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="117" />
  <parameter name="PORT_MEM_A_PINLOC_13" value="0" />
  <parameter name="MEM_DDR3_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PORT_MEM_A_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_48" value="0" />
  <parameter name="PHY_QDR4_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_C2L_DRIVEN_12" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_46" value="0" />
  <parameter name="PINS_C2L_DRIVEN_11" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_47" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_44" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_46" value="0" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD" value="2" />
  <parameter name="PORT_MEM_DQA_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_44" value="0" />
  <parameter name="PORT_AFI_WDATA_VALID_WIDTH" value="1" />
  <parameter name="MEM_DDR3_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="PORT_MEM_DQA_PINLOC_47" value="0" />
  <parameter name="PRI_HMC_CFG_ADDR_ORDER" value="chip_row_bank_col" />
  <parameter name="PORT_MEM_DQA_PINLOC_48" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_4" value="0" />
  <parameter name="PINS_USAGE_12" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_1" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
  <parameter name="MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
  <parameter name="PORT_MEM_K_PINLOC_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PORT_MEM_K_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CS_N_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
  <parameter name="DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PORT_MEM_K_PINLOC_2" value="0" />
  <parameter name="PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDL" value="614" />
  <parameter name="BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_Q_PINLOC_7" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCKDM" value="511" />
  <parameter name="PORT_MEM_Q_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_8" value="0" />
  <parameter name="BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_Q_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_2" value="0" />
  <parameter name="PRI_HMC_CFG_DQSTRK_TO_VALID_LAST" value="24" />
  <parameter name="PORT_MEM_Q_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_4" value="0" />
  <parameter name="BOARD_QDR4_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PORT_MEM_Q_PINLOC_1" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCKDS" value="220" />
  <parameter name="PORT_MEM_Q_PINLOC_0" value="0" />
  <parameter name="MEM_DDR4_R_DERIVED_ODTN" value="," />
  <parameter name="DIAG_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PINS_INVERT_WR_0" value="545392672" />
  <parameter
     name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PINS_INVERT_WR_1" value="133152" />
  <parameter name="PINS_INVERT_WR_2" value="536870912" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="DIAG_QDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PINS_INVERT_WR_3" value="545392672" />
  <parameter name="PINS_INVERT_WR_4" value="2080" />
  <parameter name="PINS_INVERT_WR_5" value="0" />
  <parameter name="PINS_INVERT_WR_6" value="0" />
  <parameter name="PINS_INVERT_WR_7" value="0" />
  <parameter name="PINS_INVERT_WR_8" value="0" />
  <parameter name="PINS_INVERT_WR_9" value="0" />
  <parameter name="DBI_WR_ENABLE" value="false" />
  <parameter name="PORT_DFT_NF_IOAUX_PIO_OUT_WIDTH" value="8" />
  <parameter name="PORT_AFI_PE_N_WIDTH" value="1" />
  <parameter name="MEM_RLD2_BL" value="4" />
  <parameter name="PORT_MEM_DQ_PINLOC_26" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_25" value="0" />
  <parameter name="MEM_RLD2_QK_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PRI_HMC_CFG_MPS_DQSTRK_DISABLE" value="disable" />
  <parameter name="PORT_MEM_DQ_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_30" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_31" value="0" />
  <parameter name="PRI_HMC_CFG_MRR_TO_VALID" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_20" value="134347902" />
  <parameter
     name="MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_21" value="133249" />
  <parameter name="EX_DESIGN_GUI_RLD3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_MEM_DQA_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_21" value="0" />
  <parameter name="MEM_DDR3_TRAS_NS" value="33.0" />
  <parameter name="PORT_MEM_DQA_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_25" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_29" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_26" value="0" />
  <parameter name="SEC_HMC_CFG_MPS_DQSTRK_DISABLE" value="disable" />
  <parameter name="PORT_MEM_DQA_PINLOC_29" value="0" />
  <parameter name="MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
  <parameter name="CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
  <parameter name="PHY_LPDDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXT_DOCS" value="false" />
  <parameter name="MEM_DDR4_ALERT_PAR_EN" value="true" />
  <parameter name="DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PRI_HMC_CFG_POWER_SAVING_EXIT_CYC" value="3" />
  <parameter name="PORT_MEM_DQ_PINLOC_30" value="0" />
  <parameter name="PORT_AFI_LBK0_N_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PINS_USAGE_10" value="0" />
  <parameter name="DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
  <parameter name="PINS_USAGE_11" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_37" value="0" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_35" value="0" />
  <parameter name="BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_33" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_41" value="0" />
  <parameter name="MEM_DDR4_TTL_RM_WIDTH" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PORT_MEM_DQ_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_42" value="0" />
  <parameter name="MEM_LPDDR3_DRV_STR" value="LPDDR3_DRV_STR_40D_40U" />
  <parameter name="PORT_MEM_DQ_PINLOC_31" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_32" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_40" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_34" value="0" />
  <parameter name="MEM_RLD2_TDS_NS" value="0.17" />
  <parameter name="PORT_MEM_DKA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_35" value="0" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PORT_MEM_DKA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_REF_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_32" value="0" />
  <parameter name="MEM_QDR4_BL" value="2" />
  <parameter name="PORT_MEM_DKA_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_33" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_37" value="0" />
  <parameter name="PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_DDR4_WCLK_ISI_NS" value="0.0" />
  <parameter name="SEC_RDATA_TILE_INDEX" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR_DIFF_CHIP" value="3" />
  <parameter name="DIAG_RLD2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TTL_ODT_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TDH_NS" value="0.17" />
  <parameter name="DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PRI_HMC_CFG_WR_ODT_PERIOD" value="6" />
  <parameter name="PORT_MEM_DKB_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_ADDR_WIDTH" value="12" />
  <parameter name="MEM_DDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_TTL_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_DDR3_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_RLD3_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_QDR2_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_CTRL_AMM_BCOUNT_WIDTH" value="7" />
  <parameter name="PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_DEFAULT_VREFOUT" value="true" />
  <parameter name="MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="BOARD_QDR2_K_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="MEM_DDR3_DLL_EN" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="SEC_HMC_CFG_ACT_TO_PCH" value="18" />
  <parameter name="MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
  <parameter name="SEC_HMC_CFG_MMR_CMD_TO_VALID" value="16" />
  <parameter name="SEC_HMC_CFG_4_ACT_TO_ACT" value="18" />
  <parameter name="CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_QDR2_TSD_NS" value="0.23" />
  <parameter
     name="PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PLL_VCO_FREQ_PS_STR" value="938 ps" />
  <parameter name="PHY_DDR4_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_REF_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_LBK1_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PHY_QDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR3" value="242406" />
  <parameter name="EX_DESIGN_GUI_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_AUTOGEN_WCNT" value="129" />
  <parameter name="PLL_REF_CLK_FREQ_PS_STR_FROM_API" value="7504 ps" />
  <parameter name="PHY_QDR2_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR5" value="0" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR4" value="961412" />
  <parameter name="DIAG_EXPOSE_DFT_SIGNALS" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="266.66674999999998" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="533.33349999999996" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="266.66674999999998" />
  <parameter name="MEM_DDR4_TREFI_CYC" value="8320" />
  <parameter name="DIAG_DDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="152.381" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="152.381" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="SEC_HMC_CFG_SRF_TO_ZQ_CAL" value="129" />
  <parameter name="PHY_QDR4_PING_PONG_EN" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DKB_WIDTH" value="1" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_1" value="0" />
  <parameter name="CTRL_QDR4_AVL_SYMBOL_WIDTH" value="9" />
  <parameter name="DIAG_QDR2_ABSTRACT_PHY" value="false" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_0" value="0" />
  <parameter name="MEM_RLD2_TQKH_HCYC" value="0.9" />
  <parameter name="MEM_LPDDR3_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TTL_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TTL_DQ_WIDTH" value="64" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_TTL_DATA_WIDTH" value="64" />
  <parameter name="MEM_DDR4_TDVWP_UI" value="0.72" />
  <parameter name="PHY_LPDDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PORT_CTRL_SELF_REFRESH_REQ_WIDTH" value="4" />
  <parameter name="CTRL_RLD2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_TRCD_CYC" value="14" />
  <parameter name="PORT_MEM_RPS_N_PINLOC_0" value="0" />
  <parameter name="PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR_DIFF_BG" value="0" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_LPDDR3_TIH_PS" value="100" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="PORT_MEM_DQS_PINLOC_12" value="0" />
  <parameter name="PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQS_PINLOC_11" value="0" />
  <parameter name="MEM_DDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="DIAG_QDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_DQS_PINLOC_10" value="0" />
  <parameter name="PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
  <parameter name="MEM_DDR3_TTL_ODT_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_LDB_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_DDR4_DQS_WIDTH" value="8" />
  <parameter name="MEM_LPDDR3_TRCD_CYC" value="17" />
  <parameter name="PRI_HMC_CFG_REORDER_RDATA" value="enable" />
  <parameter name="PRI_HMC_CFG_WR_ODT_ON" value="0" />
  <parameter name="BOARD_DDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="PRI_HMC_CFG_RB_RESERVED_ENTRY" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_1" value="145895565" />
  <parameter name="PORT_MEM_WE_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_0" value="149044256" />
  <parameter name="MEM_DDR4_DQ_PER_DQS" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_3" value="139597959" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_2" value="142746762" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_5" value="81875040" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_4" value="113369220" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_USE_RS232_UART" value="false" />
  <parameter name="PRI_HMC_CFG_SHORT_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_LPDDR3_TIS_PS" value="75" />
  <parameter name="MEM_RLD3_WRITE_PROTOCOL_ENUM" value="RLD3_WRITE_1BANK" />
  <parameter name="DIAG_SOFT_NIOS_MODE" value="SOFT_NIOS_MODE_DISABLED" />
  <parameter name="PINS_GPIO_MODE_11" value="0" />
  <parameter name="MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
  <parameter name="PINS_GPIO_MODE_10" value="0" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PINS_GPIO_MODE_12" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_7" value="75572298" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_6" value="78721101" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_9" value="37801013" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_8" value="57731131" />
  <parameter name="PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_CONFIG_ENUM" value="CONFIG_PHY_ONLY" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_Q_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_DQSTRK_TO_VALID_LAST" value="24" />
  <parameter name="MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="PORT_MEM_DK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PRI_HMC_CFG_SRF_AUTOEXIT_EN" value="disable" />
  <parameter name="PLL_FBCLK_MUX_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="PRI_HMC_CFG_ACT_TO_PCH" value="18" />
  <parameter name="PLL_FBCLK_MUX_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="MEM_DDR4_TRRD_L_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODTN" value="," />
  <parameter name="MEM_DDR4_TRCD_NS" value="15.0" />
  <parameter name="PORT_MEM_LBK0_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_DQ_WIDTH" value="64" />
  <parameter name="MEM_LPDDR3_TWL_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT2" value="," />
  <parameter name="BOARD_LPDDR3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT3" value="," />
  <parameter name="MEM_DDR4_TRTP_CYC" value="9" />
  <parameter name="PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP"
     value="Range 2 - 45% to 77.5%" />
  <parameter
     name="DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_LPDDR3_DM_EN" value="true" />
  <parameter name="DIAG_DDR4_CAL_ADDR0" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT0" value="," />
  <parameter name="DIAG_DDR4_CAL_ADDR1" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT1" value="," />
  <parameter name="BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter
     name="EX_DESIGN_GUI_QDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_DDR4_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_QDR2_THA_NS" value="0.18" />
  <parameter name="BOARD_LPDDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
  <parameter name="BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_AUTOGEN_WCNT" value="11" />
  <parameter name="PORT_MEM_D_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_12" value="0" />
  <parameter name="PHY_DDR4_DEFAULT_IO" value="true" />
  <parameter name="PORT_MEM_D_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_17" value="0" />
  <parameter name="DIAG_DDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PORT_MEM_D_PINLOC_16" value="0" />
  <parameter name="MEM_DDR4_ALERT_N_AC_PIN" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PORT_MEM_D_PINLOC_19" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_18" value="0" />
  <parameter name="CTRL_LPDDR3_MMR_EN" value="false" />
  <parameter name="PORT_CTRL_ECC_CMD_INFO_WIDTH" value="3" />
  <parameter name="PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_QK_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_4" value="0" />
  <parameter name="PREAMBLE_MODE" value="preamble_one_cycle" />
  <parameter name="PORT_MEM_QK_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_CKE_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_0" value="0" />
  <parameter name="PLL_REF_CLK_FREQ_PS_STR" value="7504 ps" />
  <parameter name="PORT_MEM_QK_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_23" value="0" />
  <parameter name="PRI_HMC_CFG_DQS_TRACKING_EN" value="disable" />
  <parameter name="PORT_MEM_D_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_21" value="0" />
  <parameter name="BOARD_LPDDR3_TIH_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_27" value="0" />
  <parameter name="BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="PORT_MEM_D_PINLOC_26" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_25" value="0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_DDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_DDR4_RCD_CS_IBT_ENUM" value="DDR4_RCD_CS_IBT_100" />
  <parameter name="CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_29" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_REORDER_EN" value="true" />
  <parameter name="PHY_DDR3_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="BOARD_DDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="SEC_HMC_CFG_SRF_ENTRY_EXIT_BLOCK" value="presrfexit" />
  <parameter name="MEM_QDR4_DQ_PER_RD_GROUP" value="18" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TINIT_US" value="500" />
  <parameter name="MEM_DDR4_TRP_CYC" value="14" />
  <parameter name="PINS_DB_OE_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="SEC_HMC_CFG_COL_CMD_SLOT" value="2" />
  <parameter name="DIAG_QDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="SEC_HMC_CFG_USER_RFSH_EN" value="disable" />
  <parameter name="MEM_DDR4_CKE_WIDTH" value="1" />
  <parameter name="PHY_RLD2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="PORT_MEM_BA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TIH_DC_MV" value="100" />
  <parameter name="PORT_MEM_BA_PINLOC_1" value="83" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_BA_PINLOC_0" value="86066179" />
  <parameter name="PLL_MAPPED_EXTERNAL_PLL_MODE" value="false" />
  <parameter name="PORT_HPS_EMIF_E2H_WIDTH" value="4096" />
  <parameter
     name="CTRL_LPDDR3_ADDR_ORDER_ENUM"
     value="LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="DIAG_RLD2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_0" value="0" />
  <parameter name="PRI_HMC_CFG_PDN_TO_VALID" value="14" />
  <parameter name="PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_CFG_GEN_DBE" value="false" />
  <parameter name="PORT_MEM_RESET_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RCD_COMMAND_LATENCY" value="1" />
  <parameter name="DIAG_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR4_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
  <parameter name="MEM_LPDDR3_TRTP_CYC" value="6" />
  <parameter name="PORT_MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_RLD2_WIDTH_EXPANDED" value="false" />
  <parameter name="PRI_HMC_CFG_ARBITER_TYPE" value="twot" />
  <parameter name="PHY_QDR2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
  <parameter name="CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CTRL_DDR4_REORDER_EN" value="true" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PLL_C_CNT_BYPASS_EN_1" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_0" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_3" value="false" />
  <parameter name="PORT_CTRL_USER_REFRESH_REQ_WIDTH" value="4" />
  <parameter name="PLL_C_CNT_BYPASS_EN_2" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_5" value="true" />
  <parameter name="PLL_C_CNT_BYPASS_EN_4" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_7" value="true" />
  <parameter name="BOARD_DDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter
     name="EX_DESIGN_GUI_RLD3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PLL_C_CNT_BYPASS_EN_6" value="true" />
  <parameter name="BOARD_DDR4_TIH_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS" />
  <parameter name="MEM_DDR4_TMRD_CK_CYC" value="8" />
  <parameter name="PLL_C_CNT_BYPASS_EN_8" value="true" />
  <parameter name="MEM_LPDDR3_TMRW_CK_CYC" value="10" />
  <parameter name="BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PHY_DDR3_DEFAULT_IO" value="false" />
  <parameter name="MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PRI_HMC_CFG_ARF_TO_VALID" value="140" />
  <parameter name="PHY_QDR4_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_A_PINLOC_4" value="71" />
  <parameter name="PORT_MEM_A_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_2" value="70322241" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PORT_MEM_A_PINLOC_3" value="73471044" />
  <parameter name="PORT_MEM_DQA_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_0" value="64024588" />
  <parameter name="PORT_MEM_A_PINLOC_1" value="67173438" />
  <parameter name="PORT_MEM_DQA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QK_N_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DQA_PINLOC_3" value="0" />
  <parameter name="MEM_DDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="PORT_MEM_DQA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_5" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="EX_DESIGN_GUI_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_MEM_DQA_PINLOC_0" value="0" />
  <parameter name="MEM_DDR3_ODT_WIDTH" value="1" />
  <parameter name="PORT_MEM_QKA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR4_AC_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_QKA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_3" value="0" />
  <parameter name="PORT_CTRL_MMR_SLAVE_BCOUNT_WIDTH" value="2" />
  <parameter name="PINS_OCT_MODE_2" value="1040187392" />
  <parameter name="PORT_MEM_DINVB_PINLOC_1" value="0" />
  <parameter name="PLL_C_CNT_HIGH_0" value="2" />
  <parameter name="PINS_OCT_MODE_3" value="536477599" />
  <parameter name="PORT_MEM_DINVB_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_HIGH_1" value="1" />
  <parameter name="PINS_OCT_MODE_0" value="1048569854" />
  <parameter name="PLL_C_CNT_HIGH_2" value="2" />
  <parameter name="PINS_OCT_MODE_1" value="130975" />
  <parameter name="SEC_HMC_CFG_RB_RESERVED_ENTRY" value="8" />
  <parameter name="PLL_C_CNT_HIGH_3" value="4" />
  <parameter name="MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
  <parameter name="PORT_MEM_QKA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_LRDIMM_EXTENDED_CONFIG" value="000000000000000000" />
  <parameter name="MEM_QDR2_TWL_CYC" value="1" />
  <parameter name="PLL_C_CNT_HIGH_8" value="256" />
  <parameter name="PINS_OCT_MODE_8" value="0" />
  <parameter name="PINS_OCT_MODE_9" value="0" />
  <parameter name="PRI_HMC_CFG_MPS_TO_VALID" value="0" />
  <parameter name="PINS_OCT_MODE_6" value="0" />
  <parameter name="PLL_C_CNT_HIGH_4" value="4" />
  <parameter name="PINS_OCT_MODE_7" value="0" />
  <parameter name="PLL_C_CNT_HIGH_5" value="256" />
  <parameter name="PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_OCT_MODE_4" value="2046" />
  <parameter name="PLL_C_CNT_HIGH_6" value="256" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="PINS_OCT_MODE_5" value="0" />
  <parameter name="PLL_C_CNT_HIGH_7" value="256" />
  <parameter name="MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
  <parameter name="CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PORT_MEM_RWB_N_PINLOC_0" value="0" />
  <parameter name="PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_WIDTH" value="36" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_TINIT_US" value="500" />
  <parameter name="DIAG_USE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="DIAG_LPDDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PORT_MEM_DINVB_PINLOC_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
  <parameter name="MEM_DDR4_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="117.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="117.0" />
  <parameter name="CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="DIAG_DDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="117.0" />
  <parameter name="PHY_QDR2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_PERIOD_DQSTRK_INTERVAL" value="512" />
  <parameter name="PLL_CP_SETTING" value="pll_cp_setting28" />
  <parameter name="MEM_QDR4_TQH_CYC" value="0.4" />
  <parameter name="PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
  <parameter name="DIAG_DDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PINS_GPIO_MODE_0" value="0" />
  <parameter name="MEM_DATA_MASK_EN" value="true" />
  <parameter name="PRI_HMC_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT0" value="," />
  <parameter name="PINS_GPIO_MODE_2" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT1" value="," />
  <parameter name="PINS_GPIO_MODE_1" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT2" value="," />
  <parameter name="PINS_GPIO_MODE_4" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT3" value="," />
  <parameter name="PINS_GPIO_MODE_3" value="0" />
  <parameter name="PORT_MEM_AINV_PINLOC_0" value="0" />
  <parameter name="PINS_GPIO_MODE_6" value="0" />
  <parameter name="PORT_AFI_WE_N_WIDTH" value="1" />
  <parameter name="PINS_GPIO_MODE_5" value="0" />
  <parameter name="PINS_GPIO_MODE_8" value="0" />
  <parameter name="PINS_GPIO_MODE_7" value="0" />
  <parameter name="SEC_HMC_CFG_SRF_TO_VALID" value="257" />
  <parameter name="PINS_GPIO_MODE_9" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
  <parameter name="MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
  <parameter name="MEM_DDR4_MR5" value="0" />
  <parameter name="PLL_VCO_FREQ_PS_STR_FROM_API" value="938 ps" />
  <parameter name="MEM_DDR4_MR4" value="0" />
  <parameter
     name="DIAG_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PLL_C_CNT_OUT_EN_8" value="false" />
  <parameter name="MEM_DDR4_MR6" value="0" />
  <parameter name="MEM_DDR4_MR1" value="0" />
  <parameter name="PLL_C_CNT_OUT_EN_5" value="false" />
  <parameter name="MEM_DDR4_MR0" value="0" />
  <parameter name="PLL_C_CNT_OUT_EN_4" value="true" />
  <parameter name="PHY_RLD2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MR3" value="0" />
  <parameter name="PLL_C_CNT_OUT_EN_7" value="false" />
  <parameter name="MEM_DDR4_MR2" value="0" />
  <parameter name="PLL_C_CNT_OUT_EN_6" value="false" />
  <parameter name="LANE_TIDS_1" value="168067584" />
  <parameter name="LANE_TIDS_0" value="403177984" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODTN" value="," />
  <parameter name="LANE_TIDS_3" value="9746" />
  <parameter name="LANE_TIDS_2" value="35717208" />
  <parameter name="LANE_TIDS_5" value="0" />
  <parameter name="CTRL_DDR4_SELF_REFRESH_EN" value="false" />
  <parameter name="LANE_TIDS_4" value="0" />
  <parameter name="LANE_TIDS_7" value="0" />
  <parameter name="LANE_TIDS_6" value="0" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="LANE_TIDS_9" value="0" />
  <parameter name="LANE_TIDS_8" value="0" />
  <parameter name="PORT_MEM_BG_WIDTH" value="1" />
  <parameter name="PLL_N_CNT_BYPASS_EN" value="true" />
  <parameter name="PORT_CAL_DEBUG_ADDRESS_WIDTH" value="24" />
  <parameter name="PLL_C_CNT_OUT_EN_1" value="true" />
  <parameter name="MEM_RLD2_DQ_WIDTH" value="9" />
  <parameter name="PORT_DFT_NF_CORE_CLK_LOCKED_WIDTH" value="2" />
  <parameter name="PLL_C_CNT_OUT_EN_0" value="true" />
  <parameter name="PLL_C_CNT_OUT_EN_3" value="true" />
  <parameter name="PLL_C_CNT_OUT_EN_2" value="true" />
  <parameter name="PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
  <parameter name="PORT_MEM_LBK0_N_PINLOC_0" value="0" />
  <parameter name="CENTER_TIDS_AUTOGEN_WCNT" value="3" />
  <parameter name="DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
  <parameter name="BOARD_LPDDR3_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="SEC_HMC_CFG_MPR_TO_VALID" value="0" />
  <parameter name="MEM_QDR4_DK_WIDTH" value="4" />
  <parameter name="BOARD_DDR3_RDATA_ISI_NS" value="0.14" />
  <parameter name="PORT_MEM_QKA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_R_ODTN_1X1" value="Rank 0" />
  <parameter name="SEC_HMC_CFG_PDN_TO_VALID" value="14" />
  <parameter name="PORT_MEM_QK_N_PINLOC_2" value="0" />
  <parameter name="PINS_WDB_AUTOGEN_WCNT" value="39" />
  <parameter name="PORT_MEM_QK_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_5" value="0" />
  <parameter name="MEM_QDR2_TCQH_NS" value="0.71" />
  <parameter name="PINS_DB_OUT_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="PORT_MEM_QK_N_PINLOC_0" value="0" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT_DIFF_BG" value="0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR4_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD_DIFF_CHIP" value="4" />
  <parameter name="CTRL_DDR3_STARVE_LIMIT" value="10" />
  <parameter name="PORT_CAL_DEBUG_RDATA_WIDTH" value="32" />
  <parameter name="PORT_MEM_CKE_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_QDR2_DATA_WIDTH" value="36" />
  <parameter name="MEM_LPDDR3_TRAS_NS" value="42.5" />
  <parameter name="BOARD_RLD3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_DDR3_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_QDR4_WIDTH_EXPANDED" value="false" />
  <parameter name="PORT_MEM_DQB_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_7" value="0" />
  <parameter name="MEM_DDR4_R_ODT1_2X2" value="off,off" />
  <parameter name="PORT_MEM_DQB_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_WLSELECT" value="Set A" />
  <parameter name="PORT_MEM_DQB_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR4_TRAS_NS" value="32.0" />
  <parameter name="MEM_LPDDR3_TRFC_NS" value="210.0" />
  <parameter name="PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter
     name="DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_CK_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_SRF_AUTOEXIT_EN" value="disable" />
  <parameter name="PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR4_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
  <parameter name="PORT_CTRL_AMM_ADDRESS_WIDTH" value="22" />
  <parameter name="MEM_RLD3_SPEEDBIN_ENUM" value="RLD3_SPEEDBIN_093E" />
  <parameter name="MEM_DDR4_TRFC_NS" value="260.0" />
  <parameter name="MEM_QDR4_TRL_CYC" value="8" />
  <parameter name="MEM_DDR3_NUM_OF_DIMMS" value="1" />
  <parameter
     name="PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_CA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_1" value="0" />
  <parameter name="MEM_QDR4_CK_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PORT_MEM_CA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_3" value="0" />
  <parameter name="PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_QDR4_CR0" value="0" />
  <parameter name="BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PORT_MEM_CA_PINLOC_9" value="0" />
  <parameter name="MEM_QDR4_CR1" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_8" value="0" />
  <parameter name="MEM_QDR4_CR2" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_7" value="0" />
  <parameter name="MEM_QDR4_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PORT_CTRL_AMM_BYTEEN_WIDTH" value="64" />
  <parameter name="SEC_HMC_CFG_RD_TO_PCH" value="5" />
  <parameter name="PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_WRITE_DBI" value="false" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_WRITEDATA_WIDTH" value="8" />
  <parameter name="PHY_DDR4_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_TTL_CKE_WIDTH" value="1" />
  <parameter name="MEM_RLD3_DQ_PER_DEVICE" value="36" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="MEM_DDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PORT_MEM_AINV_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_LPDDR3_ADDR_WIDTH" value="10" />
  <parameter name="PHY_DDR4_PING_PONG_EN" value="false" />
  <parameter name="MEM_QDR2_TCCQO_NS" value="0.45" />
  <parameter name="IS_HPS" value="false" />
  <parameter name="SEC_HMC_CFG_ZQCL_TO_VALID" value="172" />
  <parameter name="PORT_MEM_WPS_N_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="false" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD_DIFF_CHIP" value="3" />
  <parameter name="PRI_HMC_CFG_WB_RESERVED_ENTRY" value="8" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT_DIFF_BANK" value="4" />
  <parameter name="PORT_AFI_REF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_SPD_139_DB_REV" value="0" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_LRDIMM_EXTENDED_CONFIG" value="" />
  <parameter name="SEC_AC_TILE_INDEX" value="1" />
  <parameter name="SEC_HMC_CFG_PCH_ALL_TO_VALID" value="7" />
  <parameter name="MEM_RLD3_TDS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TINIT_CK" value="499" />
  <parameter name="PORT_MEM_CK_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_SELF_RFSH_ABORT" value="false" />
  <parameter name="PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_QDR2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
  <parameter name="PHY_RLD3_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CAL_MODE" value="0" />
  <parameter name="MEM_DDR3_TRFC_CYC" value="278" />
  <parameter name="SEC_HMC_CFG_PCH_TO_VALID" value="7" />
  <parameter name="EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR4_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="MEM_DDR4_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TRL_CYC" value="10" />
  <parameter name="CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
  <parameter name="PORT_MEM_CK_PINLOC_0" value="57345" />
  <parameter name="PORT_MEM_CK_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CK_PINLOC_4" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="PORT_MEM_CK_PINLOC_1" value="0" />
  <parameter name="PHY_RLD3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PORT_MEM_CK_PINLOC_2" value="0" />
  <parameter name="PORT_CLKS_SHARING_SLAVE_IN_WIDTH" value="32" />
  <parameter name="PINS_INVERT_OE_9" value="0" />
  <parameter name="PORT_MEM_PAR_PINLOC_0" value="0" />
  <parameter name="PLL_VCO_FREQ_MHZ_INT" value="1067" />
  <parameter name="PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_MEM_PAR_PINLOC_1" value="0" />
  <parameter name="MEM_DDR4_WTCL" value="12" />
  <parameter name="PINS_INVERT_OE_6" value="0" />
  <parameter name="PINS_INVERT_OE_5" value="0" />
  <parameter name="MEM_RLD3_DEPTH_EXPANDED" value="false" />
  <parameter name="PINS_INVERT_OE_8" value="0" />
  <parameter name="PINS_INVERT_OE_7" value="0" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PINS_INVERT_OE_2" value="1056444415" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR4" value="961412" />
  <parameter name="PINS_INVERT_OE_1" value="224395199" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR5" value="0" />
  <parameter name="PINS_INVERT_OE_4" value="4094" />
  <parameter name="PINS_INVERT_OE_3" value="1073479615" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR3" value="242406" />
  <parameter name="PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_TDH_PS" value="55" />
  <parameter name="PINS_INVERT_OE_0" value="1056960510" />
  <parameter
     name="PHY_DDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="SEC_HMC_CFG_ENABLE_RC" value="enable" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
  <parameter
     name="PHY_QDR2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_DDR3_TDS_PS" value="53" />
  <parameter name="PHY_QDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TTL_RM_WIDTH" value="0" />
  <parameter name="SEC_HMC_CFG_ADDR_ORDER" value="chip_row_bank_col" />
  <parameter name="PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter
     name="PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PLL_COMPENSATION_MODE" value="emif" />
  <parameter name="PRI_HMC_CFG_RLD3_MULTIBANK_MODE" value="singlebank" />
  <parameter name="BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TRAS_CYC" value="34" />
  <parameter name="PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_QDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_AC_ISI_NS" value="0.0" />
  <parameter name="USER_CLK_RATIO" value="4" />
  <parameter name="PORT_MEM_DQA_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_DB_RTT_NOM_ENUM" value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
  <parameter name="CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_QDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_CK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="IS_ED_SLAVE" value="false" />
  <parameter name="PORT_AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_DDR3_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="PRI_HMC_CFG_RD_AP_TO_VALID" value="12" />
  <parameter name="PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_RLD3_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="PHY_LPDDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="PORT_AFI_AINV_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
  <parameter name="HMC_TIDS_AUTOGEN_WCNT" value="3" />
  <parameter name="PORT_MEM_AP_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
  <parameter name="SEC_HMC_CFG_RLD3_MULTIBANK_REF_DELAY" value="0" />
  <parameter name="BOARD_QDR4_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PORT_AFI_ADDR_WIDTH" value="1" />
  <parameter name="PLL_BW_SEL" value="high" />
  <parameter name="MEM_LPDDR3_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_MR3" value="0" />
  <parameter name="MEM_LPDDR3_MR2" value="0" />
  <parameter name="MEM_LPDDR3_MR1" value="0" />
  <parameter name="PREV_PROTOCOL_ENUM" value="PROTOCOL_DDR3" />
  <parameter name="MEM_LPDDR3_MR11" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_DM_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="SEQ_SIM_OSC_FREQ_MHZ" value="2123" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter
     name="MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
     value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
  <parameter name="DIAG_QDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_QDR4_TQKQ_MAX_PS" value="75" />
  <parameter name="PORT_MEM_DQB_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR4_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_TWR_CYC" value="18" />
  <parameter name="PORT_MEM_CK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_QDR2_TCQDOH_NS" value="-0.09" />
  <parameter name="DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR4_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_SIM_CAL_SLAVE_CLK_FREQ_PS" value="6608" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PORT_CTRL_AST_RD_DATA_WIDTH" value="1" />
  <parameter name="MEM_DDR4_WRITE_CRC" value="false" />
  <parameter name="MEM_DDR3_TTL_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
  <parameter name="MEM_QDR2_BWS_N_WIDTH" value="4" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="22.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="11.2" />
  <parameter name="PORT_MEM_BA_WIDTH" value="3" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="11.2" />
  <parameter name="DIAG_QDR2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_25" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_16" value="0" />
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_CYC" value="3120" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_15" value="0" />
  <parameter name="MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
  <parameter name="SEC_RDATA_LANE_INDEX" value="3" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_14" value="0" />
  <parameter name="MEM_DDR4_VDIVW_TOTAL" value="136" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_26" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_13" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_29" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_12" value="0" />
  <parameter name="MEM_DDR3_RM_WIDTH" value="0" />
  <parameter name="MEM_DDR4_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TFAW_CYC" value="27" />
  <parameter name="CTRL_RLD3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_WPS_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_DDR3_RTT_NOM_ENUM" value="DDR3_RTT_NOM_RZQ_2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_19" value="0" />
  <parameter name="BOARD_DDR3_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="DIAG_RLD2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_18" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_PE_N_WIDTH" value="1" />
  <parameter name="PORT_CAL_DEBUG_OUT_RDATA_WIDTH" value="32" />
  <parameter name="PHY_QDR4_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TDS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_W_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="PRI_HMC_CFG_WR_TO_RD_DIFF_BG" value="0" />
  <parameter name="MEM_DDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_36" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_35" value="0" />
  <parameter name="PRI_HMC_CFG_RD_ODT_ON" value="4" />
  <parameter name="MEM_RLD2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_38" value="0" />
  <parameter name="BOARD_QDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_37" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_39" value="0" />
  <parameter name="PORT_CTRL_ECC_WB_POINTER_WIDTH" value="12" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_30" value="0" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_SIM_REGTEST_MODE" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_32" value="0" />
  <parameter name="PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_31" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_34" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_33" value="0" />
  <parameter name="PORT_CTRL_MMR_SLAVE_ADDRESS_WIDTH" value="10" />
  <parameter name="MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
  <parameter name="PINS_INVERT_WR_12" value="0" />
  <parameter name="MEM_RLD3_ADDR_WIDTH" value="20" />
  <parameter name="PINS_INVERT_WR_11" value="0" />
  <parameter name="MEM_DDR4_RDIMM_CONFIG" value="" />
  <parameter name="MEM_QDR4_TISH_PS" value="150" />
  <parameter name="BOARD_LPDDR3_WDATA_ISI_NS" value="0.0" />
  <parameter
     name="DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PINS_INVERT_WR_10" value="0" />
  <parameter name="PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQB_PINLOC_41" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT0" value="RZQ/2,-,-,-" />
  <parameter name="PORT_MEM_DQB_PINLOC_40" value="0" />
  <parameter name="PLL_M_CNT_IN_SRC" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="MEM_DDR4_TQH_CYC" value="0.38" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD" value="2" />
  <parameter name="PORT_MEM_DQB_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_37" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_35" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="PORT_MEM_DQB_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_33" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="PORT_MEM_DQB_PINLOC_32" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="PORT_MEM_DQB_PINLOC_31" value="0" />
  <parameter name="PRI_HMC_CFG_4_ACT_TO_ACT" value="18" />
  <parameter name="CTRL_MMR_EN" value="false" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR" value="2" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="CTRL_DDR3_ECC_EN" value="false" />
  <parameter name="PORT_MEM_DQB_PINLOC_39" value="0" />
  <parameter name="PHY_TARGET_IS_PRODUCTION" value="true" />
  <parameter name="MEM_DDR4_DB_RTT_WR_ENUM" value="DDR4_DB_RTT_WR_RZQ_3" />
  <parameter name="PORT_MEM_DQB_PINLOC_30" value="0" />
  <parameter name="MEM_QDR4_DQ_WIDTH" value="72" />
  <parameter name="BOARD_DDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_TIS_DERATING_PS" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_27" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_26" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_25" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_24" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_23" value="0" />
  <parameter name="MEM_DDR3_TWR_NS" value="15.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_19" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_LPDDR3_TFAW_CYC" value="40" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_10" value="12312" />
  <parameter name="DIAG_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_USE_ABSTRACT_PHY" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_29" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_28" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4" value="152.38057142857141" />
  <parameter name="PHY_QDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PINS_DB_OE_BYPASS_7" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3" value="152.38057142857141" />
  <parameter name="PINS_DB_OE_BYPASS_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2" value="266.666" />
  <parameter name="PINS_DB_OE_BYPASS_9" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1" value="533.33199999999999" />
  <parameter name="PINS_DB_OE_BYPASS_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5" value="100.0" />
  <parameter name="SEC_HMC_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="PINS_DB_OE_BYPASS_1" value="224264224" />
  <parameter name="PINS_DB_OE_BYPASS_0" value="8390656" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR" value="7" />
  <parameter name="PINS_DB_OE_BYPASS_3" value="537002016" />
  <parameter name="DIAG_RS232_UART_BAUDRATE" value="57600" />
  <parameter name="PINS_DB_OE_BYPASS_2" value="16257023" />
  <parameter name="PINS_DB_OE_BYPASS_5" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_4" value="2048" />
  <parameter name="PINS_USAGE_2" value="1056444415" />
  <parameter name="MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
  <parameter name="PINS_USAGE_1" value="224395199" />
  <parameter name="PORT_MEM_DQS_N_WIDTH" value="8" />
  <parameter name="MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
  <parameter name="PINS_USAGE_0" value="1056960510" />
  <parameter name="PORT_CTRL_AST_WR_DATA_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TWLS_PS" value="125.0" />
  <parameter name="PINS_USAGE_6" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PINS_USAGE_5" value="0" />
  <parameter name="PINS_USAGE_4" value="4094" />
  <parameter name="PINS_USAGE_3" value="1073479615" />
  <parameter name="PINS_USAGE_9" value="0" />
  <parameter name="PINS_USAGE_8" value="0" />
  <parameter name="PINS_USAGE_7" value="0" />
  <parameter name="MEM_DDR4_TTL_DQS_WIDTH" value="8" />
  <parameter name="DIAG_ABSTRACT_PHY_WLAT" value="5" />
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_8" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_7" value="0" />
  <parameter name="EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR2_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PORT_MEM_AINV_WIDTH" value="1" />
  <parameter name="LANE_TIDS_AUTOGEN_WCNT" value="10" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_4" value="0" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PRI_HMC_CFG_TCL" value="14" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_3" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_6" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0" value="266.666" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_0" value="1" />
  <parameter
     name="PHY_RLD2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_2" value="1" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_1" value="1" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PHY_DDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="EX_DESIGN_GUI_GEN_SIM" value="true" />
  <parameter name="SEC_HMC_CFG_ARF_PERIOD" value="4161" />
  <parameter name="PHY_RZQ" value="240" />
  <parameter
     name="EX_DESIGN_GUI_QDR2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_DOFF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_4" />
  <parameter name="MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
  <parameter name="PORT_MEM_ALERT_N_WIDTH" value="1" />
  <parameter name="BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TRCD_NS" value="18.0" />
  <parameter name="EX_DESIGN_GUI_DDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_RLD3_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM" value="RLD3_OUTPUT_DRIVE_40" />
  <parameter name="PORT_AFI_DM_N_WIDTH" value="1" />
  <parameter name="DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
  <parameter name="PORT_MEM_PE_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_PE_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_WDATA_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_ARF_PERIOD" value="4161" />
  <parameter name="MEM_DDR4_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_DQ_WIDTH" value="32" />
  <parameter name="PLL_N_CNT_LOW" value="256" />
  <parameter name="MEM_DDR3_TWLH_PS" value="125.0" />
  <parameter name="PHY_DDR3_DATA_IN_MODE_ENUM" value="IN_OCT_120_CAL" />
  <parameter name="PORT_MEM_RWB_N_WIDTH" value="1" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
  <parameter name="SEC_HMC_CFG_RFSH_WARN_THRESHOLD" value="4" />
  <parameter name="PORT_MEM_DK_PINLOC_5" value="0" />
  <parameter name="PHY_QDR4_CK_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DK_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_7" value="134217737" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_5" value="0" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="PINS_DATA_IN_MODE_6" value="153391689" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_9" value="153129545" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_3" value="0" />
  <parameter name="PINS_DATA_IN_MODE_8" value="1059357257" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_2" value="131187813" />
  <parameter name="MEM_QDR4_TCKDK_MAX_PS" value="150" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_6" value="0" />
  <parameter name="CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="MEM_QDR4_TASH_PS" value="170" />
  <parameter name="PORT_HPS_EMIF_H2E_GP_WIDTH" value="2" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_1" value="93365277" />
  <parameter name="PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="false" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_0" value="17830920" />
  <parameter name="PORT_AFI_RST_N_WIDTH" value="1" />
  <parameter name="MEM_RLD3_TCKQK_MAX_PS" value="135" />
  <parameter name="PORT_MEM_DK_PINLOC_3" value="0" />
  <parameter name="MEM_QDR4_DK_PER_PORT_WIDTH" value="2" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_QDR2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_DK_PINLOC_2" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_DK_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_LBK1_N_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
  <parameter name="PORT_MEM_DK_PINLOC_0" value="0" />
  <parameter name="CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="PORT_MEM_LDB_N_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_TTL_NUM_OF_READ_GROUPS" value="8" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="SEC_HMC_CFG_SRF_ZQCAL_DISABLE" value="disable" />
  <parameter name="MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_ODT_DISABLED" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
     value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_CTRL_MMR_SLAVE_WDATA_WIDTH" value="32" />
  <parameter
     name="DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_WDB_9" value="918711734" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
  <parameter name="PINS_WDB_7" value="134217737" />
  <parameter name="PINS_WDB_8" value="316342857" />
  <parameter name="PINS_WDB_5" value="2363457" />
  <parameter name="DIAG_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PINS_WDB_6" value="153391689" />
  <parameter name="PINS_WDB_3" value="918711734" />
  <parameter name="PINS_WDB_4" value="161181074" />
  <parameter name="PINS_WDB_1" value="910912550" />
  <parameter name="PINS_WDB_2" value="316344758" />
  <parameter name="MEM_DDR4_SPD_135_RCD_REV" value="0" />
  <parameter name="MEM_DDR4_TIS_AC_MV" value="100" />
  <parameter name="PINS_WDB_0" value="920202672" />
  <parameter name="PLL_PHY_CLK_VCO_PHASE" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_QDR4_TCSH_PS" value="170" />
  <parameter name="MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
  <parameter name="BOARD_LPDDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_90" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_92" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_91" value="0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_QDR2_TRL_CYC" value="2.5" />
  <parameter name="PINS_DB_IN_BYPASS_0" value="0" />
  <parameter name="MEM_DDR4_WRITE_PREAMBLE" value="1" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_0" value="81921" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
  <parameter name="PINS_DB_IN_BYPASS_3" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_4" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_1" value="224133120" />
  <parameter name="PINS_DB_IN_BYPASS_2" value="16257023" />
  <parameter name="PINS_DB_IN_BYPASS_7" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_83" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_8" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_82" value="0" />
  <parameter name="MEM_LPDDR3_DM_WIDTH" value="1" />
  <parameter name="PINS_DB_IN_BYPASS_5" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_85" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_6" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_84" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_87" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_86" value="0" />
  <parameter
     name="PHY_QDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PINS_DB_IN_BYPASS_9" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_89" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_88" value="0" />
  <parameter name="MEM_LPDDR3_TRP_CYC" value="17" />
  <parameter name="PLL_SPEEDGRADE" value="1" />
  <parameter
     name="PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_DQB_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_10" value="0" />
  <parameter name="CTRL_QDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter
     name="PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_1" value="0" />
  <parameter name="PHY_RLD3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PORT_AFI_RW_N_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED" value="false" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_94" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_93" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_96" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_95" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_98" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_97" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_99" value="0" />
  <parameter name="PRI_HMC_CFG_ZQCL_TO_VALID" value="172" />
  <parameter name="PORT_MEM_Q_PINLOC_35" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_36" value="0" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD" value="14" />
  <parameter name="PORT_MEM_Q_PINLOC_37" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_39" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_70" value="0" />
  <parameter name="PHY_LPDDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
  <parameter name="PHY_LPDDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_69" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_68" value="0" />
  <parameter name="MEM_DDR4_DQ_WIDTH" value="72" />
  <parameter name="MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
  <parameter name="BOARD_DDR3_TDH_DERATING_PS" value="0" />
  <parameter name="PRI_HMC_CFG_STARVE_LIMIT" value="10" />
  <parameter name="MEM_DDR3_TRAS_CYC" value="36" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_61" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_60" value="0" />
  <parameter name="PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_63" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_40" value="0" />
  <parameter name="PORT_AFI_SEQ_BUSY_WIDTH" value="4" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_62" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_41" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_65" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_42" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_64" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_43" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_67" value="0" />
  <parameter name="PORT_MEM_LBK1_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_44" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_66" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_24" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED" value="false" />
  <parameter name="PORT_MEM_Q_PINLOC_25" value="0" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD_DIFF_BG" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_26" value="0" />
  <parameter name="MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
  <parameter name="PORT_MEM_Q_PINLOC_27" value="0" />
  <parameter
     name="MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
     value="DDR4_ALERT_N_PLACEMENT_AUTO" />
  <parameter name="PORT_MEM_Q_PINLOC_28" value="0" />
  <parameter name="MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_INTERFACE_ID" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_29" value="0" />
  <parameter name="BOARD_DDR4_RCLK_ISI_NS" value="0.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_81" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_80" value="0" />
  <parameter name="BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_CK_N_WIDTH" value="1" />
  <parameter name="PHY_DDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_79" value="0" />
  <parameter name="PINS_USAGE_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_TARGET_IS_ES" value="false" />
  <parameter name="DIAG_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_AUTOGEN_WCNT" value="7" />
  <parameter name="PLL_REF_CLK_FREQ_PS" value="7504" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_72" value="0" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_71" value="0" />
  <parameter name="PRI_HMC_CFG_WR_TO_PCH" value="16" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_74" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_73" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_30" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_76" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_31" value="0" />
  <parameter name="BOARD_DDR3_AC_ISI_NS" value="0.17" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_75" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_32" value="0" />
  <parameter name="PHY_QDR2_USER_PING_PONG_EN" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_78" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_33" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_77" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_15" value="0" />
  <parameter name="SEC_HMC_CFG_REORDER_RDATA" value="enable" />
  <parameter name="PORT_MEM_Q_PINLOC_16" value="0" />
  <parameter name="BOARD_QDR2_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_CA_LEVEL_EN" value="false" />
  <parameter name="PORT_MEM_Q_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_19" value="0" />
  <parameter name="MEM_DDR4_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR4_TRFC_CYC" value="171" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_47" value="0" />
  <parameter name="PORT_DFT_NF_IOAUX_PIO_IN_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
  <parameter name="DIAG_LPDDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_46" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="152.381" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_49" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="152.381" />
  <parameter name="MEM_DDR4_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_48" value="0" />
  <parameter name="MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PORT_AFI_ALERT_N_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PINS_INVERT_OE_AUTOGEN_WCNT" value="13" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_41" value="0" />
  <parameter name="PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_RLD2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_40" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="533.3335" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_20" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="266.66675" />
  <parameter name="BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
  <parameter name="DIAG_RLD3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_22" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="266.66675" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_44" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_23" value="0" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PLL_SIM_PHY_CLK_VCO_PHASE_PS" value="118" />
  <parameter name="PORT_MEM_BG_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_0" value="0" />
  <parameter name="MEM_DDR4_CS_WIDTH" value="1" />
  <parameter name="CRC_EN" value="crc_disable" />
  <parameter name="BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="DBC_WB_RESERVED_ENTRY" value="8" />
  <parameter name="MEM_LPDDR3_TDQSQ_PS" value="135" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_58" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_57" value="0" />
  <parameter name="PINS_DATA_IN_MODE_1" value="167547401" />
  <parameter name="PINS_DATA_IN_MODE_0" value="153612872" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_59" value="0" />
  <parameter name="PINS_DATA_IN_MODE_3" value="153129545" />
  <parameter name="PORT_MEM_BG_PINLOC_5" value="0" />
  <parameter name="PINS_DATA_IN_MODE_2" value="1059357257" />
  <parameter name="PORT_MEM_BG_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_5" value="16519233" />
  <parameter name="PORT_MEM_BG_PINLOC_3" value="0" />
  <parameter name="PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PINS_DATA_IN_MODE_4" value="153391743" />
  <parameter name="PORT_MEM_BG_PINLOC_2" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_50" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_52" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_51" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_54" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_53" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_10" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_56" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_11" value="0" />
  <parameter name="MEM_DDR4_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_55" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_12" value="0" />
  <parameter name="PLL_SIM_CAL_MASTER_CLK_FREQ_PS" value="6608" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_QDR4_DINV_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED" value="true" />
  <parameter name="PORT_MEM_CQ_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_MAX_POWERDOWN" value="false" />
  <parameter name="PORT_MEM_C_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_DDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR_DIFF_BG" value="0" />
  <parameter name="IS_VID" value="false" />
  <parameter name="PORT_MEM_K_WIDTH" value="1" />
  <parameter name="PORT_MEM_DM_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PINS_RATE_7" value="0" />
  <parameter name="PINS_RATE_6" value="0" />
  <parameter name="PINS_RATE_9" value="0" />
  <parameter name="PINS_RATE_8" value="0" />
  <parameter name="MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
  <parameter name="PINS_RATE_3" value="0" />
  <parameter name="PINS_RATE_2" value="16257023" />
  <parameter name="PRI_HMC_CFG_MPS_ZQCAL_DISABLE" value="disable" />
  <parameter name="MEM_LPDDR3_TRFC_CYC" value="168" />
  <parameter name="PINS_RATE_5" value="0" />
  <parameter name="PINS_RATE_4" value="0" />
  <parameter name="PHY_DDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="MEM_WRITE_LATENCY" value="10" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS" value="true" />
  <parameter name="PINS_RATE_1" value="22806528" />
  <parameter name="EX_DESIGN_GUI_DDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PINS_RATE_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2" value="50" />
  <parameter name="PORT_MEM_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="CTRL_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="BOARD_QDR4_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_NWR" value="LPDDR3_NWR_NWR12" />
  <parameter name="DIAG_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PORT_MEM_CK_N_PINLOC_2" value="0" />
  <parameter name="MEM_DDR3_TINIT_CK" value="533334" />
  <parameter name="BOARD_DDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_CK_N_PINLOC_3" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
  <parameter name="DIAG_RLD3_ABSTRACT_PHY" value="false" />
  <parameter name="PORT_MEM_CK_N_PINLOC_0" value="58369" />
  <parameter name="MEM_DDR4_TDSS_CYC" value="0.18" />
  <parameter name="DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
  <parameter name="SEC_HMC_CFG_MEM_IF_ROWADDR_WIDTH" value="row_width_12" />
  <parameter name="PORT_MEM_CK_N_PINLOC_1" value="0" />
  <parameter name="NUM_OF_RTL_TILES" value="3" />
  <parameter name="PORT_MEM_CK_N_PINLOC_4" value="0" />
  <parameter name="MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
  <parameter name="PORT_MEM_CK_N_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_DQ_PER_WR_GROUP" value="9" />
  <parameter name="BOARD_RLD3_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_CA_PINLOC_16" value="0" />
  <parameter name="CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="MEM_LPDDR3_SPEEDBIN_ENUM" value="LPDDR3_SPEEDBIN_1600" />
  <parameter name="DIAG_DDR3_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR3_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR3_ABSTRACT_PHY" value="false" />
  <parameter name="SEC_HMC_CFG_MEM_IF_COLADDR_WIDTH" value="col_width_10" />
  <parameter name="MEM_RLD3_MR0" value="0" />
  <parameter name="PLL_SIM_VCO_FREQ_PS" value="944" />
  <parameter name="CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_ADDR_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RCD_PARITY_CONTROL_WORD" value="13" />
  <parameter name="MEM_RLD2_TAS_NS" value="0.3" />
  <parameter name="CTRL_DDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR2_THD_NS" value="0.18" />
  <parameter name="CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC" value="4" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="system_bd_sys_ddr3_cntrl" />
  <parameter name="MEM_RLD3_MR2" value="0" />
  <parameter name="PORT_CAL_DEBUG_BYTEEN_WIDTH" value="4" />
  <parameter name="MEM_RLD3_MR1" value="0" />
  <parameter name="PORT_DFT_NF_PLL_CNTSEL_WIDTH" value="4" />
  <parameter
     name="PHY_DDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TWTR_CYC" value="6" />
  <parameter name="PHY_AC_CALIBRATED_OCT" value="false" />
  <parameter name="MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_QDR2_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR4_CFG_GEN_DBE" value="false" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_4" value="0" />
  <parameter name="BOARD_LPDDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_3" value="0" />
  <parameter name="MEM_RLD2_DQ_PER_DEVICE" value="9" />
  <parameter name="MEM_DDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TQH_CYC" value="0.38" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR_DIFF_CHIP" value="7" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_2" value="0" />
  <parameter name="PHY_LPDDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_LDA_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PINS_DATA_IN_MODE_24" value="0" />
  <parameter
     name="MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="PINS_DATA_IN_MODE_25" value="0" />
  <parameter name="PINS_DATA_IN_MODE_26" value="0" />
  <parameter name="PINS_DATA_IN_MODE_27" value="0" />
  <parameter name="PINS_DATA_IN_MODE_28" value="0" />
  <parameter name="PINS_DATA_IN_MODE_29" value="0" />
  <parameter name="PORT_MEM_DK_WIDTH" value="1" />
  <parameter name="PORT_MEM_A_WIDTH" value="12" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR_DIFF_CHIP" value="7" />
  <parameter name="MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
  <parameter name="PINS_DATA_IN_MODE_20" value="0" />
  <parameter name="MEM_RLD3_TIH_DC_MV" value="100" />
  <parameter name="PINS_DATA_IN_MODE_21" value="0" />
  <parameter name="PINS_DATA_IN_MODE_22" value="0" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PINS_DATA_IN_MODE_23" value="0" />
  <parameter name="PORT_MEM_AP_WIDTH" value="1" />
  <parameter name="PHY_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_0" value="50" />
  <parameter name="PHY_DDR4_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TDQSS_CYC" value="1.25" />
  <parameter name="PINS_DATA_IN_MODE_13" value="9" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_4" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_5" value="50" />
  <parameter name="MEM_LPDDR3_TDS_AC_MV" value="150" />
  <parameter name="PINS_DATA_IN_MODE_14" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_3" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_6" value="50" />
  <parameter name="PINS_DATA_IN_MODE_15" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_6" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_7" value="50" />
  <parameter name="PINS_DATA_IN_MODE_16" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_5" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_8" value="50" />
  <parameter name="PINS_DATA_IN_MODE_17" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_1" value="50" />
  <parameter name="PINS_DATA_IN_MODE_18" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_2" value="50" />
  <parameter name="PINS_DATA_IN_MODE_19" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_2" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_3" value="50" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_1" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_4" value="50" />
  <parameter name="MEM_RLD2_TAH_NS" value="0.3" />
  <parameter name="MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
  <parameter name="BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PINS_DATA_IN_MODE_10" value="136614527" />
  <parameter name="BOARD_QDR4_WCLK_ISI_NS" value="0.0" />
  <parameter name="PINS_DATA_IN_MODE_11" value="153395145" />
  <parameter name="PINS_DATA_IN_MODE_12" value="153612872" />
  <parameter name="PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TTL_CKE_WIDTH" value="1" />
  <parameter name="PORT_MEM_CFG_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="PORT_MEM_RWA_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_RDATA_VALID_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_31" value="0" />
  <parameter name="PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_D_PINLOC_30" value="0" />
  <parameter name="DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_D_PINLOC_35" value="0" />
  <parameter name="PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PORT_MEM_D_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_33" value="0" />
  <parameter name="DLL_CODEWORD" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_32" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DM_WIDTH" value="8" />
  <parameter name="PORT_MEM_D_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_37" value="0" />
  <parameter name="DIAG_ENABLE_JTAG_UART_HEX" value="false" />
  <parameter name="PORT_MEM_D_PINLOC_36" value="0" />
  <parameter name="SEC_HMC_CFG_MPS_ZQCAL_DISABLE" value="disable" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT_DIFF_BANK" value="4" />
  <parameter name="PORT_AFI_LD_N_WIDTH" value="1" />
  <parameter name="PHY_QDR2_AC_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_MEM_CLK_DISABLE_ENTRY_CYC" value="13" />
  <parameter name="MEM_DDR4_CS_PER_DIMM" value="1" />
  <parameter name="DQS_PACK_MODE" value="packed" />
  <parameter name="PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="133.333" />
  <parameter name="BOARD_DDR3_WDATA_ISI_NS" value="0.12" />
  <parameter name="BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_PING_PONG_MODE" value="pingpong_off" />
  <parameter name="PORT_AFI_WPS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_41" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_40" value="0" />
  <parameter name="MEM_DDR4_TIS_PS" value="60" />
  <parameter name="PINS_DATA_IN_MODE_35" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_46" value="0" />
  <parameter name="MEM_DDR4_TIH_PS" value="95" />
  <parameter name="PINS_DATA_IN_MODE_36" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_45" value="0" />
  <parameter name="DIAG_RLD3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PINS_DATA_IN_MODE_37" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_44" value="0" />
  <parameter name="MEM_DDR3_TRP_NS" value="13.09" />
  <parameter name="PINS_DATA_IN_MODE_38" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_48" value="0" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PORT_MEM_D_PINLOC_47" value="0" />
  <parameter name="ABPHY_WRITE_PROTOCOL" value="0" />
  <parameter name="PINS_DATA_IN_MODE_30" value="0" />
  <parameter name="PINS_DATA_IN_MODE_31" value="0" />
  <parameter name="PINS_DATA_IN_MODE_32" value="0" />
  <parameter name="BOARD_DDR3_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PINS_DATA_IN_MODE_33" value="0" />
  <parameter name="PINS_DATA_IN_MODE_34" value="0" />
  <parameter name="CTRL_QDR2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="DLL_MODE" value="ctl_dynamic" />
  <parameter name="PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR4_TFAW_NS" value="21.0" />
  <parameter name="PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TDQSS_CYC" value="0.27" />
  <parameter name="PORT_MEM_K_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="SEC_HMC_CFG_RLD3_MULTIBANK_MODE" value="singlebank" />
  <parameter name="PHY_LPDDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_PING_PONG_MODE" value="pingpong_off" />
  <parameter name="MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
  <parameter name="MEM_RLD3_DQ_WIDTH" value="36" />
  <parameter name="PHY_CALIBRATED_OCT" value="true" />
  <parameter name="PORT_MEM_LBK0_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PLL_SIM_PHYCLK_1_FREQ_PS" value="3776" />
  <parameter name="PORT_MEM_C_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_RLD3_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_1" value="201326592" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_0" value="0" />
  <parameter name="DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_5" value="0" />
  <parameter name="SEC_HMC_CFG_WB_RESERVED_ENTRY" value="8" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_4" value="0" />
  <parameter name="PORT_AFI_DOFF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_3" value="0" />
  <parameter name="DIAG_ECLIPSE_DEBUG" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_2" value="0" />
  <parameter name="PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_QDR2_BL" value="4" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_9" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_8" value="0" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_7" value="0" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_6" value="0" />
  <parameter name="PORT_MEM_ACT_N_WIDTH" value="1" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
  <parameter name="PORT_MEM_BWS_N_WIDTH" value="1" />
  <parameter name="MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
  <parameter name="HMC_CTRL_DIMM_TYPE" value="udimm" />
  <parameter name="PRI_HMC_CFG_PERIOD_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_DDR3_TWTR_CYC" value="8" />
  <parameter name="BOARD_RLD3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD3_DK_WIDTH" value="2" />
  <parameter name="SEC_HMC_CFG_STARVE_LIMIT" value="10" />
  <parameter name="PORT_CTRL_USER_REFRESH_BANK_WIDTH" value="16" />
  <parameter name="MEM_DDR4_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
  <parameter name="MEM_TTL_NUM_OF_WRITE_GROUPS" value="8" />
  <parameter name="MEM_DDR4_TTL_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_CKE_PINLOC_1" value="0" />
  <parameter name="BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_CKE_PINLOC_0" value="55297" />
  <parameter name="PHY_DDR3_IO_VOLTAGE" value="1.5" />
  <parameter name="PORT_MEM_CKE_PINLOC_5" value="0" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_CKE_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CKE_PINLOC_3" value="0" />
  <parameter name="PRI_HMC_CFG_RD_TO_PCH" value="5" />
  <parameter name="PORT_MEM_CKE_PINLOC_2" value="0" />
  <parameter name="PORT_CLKS_SHARING_MASTER_OUT_WIDTH" value="32" />
  <parameter name="PORT_MEM_K_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
  <parameter name="MEM_DDR4_DLL_EN" value="true" />
  <parameter name="MEM_QDR4_QK_WIDTH" value="4" />
  <parameter name="MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="PHY_RLD3_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
  <parameter name="MEM_QDR4_TCKDK_MIN_PS" value="-150" />
  <parameter
     name="PHY_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PRI_HMC_CFG_REORDER_DATA" value="enable" />
  <parameter name="BOARD_QDR2_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DKA_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_CTRL_AST_CMD_DATA_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TDQSCK_PS" value="165" />
  <parameter name="PORT_MEM_D_WIDTH" value="1" />
  <parameter name="PINS_DB_OUT_BYPASS_6" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_7" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_8" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_9" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_2" value="16257023" />
  <parameter name="BOARD_QDR2_AC_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PINS_DB_OUT_BYPASS_3" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_4" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_5" value="0" />
  <parameter name="PORT_CAL_MASTER_ADDRESS_WIDTH" value="16" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_0" value="0" />
  <parameter name="PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_1" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_0" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_1" value="224133120" />
  <parameter name="MEM_DDR3_TRTP_CYC" value="8" />
  <parameter name="DIAG_DDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="CTRL_ECC_EN" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TRRD_CYC" value="7" />
  <parameter name="DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_TIMING_REGTEST_MODE" value="false" />
  <parameter name="PORT_AFI_WRANK_WIDTH" value="1" />
  <parameter name="PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TREFI_CYC" value="8320" />
  <parameter name="BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="OCT_CONTROL_WIDTH" value="16" />
  <parameter name="PORT_MEM_DQB_PINLOC_48" value="0" />
  <parameter name="DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PORT_MEM_CA_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_47" value="0" />
  <parameter name="PHY_RLD2_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_CA_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_46" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_44" value="0" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="PORT_MEM_CA_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_43" value="0" />
  <parameter name="PRI_HMC_CFG_MEM_IF_BGADDR_WIDTH" value="bg_width_0" />
  <parameter name="PORT_MEM_CA_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_42" value="0" />
  <parameter name="SWAP_DQS_A_B" value="false" />
  <parameter name="PRI_HMC_CFG_SRF_ZQCAL_DISABLE" value="disable" />
  <parameter name="PORT_MEM_RWA_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQ_WIDTH" value="64" />
  <parameter name="MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
  <parameter name="PINS_GPIO_MODE_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_PERIODIC_OCT_RECAL" value="false" />
  <parameter name="MEM_QDR4_DATA_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_PERIOD_DQSTRK_INTERVAL" value="512" />
  <parameter name="DQS_BUS_MODE_ENUM" value="DQS_BUS_MODE_X8_X9" />
  <parameter name="SEC_HMC_CFG_DQS_TRACKING_EN" value="disable" />
  <parameter name="PHY_RLD2_USER_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_DOFF_N_PINLOC_0" value="0" />
  <parameter name="LANES_PER_TILE" value="4" />
  <parameter name="CTRL_DDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PHY_RLD3_IO_VOLTAGE" value="1.2" />
  <parameter name="PRI_WDATA_LANE_INDEX" value="3" />
  <parameter name="BOARD_RLD3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TDQSQ_PS" value="75" />
  <parameter name="MEM_DDR4_TWTR_S_CYC" value="3" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
  <parameter name="MEM_QDR4_QK_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_RLD3_DM_WIDTH" value="2" />
  <parameter name="PLL_BW_CTRL" value="pll_bw_res_setting3" />
  <parameter name="MEM_DDR3_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_top.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_io_aux.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_bufs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_se_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_se_o.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_df_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_df_o.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_cp_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_bdir_df.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_bdir_se.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_unused.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll_fast_sim.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll_extra_clks.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_oct.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_core_clks_rsts.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hps_clks_rsts.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles_wrap.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles_abphy.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_abphy_mux.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_avl_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_sideband_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_mmr_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_amm_data_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_ast_data_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_afi_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_seq_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_regs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_oct.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_oct_um_fsm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_ip_parameters.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_utils.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_parameters.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_pin_map.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_report_io_timing.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_report_timing.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_report_timing_core.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_seq_params_sim.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_seq_params_sim.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_seq_params_synth.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_seq_params_synth.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_seq_cal.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_readme.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_top.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_io_aux.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_bufs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_se_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_se_o.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_df_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_df_o.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_udir_cp_i.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_bdir_df.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_bdir_se.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_buf_unused.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll_fast_sim.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_pll_extra_clks.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_oct.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_core_clks_rsts.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hps_clks_rsts.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles_wrap.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_io_tiles_abphy.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_abphy_mux.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_avl_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_sideband_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_mmr_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_amm_data_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_hmc_ast_data_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_afi_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_seq_if.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_emif_arch_nf_regs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_oct.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\altera_oct_um_fsm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_ip_parameters.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_utils.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_parameters.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_pin_map.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_report_io_timing.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_report_timing.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_report_timing_core.tcl"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_seq_params_sim.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_seq_params_sim.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_seq_params_synth.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_seq_params_synth.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_seq_cal.hex"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_arch_nf_181\synth\system_bd_altera_emif_arch_nf_181_trc56rq_readme.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_altera_emif_181_xjayrdi" as="arch" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_arch_nf_181_trc56rq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif_cal_slave_nf"
   version="18.1"
   name="system_bd_altera_emif_cal_slave_nf_181_c5oooyy">
  <parameter
     name="SOFT_RAM_HEXFILE"
     value="../../emif/ip_arch_nf/src/seq_cal_soft_m20k.hex" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ENABLE_JTAG_UART" value="false" />
  <parameter name="ENABLE_SOFT_RAM" value="true" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_cal_slave_nf_181\synth\system_bd_altera_emif_cal_slave_nf_181_c5oooyy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_cal_slave_nf_181\synth\system_bd_altera_emif_cal_slave_nf_181_c5oooyy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_cal_slave_nf_181\synth\system_bd_altera_emif_cal_slave_nf_181_c5oooyy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_emif_cal_slave_nf_181\synth\system_bd_altera_emif_cal_slave_nf_181_c5oooyy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/emif/ip_cal_slave/ip_core_nf/altera_emif_cal_slave_nf_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_bd_altera_emif_181_xjayrdi"
     as="cal_slave_component" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_emif_cal_slave_nf_181_c5oooyy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_cazrnua"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_onchip_memory2_181_76knrqa"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_76knrqa --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0088_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0088_ioaux_soft_ram_gen//system_bd_altera_avalon_onchip_memory2_181_76knrqa_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_reset_controller_181\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_reset_controller_181\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_reset_controller_181\synth\altera_reset_controller.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_reset_controller_181\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_reset_controller_181\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_reset_controller_181\synth\altera_reset_controller.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_jesd204_phy_10_ti5bfii" as="rst_controller" />
  <instantiator
     instantiator="system_bd"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004,rst_controller_005,rst_controller_006" />
  <instantiator
     instantiator="system_bd_adi_jesd204_10_zy2um7q"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <instantiator
     instantiator="system_bd_altera_eth_tse_181_3w7teoy"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <instantiator
     instantiator="system_bd_altera_emif_cal_slave_nf_181_c5oooyy"
     as="rst_controller" />
  <instantiator
     instantiator="system_bd_adi_jesd204_10_ghf5ywa"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <instantiator instantiator="system_bd_jesd204_phy_10_oucwlmy" as="rst_controller" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity kind="altera_eth_tse_mac" version="18.1" name="altera_eth_tse_mac">
  <parameter name="CORE_VERSION" value="4609" />
  <parameter name="CRC32GENDELAY" value="6" />
  <parameter name="ENABLE_GMII_LOOPBACK" value="false" />
  <parameter name="connect_to_pcs" value="true" />
  <parameter name="ENABLE_MAC_RX_VLAN" value="false" />
  <parameter name="DEVICE_FAMILY" value="ARRIA10" />
  <parameter name="RAM_TYPE" value="AUTO" />
  <parameter name="ifGMII" value="MII_GMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="ENABLE_LGTH_CHECK" value="true" />
  <parameter name="MBIT_ONLY" value="true" />
  <parameter name="CUST_VERSION" value="0" />
  <parameter name="REDUCED_INTERFACE_ENA" value="false" />
  <parameter name="ENABLE_MDIO" value="true" />
  <parameter name="CRC32CHECK16BIT" value="0" />
  <parameter name="ING_ADDR" value="12" />
  <parameter name="CRC32S1L2_EXTERN" value="false" />
  <parameter name="ENABLE_MAC_TXADDR_SET" value="true" />
  <parameter name="EG_FIFO" value="4096" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="INSERT_TA" value="false" />
  <parameter name="EG_ADDR" value="12" />
  <parameter name="STAT_CNT_ENA" value="true" />
  <parameter name="REDUCED_CONTROL" value="false" />
  <parameter name="GBIT_ONLY" value="true" />
  <parameter name="CRC32DWIDTH" value="8" />
  <parameter name="ENABLE_ENA" value="32" />
  <parameter name="ENA_HASH" value="false" />
  <parameter name="ENABLE_SUP_ADDR" value="false" />
  <parameter name="ENABLE_SHIFT16" value="true" />
  <parameter name="RESET_LEVEL" value="1" />
  <parameter name="ENABLE_MAGIC_DETECT" value="true" />
  <parameter name="USE_SYNC_RESET" value="true" />
  <parameter name="ING_FIFO" value="4096" />
  <parameter name="ENABLE_MAC_TX_VLAN" value="false" />
  <parameter name="ENABLE_EXTENDED_STAT_REG" value="false" />
  <parameter name="ENABLE_MAC_FLOW_CTRL" value="false" />
  <parameter name="ENABLE_PADDING" value="true" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_HD_LOGIC" value="false" />
  <parameter name="MDIO_CLK_DIV" value="40" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_eth_tse_mac.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_clk_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_crc328checker.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_crc328generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_crc32ctl8.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_crc32galois8.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_gmii_io.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_lb_read_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_lb_wrt_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_hashing.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_host_control.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_host_control_small.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mac_control.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_register_map.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_register_map_small.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_counter_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_shared_mac_control.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_shared_register_map.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_counter_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_lfsr_10.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_loopback_ff.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_altshifttaps.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_fifoless_mac_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mac_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_fifoless_mac_tx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mac_tx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_magic_detection.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mdio.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mdio_clk_gen.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mdio_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_mdio.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mii_rx_if.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mii_tx_if.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_pipeline_base.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_dpram_16x32.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_dpram_8x32.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_dpram_ecc_16x32.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_fifoless_retransmit_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_retransmit_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rgmii_in1.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rgmii_in4.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_nf_rgmii_module.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rgmii_module.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rgmii_out1.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rgmii_out4.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_ff.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_min_ff.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_ff_cntrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_ff_cntrl_32.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_ff_cntrl_32_shift16.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_ff_length.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_stat_extract.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_timing_adapter32.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_timing_adapter8.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_timing_adapter_fifo32.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_timing_adapter_fifo8.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_1geth.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_fifoless_1geth.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_w_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_w_fifo_10_100_1000.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_wo_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_wo_fifo_10_100_1000.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_gen_host.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_ff.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_min_ff.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_ff_cntrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_ff_cntrl_32.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_ff_cntrl_32_shift16.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_ff_length.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_ff_read_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_stat_extract.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_eth_tse_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_eth_tse_ptp_std_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_false_path_marker.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_clock_crosser.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_a_fifo_13.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_a_fifo_24.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_a_fifo_34.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_a_fifo_opt_1246.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_a_fifo_opt_14_44.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_a_fifo_opt_36_10.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_gray_cnt.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_altsyncram_dpm_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_bin_cnt.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ph_calculator.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_sdpm_gen.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_dec_x10.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x10.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x10_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_dec_x14.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x14.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x14_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_dec_x2.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x2.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x2_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_dec_x23.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x23.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x23_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_dec_x36.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x36.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x36_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_dec_x40.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x40.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x40_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_dec_x30.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x30.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x30_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_status_crosser.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_wo_fifo_10_100_1000.ocp"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_w_fifo_10_100_1000.ocp"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_eth_tse_mac.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_eth_tse_mac.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_clk_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_crc328checker.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_crc328generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_crc32ctl8.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_crc32galois8.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_gmii_io.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_lb_read_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_lb_wrt_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_hashing.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_host_control.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_host_control_small.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mac_control.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_register_map.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_register_map_small.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_counter_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_shared_mac_control.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_shared_register_map.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_counter_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_lfsr_10.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_loopback_ff.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_altshifttaps.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_fifoless_mac_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mac_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_fifoless_mac_tx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mac_tx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_magic_detection.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mdio.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mdio_clk_gen.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mdio_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_mdio.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mii_rx_if.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_mii_tx_if.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_pipeline_base.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_dpram_16x32.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_dpram_8x32.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_dpram_ecc_16x32.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_fifoless_retransmit_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_retransmit_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rgmii_in1.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rgmii_in4.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_nf_rgmii_module.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rgmii_module.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rgmii_out1.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rgmii_out4.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_ff.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_min_ff.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_ff_cntrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_ff_cntrl_32.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_ff_cntrl_32_shift16.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_ff_length.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_rx_stat_extract.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_timing_adapter32.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_timing_adapter8.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_timing_adapter_fifo32.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_timing_adapter_fifo8.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_1geth.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_fifoless_1geth.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_w_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_w_fifo_10_100_1000.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_wo_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_wo_fifo_10_100_1000.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_gen_host.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_ff.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_min_ff.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_ff_cntrl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_ff_cntrl_32.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_ff_cntrl_32_shift16.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_ff_length.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_ff_read_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_tx_stat_extract.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_eth_tse_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_eth_tse_ptp_std_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_false_path_marker.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_clock_crosser.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_a_fifo_13.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_a_fifo_24.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_a_fifo_34.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_a_fifo_opt_1246.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_a_fifo_opt_14_44.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_a_fifo_opt_36_10.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_gray_cnt.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_altsyncram_dpm_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_bin_cnt.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ph_calculator.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_sdpm_gen.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_dec_x10.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x10.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x10_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_dec_x14.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x14.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x14_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_dec_x2.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x2.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x2_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_dec_x23.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x23.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x23_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_dec_x36.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x36.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x36_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_dec_x40.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x40.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x40_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_dec_x30.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x30.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_enc_x30_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_ecc_status_crosser.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_wo_fifo_10_100_1000.ocp"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_tse_top_w_fifo_10_100_1000.ocp"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_mac_181\synth\altera_eth_tse_mac.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_altera_eth_tse_181_3w7teoy" as="i_tse_mac" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_eth_tse_mac"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse_avalon_arbiter"
   version="18.1"
   name="altera_eth_tse_avalon_arbiter">
  <parameter name="MAX_CHANNELS" value="1" />
  <parameter name="MAC_ONLY" value="false" />
  <parameter name="SLAVE_ADDR_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_avalon_arbiter_181\synth\altera_eth_tse_avalon_arbiter.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_avalon_arbiter_181\synth\altera_eth_tse_avalon_arbiter.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/altera_eth_tse_avalon_arbiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_eth_tse_181_3w7teoy"
     as="avalon_arbiter" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_eth_tse_avalon_arbiter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse_pcs_pma_nf_lvds"
   version="18.1"
   name="altera_eth_tse_pcs_pma_nf_lvds">
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="ENABLE_TIMESTAMPING" value="false" />
  <parameter name="connect_to_mac" value="true" />
  <parameter name="DEV_VERSION" value="4609" />
  <parameter name="DEVICE_FAMILY" value="ARRIA10" />
  <parameter name="ENABLE_CLK_SHARING" value="false" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="PHY_IDENTIFIER" value="0" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_SGMII" value="true" />
  <parameter name="enable_hd_logic" value="false" />
  <parameter name="ENABLE_REV_LOOPBACK" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_eth_tse_pcs_pma_nf_lvds.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_align_sync.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_dec10b8b.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_dec_func.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_enc8b10b.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_autoneg.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_carrier_sense.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_clk_gen.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_sgmii_clk_div.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_sgmii_clk_enable.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_rx_encapsulation.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_tx_encapsulation.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_rx_encapsulation_strx_gx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_pcs_control.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_pcs_host_control.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_mdio_reg.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_mii_rx_if_pcs.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_mii_tx_if_pcs.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_rx_sync.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_sgmii_clk_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_colision_detect.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_rx_converter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_rx_fifo_rd.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_rx_converter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_sgmii.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_sgmii_strx_gx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_tx_converter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_tx_converter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_1000_base_x.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_1000_base_x_strx_gx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_pcs.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_pcs_strx_gx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_tx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_lvds_reset_sequencer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_lvds_reverse_loopback.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_pma_lvds_rx_av.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_pma_lvds_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_pma_lvds_tx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_eth_tse_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_eth_tse_ptp_std_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_false_path_marker.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_clock_crosser.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_a_fifo_13.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_a_fifo_24.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_a_fifo_34.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_a_fifo_opt_1246.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_a_fifo_opt_14_44.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_a_fifo_opt_36_10.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_gray_cnt.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_altsyncram_dpm_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_bin_cnt.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ph_calculator.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_sdpm_gen.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_dec_x10.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x10.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x10_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_dec_x14.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x14.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x14_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_dec_x2.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x2.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x2_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_dec_x23.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x23.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x23_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_dec_x36.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x36.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x36_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_dec_x40.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x40.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x40_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_dec_x30.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x30.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x30_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_status_crosser.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_1000_base_x.ocp"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_1000_base_x_strx_gx.ocp"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_eth_tse_pcs_pma_nf_lvds.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_eth_tse_pcs_pma_nf_lvds.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_align_sync.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_dec10b8b.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_dec_func.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_enc8b10b.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_autoneg.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_carrier_sense.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_clk_gen.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_sgmii_clk_div.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_sgmii_clk_enable.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_rx_encapsulation.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_tx_encapsulation.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_rx_encapsulation_strx_gx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_pcs_control.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_pcs_host_control.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_mdio_reg.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_mii_rx_if_pcs.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_mii_tx_if_pcs.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_rx_sync.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_sgmii_clk_cntl.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_colision_detect.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_rx_converter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_rx_fifo_rd.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_rx_converter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_sgmii.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_sgmii_strx_gx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_tx_converter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_tx_converter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_1000_base_x.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_1000_base_x_strx_gx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_pcs.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_pcs_strx_gx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_tx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_lvds_reset_sequencer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_lvds_reverse_loopback.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_pma_lvds_rx_av.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_pma_lvds_rx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_pma_lvds_tx.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_eth_tse_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_eth_tse_ptp_std_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_false_path_marker.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_clock_crosser.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_a_fifo_13.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_a_fifo_24.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_a_fifo_34.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_a_fifo_opt_1246.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_a_fifo_opt_14_44.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_a_fifo_opt_36_10.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_gray_cnt.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_altsyncram_dpm_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_bin_cnt.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ph_calculator.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_sdpm_gen.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_dec_x10.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x10.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x10_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_dec_x14.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x14.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x14_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_dec_x2.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x2.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x2_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_dec_x23.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x23.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x23_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_dec_x36.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x36.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x36_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_dec_x40.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x40.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x40_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_dec_x30.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x30.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_enc_x30_wrapper.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_ecc_status_crosser.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_1000_base_x.ocp"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_tse_top_1000_base_x_strx_gx.ocp"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_pcs_pma_nf_lvds_181\synth\altera_eth_tse_pcs_pma_nf_lvds.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/altera_eth_tse_pcs_pma_nf_lvds_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_altera_eth_tse_181_3w7teoy" as="i_tse_pcs_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_eth_tse_pcs_pma_nf_lvds"</message>
  </messages>
 </entity>
 <entity
   kind="altera_lvds"
   version="18.1"
   name="system_bd_altera_lvds_181_ha24u6i">
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="gui_actual_outclk_frequency_0" value="1250.000000" />
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="125.000000" />
  <parameter name="gui_actual_outclk_frequency_2" value="125.000000" />
  <parameter name="mapped_sys_info_device" value="10AX115S2F45I1SG" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="NUM_CHANNELS" value="1" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_2" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="true" />
  <parameter name="RX_DPA_LOCKED_USED" value="true" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="TX_EXPORT_CORECLOCK" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_rx.csv" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="mapped_sys_info_device_speedgrade" value="1" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="400.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="7200.0" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="mapped_sys_info_device_family" value="Arria 10" />
  <parameter name="TX_USE_OUTCLOCK" value="true" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="7200.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="400.0" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="MODE" value="RX_Soft-CDR" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="true" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="tx_coreclock" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Auto" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="mapped_external_pll_mode" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="0" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="7200" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="USE_EXTERNAL_PLL" value="false" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="10" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="50" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="50" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="400" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="324.0" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="180.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_desired_outclk_frequency_0" value="1250.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="pll_sclk_phase_shift" value="0 ps" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_2" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="10.0 MHz" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_181\synth\system_bd_altera_lvds_181_ha24u6i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_181\synth\system_bd_altera_lvds_181_ha24u6i_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_181\synth\system_bd_altera_lvds_181_ha24u6i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_181\synth\system_bd_altera_lvds_181_ha24u6i_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/intelFPGA/18.1/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </childSourceFiles>
  <instantiator
     instantiator="system_bd_altera_eth_tse_181_3w7teoy"
     as="i_lvdsio_rx_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_lvds_181_ha24u6i"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_lvds_core20_181_tfp6o7q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_lvds"
   version="18.1"
   name="system_bd_altera_lvds_181_mkcsf5q">
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="gui_actual_outclk_frequency_0" value="1250.000000" />
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="125.000000" />
  <parameter name="gui_actual_outclk_frequency_2" value="125.000000" />
  <parameter name="mapped_sys_info_device" value="10AX115S2F45I1SG" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="NUM_CHANNELS" value="1" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_2" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="false" />
  <parameter name="RX_DPA_LOCKED_USED" value="false" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="TX_EXPORT_CORECLOCK" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_tx.csv" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="mapped_sys_info_device_speedgrade" value="1" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="400.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="7200.0" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="mapped_sys_info_device_family" value="Arria 10" />
  <parameter name="TX_USE_OUTCLOCK" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="7200.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="400.0" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="MODE" value="TX" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="true" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="inclock" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Auto" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="mapped_external_pll_mode" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="0" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="7200" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="USE_EXTERNAL_PLL" value="false" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="10" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="50" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="50" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="400" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="324.0" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="180.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_desired_outclk_frequency_0" value="1250.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="pll_sclk_phase_shift" value="0 ps" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_2" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="10.0 MHz" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_181\synth\system_bd_altera_lvds_181_mkcsf5q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_181\synth\system_bd_altera_lvds_181_mkcsf5q_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_181\synth\system_bd_altera_lvds_181_mkcsf5q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_181\synth\system_bd_altera_lvds_181_mkcsf5q_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/intelFPGA/18.1/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </childSourceFiles>
  <instantiator
     instantiator="system_bd_altera_eth_tse_181_3w7teoy"
     as="i_lvdsio_tx_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_lvds_181_mkcsf5q"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_lvds_core20_181_y5hozjy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse_nf_lvds_terminator"
   version="18.1"
   name="altera_eth_tse_nf_lvds_terminator">
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="NUM_CHANNELS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_nf_lvds_terminator_181\synth\altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_nf_lvds_terminator_181\synth\altera_eth_tse_nf_lvds_terminator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_nf_lvds_terminator_181\synth\altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_nf_lvds_terminator_181\synth\altera_tse_nf_lvds_channel_reset_sequencer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_nf_lvds_terminator_181\synth\altera_tse_nf_lvds_common_reset_sequencer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_nf_lvds_terminator_181\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_nf_lvds_terminator_181\synth\altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_nf_lvds_terminator_181\synth\altera_eth_tse_nf_lvds_terminator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_nf_lvds_terminator_181\synth\altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_nf_lvds_terminator_181\synth\altera_tse_nf_lvds_channel_reset_sequencer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_nf_lvds_terminator_181\synth\altera_tse_nf_lvds_common_reset_sequencer.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_eth_tse_nf_lvds_terminator_181\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator/altera_eth_tse_nf_lvds_terminator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_eth_tse_181_3w7teoy"
     as="i_lvdsio_terminator_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_eth_tse_nf_lvds_terminator"</message>
  </messages>
 </entity>
 <entity kind="modular_sgdma_dispatcher" version="18.1" name="dispatcher">
  <parameter name="GUI_RESPONSE_PORT" value="0" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PREFETCHER_USE_CASE" value="0" />
  <parameter name="MODE" value="2" />
  <parameter name="DATA_FIFO_DEPTH" value="256" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="DESCRIPTOR_WIDTH" value="256" />
  <parameter name="DESCRIPTOR_INTERFACE" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="512" />
  <parameter name="RESPONSE_PORT" value="0" />
  <parameter name="ENHANCED_FEATURES" value="1" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="DATA_WIDTH" value="64" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="DESCRIPTOR_BYTEENABLE_WIDTH" value="32" />
  <parameter name="MAX_BYTE" value="2048" />
  <parameter name="TRANSFER_TYPE" value="Unaligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="MAX_BURST_COUNT" value="64" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\modular_sgdma_dispatcher_181\synth\dispatcher.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\modular_sgdma_dispatcher_181\synth\descriptor_buffers.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\modular_sgdma_dispatcher_181\synth\csr_block.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\modular_sgdma_dispatcher_181\synth\response_block.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\modular_sgdma_dispatcher_181\synth\fifo_with_byteenables.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\modular_sgdma_dispatcher_181\synth\read_signal_breakout.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\modular_sgdma_dispatcher_181\synth\write_signal_breakout.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\modular_sgdma_dispatcher_181\synth\dispatcher.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\modular_sgdma_dispatcher_181\synth\descriptor_buffers.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\modular_sgdma_dispatcher_181\synth\csr_block.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\modular_sgdma_dispatcher_181\synth\response_block.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\modular_sgdma_dispatcher_181\synth\fifo_with_byteenables.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\modular_sgdma_dispatcher_181\synth\read_signal_breakout.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\modular_sgdma_dispatcher_181\synth\write_signal_breakout.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_msgdma_181_b637xva"
     as="dispatcher_internal" />
  <instantiator
     instantiator="system_bd_altera_msgdma_181_zsqwlma"
     as="dispatcher_internal" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: dispatcher"</message>
  </messages>
 </entity>
 <entity kind="dma_write_master" version="18.1" name="write_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\dma_write_master_181\synth\write_master.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\dma_write_master_181\synth\byte_enable_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\dma_write_master_181\synth\ST_to_MM_Adapter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\dma_write_master_181\synth\write_burst_control.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\dma_write_master_181\synth\write_master.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\dma_write_master_181\synth\byte_enable_generator.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\dma_write_master_181\synth\ST_to_MM_Adapter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\dma_write_master_181\synth\write_burst_control.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_msgdma_181_zsqwlma"
     as="write_mstr_internal" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: write_master"</message>
  </messages>
 </entity>
 <entity kind="dma_read_master" version="18.1" name="read_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\dma_read_master_181\synth\read_master.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\dma_read_master_181\synth\MM_to_ST_Adapter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\dma_read_master_181\synth\read_burst_control.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\dma_read_master_181\synth\read_master.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\dma_read_master_181\synth\MM_to_ST_Adapter.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\dma_read_master_181\synth\read_burst_control.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_msgdma_181_b637xva"
     as="read_mstr_internal" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: read_master"</message>
  </messages>
 </entity>
 <entity
   kind="altera_tristate_controller_translator"
   version="18.1"
   name="altera_tristate_controller_translator">
  <parameter name="UAV_BURSTCOUNT_W" value="3" />
  <parameter name="TURNAROUND_TIME" value="2" />
  <parameter name="READLATENCY" value="2" />
  <parameter name="UAV_DATA_W" value="32" />
  <parameter name="ZERO_READ_DELAY" value="0" />
  <parameter name="ZERO_WRITE_DELAY" value="0" />
  <parameter name="CLOCK_RATE" value="100000000" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="READLATENCY_CYCLES" value="2" />
  <parameter name="TIMING_UNITS" value="0" />
  <parameter name="TURNAROUND_TIME_CYCLES" value="1" />
  <parameter name="MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="UAV_ADDRESS_W" value="24" />
  <parameter name="UAV_BYTEENABLE_W" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_tristate_controller_translator_181\synth\altera_tristate_controller_translator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_tristate_controller_translator_181\synth\altera_tristate_controller_translator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_generic_tristate_controller_181_o6vsvpq"
     as="tdt" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_tristate_controller_translator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_tristate_controller_aggregator"
   version="18.1"
   name="altera_tristate_controller_aggregator">
  <parameter name="USE_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="AV_ADDRESS_W" value="24" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="AV_BYTEENABLE_W" value="4" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="AV_READ_WAIT" value="144" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_READ" value="1" />
  <parameter name="AV_WRITE_WAIT" value="144" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="AV_SETUP_WAIT" value="33" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_OUTPUTENABLE" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="AV_HOLD_TIME" value="33" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="AV_TIMING_UNITS" value="0" />
  <parameter name="AV_DATA_W" value="32" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="0" />
  <parameter name="AV_READ_LATENCY" value="2" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_tristate_controller_aggregator_181\synth\altera_tristate_controller_aggregator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_tristate_controller_aggregator_181\synth\altera_tristate_controller_aggregator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_generic_tristate_controller_181_o6vsvpq"
     as="tda" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_tristate_controller_aggregator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_master_agent_181\synth\altera_merlin_master_agent.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_master_agent_181\synth\altera_merlin_master_agent.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="sys_cpu_data_master_agent,sys_cpu_instruction_master_agent,sys_ethernet_dma_tx_mm_read_agent,sys_ethernet_dma_rx_mm_write_agent" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_agent"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_master_ni"
   version="18.1"
   name="altera_merlin_axi_master_ni">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_axi_master_ni_181\synth\altera_merlin_axi_master_ni.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_axi_master_ni_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_axi_master_ni_181\synth\altera_merlin_axi_master_ni.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_axi_master_ni_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="axi_ad9680_dma_m_dest_axi_agent,axi_ad9144_dma_m_src_axi_agent" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_master_ni"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni"
   version="18.1"
   name="altera_merlin_axi_slave_ni">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_ADDR_USER" value="0" />
  <parameter name="PKT_ORI_BURST_SIZE_L" value="127" />
  <parameter name="ID" value="0" />
  <parameter name="PKT_ORI_BURST_SIZE_H" value="129" />
  <parameter name="DATA_USER_WIDTH" value="1" />
  <parameter name="ADDR_USER_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_merlin_axi_slave_ni.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_merlin_axi_slave_ni.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_axi_slave_ni_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="ad9144_jesd204_link_management_agent,ad9680_jesd204_link_management_agent,ad9144_jesd204_link_reconfig_agent,ad9680_jesd204_link_reconfig_agent,axi_ad9144_dma_s_axi_agent,axi_ad9144_core_s_axi_agent,axi_ad9680_dma_s_axi_agent,axi_ad9680_core_s_axi_agent" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_axi_slave_ni"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_slave_agent_181\synth\altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_slave_agent_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_slave_agent_181\synth\altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_slave_agent_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="sys_uart_avalon_jtag_slave_agent,sys_ethernet_control_port_agent,sys_id_control_slave_agent,sys_ethernet_dma_rx_csr_agent,sys_ethernet_dma_tx_csr_agent,sys_ddr3_cntrl_ctrl_amm_0_agent,sys_cpu_debug_mem_slave_agent,sys_ethernet_dma_rx_descriptor_slave_agent,sys_ethernet_dma_tx_descriptor_slave_agent,ad9144_jesd204_lane_pll_reconfig_agent,ad9144_jesd204_link_pll_reconfig_agent,ad9680_jesd204_link_pll_reconfig_agent,avl_adxcfg_0_rcfg_s0_agent,avl_adxcfg_1_rcfg_s0_agent,avl_adxcfg_2_rcfg_s0_agent,avl_adxcfg_3_rcfg_s0_agent,avl_adxcfg_0_rcfg_s1_agent,avl_adxcfg_1_rcfg_s1_agent,avl_adxcfg_2_rcfg_s1_agent,avl_adxcfg_3_rcfg_s1_agent,sys_ethernet_dma_rx_response_agent,sys_int_mem_s1_agent,sys_timer_1_s1_agent,sys_timer_2_s1_agent,sys_gpio_bd_s1_agent,sys_gpio_in_s1_agent,sys_gpio_out_s1_agent,sys_spi_spi_control_port_agent,sys_flash_uas_agent" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_agent"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_sc_fifo_181\synth\altera_avalon_sc_fifo.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_sc_fifo_181\synth\altera_avalon_sc_fifo.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="sys_uart_avalon_jtag_slave_agent_rsp_fifo,sys_uart_avalon_jtag_slave_agent_rdata_fifo,sys_ethernet_control_port_agent_rsp_fifo,sys_ethernet_control_port_agent_rdata_fifo,sys_id_control_slave_agent_rsp_fifo,sys_id_control_slave_agent_rdata_fifo,sys_ethernet_dma_rx_csr_agent_rsp_fifo,sys_ethernet_dma_rx_csr_agent_rdata_fifo,sys_ethernet_dma_tx_csr_agent_rsp_fifo,sys_ethernet_dma_tx_csr_agent_rdata_fifo,sys_ddr3_cntrl_ctrl_amm_0_agent_rsp_fifo,sys_ddr3_cntrl_ctrl_amm_0_agent_rdata_fifo,sys_cpu_debug_mem_slave_agent_rsp_fifo,sys_cpu_debug_mem_slave_agent_rdata_fifo,sys_ethernet_dma_rx_descriptor_slave_agent_rsp_fifo,sys_ethernet_dma_rx_descriptor_slave_agent_rdata_fifo,sys_ethernet_dma_tx_descriptor_slave_agent_rsp_fifo,sys_ethernet_dma_tx_descriptor_slave_agent_rdata_fifo,ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo,ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo,ad9144_jesd204_link_pll_reconfig_agent_rsp_fifo,ad9144_jesd204_link_pll_reconfig_agent_rdata_fifo,ad9680_jesd204_link_pll_reconfig_agent_rsp_fifo,ad9680_jesd204_link_pll_reconfig_agent_rdata_fifo,avl_adxcfg_0_rcfg_s0_agent_rsp_fifo,avl_adxcfg_0_rcfg_s0_agent_rdata_fifo,avl_adxcfg_1_rcfg_s0_agent_rsp_fifo,avl_adxcfg_1_rcfg_s0_agent_rdata_fifo,avl_adxcfg_2_rcfg_s0_agent_rsp_fifo,avl_adxcfg_2_rcfg_s0_agent_rdata_fifo,avl_adxcfg_3_rcfg_s0_agent_rsp_fifo,avl_adxcfg_3_rcfg_s0_agent_rdata_fifo,avl_adxcfg_0_rcfg_s1_agent_rsp_fifo,avl_adxcfg_0_rcfg_s1_agent_rdata_fifo,avl_adxcfg_1_rcfg_s1_agent_rsp_fifo,avl_adxcfg_1_rcfg_s1_agent_rdata_fifo,avl_adxcfg_2_rcfg_s1_agent_rsp_fifo,avl_adxcfg_2_rcfg_s1_agent_rdata_fifo,avl_adxcfg_3_rcfg_s1_agent_rsp_fifo,avl_adxcfg_3_rcfg_s1_agent_rdata_fifo,sys_ethernet_dma_rx_response_agent_rsp_fifo,sys_ethernet_dma_rx_response_agent_rdata_fifo,sys_int_mem_s1_agent_rsp_fifo,sys_int_mem_s1_agent_rdata_fifo,sys_timer_1_s1_agent_rsp_fifo,sys_timer_1_s1_agent_rdata_fifo,sys_timer_2_s1_agent_rsp_fifo,sys_timer_2_s1_agent_rdata_fifo,sys_gpio_bd_s1_agent_rsp_fifo,sys_gpio_bd_s1_agent_rdata_fifo,sys_gpio_in_s1_agent_rsp_fifo,sys_gpio_in_s1_agent_rdata_fifo,sys_gpio_out_s1_agent_rsp_fifo,sys_gpio_out_s1_agent_rdata_fifo,sys_spi_spi_control_port_agent_rsp_fifo,sys_spi_spi_control_port_agent_rdata_fifo,sys_flash_uas_agent_rsp_fifo,sys_flash_uas_agent_rdata_fifo" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_sc_fifo"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_zn255xi">
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x10020000,0x10020000,0x10024000,0x10024000,0x10025000,0x10026000,0x10028000,0x10029000,0x1002a000,0x1002b000,0x1002c000,0x1002c000,0x10030000,0x10030000,0x10040000,0x10040000,0x10044000,0x10044000,0x10045000,0x10048000,0x10049000,0x1004a000,0x1004b000,0x1004c000,0x1004c000,0x10050000,0x10050000,0x10140000,0x10180800,0x10181000,0x10181400,0x10181420,0x10181440,0x10181460,0x10181480,0x101814a0,0x101814c0,0x101814d0,0x101814e0,0x101814e8,0x101814f0,0x10181500,0x10181520,0x11000000" />
  <parameter name="DEFAULT_CHANNEL" value="21" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="20:000000000000000000000001000000000000000000000:0x0:0x10000000:both:1:0:0:1,1:000000000000000000000000000000000000000010000:0x10020000:0x10024000:write:1:0:0:1,1:000000000000000000000000000000000000000100000:0x10020000:0x10024000:read:1:0:0:1,0:000000000000000000000000000000000000000000001:0x10024000:0x10025000:write:1:0:0:1,0:000000000000000000000000000000000000000000010:0x10024000:0x10025000:read:1:0:0:1,3:000000000000000000100000000000000000000000000:0x10025000:0x10026000:both:1:0:0:1,2:000000000000000000010000000000000000000000000:0x10026000:0x10027000:both:1:0:0:1,7:000000000000000010000000000000000000000000000:0x10028000:0x10029000:both:1:0:0:1,9:000000000000000100000000000000000000000000000:0x10029000:0x1002a000:both:1:0:0:1,11:000000000000001000000000000000000000000000000:0x1002a000:0x1002b000:both:1:0:0:1,13:000000000000010000000000000000000000000000000:0x1002b000:0x1002c000:both:1:0:0:1,16:000000000000000000000000000000000000100000000:0x1002c000:0x1002d000:write:1:0:0:1,16:000000000000000000000000000000000001000000000:0x1002c000:0x1002d000:read:1:0:0:1,15:000000000000000000000000000000000010000000000:0x10030000:0x10040000:write:1:0:0:1,15:000000000000000000000000000000000100000000000:0x10030000:0x10040000:read:1:0:0:1,5:000000000000000000000000000000000000001000000:0x10040000:0x10044000:write:1:0:0:1,5:000000000000000000000000000000000000010000000:0x10040000:0x10044000:read:1:0:0:1,4:000000000000000000000000000000000000000000100:0x10044000:0x10045000:write:1:0:0:1,4:000000000000000000000000000000000000000001000:0x10044000:0x10045000:read:1:0:0:1,6:000000000000000001000000000000000000000000000:0x10045000:0x10046000:both:1:0:0:1,8:000000000000100000000000000000000000000000000:0x10048000:0x10049000:both:1:0:0:1,10:000000000001000000000000000000000000000000000:0x10049000:0x1004a000:both:1:0:0:1,12:000000000010000000000000000000000000000000000:0x1004a000:0x1004b000:both:1:0:0:1,14:000000000100000000000000000000000000000000000:0x1004b000:0x1004c000:both:1:0:0:1,18:000000000000000000000000000000001000000000000:0x1004c000:0x1004d000:write:1:0:0:1,18:000000000000000000000000000000010000000000000:0x1004c000:0x1004d000:read:1:0:0:1,17:000000000000000000000000000000100000000000000:0x10050000:0x10060000:write:1:0:0:1,17:000000000000000000000000000001000000000000000:0x10050000:0x10060000:read:1:0:0:1,32:000000010000000000000000000000000000000000000:0x10140000:0x10180000:both:1:0:0:1,19:000000000000000000000010000000000000000000000:0x10180800:0x10181000:both:1:0:0:1,21:000000000000000000000000000100000000000000000:0x10181000:0x10181400:both:1:0:0:1,33:010000000000000000000000000000000000000000000:0x10181400:0x10181420:both:1:0:0:1,34:000000100000000000000000000000000000000000000:0x10181420:0x10181440:both:1:0:0:1,23:000000000000000000000100000000000000000000000:0x10181440:0x10181460:write:1:0:0:1,26:000000000000000000001000000000000000000000000:0x10181460:0x10181480:write:1:0:0:1,25:000000000000000000000000100000000000000000000:0x10181480:0x101814a0:both:1:0:0:1,22:000000000000000000000000010000000000000000000:0x101814a0:0x101814c0:both:1:0:0:1,29:000100000000000000000000000000000000000000000:0x101814c0:0x101814d0:both:1:0:0:1,28:000010000000000000000000000000000000000000000:0x101814d0:0x101814e0:both:1:0:0:1,24:000000001000000000000000000000000000000000000:0x101814e0:0x101814e8:read:1:0:0:1,31:000000000000000000000000001000000000000000000:0x101814e8:0x101814f0:read:1:0:0:1,36:000000000000000000000000000010000000000000000:0x101814f0:0x101814f8:both:1:0:0:1,30:001000000000000000000000000000000000000000000:0x10181500:0x10181510:both:1:0:0:1,35:000001000000000000000000000000000000000000000:0x10181520:0x10181540:both:1:0:0:1,27:100000000000000000000000000000000000000000000:0x11000000:0x12000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="116" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="111" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="000000000000000000000001000000000000000000000,000000000000000000000000000000000000000010000,000000000000000000000000000000000000000100000,000000000000000000000000000000000000000000001,000000000000000000000000000000000000000000010,000000000000000000100000000000000000000000000,000000000000000000010000000000000000000000000,000000000000000010000000000000000000000000000,000000000000000100000000000000000000000000000,000000000000001000000000000000000000000000000,000000000000010000000000000000000000000000000,000000000000000000000000000000000000100000000,000000000000000000000000000000000001000000000,000000000000000000000000000000000010000000000,000000000000000000000000000000000100000000000,000000000000000000000000000000000000001000000,000000000000000000000000000000000000010000000,000000000000000000000000000000000000000000100,000000000000000000000000000000000000000001000,000000000000000001000000000000000000000000000,000000000000100000000000000000000000000000000,000000000001000000000000000000000000000000000,000000000010000000000000000000000000000000000,000000000100000000000000000000000000000000000,000000000000000000000000000000001000000000000,000000000000000000000000000000010000000000000,000000000000000000000000000000100000000000000,000000000000000000000000000001000000000000000,000000010000000000000000000000000000000000000,000000000000000000000010000000000000000000000,000000000000000000000000000100000000000000000,010000000000000000000000000000000000000000000,000000100000000000000000000000000000000000000,000000000000000000000100000000000000000000000,000000000000000000001000000000000000000000000,000000000000000000000000100000000000000000000,000000000000000000000000010000000000000000000,000100000000000000000000000000000000000000000,000010000000000000000000000000000000000000000,000000001000000000000000000000000000000000000,000000000000000000000000001000000000000000000,000000000000000000000000000010000000000000000,001000000000000000000000000000000000000000000,000001000000000000000000000000000000000000000,100000000000000000000000000000000000000000000" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,write,read,write,read,both,both,both,both,both,both,write,read,write,read,write,read,write,read,both,both,both,both,both,write,read,write,read,both,both,both,both,both,write,write,both,both,both,both,read,read,both,both,both,both" />
  <parameter
     name="SECURED_RANGE_PAIRS"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="130" />
  <parameter
     name="SECURED_RANGE_LIST"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="120" />
  <parameter
     name="END_ADDRESS"
     value="0x10000000,0x10024000,0x10024000,0x10025000,0x10025000,0x10026000,0x10027000,0x10029000,0x1002a000,0x1002b000,0x1002c000,0x1002d000,0x1002d000,0x10040000,0x10040000,0x10044000,0x10044000,0x10045000,0x10045000,0x10046000,0x10049000,0x1004a000,0x1004b000,0x1004c000,0x1004d000,0x1004d000,0x10060000,0x10060000,0x10180000,0x10181000,0x10181400,0x10181420,0x10181440,0x10181460,0x10181480,0x101814a0,0x101814c0,0x101814d0,0x101814e0,0x101814e8,0x101814f0,0x101814f8,0x10181510,0x10181540,0x12000000" />
  <parameter name="PKT_PROTECTION_L" value="118" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="20" />
  <parameter
     name="DESTINATION_ID"
     value="20,1,1,0,0,3,2,7,9,11,13,16,16,15,15,5,5,4,4,6,8,10,12,14,18,18,17,17,32,19,21,33,34,23,26,25,22,29,28,24,31,36,30,35,27" />
  <parameter
     name="NON_SECURED_TAG"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_zn255xi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_zn255xi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="router" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_zn255xi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_jlajz7i">
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x10140000,0x10180800,0x11000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="20:0001:0x0:0x10000000:both:1:0:0:1,32:0100:0x10140000:0x10180000:both:1:0:0:1,19:0010:0x10180800:0x10181000:both:1:0:0:1,27:1000:0x11000000:0x12000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="116" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="111" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="0001,0100,0010,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="130" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="120" />
  <parameter
     name="END_ADDRESS"
     value="0x10000000,0x10180000,0x10181000,0x12000000" />
  <parameter name="PKT_PROTECTION_L" value="118" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="20" />
  <parameter name="DESTINATION_ID" value="20,32,19,27" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_jlajz7i.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_jlajz7i.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="router_001" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_jlajz7i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_hy55ybi">
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="20:1:0x0:0x10000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="224" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="219" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="238" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="228" />
  <parameter name="END_ADDRESS" value="0x10000000" />
  <parameter name="PKT_PROTECTION_L" value="226" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="20" />
  <parameter name="DESTINATION_ID" value="20" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_hy55ybi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_hy55ybi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="router_002,router_003,router_004,router_005" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_hy55ybi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_ud7dcxq">
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="20:1:0x0:0x10000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="152" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="147" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="166" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="156" />
  <parameter name="END_ADDRESS" value="0x10000000" />
  <parameter name="PKT_PROTECTION_L" value="154" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="20" />
  <parameter name="DESTINATION_ID" value="20" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_ud7dcxq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_ud7dcxq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="router_006,router_007" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_ud7dcxq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_2fdjoey">
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="2:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="116" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="111" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="130" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="120" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="118" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_2fdjoey.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_2fdjoey.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="router_008,router_009,router_010,router_011,router_012,router_013,router_014,router_015,router_016,router_017,router_018,router_019,router_020,router_021,router_022,router_023,router_024,router_025,router_026,router_027,router_028,router_033,router_034,router_035,router_036,router_037,router_038,router_039,router_040,router_041,router_042,router_043,router_044,router_046,router_047,router_048,router_049,router_050,router_051" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_2fdjoey"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_2sfvzsi">
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="611" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:00000001:0x0:0x0:both:1:0:0:1,3:00000010:0x0:0x0:read:1:0:0:1,1:00000100:0x0:0x0:write:1:0:0:1,1:00001000:0x0:0x0:read:1:0:0:1,0:00010000:0x0:0x0:write:1:0:0:1,0:00100000:0x0:0x0:read:1:0:0:1,5:01000000:0x0:0x0:read:1:0:0:1,4:10000000:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="607" />
  <parameter name="PKT_DEST_ID_H" value="656" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="651" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)" />
  <parameter
     name="CHANNEL_ID"
     value="00000001,00000010,00000100,00001000,00010000,00100000,01000000,10000000" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,read,write,read,write,read,read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="670" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="660" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="658" />
  <parameter name="PKT_TRANS_WRITE" value="610" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,3,1,1,0,0,5,4" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_2sfvzsi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_2sfvzsi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="router_029" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_2sfvzsi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_ifjucri">
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="116" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="111" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="130" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="120" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="118" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,3" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_ifjucri.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_ifjucri.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="router_030,router_045,router_052" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_ifjucri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.1"
   name="system_bd_altera_merlin_router_181_ojgycvi">
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="323" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="2:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="319" />
  <parameter name="PKT_DEST_ID_H" value="368" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="363" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="382" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="372" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="370" />
  <parameter name="PKT_TRANS_WRITE" value="322" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_ojgycvi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_router_181\synth\system_bd_altera_merlin_router_181_ojgycvi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="router_031,router_032" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_router_181_ojgycvi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_traffic_limiter_181\synth\altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_traffic_limiter_181\synth\altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_traffic_limiter_181\synth\altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_traffic_limiter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_traffic_limiter_181\synth\altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_traffic_limiter_181\synth\altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_traffic_limiter_181\synth\altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_traffic_limiter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="sys_cpu_data_master_limiter,sys_cpu_instruction_master_limiter" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_traffic_limiter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="608" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_burst_adapter_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="sys_ddr3_cntrl_ctrl_amm_0_burst_adapter,sys_ethernet_dma_rx_descriptor_slave_burst_adapter,sys_ethernet_dma_tx_descriptor_slave_burst_adapter" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_burst_adapter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_bd_altera_merlin_demultiplexer_181_5nwlmuy">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="130" />
  <parameter name="NUM_OUTPUTS" value="45" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_5nwlmuy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_5nwlmuy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_5nwlmuy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_bd_altera_merlin_demultiplexer_181_ehr42rq">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="130" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_ehr42rq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_ehr42rq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="cmd_demux_001" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_ehr42rq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_bd_altera_merlin_demultiplexer_181_iovyooq">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="266666750" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="238" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_iovyooq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_iovyooq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="cmd_demux_002,cmd_demux_003,cmd_demux_004,cmd_demux_005" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_iovyooq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_bd_altera_merlin_demultiplexer_181_fk5hakq">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="166" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_fk5hakq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_fk5hakq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="cmd_demux_006,cmd_demux_007" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_fk5hakq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_bd_altera_merlin_multiplexer_181_47fgbri">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="130" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_47fgbri.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_47fgbri.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_007,cmd_mux_008,cmd_mux_009,cmd_mux_010,cmd_mux_011,cmd_mux_012,cmd_mux_013,cmd_mux_014,cmd_mux_015,cmd_mux_016,cmd_mux_017,cmd_mux_018,cmd_mux_019,cmd_mux_020,cmd_mux_025,cmd_mux_026,cmd_mux_027,cmd_mux_028,cmd_mux_029,cmd_mux_030,cmd_mux_031,cmd_mux_032,cmd_mux_033,cmd_mux_034,cmd_mux_035,cmd_mux_036,cmd_mux_038,cmd_mux_039,cmd_mux_040,cmd_mux_041,cmd_mux_042,cmd_mux_043" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_47fgbri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_bd_altera_merlin_multiplexer_181_cmuyv5y">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="8" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="670" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="612" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_cmuyv5y.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_cmuyv5y.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="cmd_mux_021" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_cmuyv5y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_bd_altera_merlin_multiplexer_181_3l6vajq">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="130" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_3l6vajq.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_3l6vajq.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="cmd_mux_022,cmd_mux_037,cmd_mux_044" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_3l6vajq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_bd_altera_merlin_multiplexer_181_imbpwqq">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="382" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="324" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_imbpwqq.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_imbpwqq.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="cmd_mux_023,cmd_mux_024" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_imbpwqq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_bd_altera_merlin_demultiplexer_181_pdke4ry">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="130" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_pdke4ry.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_pdke4ry.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_007,rsp_demux_008,rsp_demux_009,rsp_demux_010,rsp_demux_011,rsp_demux_012,rsp_demux_013,rsp_demux_014,rsp_demux_015,rsp_demux_016,rsp_demux_017,rsp_demux_018,rsp_demux_019,rsp_demux_020,rsp_demux_025,rsp_demux_026,rsp_demux_027,rsp_demux_028,rsp_demux_029,rsp_demux_030,rsp_demux_031,rsp_demux_032,rsp_demux_033,rsp_demux_034,rsp_demux_035,rsp_demux_036,rsp_demux_038,rsp_demux_039,rsp_demux_040,rsp_demux_041,rsp_demux_042,rsp_demux_043" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_pdke4ry"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_bd_altera_merlin_demultiplexer_181_jkqvu3i">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="266666750" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="670" />
  <parameter name="NUM_OUTPUTS" value="8" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_jkqvu3i.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_jkqvu3i.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="rsp_demux_021" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_jkqvu3i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_bd_altera_merlin_demultiplexer_181_35yalzy">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="130" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_35yalzy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_35yalzy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="rsp_demux_022,rsp_demux_037,rsp_demux_044" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_35yalzy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="system_bd_altera_merlin_demultiplexer_181_wvauzsi">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(381:379) response_status(378:377) cache(376:373) protection(372:370) thread_id(369) dest_id(368:363) src_id(362:357) qos(356) begin_burst(355) data_sideband(354) addr_sideband(353) burst_type(352:351) burst_size(350:348) burstwrap(347:339) byte_cnt(338:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="382" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_wvauzsi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_demultiplexer_181\synth\system_bd_altera_merlin_demultiplexer_181_wvauzsi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="rsp_demux_023,rsp_demux_024" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_demultiplexer_181_wvauzsi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_bd_altera_merlin_multiplexer_181_y55ibki">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter
     name="ARBITRATION_SHARES"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="45" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="130" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_y55ibki.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_y55ibki.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_y55ibki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_bd_altera_merlin_multiplexer_181_cidgwia">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="130" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_cidgwia.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_cidgwia.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="rsp_mux_001" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_cidgwia"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_bd_altera_merlin_multiplexer_181_5h2wizi">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(237:235) response_status(234:233) cache(232:229) protection(228:226) thread_id(225) dest_id(224:219) src_id(218:213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209) burst_type(208:207) burst_size(206:204) burstwrap(203:195) byte_cnt(194:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="238" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_5h2wizi.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_5h2wizi.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="rsp_mux_002,rsp_mux_003,rsp_mux_004,rsp_mux_005" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_5h2wizi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="system_bd_altera_merlin_multiplexer_181_4tfi4ky">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(165:163) response_status(162:161) cache(160:157) protection(156:154) thread_id(153) dest_id(152:147) src_id(146:141) qos(140) begin_burst(139) data_sideband(138) addr_sideband(137) burst_type(136:135) burst_size(134:132) burstwrap(131:123) byte_cnt(122:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="45" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="166" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_4tfi4ky.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\system_bd_altera_merlin_multiplexer_181_4tfi4ky.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_multiplexer_181\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="rsp_mux_006,rsp_mux_007" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_merlin_multiplexer_181_4tfi4ky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="18.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="669" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="667" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="129" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(669:667) response_status(666:665) cache(664:661) protection(660:658) thread_id(657) dest_id(656:651) src_id(650:645) qos(644) begin_burst(643) data_sideband(642) addr_sideband(641) burst_type(640:639) burst_size(638:636) burstwrap(635:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:111) src_id(110:105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101) burst_type(100:99) burst_size(98:96) burstwrap(95:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="127" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_width_adapter_181\synth\altera_merlin_width_adapter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_width_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_width_adapter_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_width_adapter_181\synth\altera_merlin_width_adapter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_width_adapter_181\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_width_adapter_181\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="sys_cpu_data_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter,sys_cpu_data_master_to_sys_ethernet_dma_rx_descriptor_slave_cmd_width_adapter,sys_cpu_data_master_to_sys_ethernet_dma_tx_descriptor_slave_cmd_width_adapter,sys_cpu_instruction_master_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter,axi_ad9680_dma_m_dest_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter,axi_ad9680_dma_m_dest_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter,axi_ad9144_dma_m_src_axi_wr_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter,axi_ad9144_dma_m_src_axi_rd_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter,sys_ethernet_dma_tx_mm_read_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter,sys_ethernet_dma_rx_mm_write_to_sys_ddr3_cntrl_ctrl_amm_0_cmd_width_adapter,sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_data_master_rsp_width_adapter,sys_ddr3_cntrl_ctrl_amm_0_to_sys_cpu_instruction_master_rsp_width_adapter,sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_wr_rsp_width_adapter,sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9680_dma_m_dest_axi_rd_rsp_width_adapter,sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_wr_rsp_width_adapter,sys_ddr3_cntrl_ctrl_amm_0_to_axi_ad9144_dma_m_src_axi_rd_rsp_width_adapter,sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_tx_mm_read_rsp_width_adapter,sys_ddr3_cntrl_ctrl_amm_0_to_sys_ethernet_dma_rx_mm_write_rsp_width_adapter,sys_ethernet_dma_rx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter,sys_ethernet_dma_tx_descriptor_slave_to_sys_cpu_data_master_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_width_adapter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_handshake_clock_crosser"
   version="18.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="266666750" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="670" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="45" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_handshake_clock_crosser_181\synth\altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_handshake_clock_crosser_181\synth\altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_handshake_clock_crosser_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_handshake_clock_crosser_181\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_handshake_clock_crosser_181\synth\altera_avalon_st_handshake_clock_crosser.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_handshake_clock_crosser_181\synth\altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_handshake_clock_crosser_181\synth\altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_handshake_clock_crosser_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_handshake_clock_crosser_181\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_handshake_clock_crosser_181\synth\altera_avalon_st_handshake_clock_crosser.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_st_handshake_clock_crosser"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_dc_fifo"
   version="18.1"
   name="altera_avalon_dc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="true" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_dc_fifo_181\synth\altera_avalon_dc_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_dc_fifo_181\synth\altera_dcfifo_synchronizer_bundle.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_dc_fifo_181\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_dc_fifo_181\synth\altera_avalon_dc_fifo.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_dc_fifo_181\synth\altera_avalon_dc_fifo.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_dc_fifo_181\synth\altera_dcfifo_synchronizer_bundle.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_dc_fifo_181\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_dc_fifo_181\synth\altera_avalon_dc_fifo.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="async_fifo,async_fifo_001,async_fifo_002,async_fifo_003,async_fifo_004,async_fifo_005,async_fifo_006,async_fifo_007,async_fifo_008,async_fifo_009,async_fifo_010,async_fifo_011" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_dc_fifo"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_pipeline_stage"
   version="18.1"
   name="altera_avalon_st_pipeline_stage">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_pipeline_stage_181\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_pipeline_stage_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_pipeline_stage_181\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_pipeline_stage_181\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="limiter_pipeline,limiter_pipeline_001,limiter_pipeline_002,limiter_pipeline_003,agent_pipeline,agent_pipeline_001,agent_pipeline_002,agent_pipeline_003,agent_pipeline_004,agent_pipeline_005,agent_pipeline_006,agent_pipeline_007,agent_pipeline_008,agent_pipeline_009,agent_pipeline_010,agent_pipeline_011,agent_pipeline_012,agent_pipeline_013,agent_pipeline_014,agent_pipeline_015,agent_pipeline_016,agent_pipeline_017,agent_pipeline_018,agent_pipeline_019,agent_pipeline_020,agent_pipeline_021,agent_pipeline_022,agent_pipeline_023,agent_pipeline_024,agent_pipeline_025,agent_pipeline_026,agent_pipeline_027,agent_pipeline_028,agent_pipeline_029,agent_pipeline_030,agent_pipeline_031,agent_pipeline_032,agent_pipeline_033,agent_pipeline_034,agent_pipeline_035,agent_pipeline_036,agent_pipeline_037,agent_pipeline_038,agent_pipeline_039,agent_pipeline_040,agent_pipeline_041,agent_pipeline_042,agent_pipeline_043,agent_pipeline_044,agent_pipeline_045,agent_pipeline_046,agent_pipeline_047,agent_pipeline_048,agent_pipeline_049,agent_pipeline_050,agent_pipeline_051,agent_pipeline_052,agent_pipeline_053,agent_pipeline_054,agent_pipeline_055,agent_pipeline_056,agent_pipeline_057,agent_pipeline_058,agent_pipeline_059,agent_pipeline_060,agent_pipeline_061,agent_pipeline_062,agent_pipeline_063,agent_pipeline_064,agent_pipeline_065,agent_pipeline_066,agent_pipeline_067,agent_pipeline_068,agent_pipeline_069,agent_pipeline_070,agent_pipeline_071,agent_pipeline_072,agent_pipeline_073,agent_pipeline_074,agent_pipeline_075,agent_pipeline_076,agent_pipeline_077,agent_pipeline_078,agent_pipeline_079,agent_pipeline_080,agent_pipeline_081,agent_pipeline_082,agent_pipeline_083,agent_pipeline_084,agent_pipeline_085,agent_pipeline_086,agent_pipeline_087,agent_pipeline_088,agent_pipeline_089,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003,mux_pipeline_004,mux_pipeline_005,mux_pipeline_006,mux_pipeline_007,mux_pipeline_008,mux_pipeline_009,mux_pipeline_010,mux_pipeline_011,mux_pipeline_012,mux_pipeline_013,mux_pipeline_014,mux_pipeline_015,mux_pipeline_016,mux_pipeline_017,mux_pipeline_018,mux_pipeline_019,mux_pipeline_020,mux_pipeline_021,mux_pipeline_022,mux_pipeline_023,mux_pipeline_024,mux_pipeline_025,mux_pipeline_026,mux_pipeline_027,mux_pipeline_028,mux_pipeline_029,mux_pipeline_030,mux_pipeline_031,mux_pipeline_032,mux_pipeline_033,mux_pipeline_034,mux_pipeline_035,mux_pipeline_036,mux_pipeline_037,mux_pipeline_038,mux_pipeline_039,mux_pipeline_040,mux_pipeline_041,mux_pipeline_042,mux_pipeline_043,mux_pipeline_044,mux_pipeline_045,mux_pipeline_046,mux_pipeline_047,mux_pipeline_048,mux_pipeline_049,mux_pipeline_050,mux_pipeline_051,mux_pipeline_052,mux_pipeline_053,mux_pipeline_054,mux_pipeline_055,mux_pipeline_056,mux_pipeline_057,mux_pipeline_058,mux_pipeline_059,mux_pipeline_060,mux_pipeline_061,mux_pipeline_062,mux_pipeline_063,mux_pipeline_064,mux_pipeline_065,mux_pipeline_066,mux_pipeline_067,mux_pipeline_068,mux_pipeline_069,mux_pipeline_070,mux_pipeline_071,mux_pipeline_072,mux_pipeline_073,mux_pipeline_074,mux_pipeline_075,mux_pipeline_076,mux_pipeline_077,mux_pipeline_078,mux_pipeline_079,mux_pipeline_080,mux_pipeline_081,mux_pipeline_082,mux_pipeline_083,mux_pipeline_084,mux_pipeline_085,mux_pipeline_086,mux_pipeline_087,mux_pipeline_088,mux_pipeline_089,mux_pipeline_090,mux_pipeline_091,mux_pipeline_092,mux_pipeline_093,mux_pipeline_094,mux_pipeline_095,mux_pipeline_096,mux_pipeline_097,mux_pipeline_098,mux_pipeline_099,mux_pipeline_100,mux_pipeline_101,mux_pipeline_102,mux_pipeline_103,mux_pipeline_104,mux_pipeline_105,mux_pipeline_106,mux_pipeline_107,mux_pipeline_108,mux_pipeline_109,pipeline_stage,pipeline_stage_001,pipeline_stage_002,pipeline_stage_003,pipeline_stage_004,pipeline_stage_005,pipeline_stage_006,pipeline_stage_007,pipeline_stage_008,pipeline_stage_009,pipeline_stage_010,pipeline_stage_011,pipeline_stage_012,pipeline_stage_013,pipeline_stage_014" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_st_pipeline_stage"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="system_bd_altera_avalon_st_adapter_181_25xtenq">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_25xtenq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_25xtenq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_25xtenq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_25xtenq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_006,avalon_st_adapter_009,avalon_st_adapter_010,avalon_st_adapter_011,avalon_st_adapter_012,avalon_st_adapter_013,avalon_st_adapter_014,avalon_st_adapter_015,avalon_st_adapter_016,avalon_st_adapter_017,avalon_st_adapter_018,avalon_st_adapter_019,avalon_st_adapter_020,avalon_st_adapter_021,avalon_st_adapter_022,avalon_st_adapter_023,avalon_st_adapter_024,avalon_st_adapter_025,avalon_st_adapter_026,avalon_st_adapter_027,avalon_st_adapter_028" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_25xtenq"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_6bjmpii"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="system_bd_altera_avalon_st_adapter_181_hmqkkwi">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="514" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="outDataWidth" value="514" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="inDataWidth" value="514" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_hmqkkwi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_hmqkkwi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_hmqkkwi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_hmqkkwi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="avalon_st_adapter_005" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_hmqkkwi"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_zbwitoq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="system_bd_altera_avalon_st_adapter_181_e7v4oka">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="258" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="outDataWidth" value="258" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="inDataWidth" value="258" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_e7v4oka.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_e7v4oka_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_e7v4oka.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_st_adapter_181\synth\system_bd_altera_avalon_st_adapter_181_e7v4oka_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="avalon_st_adapter_007,avalon_st_adapter_008" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_st_adapter_181_e7v4oka"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_tmmt7mq"</message>
  </messages>
 </entity>
 <entity
   kind="timing_adapter"
   version="18.1"
   name="system_bd_timing_adapter_181_4ceyadi">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="128" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\timing_adapter_181\synth\system_bd_timing_adapter_181_4ceyadi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\timing_adapter_181\synth\system_bd_timing_adapter_181_4ceyadi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_avalon_st_adapter_181_pkulkta"
     as="timing_adapter_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_timing_adapter_181_4ceyadi"</message>
  </messages>
 </entity>
 <entity
   kind="data_format_adapter"
   version="18.1"
   name="system_bd_data_format_adapter_181_3mviboq">
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="YES" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="8" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_3mviboq.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_3mviboq_state_ram.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_3mviboq_data_ram.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_3mviboq_sop_ram.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_3mviboq_error_ram.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_3mviboq.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_3mviboq_state_ram.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_3mviboq_data_ram.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_3mviboq_sop_ram.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_3mviboq_error_ram.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_avalon_st_adapter_181_qpygkyi"
     as="data_format_adapter_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_data_format_adapter_181_3mviboq"</message>
  </messages>
 </entity>
 <entity
   kind="timing_adapter"
   version="18.1"
   name="system_bd_timing_adapter_181_3cdoppq">
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\timing_adapter_181\synth\system_bd_timing_adapter_181_3cdoppq.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\timing_adapter_181\synth\system_bd_timing_adapter_181_3cdoppq_fifo.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\timing_adapter_181\synth\system_bd_timing_adapter_181_3cdoppq.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\timing_adapter_181\synth\system_bd_timing_adapter_181_3cdoppq_fifo.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_avalon_st_adapter_181_qpygkyi"
     as="timing_adapter_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_timing_adapter_181_3cdoppq"</message>
  </messages>
 </entity>
 <entity
   kind="data_format_adapter"
   version="18.1"
   name="system_bd_data_format_adapter_181_w5aogcy">
  <parameter name="inErrorWidth" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="YES" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="4" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_w5aogcy.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_w5aogcy_state_ram.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_w5aogcy_data_ram.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_w5aogcy.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_w5aogcy_state_ram.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\data_format_adapter_181\synth\system_bd_data_format_adapter_181_w5aogcy_data_ram.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_avalon_st_adapter_181_s7eof2a"
     as="data_format_adapter_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_data_format_adapter_181_w5aogcy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_native_a10"
   version="18.1"
   name="system_bd_altera_xcvr_native_a10_181_hechn7q">
  <parameter name="enable_ports_rx_prbs" value="0" />
  <parameter name="cdr_pll_f_max_pfd" value="350000000 Hz" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reset_n" value="reset_n" />
  <parameter name="pma_rx_buf_xrx_path_uc_rx_rstb" value="rx_reset_on" />
  <parameter name="enable_port_tx_enh_frame" value="0" />
  <parameter name="enh_tx_64b66b_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_wordslip" value="frmgen_wordslip_dis" />
  <parameter name="pma_rx_buf_rx_refclk_divider" value="bypass_divider" />
  <parameter name="enh_tx_frmgen_burst_enable" value="0" />
  <parameter name="hssi_krfec_rx_pcs_clr_ctrl" value="both_enabled" />
  <parameter name="hssi_tx_pcs_pma_interface_bypass_pma_txelecidle" value="true" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_odi_step_ctrl_sel" value="dprio_mode" />
  <parameter name="cdr_pll_side" value="side_unknown" />
  <parameter name="pma_adapt_adp_dfe_fxtap10_sgn" value="radp_dfe_fxtap10_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_bs_enc" value="en_bs_enc_clk_gating" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel"
     value="uhsif_index_cram" />
  <parameter name="anlg_rx_one_stage_enable" value="s1_mode" />
  <parameter name="hssi_10g_rx_pcs_frmsync_flag_type" value="location_only" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_bypass" value="rx_sm_bypass_en" />
  <parameter name="hssi_rx_pcs_pma_interface_block_sel" value="ten_g_pcs" />
  <parameter name="hssi_fifo_rx_pcs_prot_mode" value="teng_mode" />
  <parameter name="pma_cgb_ser_powerdown" value="normal_poweron_ser" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx" value="pma_32b_rx" />
  <parameter name="enh_rxfifo_mode" value="Phase compensation" />
  <parameter name="hssi_10g_tx_pcs_distdwn_master" value="distdwn_master_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx"
     value="teng_mode_tx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count_multi" value="0" />
  <parameter name="pma_rx_buf_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_rx_enh_frame_lock" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter
     name="cdr_pll_chgpmp_up_pd_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_rx_buf_one_stage_enable" value="s1_mode" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="l_std_rx_pld_pcs_width" value="10" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_rx_buf_xrx_path_gt_enabled" value="disable" />
  <parameter name="cdr_pll_pma_width" value="40" />
  <parameter name="enable_port_rx_polinv" value="0" />
  <parameter name="pma_rx_odi_invert_dfe_vref" value="no_inversion" />
  <parameter name="pma_tx_buf_enable_idle_tx_channel_support" value="false" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_scrambler" value="enable" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch2_src"
     value="cdr_clkin_scratch2_src_refclk_iqclk" />
  <parameter name="set_disconnect_analog_resets" value="0" />
  <parameter name="hssi_8g_rx_pcs_hip_mode" value="dis_hip" />
  <parameter name="hssi_10g_tx_pcs_compin_sel" value="compin_master" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_adapt_odi_en" value="rodi_en_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en"
     value="hip_rx_disable" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx"
     value="fifo_rx" />
  <parameter name="l_rcfg_addr_bits" value="10" />
  <parameter
     name="hssi_10g_tx_pcs_enc64b66b_txsm_clken"
     value="enc64b66b_txsm_clk_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_block_sel" value="teng" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx"
     value="disable" />
  <parameter name="hssi_gen3_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="pma_cgb_x1_clock_source_sel" value="cdr_txpll_t" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pfull" value="10" />
  <parameter name="pma_tx_buf_uc_dcd_cal_status" value="uc_dcd_cal_notdone" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_type" value="bitslip_cnt" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_post_eidle_delay"
     value="cnt_200_cycles" />
  <parameter name="pma_tx_buf_term_p_tune" value="rterm_p0" />
  <parameter name="enh_rx_dispchk_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en"
     value="disable" />
  <parameter name="pma_rx_buf_lfeq_zero_control" value="lfeq_setting_2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx"
     value="disable" />
  <parameter name="pma_tx_buf_cpen_ctrl" value="cp_l0" />
  <parameter name="set_embedded_debug_enable" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period"
     value="uhsif_dcn_test_period_4" />
  <parameter name="hssi_10g_rx_pcs_frmsync_bypass" value="frmsync_bypass_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="pma_rx_dfe_oc_sa_d0c0" value="0" />
  <parameter name="enable_port_rx_enh_fifo_align_val" value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="pma_adapt_adp_spec_avg_window" value="radp_spec_avg_window_4" />
  <parameter name="pma_adapt_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_pipeln" value="rx_sm_pipeln_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="cdr_pll_cgb_div" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_err" value="dispgen_err_dis" />
  <parameter name="anlg_link" value="sr" />
  <parameter name="std_rx_word_aligner_fast_sync_status_enable" value="0" />
  <parameter name="l_rcfg_ifaces" value="4" />
  <parameter name="pma_rx_buf_vcm_sel" value="vcm_setting_03" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en"
     value="delay1_clk_disable" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_a_val" value="0" />
  <parameter name="pma_tx_ser_bonding_mode" value="x1_non_bonded" />
  <parameter name="l_enable_rx_std" value="0" />
  <parameter name="pma_tx_buf_uc_skew_cal" value="uc_skew_cal_off" />
  <parameter name="hssi_krfec_rx_pcs_parity_invalid_enum" value="8" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_gen_pat" value="prbs_gen_dis" />
  <parameter name="pma_rx_buf_power_rail_er" value="1030" />
  <parameter name="enable_port_rx_enh_fifo_cnt" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_data_source"
     value="hip_disable" />
  <parameter name="tx_pma_div_clkout_divider" value="0" />
  <parameter name="enable_ports_pipe_hclk" value="0" />
  <parameter name="pma_rx_buf_xrx_path_jtag_lp" value="lp_off" />
  <parameter
     name="hssi_common_pcs_pma_interface_pcie_hip_mode"
     value="hip_disable" />
  <parameter name="cdr_pll_fref_mux_select" value="fref_mux_cdr_refclk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock"
     value="uhsif_lkd_segsz_b4lock_16" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_pc_rdclk" value="en_pc_rdclk_gating" />
  <parameter name="hssi_8g_rx_pcs_phase_comp_rdptr" value="disable_rdptr" />
  <parameter name="hssi_8g_rx_pcs_polinv_8b10b_dec" value="dis_polinv_8b10b_dec" />
  <parameter name="enable_port_rx_std_rmfifo_empty" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_wait_send_syncp_fbkp" value="0" />
  <parameter name="pma_tx_buf_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="pma_rx_buf_refclk_en" value="disable" />
  <parameter name="cdr_pll_set_cdr_vco_reset" value="false" />
  <parameter name="cdr_pll_cal_vco_count_length" value="sel_8b_count" />
  <parameter
     name="hssi_tx_pcs_pma_interface_prot_mode_tx"
     value="teng_basic_mode_tx" />
  <parameter
     name="hssi_pipe_gen3_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="cdr_pll_f_max_ref" value="800000000 Hz" />
  <parameter name="hssi_tx_pcs_pma_interface_pmagate_en" value="pmagate_dis" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_clk_slip_spacing" value="16" />
  <parameter
     name="hssi_common_pcs_pma_interface_dft_observation_clock_selection"
     value="dft_clk_obsrv_tx0" />
  <parameter name="hssi_10g_rx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx"
     value="basic_10gpcs_tx" />
  <parameter name="pma_tx_buf_jtag_lp" value="lp_off" />
  <parameter name="pma_adapt_adp_dfe_fxtap11_sgn" value="radp_dfe_fxtap11_sgn_0" />
  <parameter name="enh_rx_64b66b_enable" value="0" />
  <parameter name="l_std_rx_word_count" value="1" />
  <parameter name="dbg_embedded_debug_enable" value="1" />
  <parameter name="cdr_pll_sup_mode" value="user_mode" />
  <parameter name="std_rx_word_aligner_pattern" value="0" />
  <parameter name="hssi_10g_rx_pcs_dis_signal_ok" value="dis_signal_ok_dis" />
  <parameter name="hssi_common_pcs_pma_interface_wait_clk_on_off_timer" value="0" />
  <parameter name="pma_adapt_odi_vref_sel" value="rodi_vref_sel_0" />
  <parameter name="pma_tx_buf_dcd_clk_div_ctrl" value="dcd_ck_div128" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx"
     value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_ind" value="enable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx" value="pma_10b_tx" />
  <parameter name="pma_rx_dfe_oc_sa_adp1" value="0" />
  <parameter name="pma_rx_dfe_oc_sa_adp2" value="0" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="pma_tx_buf_uc_gen4" value="gen4_off" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable"
     value="uhsif_dcn_test_mode_disable" />
  <parameter name="pma_tx_buf_uc_gen3" value="gen3_off" />
  <parameter name="l_std_tx_word_count" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_testout_sel" value="asn_test" />
  <parameter name="enable_port_rx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_fifo_write_ctrl" value="blklock_stops" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g3"
     value="dis_phystatus_rst_toggle_g3" />
  <parameter name="hssi_tx_pcs_pma_interface_sq_wave_num" value="sq_wave_default" />
  <parameter name="hssi_krfec_rx_pcs_receive_order" value="receive_lsb" />
  <parameter name="hssi_8g_rx_pcs_rx_refclk" value="dis_refclk_sel" />
  <parameter name="protocol_mode" value="basic_enh" />
  <parameter name="enh_rxtxfifo_double_width" value="0" />
  <parameter name="hssi_pipe_gen1_2_phystatus_delay_val" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx"
     value="fifo_tx" />
  <parameter name="pma_adapt_adp_ctle_load_value" value="radp_ctle_load_value_0" />
  <parameter name="pma_tx_buf_vod_output_swing_ctrl" value="31" />
  <parameter name="design_environment" value="NATIVE" />
  <parameter name="hssi_8g_rx_pcs_rx_rcvd_clk" value="rcvd_clk_rcvd_clk" />
  <parameter
     name="pma_adapt_adp_spec_trans_filter"
     value="radp_spec_trans_filter_2" />
  <parameter name="hssi_common_pcs_pma_interface_ignore_sigdet_g23" value="false" />
  <parameter name="pma_tx_buf_xtx_path_initial_settings" value="true" />
  <parameter name="enable_port_rx_std_bitslip" value="0" />
  <parameter
     name="pma_cgb_select_done_master_or_slave"
     value="choose_master_pcie_sw_done" />
  <parameter name="hssi_krfec_rx_pcs_signal_ok_en" value="sig_ok_en" />
  <parameter name="pma_tx_buf_uc_txvod_cal" value="uc_tx_vod_cal_off" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx" value="fifo_rx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_operating_voltage"
     value="standard" />
  <parameter name="pma_rx_buf_xrx_path_uc_pcie_sw" value="uc_pcie_gen1" />
  <parameter name="cdr_pll_output_clock_frequency" value="500000000 Hz" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_encoder" value="enable" />
  <parameter
     name="hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en"
     value="false" />
  <parameter
     name="pma_adapt_adp_dfe_clkout_div_sel"
     value="radp_dfe_clkout_div_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_lfsr" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rate_match_full_thres" value="dis_rm_full_thres" />
  <parameter name="pma_rx_odi_enable_odi" value="power_down_eye" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_err" value="scrm_err_dis" />
  <parameter name="hssi_rx_pcs_pma_interface_clkslip_sel" value="pld" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch1_src"
     value="cdr_clkin_scratch1_src_refclk_iqclk" />
  <parameter name="set_odi_soft_logic_enable" value="0" />
  <parameter
     name="pma_cdr_refclk_inclk3_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_pc_en_counter" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin"
     value="uhsif_dcn_margin_2" />
  <parameter name="hssi_10g_tx_pcs_txfifo_mode" value="phase_comp" />
  <parameter name="pma_adapt_adp_ctle_en" value="radp_ctle_enable" />
  <parameter name="pma_cgb_sup_mode" value="user_mode" />
  <parameter name="pma_cgb_x1_div_m_sel" value="divbypass" />
  <parameter name="hssi_8g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_8g_tx_pcs_tx_bitslip" value="dis_tx_bitslip" />
  <parameter name="anlg_tx_compensation_en" value="enable" />
  <parameter name="pma_rx_buf_diag_lp_en" value="dlp_off" />
  <parameter name="pma_rx_buf_pm_tx_rx_testmux_select" value="setting0" />
  <parameter name="pma_rx_deser_tdr_mode" value="select_bbpd_data" />
  <parameter name="hssi_krfec_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_mode" value="generic_basic" />
  <parameter name="hssi_8g_tx_pcs_hip_mode" value="dis_hip" />
  <parameter name="pma_cgb_ser_mode" value="forty_bit" />
  <parameter name="pma_rx_deser_prot_mode" value="basic_rx" />
  <parameter name="l_enable_tx_pcs_dir" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_en"
     value="dft_clk_out_disable" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="hssi_common_pcs_pma_interface_asn_enable" value="dis_asn" />
  <parameter name="hssi_10g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_odwidth" value="width_40" />
  <parameter name="hssi_10g_tx_pcs_wr_clk_sel" value="wr_tx_pld_clk" />
  <parameter name="hssi_8g_rx_pcs_wa_rvnumber_data" value="0" />
  <parameter name="hssi_8g_rx_pcs_auto_speed_nego" value="dis_asn" />
  <parameter name="pma_tx_ser_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="cdr_refclk_cnt" value="1" />
  <parameter name="pma_tx_buf_term_sel" value="r_r1" />
  <parameter name="enable_port_rx_std_bitrev_ena" value="0" />
  <parameter name="pma_rx_sd_optimal" value="true" />
  <parameter name="enable_port_krfec_rx_enh_frame_diag_status" value="0" />
  <parameter
     name="pma_adapt_adapt_dfe_control_sel"
     value="r_adapt_dfe_control_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_cgb_silicon_rev" value="20nm5es" />
  <parameter name="std_rx_word_aligner_mode" value="bitslip" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_output_sel"
     value="teng_output" />
  <parameter name="hssi_10g_rx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_krfec_tx_pcs_enc_frame_query" value="enc_query_dis" />
  <parameter name="generate_docs" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch4_src"
     value="cdr_clkin_scratch4_src_refclk_iqclk" />
  <parameter name="pma_rx_dfe_optimal" value="true" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx" value="pma_10b_rx" />
  <parameter name="std_rx_rmfifo_mode" value="disabled" />
  <parameter name="hssi_10g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_auto_reset_on" value="auto_reset_off" />
  <parameter name="enable_debug_options" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_pair_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="pma_adapt_adapt_dfe_sel" value="r_adapt_dfe_sel_0" />
  <parameter name="pma_cgb_tx_ucontrol_reset" value="disable" />
  <parameter name="hssi_8g_tx_pcs_byte_serializer" value="dis_bs" />
  <parameter name="enable_port_tx_pma_iqtxrx_clkout" value="0" />
  <parameter name="pma_adapt_adp_force_freqlock" value="radp_force_freqlock_off" />
  <parameter
     name="cdr_pll_bbpd_data_pattern_filter_select"
     value="bbpd_data_pat_off" />
  <parameter name="l_anlg_rx_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_odi_v_vert_threshold_scaling" value="scale_3" />
  <parameter name="enable_port_tx_pma_div_clkout" value="0" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel"
     value="pcs_tx_clk" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter name="hssi_10g_tx_pcs_random_disp" value="disable" />
  <parameter name="hssi_10g_tx_pcs_crcgen_err" value="crcgen_err_dis" />
  <parameter name="hssi_krfec_rx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_ver" value="prbs_off" />
  <parameter name="pll_select" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_pipeln" value="enable" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt"
     value="enum_invalid_sh_cnt_10g" />
  <parameter name="hssi_gen3_rx_pcs_mode" value="disable_pcs" />
  <parameter name="enable_port_rx_std_wa_a1a2size" value="0" />
  <parameter name="hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn" value="disable" />
  <parameter
     name="hssi_8g_tx_pcs_data_selection_8b10b_encoder_input"
     value="normal_data_path" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="pma_rx_odi_datarate" value="1000000000 bps" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_tx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="hssi_common_pcs_pma_interface_sim_mode" value="disable" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="pma_rx_buf_offset_pd" value="oc_en" />
  <parameter name="cdr_pll_lf_resistor_pd" value="lf_pd_setting0" />
  <parameter name="pma_tx_buf_dcd_detection_en" value="enable" />
  <parameter name="pma_adapt_adp_vga_bypass" value="radp_vga_bypass_1" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock"
     value="uhsif_lkd_segsz_aflock_512" />
  <parameter name="hssi_10g_tx_pcs_sh_err" value="sh_err_dis" />
  <parameter name="hssi_pipe_gen1_2_txswing" value="dis_txswing" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="tx_pma_clk_div" value="1" />
  <parameter name="enable_port_tx_std_pcfifo_full" value="0" />
  <parameter name="data_rate_bps" value="10000000000 bps" />
  <parameter name="pma_adapt_adp_dfe_fxtap_load" value="radp_dfe_fxtap_load_0" />
  <parameter
     name="pma_cdr_refclk_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="cdr_pll_set_cdr_v2i_enable" value="true" />
  <parameter
     name="hssi_rx_pcs_pma_interface_master_clk_sel"
     value="master_rx_pma_clk" />
  <parameter name="pma_cgb_input_select_gen3" value="unused" />
  <parameter name="pma_mode" value="basic" />
  <parameter name="hssi_8g_tx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="hssi_8g_rx_pcs_wa_rknumber_data" value="3" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="hssi_tx_pcs_pma_interface_uhsif_enable" value="uhsif_disable" />
  <parameter name="hssi_10g_rx_pcs_frmsync_pipeln" value="frmsync_pipeln_en" />
  <parameter name="enh_tx_bitslip_enable" value="0" />
  <parameter name="enable_port_rx_enh_fifo_pempty" value="0" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="1" />
  <parameter name="hssi_gen3_rx_pcs_block_sync_sm" value="disable_blk_sync_sm" />
  <parameter name="std_data_mask_count_multi" value="0" />
  <parameter name="hssi_8g_rx_pcs_tx_rx_parallel_loopback" value="dis_plpbk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter name="pma_tx_buf_uc_skew_cal_status" value="uc_skew_cal_notdone" />
  <parameter name="pma_rx_dfe_initial_settings" value="true" />
  <parameter name="pma_tx_buf_calibration_en" value="false" />
  <parameter name="pma_adapt_adp_frame_out_sel" value="radp_frame_out_sel_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock"
     value="uhsif_filt_stepsz_b4lock_2" />
  <parameter name="pma_rx_buf_bodybias_select" value="bodybias_sel1" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_rd" value="rd_empty" />
  <parameter name="display_std_rx_pld_pcs_width" value="10" />
  <parameter name="pma_rx_buf_pdb_rx" value="normal_rx_on" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_c_val" value="0" />
  <parameter name="set_enable_calibration" value="1" />
  <parameter name="pma_adapt_odi_start" value="rodi_start_0" />
  <parameter name="pma_tx_buf_xtx_path_datarate" value="10000000000 bps" />
  <parameter name="l_enable_rx_pcs_dir" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_optimal" value="true" />
  <parameter name="pma_rx_deser_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_dfe_sel_probe_tstmx" value="probe_tstmx_none" />
  <parameter name="pma_cgb_input_select_xn" value="unused" />
  <parameter name="hssi_10g_rx_pcs_crcchk_inv" value="crcchk_inv_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap_en" value="radp_dfe_fxtap_disable" />
  <parameter name="pma_adapt_adp_ctle_threshold" value="radp_ctle_threshold_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap_hold_en" value="radp_dfe_fxtap_hold" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_distribution"
     value="not_master_chnl_distr" />
  <parameter name="enable_hard_reset" value="0" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_sd" value="dis_eidle_sd" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="pma_tx_buf_compensation_driver_en" value="disable" />
  <parameter name="enable_transparent_pcs" value="0" />
  <parameter name="hssi_pipe_gen1_2_rx_pipe_enable" value="dis_pipe_rx" />
  <parameter name="pma_adapt_adp_dfe_fltap_load" value="radp_dfe_fltap_load_0" />
  <parameter name="enable_std" value="0" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal" value="uc_rx_dfe_cal_off" />
  <parameter name="pma_tx_buf_link" value="sr" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_bds_dec_asn"
     value="en_bds_dec_asn_clk_gating" />
  <parameter
     name="hssi_common_pcs_pma_interface_prot_mode"
     value="other_protocols" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_sw_fifowr"
     value="en_sw_fifowr_clk_gating" />
  <parameter name="cdr_pll_ltd_ltr_micro_controller_select" value="ltd_ltr_pcs" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx"
     value="disable" />
  <parameter name="std_tx_bitslip_enable" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_dw_tx" value="pma_40b_tx" />
  <parameter name="cdr_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="dbg_stat_soft_logic_enable" value="1" />
  <parameter name="hssi_10g_tx_pcs_bitslip_en" value="bitslip_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx"
     value="other_prot_mode" />
  <parameter name="hssi_10g_rx_pcs_rx_sh_location" value="msb" />
  <parameter name="hssi_common_pcs_pma_interface_cp_dwn_mstr" value="true" />
  <parameter name="hssi_8g_rx_pcs_wa_rgnumber_data" value="3" />
  <parameter name="cdr_pll_f_max_vco" value="9800000000 Hz" />
  <parameter name="hssi_8g_rx_pcs_rx_clk_free_running" value="en_rx_clk_free_run" />
  <parameter name="cdr_pll_n_counter_scratch" value="1" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_eios" value="dis_eidle_eios" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference2" value="dcc_ref2_3" />
  <parameter
     name="hssi_10g_tx_pcs_enc_64b66b_txsm_bypass"
     value="enc_64b66b_txsm_bypass_en" />
  <parameter name="hssi_krfec_rx_pcs_dv_start" value="with_blklock" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference1" value="dcc_ref1_3" />
  <parameter name="cdr_pll_f_min_gt_channel" value="8700000000 Hz" />
  <parameter name="hssi_common_pld_pcs_interface_hrdrstctrl_en" value="hrst_dis" />
  <parameter name="hssi_10g_tx_pcs_comp_cnt" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_distribution"
     value="not_master_chnl_distr" />
  <parameter name="pma_rx_deser_force_adaptation_outputs" value="normal_outputs" />
  <parameter name="enable_port_pipe_rx_polarity" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch3_src"
     value="cdr_clkin_scratch3_src_refclk_iqclk" />
  <parameter name="anlg_voltage" value="1_0V" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adapt_mode" value="ctle" />
  <parameter name="std_rx_byterev_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_tx"
     value="ctrl_master_tx" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g12"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_cgb_input_select_x1" value="fpll_bot" />
  <parameter name="enable_port_rx_enh_fifo_insert" value="0" />
  <parameter name="hssi_10g_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_tx_pcs_pma_dw" value="ten_bit" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_sw_done" value="true" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_b_val" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_invalid_code_flag_only"
     value="dis_invalid_code_only" />
  <parameter name="pma_rx_dfe_sup_mode" value="user_mode" />
  <parameter name="cdr_refclk_select" value="0" />
  <parameter name="hssi_10g_rx_pcs_dec64b66b_clken" value="dec64b66b_clk_dis" />
  <parameter name="hssi_8g_tx_pcs_revloop_back_rm" value="dis_rev_loopback_rx_rm" />
  <parameter name="pma_tx_buf_res_cal_local" value="non_local" />
  <parameter name="enable_port_rx_is_lockedtoref" value="1" />
  <parameter name="enable_ports_rx_manual_cdr_mode" value="0" />
  <parameter name="l_enable_tx_std_iface" value="0" />
  <parameter name="enable_port_rx_signaldetect" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enable_ports_pipe_rx_elecidle" value="0" />
  <parameter name="anlg_tx_analog_mode" value="user_custom" />
  <parameter name="hssi_8g_rx_pcs_pipe_if_enable" value="dis_pipe_rx" />
  <parameter name="pma_tx_buf_xtx_path_analog_mode" value="user_custom" />
  <parameter name="enable_analog_resets" value="1" />
  <parameter name="hssi_10g_tx_pcs_fifo_reg_fast" value="fifo_reg_fast_dis" />
  <parameter name="hssi_10g_rx_pcs_dispchk_bypass" value="dispchk_bypass_en" />
  <parameter name="pma_rx_sd_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk1_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="device_revision" value="20nm5" />
  <parameter name="rx_pma_dfe_adaptation_mode" value="disabled" />
  <parameter name="l_enable_tx_std" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_tx_buf_xtx_path_datawidth" value="40" />
  <parameter name="duplex_mode" value="tx" />
  <parameter name="pma_rx_deser_pcie_gen" value="non_pcie" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_dw_rx" value="pma_32b_rx" />
  <parameter name="hssi_tx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_shared" value="0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_dec" value="fxtap_step_no_dec" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx"
     value="basic_mode_tx" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_position"
     value="radp_dfe_fltap_position_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz"
     value="250000000" />
  <parameter name="pma_cgb_scratch3_x1_clock_src" value="unused" />
  <parameter name="pma_rx_deser_datarate" value="1000000000 bps" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_dw_wa" value="en_dw_wa_clk_gating" />
  <parameter name="pma_rx_buf_xrx_path_initial_settings" value="true" />
  <parameter name="hssi_gen3_tx_pcs_tx_gbox_byp" value="bypass_gbox" />
  <parameter name="hssi_8g_rx_pcs_rate_match_del_thres" value="dis_rm_del_thres" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_full" value="full_default" />
  <parameter name="hssi_10g_tx_pcs_scrm_mode" value="async" />
  <parameter name="enable_simple_interface" value="1" />
  <parameter name="enable_port_rx_pma_qpipulldn" value="0" />
  <parameter name="anlg_tx_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="hssi_krfec_tx_pcs_transcode_err" value="trans_err_dis" />
  <parameter name="hssi_8g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_tx_pcs_tx_compliance_controlled_disparity"
     value="dis_txcompliance" />
  <parameter name="hssi_10g_tx_pcs_txfifo_empty" value="empty_default" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset_enable" value="false" />
  <parameter name="hssi_10g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_crcchk_pipeln" value="crcchk_pipeln_en" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="hssi_8g_tx_pcs_phfifo_write_clk_sel" value="pld_tx_clk" />
  <parameter name="enable_port_rx_enh_data_valid" value="0" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_encoder" value="en_8b10b_ibm" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx"
     value="disable" />
  <parameter name="pma_rx_odi_oc_sa_c180" value="0" />
  <parameter name="pma_tx_buf_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="cdr_pll_chgpmp_testmode" value="cp_test_disable" />
  <parameter
     name="hssi_pipe_gen3_rate_match_pad_insertion"
     value="dis_rm_fifo_pad_ins" />
  <parameter name="pcs_bonding_master" value="0" />
  <parameter name="datapath_select" value="Enhanced" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok"
     value="force_sig_ok" />
  <parameter name="cdr_pll_requires_gt_capable_channel" value="false" />
  <parameter name="pma_adapt_adp_odi_control_sel" value="radp_odi_control_sel_0" />
  <parameter name="enable_port_tx_analog_reset_ack" value="0" />
  <parameter name="enable_port_rx_enh_fifo_full" value="0" />
  <parameter name="enh_tx_randomdispbit_enable" value="0" />
  <parameter name="enh_rx_frmsync_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_clken" value="scrm_clk_dis" />
  <parameter name="hssi_krfec_tx_pcs_burst_err" value="burst_err_dis" />
  <parameter name="pma_adapt_adp_adapt_rstn" value="radp_adapt_rstn_1" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_odwidth" value="width_32" />
  <parameter name="pma_adapt_adp_dfe_fxtap_bypass" value="radp_dfe_fxtap_bypass_1" />
  <parameter name="enable_reset_sequence" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_rx_dfe_pdb_floattap" value="floattap_dfe_powerdown" />
  <parameter name="pma_adapt_adp_dfe_fxtap4_sgn" value="radp_dfe_fxtap4_sgn_0" />
  <parameter name="pma_tx_buf_duty_cycle_setting_aux" value="dcc2_t32" />
  <parameter name="hssi_8g_rx_pcs_wa_kchar" value="dis_kchar" />
  <parameter name="cdr_pll_set_cdr_vco_speed" value="0" />
  <parameter name="pma_rx_buf_cgm_bias_disable" value="cgmbias_en" />
  <parameter name="hssi_8g_rx_pcs_wa_pd" value="wa_pd_10" />
  <parameter name="hssi_10g_rx_pcs_gbexp_clken" value="gbexp_clk_en" />
  <parameter name="hssi_10g_tx_pcs_sop_mark" value="sop_mark_dis" />
  <parameter name="hssi_8g_tx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="pma_rx_odi_power_mode" value="mid_power" />
  <parameter name="pma_adapt_odi_spec_sel" value="rodi_spec_sel_0" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_10g_tx_pcs_stretch_num_stages" value="one_stage" />
  <parameter name="pma_rx_buf_power_mode_rx" value="mid_power" />
  <parameter name="enable_port_rx_std_rmfifo_full" value="0" />
  <parameter name="cdr_pll_atb_select_control" value="atb_off" />
  <parameter name="enable_port_rx_enh_fifo_align_clr" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_phfifo_flush_wait" value="0" />
  <parameter name="pma_rx_buf_bodybias_enable" value="bodybias_en" />
  <parameter name="hssi_gen3_rx_pcs_reverse_lpbk" value="rev_lpbk_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable"
     value="uhsif_dzt_disable" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_hold_en"
     value="radp_dfe_fltap_not_held" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock"
     value="knum_sh_cnt_postlock_10g" />
  <parameter name="enable_analog_settings" value="0" />
  <parameter name="pma_tx_buf_pm_speed_grade" value="i2" />
  <parameter name="pma_adapt_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_det" value="dis_fixed_patdet" />
  <parameter name="enable_port_krfec_rx_enh_frame" value="0" />
  <parameter name="rcfg_enable" value="1" />
  <parameter name="cdr_pll_cdr_powerdown_mode" value="power_up" />
  <parameter name="hssi_10g_tx_pcs_pld_if_type" value="fifo" />
  <parameter
     name="hssi_10g_tx_pcs_distup_bypass_pipeln"
     value="distup_bypass_pipeln_dis" />
  <parameter name="hssi_10g_rx_pcs_ber_clken" value="ber_clk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter name="enable_port_rx_is_lockedtodata" value="1" />
  <parameter name="pma_cgb_bitslip_enable" value="disable_bitslip" />
  <parameter name="pma_rx_buf_vccela_supply_voltage" value="vccela_1p1v" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pcie_switch" value="true" />
  <parameter name="pma_adapt_odi_mode" value="rodi_mode_0" />
  <parameter name="pma_rx_odi_prot_mode" value="basic_rx" />
  <parameter name="pma_adapt_adp_status_sel" value="radp_status_sel_0" />
  <parameter name="enable_port_tx_pma_qpipulldn" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_clken" value="descrm_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="number_physical_bonding_clocks" value="1" />
  <parameter name="pma_adapt_adp_vga_polarity" value="radp_vga_polarity_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value"
     value="0" />
  <parameter name="pma_cdr_refclk_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_port_tx_enh_frame_burst_en" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_static_polarity_inversion"
     value="tx_stat_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_10g_rx_pcs_pld_if_type" value="fifo" />
  <parameter name="cdr_pll_chgpmp_current_dn_pd" value="cp_current_pd_dn_setting0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion"
     value="tx_dyn_polinv_dis" />
  <parameter name="enable_port_rx_pma_iqtxrx_clkout" value="0" />
  <parameter name="hssi_krfec_rx_pcs_err_mark_type" value="err_mark_10g" />
  <parameter name="enh_tx_frmgen_enable" value="0" />
  <parameter name="pma_rx_dfe_sel_fltapstep_inc" value="fltap_step_no_inc" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_scrm" value="enum_scrm_default" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_g3_prot_mode"
     value="disabled_prot_mode" />
  <parameter name="cdr_pll_chgpmp_replicate" value="false" />
  <parameter name="pma_rx_odi_oc_sa_c0" value="0" />
  <parameter name="enh_rxfifo_pfull" value="23" />
  <parameter name="anlg_enable_rx_default_ovr" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_test_out_sel" value="rx_test_out0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_hip_mode" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl"
     value="delay2_path0" />
  <parameter name="pma_rx_sd_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_vref_load" value="radp_vref_load_0" />
  <parameter name="enh_rx_bitslip_enable" value="0" />
  <parameter name="pma_rx_deser_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="pma_rx_buf_bypass_eqz_stages_234" value="bypass_off" />
  <parameter name="hssi_10g_rx_pcs_control_del" value="control_del_none" />
  <parameter name="enh_rxfifo_control_del" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_clk_sel" value="pld_rx_clk" />
  <parameter name="enable_ports_adaptation" value="0" />
  <parameter name="pma_tx_buf_power_rail_eht" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode" value="tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_buf_xrx_path_datawidth" value="40" />
  <parameter name="hssi_8g_rx_pcs_wa_sync_sm_ctrl" value="gige_sync_sm" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adp_mode" value="radp_mode_8" />
  <parameter name="pma_adapt_adp_bist_count_rstn" value="radp_bist_count_rstn_0" />
  <parameter name="display_std_tx_pld_pcs_width" value="10" />
  <parameter name="hssi_10g_tx_pcs_tx_sh_location" value="msb" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_spec_sign" value="radp_dfe_spec_sign_0" />
  <parameter name="hssi_10g_tx_pcs_test_mode" value="test_off" />
  <parameter name="cdr_pll_cdr_phaselock_mode" value="no_ignore_lock" />
  <parameter name="hssi_8g_rx_pcs_pad_or_edb_error_replace" value="replace_edb" />
  <parameter name="hssi_8g_tx_pcs_tx_fast_pld_reg" value="dis_tx_fast_pld_reg" />
  <parameter name="hssi_10g_rx_pcs_bitslip_mode" value="bitslip_dis" />
  <parameter name="hssi_10g_tx_pcs_low_latency_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap5_sgn" value="radp_dfe_fxtap5_sgn_0" />
  <parameter name="dbg_prbs_soft_logic_enable" value="0" />
  <parameter name="pma_tx_buf_xtx_path_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_prot_mode" value="basic_mode" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_dw_fifowr"
     value="en_dw_fifowr_clk_gating" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="hssi_8g_tx_pcs_dynamic_clk_switch" value="dis_dyn_clk_switch" />
  <parameter name="pma_rx_dfe_sel_oc_en" value="off_canc_disable" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="enable_port_rx_std_byterev_ena" value="0" />
  <parameter name="hssi_8g_tx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="enable_port_rx_std_signaldetect" value="0" />
  <parameter name="tx_enable" value="1" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_adapt_adp_ctle_scale_en" value="radp_ctle_scale_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_pwr_scaling_clk"
     value="pma_tx_clk" />
  <parameter name="pma_adapt_sup_mode" value="user_mode" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_trans_dec" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap2_sgn" value="radp_dfe_fxtap2_sgn_0" />
  <parameter name="cdr_pll_pm_speed_grade" value="i2" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="hssi_krfec_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter name="hssi_10g_tx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="pma_adapt_adp_vref_polarity" value="radp_vref_polarity_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz" value="0" />
  <parameter name="pma_rx_dfe_dft_en" value="dft_enalbe" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk"
     value="en_sw_pc_wrclk_gating" />
  <parameter name="pma_tx_buf_term_code" value="rterm_code7" />
  <parameter name="hssi_8g_tx_pcs_force_kchar" value="dis_force_kchar" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="pma_tx_ser_ser_clk_divtx_user_sel" value="divtx_user_off" />
  <parameter name="pma_adapt_adp_dfe_cycle" value="radp_dfe_cycle_6" />
  <parameter name="pma_tx_buf_calibration_resistor_value" value="res_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_observation_in_pld_core"
     value="internal_sw_wa_clk" />
  <parameter name="hssi_8g_tx_pcs_txclk_freerun" value="en_freerun_tx" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="pma_rx_buf_xrx_path_optimal" value="true" />
  <parameter name="cdr_pll_lpd_counter" value="1" />
  <parameter name="pma_tx_ser_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx"
     value="teng_mode_rx" />
  <parameter name="hssi_8g_rx_pcs_rx_pcs_urst" value="en_rx_pcs_urst" />
  <parameter name="l_enable_rx_enh" value="0" />
  <parameter name="hssi_10g_rx_pcs_blksync_pipeln" value="blksync_pipeln_dis" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="std_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel"
     value="sel_sig_det" />
  <parameter name="pma_rx_buf_xrx_path_prot_mode" value="basic_rx" />
  <parameter name="enable_pcie_data_mask_option" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_mode" value="async" />
  <parameter name="cdr_pll_is_cascaded_pll" value="false" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enable_port_tx_pma_clkout" value="0" />
  <parameter name="hssi_gen3_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="cdr_pll_txpll_hclk_driver_enable" value="false" />
  <parameter
     name="cdr_pll_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="pma_adapt_initial_settings" value="true" />
  <parameter
     name="hssi_common_pcs_pma_interface_force_freqdet"
     value="force_freqdet_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx"
     value="disable" />
  <parameter
     name="pma_adapt_adp_bist_auxpath_en"
     value="radp_bist_auxpath_disable" />
  <parameter name="enable_port_rx_pma_clkslip" value="0" />
  <parameter name="pma_cgb_datarate" value="10000000000 bps" />
  <parameter name="enh_tx_polinv_enable" value="0" />
  <parameter name="cdr_pll_vco_freq" value="500000000 Hz" />
  <parameter name="rx_pma_dfe_fixed_taps" value="3" />
  <parameter name="l_pcs_pma_width" value="40" />
  <parameter name="pma_cgb_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_rx_odi_silicon_rev" value="20nm5es" />
  <parameter name="hssi_pipe_gen1_2_prot_mode" value="disabled_prot_mode" />
  <parameter name="pma_rx_odi_initial_settings" value="true" />
  <parameter name="pma_tx_buf_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="enable_port_rx_seriallpbken_tx" value="0" />
  <parameter name="pma_adapt_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent_enable" value="false" />
  <parameter
     name="hssi_common_pcs_pma_interface_sigdet_wait_counter_multi"
     value="0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_a_val" value="0" />
  <parameter name="cdr_pll_vco_overrange_voltage" value="vco_overrange_off" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_native_a10" />
  <parameter name="rx_pma_ctle_adaptation_mode" value="manual" />
  <parameter name="cdr_pll_lpfd_counter" value="1" />
  <parameter
     name="hssi_rx_pcs_pma_interface_prot_mode_rx"
     value="teng_basic_mode_rx" />
  <parameter name="pma_adapt_datarate" value="1000000000 bps" />
  <parameter name="anlg_tx_slew_rate_ctrl" value="slew_r7" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent" value="0" />
  <parameter name="hssi_krfec_rx_pcs_parity_valid_num" value="4" />
  <parameter name="hssi_10g_tx_pcs_frmgen_burst" value="frmgen_burst_dis" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pyld_ins" value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_rxvalid_mask"
     value="rxvalid_mask_dis" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_num" value="0" />
  <parameter name="pma_rx_buf_eq_bw_sel" value="eq_bw_1" />
  <parameter name="hssi_8g_rx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="cdr_pll_m_counter" value="1" />
  <parameter name="cdr_pll_pd_fastlock_mode" value="false" />
  <parameter name="pma_adapt_adp_vga_en" value="radp_vga_enable" />
  <parameter name="enable_port_rx_std_bitslipboundarysel" value="0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_clken" value="frmsync_clk_dis" />
  <parameter name="pma_tx_buf_power_rail_et" value="1030" />
  <parameter name="hssi_10g_tx_pcs_crcgen_clken" value="crcgen_clk_dis" />
  <parameter name="pma_tx_buf_xtx_path_prot_mode" value="basic_tx" />
  <parameter name="pma_tx_buf_xtx_path_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_adapt_adp_lfeq_fb_sel" value="radp_lfeq_fb_sel_0" />
  <parameter name="cdr_pll_loopback_mode" value="loopback_disabled" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter name="enable_parallel_loopback" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_pwr_scaling_clk"
     value="pma_rx_clk" />
  <parameter name="hssi_pipe_gen1_2_rxdetect_bypass" value="dis_rxdetect_bypass" />
  <parameter name="pma_rx_odi_sup_mode" value="user_mode" />
  <parameter name="hssi_fifo_tx_pcs_prot_mode" value="teng_mode" />
  <parameter name="pma_adapt_adp_4s_ctle_bypass" value="radp_4s_ctle_bypass_0" />
  <parameter name="hssi_pipe_gen1_2_elec_idle_delay_val" value="0" />
  <parameter name="pma_rx_buf_offset_cancellation_fine" value="fine_setting_00" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value"
     value="0" />
  <parameter name="set_data_rate" value="10000.0" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_disp_ctrl" value="dis_disp_ctrl" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset" value="0" />
  <parameter name="hssi_krfec_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="enh_txfifo_mode" value="Phase compensation" />
  <parameter name="pma_adapt_adp_dfe_fxtap3_sgn" value="radp_dfe_fxtap3_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_phase_comp_rdptr" value="disable_rdptr" />
  <parameter name="cdr_pll_lf_ripple_cap" value="lf_no_ripple" />
  <parameter name="pma_adapt_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="dbg_odi_soft_logic_enable" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_num_fixed_pat" value="0" />
  <parameter name="hssi_10g_tx_pcs_tx_testbus_sel" value="tx_fifo_testbus1" />
  <parameter name="pma_adapt_adp_onetime_dfe" value="radp_onetime_dfe_0" />
  <parameter name="pma_rx_buf_iostandard" value="hssi_diffio" />
  <parameter name="pma_cgb_scratch1_x1_clock_src" value="unused" />
  <parameter name="pma_tx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_port_tx_enh_fifo_cnt" value="0" />
  <parameter name="hssi_8g_rx_pcs_rate_match" value="dis_rm" />
  <parameter name="l_std_tx_pld_pcs_width" value="10" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="enable_port_tx_enh_fifo_empty" value="0" />
  <parameter name="enable_port_tx_pma_elecidle" value="0" />
  <parameter name="enable_port_tx_polinv" value="0" />
  <parameter name="hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask" value="dis_rxvalid_mask" />
  <parameter name="hssi_pipe_gen1_2_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="hssi_fifo_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_output_sel"
     value="teng_output" />
  <parameter
     name="hssi_common_pcs_pma_interface_wait_pipe_synchronizing"
     value="0" />
  <parameter name="pma_adapt_adp_ctle_scale" value="radp_ctle_scale_0" />
  <parameter name="anlg_rx_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_krfec_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enh_tx_dispgen_enable" value="0" />
  <parameter name="enh_rx_krfec_err_mark_enable" value="0" />
  <parameter name="anlg_enable_tx_default_ovr" value="0" />
  <parameter name="pma_cgb_prot_mode" value="basic_tx" />
  <parameter name="pma_cdr_refclk_powerdown_mode" value="powerup" />
  <parameter name="hssi_tx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_test_mode" value="test_off" />
  <parameter name="hssi_10g_rx_pcs_prot_mode" value="basic_mode" />
  <parameter name="pma_rx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_split_interface" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_sel"
     value="teng_rx_dft_clk" />
  <parameter name="pcie_rate_match" value="Bypass" />
  <parameter name="enable_port_tx_pma_rxfound" value="0" />
  <parameter name="cdr_pll_fref_clklow_div" value="1" />
  <parameter name="pma_tx_buf_term_n_tune" value="rterm_n0" />
  <parameter
     name="cdr_pll_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="pma_tx_buf_duty_cycle_input_polarity" value="dcc_input_pos" />
  <parameter name="pma_tx_buf_rx_det_output_sel" value="rx_det_pcie_out" />
  <parameter name="cdr_pll_reverse_serial_loopback" value="no_loopback" />
  <parameter name="hssi_gen3_tx_pcs_tx_bitslip" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_syndrm" value="enable" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel" value="dis_tx_pipe_clk" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_uc_txvod_cal_status" value="uc_tx_vod_cal_notdone" />
  <parameter name="std_low_latency_bypass_enable" value="0" />
  <parameter name="enable_skp_ports" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_renumber_data" value="3" />
  <parameter name="pma_tx_buf_uc_vcc_setting" value="vcc_setting1" />
  <parameter name="enh_tx_krfec_burst_err_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_crcflag_pipeln" value="crcflag_pipeln_en" />
  <parameter name="cdr_pll_vco_underrange_voltage" value="vco_underange_off" />
  <parameter name="pma_adapt_rrx_pcie_eqz" value="rrx_pcie_eqz_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_pat" value="disable" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_error_replace_pad" value="replace_edb" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_descrm" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errcorrect" value="disable" />
  <parameter name="pma_adapt_odi_rstn" value="rodi_rstn_0" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="hssi_gen3_rx_pcs_lpbk_force" value="lpbk_frce_dis" />
  <parameter name="hssi_10g_tx_pcs_crcgen_bypass" value="crcgen_bypass_en" />
  <parameter name="validation_rule_select" value="" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx"
     value="pma_32b_rx" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo" value="bypass_rm_fifo" />
  <parameter name="pma_tx_buf_xtx_path_optimal" value="true" />
  <parameter
     name="cdr_pll_set_cdr_vco_speed_pciegen3"
     value="cdr_vco_max_speedbin_pciegen3" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="pma_rx_buf_rx_vga_oc_en" value="vga_cal_off" />
  <parameter name="hssi_8g_rx_pcs_wa_rosnumber_data" value="1" />
  <parameter name="l_std_tx_field_width" value="11" />
  <parameter name="cdr_pll_initial_settings" value="true" />
  <parameter name="pma_tx_ser_ser_clk_mon" value="disable_clk_mon" />
  <parameter name="pma_tx_buf_xtx_path_tx_pll_clk_hz" value="500000000" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="pma_cdr_refclk_xmux_refclk_src" value="refclk_iqclk" />
  <parameter name="pma_rx_buf_lfeq_enable" value="non_lfeq_mode" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_txdetectrx" value="true" />
  <parameter name="enable_port_rx_enh_crc32_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_indv" value="indv_en" />
  <parameter name="hssi_10g_rx_pcs_wrfifo_clken" value="wrfifo_clk_en" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_c_val" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_ac_pwr_rules_en"
     value="disable" />
  <parameter
     name="rcfg_param_labels"
     value="VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Protocol support mode,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable parallel loopback,TX channel bonding mode,PCS TX channel bonding master,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_analog_reset_ack port,Enable tx_pma_clkout port,Enable tx_pma_div_clkout port,tx_pma_div_clkout division factor,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Enable tx_pma_qpipullup port (QPI),Enable tx_pma_qpipulldn port (QPI),Enable tx_pma_txdetectrx port (QPI),Enable tx_pma_rxfound port (QPI),Enable rx_seriallpbken port,Number of physical bonding clock ports to use.,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,CTLE mode,DFE mode,Number of fixed dfe taps,Enable adaptation control ports,Enable rx_analog_reset_ack port,Enable rx_pma_clkout port,Enable rx_pma_div_clkout port,rx_pma_div_clkout division factor,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_pma_qpipulldn port (QPI),Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable rx_fref and rx_clklow ports,Enable rx_signaldetect port,Enable rx_seriallpbken port,Enable PRBS verifier control and status ports,Standard PCS / PMA interface width,Enable &apos;Standard PCS&apos; low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,TX FIFO mode,RX FIFO mode,Enable tx_std_pcfifo_full port,Enable tx_std_pcfifo_empty port,Enable rx_std_pcfifo_full port,Enable rx_std_pcfifo_empty port,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enable PCIe Gen 3 analog control ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_rx_polarity port,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable &apos;Enhanced PCS&apos; low latency mode,Enable RX/TX FIFO double width mode,TX FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_enh_fifo_full port,Enable tx_enh_fifo_pfull port,Enable tx_enh_fifo_empty port,Enable tx_enh_fifo_pempty port,Enable tx_enh_fifo_cnt port,RX FIFO mode,RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_enh_data_valid port,Enable rx_enh_fifo_full port,Enable rx_enh_fifo_pfull port,Enable rx_enh_fifo_empty port,Enable rx_enh_fifo_pempty port,Enable rx_enh_fifo_cnt port,Enable rx_enh_fifo_del port (10GBASE-R),Enable rx_enh_fifo_insert port (10GBASE-R),Enable rx_enh_fifo_rd_en port,Enable rx_enh_fifo_align_val port (Interlaken),Enable rx_enh_fifo_align_clr port (Interlaken),Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R &amp; FEC),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Include PMA analog settings in configuration files,Analog Mode (Altera-recommended Default Setting Rules),Override Altera-recommended Analog Mode Default Settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis Second Pre-Tap Polarity,Pre-Emphasis Second Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Pre-Emphasis Second Post-Tap Polarity,Pre-Emphasis Second Post-Tap Magnitude,Slew Rate Control,High-Speed Compensation,On-Chip Termination,Override Altera-recommended Default Settings,CTLE (Continuous Time Linear Equalizer) mode,DC Gain Control of High Gain Mode CTLE,AC Gain Control of High Gain Mode CTLE,AC Gain Control of High Data Rate Mode CTLE,Variable Gain Amplifier (VGA) Voltage Swing Select,Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient,On-Chip Termination" />
  <parameter name="pma_rx_deser_deser_powerdown" value="deser_power_up" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="disable" />
  <parameter name="pma_cgb_cgb_power_down" value="normal_cgb" />
  <parameter name="pma_tx_ser_clk_divtx_deskew" value="deskew_delay8" />
  <parameter name="pma_rx_buf_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_dfe_fltap_bypass" value="radp_dfe_fltap_bypass_1" />
  <parameter name="hssi_8g_rx_pcs_byte_deserializer" value="dis_bds" />
  <parameter name="hssi_8g_rx_pcs_gen3_tx_clk_sel" value="tx_pma_clk" />
  <parameter name="std_tx_byterev_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_empty_thres"
     value="dis_rm_empty_thres" />
  <parameter name="hssi_gen3_rx_pcs_rx_b4gb_par_lpbk" value="b4gb_par_lpbk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_early_eios" value="true" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx"
     value="pma_40b_tx" />
  <parameter name="enable_port_rx_enh_highber" value="0" />
  <parameter name="enh_tx_krfec_burst_err_len" value="1" />
  <parameter name="pma_cgb_observe_cgb_clocks" value="observe_nothing" />
  <parameter name="enh_rx_crcchk_enable" value="0" />
  <parameter name="l_split_iface" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_knum_sync" value="knum_sync_default" />
  <parameter name="pma_tx_buf_jtag_drv_sel" value="drv1" />
  <parameter name="hssi_10g_tx_pcs_wrfifo_clken" value="wrfifo_clk_en" />
  <parameter name="l_enable_rx_enh_iface" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="anlg_rx_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="pma_tx_buf_tri_driver" value="tri_driver_disable" />
  <parameter name="enable_port_tx_enh_bitslip" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_bypass" value="descrm_bypass_en" />
  <parameter name="cdr_pll_position" value="position_unknown" />
  <parameter name="pma_rx_deser_clkdivrx_user_mode" value="clkdivrx_user_disabled" />
  <parameter name="hssi_10g_tx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="pma_tx_buf_link_tx" value="sr" />
  <parameter name="cdr_pll_fb_select" value="direct_fb" />
  <parameter name="pma_tx_buf_vreg_output" value="vccdreg_nominal" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx"
     value="disable" />
  <parameter name="pma_rx_buf_xrx_path_uc_cal_enable" value="rx_cal_off" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="hssi_10g_rx_pcs_align_del" value="align_del_dis" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_idwidth" value="width_32" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_rd"
     value="en_dw_rm_rdclk_gating" />
  <parameter name="hssi_krfec_rx_pcs_bypass_gb" value="bypass_dis" />
  <parameter name="hssi_10g_rx_pcs_crcchk_clken" value="crcchk_clk_dis" />
  <parameter name="enh_tx_scram_enable" value="0" />
  <parameter name="l_protocol_mode" value="basic_enh" />
  <parameter name="cdr_pll_set_cdr_input_freq_range" value="0" />
  <parameter name="pma_tx_buf_rx_det_pdb" value="rx_det_off" />
  <parameter name="enh_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_common_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_rx_buf_initial_settings" value="true" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en"
     value="disable" />
  <parameter name="pma_rx_buf_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="std_rx_rmfifo_pattern_n" value="0" />
  <parameter name="std_rx_rmfifo_pattern_p" value="0" />
  <parameter name="hssi_10g_tx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_8g_rx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="hssi_8g_tx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_10g_rx_pcs_descrm_pipeln" value="enable" />
  <parameter name="pma_cgb_pcie_gen3_bitwidth" value="pciegen3_wide" />
  <parameter name="pma_rx_odi_v_vert_sel" value="plus" />
  <parameter name="hssi_krfec_rx_pcs_blksync_cor_en" value="detect" />
  <parameter name="hssi_10g_tx_pcs_master_clk_sel" value="master_tx_pma_clk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock"
     value="uhsif_filt_cntthr_b4lock_8" />
  <parameter name="disable_continuous_dfe" value="false" />
  <parameter name="hssi_common_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="rcfg_params"
     value="anlg_voltage,anlg_link,support_mode,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_parallel_loopback,bonded_mode,set_pcs_bonding_master,tx_pma_clk_div,plls,pll_select,enable_port_tx_analog_reset_ack,enable_port_tx_pma_clkout,enable_port_tx_pma_div_clkout,tx_pma_div_clkout_divider,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,enable_port_tx_pma_rxfound,enable_port_rx_seriallpbken_tx,number_physical_bonding_clocks,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,rx_pma_ctle_adaptation_mode,rx_pma_dfe_adaptation_mode,rx_pma_dfe_fixed_taps,enable_ports_adaptation,enable_port_rx_analog_reset_ack,enable_port_rx_pma_clkout,enable_port_rx_pma_div_clkout,rx_pma_div_clkout_divider,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_pma_qpipulldn,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_manual_ppm,enable_port_rx_signaldetect,enable_port_rx_seriallpbken,enable_ports_rx_prbs,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,std_tx_pcfifo_mode,std_rx_pcfifo_mode,enable_port_tx_std_pcfifo_full,enable_port_tx_std_pcfifo_empty,enable_port_rx_std_pcfifo_full,enable_port_rx_std_pcfifo_empty,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_hclk,enable_ports_pipe_g3_analog,enable_ports_pipe_rx_elecidle,enable_port_pipe_rx_polarity,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_rxtxfifo_double_width,enh_txfifo_mode,enh_txfifo_pfull,enh_txfifo_pempty,enable_port_tx_enh_fifo_full,enable_port_tx_enh_fifo_pfull,enable_port_tx_enh_fifo_empty,enable_port_tx_enh_fifo_pempty,enable_port_tx_enh_fifo_cnt,enh_rxfifo_mode,enh_rxfifo_pfull,enh_rxfifo_pempty,enh_rxfifo_align_del,enh_rxfifo_control_del,enable_port_rx_enh_data_valid,enable_port_rx_enh_fifo_full,enable_port_rx_enh_fifo_pfull,enable_port_rx_enh_fifo_empty,enable_port_rx_enh_fifo_pempty,enable_port_rx_enh_fifo_cnt,enable_port_rx_enh_fifo_del,enable_port_rx_enh_fifo_insert,enable_port_rx_enh_fifo_rd_en,enable_port_rx_enh_fifo_align_val,enable_port_rx_enh_fifo_align_clr,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_analog_settings,anlg_tx_analog_mode,anlg_enable_tx_default_ovr,anlg_tx_vod_output_swing_ctrl,anlg_tx_pre_emp_sign_pre_tap_1t,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,anlg_tx_pre_emp_sign_pre_tap_2t,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,anlg_tx_pre_emp_sign_1st_post_tap,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,anlg_tx_pre_emp_sign_2nd_post_tap,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,anlg_tx_slew_rate_ctrl,anlg_tx_compensation_en,anlg_tx_term_sel,anlg_enable_rx_default_ovr,anlg_rx_one_stage_enable,anlg_rx_eq_dc_gain_trim,anlg_rx_adp_ctle_acgain_4s,anlg_rx_adp_ctle_eqz_1s_sel,anlg_rx_adp_vga_sel,anlg_rx_adp_dfe_fxtap1,anlg_rx_adp_dfe_fxtap2,anlg_rx_adp_dfe_fxtap3,anlg_rx_adp_dfe_fxtap4,anlg_rx_adp_dfe_fxtap5,anlg_rx_adp_dfe_fxtap6,anlg_rx_adp_dfe_fxtap7,anlg_rx_adp_dfe_fxtap8,anlg_rx_adp_dfe_fxtap9,anlg_rx_adp_dfe_fxtap10,anlg_rx_adp_dfe_fxtap11,anlg_rx_term_sel" />
  <parameter name="hssi_pipe_gen3_mode" value="disable_pcs" />
  <parameter name="std_rx_byte_deser_mode" value="Disabled" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="pma_adapt_adp_dfe_bw" value="radp_dfe_bw_3" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="pma_tx_buf_swing_level" value="lv" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="cdr_pll_power_mode" value="mid_power" />
  <parameter name="pma_rx_buf_cdrclk_to_cgb" value="cdrclk_2cgb_dis" />
  <parameter
     name="hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass"
     value="dec_64b66b_rxsm_bypass_en" />
  <parameter name="hssi_10g_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enable_port_tx_std_bitslipboundarysel" value="0" />
  <parameter name="pma_rx_deser_sdclk_enable" value="false" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="l_pll_settings_key" value="NOVAL" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control"
     value="uhsif_dft_dz_det_val_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion"
     value="rx_dyn_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_inclk4_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="pma_cgb_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="enable_port_rx_seriallpbken" value="0" />
  <parameter name="pma_rx_buf_datarate" value="1000000000 bps" />
  <parameter name="pma_rx_dfe_oc_sa_d1c0" value="0" />
  <parameter name="hssi_8g_rx_pcs_sup_mode" value="user_mode" />
  <parameter
     name="hssi_krfec_tx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_loop_filter_bias_select" value="lpflt_bias_7" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_sync" value="enum_sync_default" />
  <parameter name="enable_pcs_dir" value="0" />
  <parameter name="l_anlg_tx_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter name="pma_adapt_adp_bist_odi_dfe_sel" value="radp_bist_odi_dfe_sel_0" />
  <parameter name="pma_tx_buf_xtx_path_pma_tx_divclk_hz" value="250000000" />
  <parameter name="hssi_krfec_tx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz"
     value="0" />
  <parameter name="pma_adapt_adp_vref_en" value="radp_vref_enable" />
  <parameter name="pma_adapt_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="enable_port_rx_enh_bitslip" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value"
     value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="pma_rx_buf_rx_atb_select" value="atb_disable" />
  <parameter name="enable_port_tx_pma_qpipullup" value="0" />
  <parameter name="hssi_10g_rx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="plls" value="1" />
  <parameter name="adme_data_rate" value="10000000000" />
  <parameter
     name="hssi_common_pld_pcs_interface_pcs_testbus_block_sel"
     value="pma_if" />
  <parameter name="pma_adapt_adp_1s_ctle_bypass" value="radp_1s_ctle_bypass_0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_clken" value="frmgen_clk_dis" />
  <parameter name="cdr_pll_iqclk_mux_sel" value="power_down" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_compensation"
     value="dis_compensation" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="enable_pcie_dfe_ip" value="false" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_10g_rx_pcs_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g12" value="0" />
  <parameter name="pma_rx_buf_xrx_path_pma_rx_divclk_hz" value="50000000" />
  <parameter name="hssi_gen3_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="pma_cdr_refclk_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_compensation"
     value="dis_compensation" />
  <parameter name="pma_rx_sd_sd_pdb" value="sd_off" />
  <parameter
     name="hssi_8g_tx_pcs_clock_observation_in_pld_core"
     value="internal_refclk_b" />
  <parameter name="hssi_10g_rx_pcs_stretch_num_stages" value="one_stage" />
  <parameter name="hssi_8g_tx_pcs_txpcs_urst" value="en_txpcs_urst" />
  <parameter name="l_rcfg_datapath_message" value="0" />
  <parameter name="pma_tx_ser_control_clk_divtx" value="no_dft_control_clkdivtx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_pipe_gen3_sup_mode" value="user_mode" />
  <parameter
     name="hssi_8g_rx_pcs_force_signal_detect"
     value="en_force_signal_detect" />
  <parameter name="pma_rx_dfe_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx"
     value="disable" />
  <parameter name="hssi_8g_tx_pcs_refclk_b_clk_sel" value="tx_pma_clock" />
  <parameter name="hssi_rx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_b_val" value="0" />
  <parameter name="enable_port_rx_pma_div_clkout" value="0" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="l_tx_pld_pcs_width" value="40" />
  <parameter name="hssi_8g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="pma_rx_sd_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_rx_pcs_phase_compensation_fifo" value="low_latency" />
  <parameter
     name="pma_adapt_adp_ctle_sweep_direction"
     value="radp_ctle_sweep_direction_1" />
  <parameter name="hssi_10g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter
     name="pma_tx_buf_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="std_rx_bitrev_enable" value="0" />
  <parameter name="hssi_krfec_tx_pcs_burst_err_len" value="burst_err_len1" />
  <parameter name="hssi_10g_rx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_rx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_det_buckets"
     value="ppm_300_100_bucket" />
  <parameter name="enable_enh" value="1" />
  <parameter name="pma_rx_odi_clk_dcd_bypass" value="no_bypass" />
  <parameter name="hssi_gen3_tx_pcs_mode" value="disable_pcs" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz" value="0" />
  <parameter name="pma_rx_buf_act_isource_disable" value="isrc_en" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_p" value="0" />
  <parameter name="hssi_10g_rx_pcs_fast_path" value="fast_path_en" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_cycle_window"
     value="radp_ctle_adapt_cycle_window_7" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_n" value="sa_os_cal_in_0" />
  <parameter name="enable_port_rx_pma_clkout" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter
     name="hssi_rx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="l_enable_reve_support" value="1" />
  <parameter name="pma_rx_buf_xrx_path_analog_mode" value="user_custom" />
  <parameter
     name="hssi_10g_tx_pcs_fifo_double_write"
     value="fifo_double_write_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_cnt_rst"
     value="ppm_cnt_rst_dis" />
  <parameter name="pma_rx_buf_vga_bandwidth_select" value="vga_bw_1" />
  <parameter name="pma_speedgrade" value="i2" />
  <parameter name="pma_rx_buf_power_rail_eht" value="0" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="cdr_pll_clklow_mux_select" value="clklow_mux_cdr_fbclk" />
  <parameter name="pma_rx_dfe_pdb_fxtap4t7" value="fxtap4t7_powerdown" />
  <parameter name="hssi_8g_rx_pcs_sync_sm_idle_eios" value="dis_syncsm_idle" />
  <parameter name="pma_rx_deser_deser_factor" value="40" />
  <parameter
     name="hssi_common_pcs_pma_interface_ctrl_plane_bonding"
     value="individual" />
  <parameter name="pma_adapt_adp_vref_bypass" value="radp_vref_bypass_0" />
  <parameter name="pma_rx_buf_xrx_path_jtag_hys" value="hys_increase_disable" />
  <parameter name="cdr_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hip_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap9_sgn" value="radp_dfe_fxtap9_sgn_0" />
  <parameter name="hssi_tx_pld_pcs_interface_pcs_tx_clk_source" value="teng" />
  <parameter
     name="pma_adapt_adp_bist_datapath_en"
     value="radp_bist_datapath_disable" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_iei" value="dis_eidle_iei" />
  <parameter name="std_tx_8b10b_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_start_thres"
     value="dis_rm_start_thres" />
  <parameter name="pma_adapt_odi_dfe_spec_en" value="rodi_dfe_spec_en_0" />
  <parameter name="hssi_8g_rx_pcs_ibm_invalid_code" value="dis_ibm_invalid_code" />
  <parameter name="enable_port_tx_enh_fifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel"
     value="one_ff_delay" />
  <parameter name="cdr_pll_diag_loopback_enable" value="false" />
  <parameter name="hssi_tx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="cdr_pll_f_min_pfd" value="50000000 Hz" />
  <parameter name="pma_adapt_adp_vref_vga_level" value="radp_vref_vga_level_13" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_e_val" value="0" />
  <parameter name="pma_rx_buf_xrx_path_datarate" value="1000000000 bps" />
  <parameter name="anlg_tx_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="pma_adapt_adp_dfe_fxtap6_sgn" value="radp_dfe_fxtap6_sgn_0" />
  <parameter name="std_pcs_pma_width" value="10" />
  <parameter name="pma_rx_buf_xrx_path_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="pma_tx_buf_cdr_cp_calibration_en" value="cdr_cp_cal_disable" />
  <parameter name="cdr_pll_lf_resistor_pfd" value="lf_pfd_setting0" />
  <parameter name="pma_rx_buf_pm_tx_rx_cvp_mode" value="cvp_off" />
  <parameter
     name="hssi_krfec_rx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_empty" value="empty_default" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal_status" value="uc_rx_dfe_cal_notdone" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_loc" value="disable" />
  <parameter name="pma_tx_buf_uc_dcd_cal" value="uc_dcd_cal_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter name="hssi_common_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rx_clk2" value="rcvd_clk_clk2" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="pma_adapt_adp_vref_bw" value="radp_vref_bw_1" />
  <parameter name="cdr_pll_set_cdr_vco_speed_fix" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_mfrm_length" value="2048" />
  <parameter name="pma_rx_buf_input_vcm_sel" value="high_vcm" />
  <parameter name="hssi_rx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="enable_ports_pipe_sw" value="0" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="hssi_8g_rx_pcs_eightb_tenb_decoder" value="en_8b10b_ibm" />
  <parameter name="hssi_10g_rx_pcs_blksync_bypass" value="blksync_bypass_en" />
  <parameter name="pma_rx_sd_prot_mode" value="basic_rx" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pfull" value="11" />
  <parameter name="l_std_tx_word_width" value="10" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_idwidth" value="width_40" />
  <parameter name="set_pcs_bonding_master" value="Auto" />
  <parameter name="pma_adapt_adp_vref_dfe_spec_en" value="radp_vref_dfe_spec_en_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx" value="fifo_rx" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_pipeln" value="tx_sm_pipeln_en" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="pma_cgb_xn_clock_source_sel" value="sel_xn_up" />
  <parameter name="enable_port_rx_enh_fifo_empty" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx"
     value="teng_basic_mode_tx" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mask" value="prbsmask128" />
  <parameter name="hssi_common_pcs_pma_interface_ppm_gen1_2_cnt" value="cnt_32k" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_cp_cal"
     value="dcd_cp_cal_disable" />
  <parameter name="enh_rxfifo_pempty" value="2" />
  <parameter name="enable_physical_bonding_clocks" value="0" />
  <parameter name="pma_tx_buf_datarate" value="10000000000 bps" />
  <parameter name="enable_ports_rx_manual_ppm" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_rx_deser_rst_n_adapt_odi" value="no_rst_adapt_odi" />
  <parameter name="anlg_rx_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="hssi_krfec_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="anlg_rx_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="cdr_pll_disable_up_dn" value="true" />
  <parameter name="anlg_rx_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_d_val" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="hssi_krfec_rx_pcs_error_marking_en" value="err_mark_dis" />
  <parameter name="hssi_krfec_tx_pcs_tx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_crcchk_bypass" value="crcchk_bypass_en" />
  <parameter name="pma_adapt_adp_ctle_adapt_bw" value="radp_ctle_adapt_bw_3" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="pma_tx_ser_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_tx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_8g_rx_pcs_rx_wr_clk" value="rx_clk2_div_1_2_4" />
  <parameter name="cdr_pll_enable_idle_rx_channel_support" value="false" />
  <parameter name="rx_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_xtx_path_calibration_en" value="false" />
  <parameter name="enable_port_rx_enh_fifo_del" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="hssi_10g_rx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="cdr_pll_reference_clock_frequency" value="50000000 Hz" />
  <parameter name="cdr_pll_f_max_cmu_out_freq" value="1" />
  <parameter name="enh_rx_krfec_err_mark_type" value="10G" />
  <parameter name="hssi_common_pcs_pma_interface_ppmsel" value="ppmsel_1000" />
  <parameter name="hssi_10g_tx_pcs_gbred_clken" value="gbred_clk_en" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_fastpath" value="fastpath_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap8_sgn" value="radp_dfe_fxtap8_sgn_0" />
  <parameter name="hssi_8g_rx_pcs_wait_cnt" value="0" />
  <parameter name="std_rx_word_aligner_rvnumber" value="0" />
  <parameter name="cdr_pll_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="hssi_10g_tx_pcs_dv_bond" value="dv_bond_dis" />
  <parameter name="hssi_8g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_blksync_clken" value="blksync_clk_dis" />
  <parameter name="hssi_10g_rx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter name="hssi_10g_rx_pcs_rx_signal_ok_sel" value="synchronized_ver" />
  <parameter name="cdr_pll_uc_ro_cal_status" value="uc_ro_cal_notdone" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_gearbox" value="enable" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter name="cdr_pll_f_min_ref" value="50000000 Hz" />
  <parameter name="pma_cgb_tx_ucontrol_pcie" value="gen1" />
  <parameter name="enh_low_latency_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_reconfig_settings" value="{}" />
  <parameter name="enh_tx_crcerr_enable" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_lpbk_en" value="lpbk_dis" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g3" value="0" />
  <parameter name="hssi_krfec_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_rand_clken" value="rand_clk_dis" />
  <parameter name="pcs_speedgrade" value="i2" />
  <parameter name="pma_adapt_adp_dfe_fxtap7_sgn" value="radp_dfe_fxtap7_sgn_0" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="std_tx_bitrev_enable" value="0" />
  <parameter name="cdr_pll_chgpmp_current_pd" value="cp_current_pd_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_cdr_eidle"
     value="en_cdr_eidle_clk_gating" />
  <parameter name="pma_adapt_adp_vref_cycle" value="radp_vref_cycle_6" />
  <parameter name="hssi_gen3_tx_pcs_reverse_lpbk" value="rev_lpbk_dis" />
  <parameter name="pma_cgb_dprio_cgb_vreg_boost" value="no_voltage_boost" />
  <parameter name="pma_rx_dfe_atb_select" value="atb_disable" />
  <parameter name="pma_rx_dfe_power_mode" value="mid_power" />
  <parameter name="cdr_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_clk_sel" value="dis_tx_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="pma_rx_deser_clkdiv_source" value="vco_bypass_normal" />
  <parameter name="hssi_8g_rx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="std_tx_polinv_enable" value="0" />
  <parameter name="hssi_fifo_tx_pcs_double_write_mode" value="double_write_dis" />
  <parameter name="cdr_pll_chgpmp_current_pfd" value="cp_current_pfd_setting0" />
  <parameter
     name="hssi_gen3_rx_pcs_rx_ins_del_one_skip"
     value="ins_del_one_skip_dis" />
  <parameter name="hssi_10g_rx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="hssi_common_pcs_pma_interface_pc_rst_counter" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk"
     value="en_dw_pc_wrclk_gating" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx"
     value="basic_mode_rx" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value"
     value="0" />
  <parameter name="pma_tx_buf_slew_rate_ctrl" value="slew_r5" />
  <parameter name="enable_port_rx_std_pcfifo_empty" value="0" />
  <parameter name="pma_rx_buf_vcm_current_add" value="vcm_current_default" />
  <parameter name="cdr_pll_chgpmp_current_up_pd" value="cp_current_pd_up_setting0" />
  <parameter
     name="pma_adapt_adp_ctle_vref_polarity"
     value="radp_ctle_vref_polarity_0" />
  <parameter name="std_rx_8b10b_enable" value="0" />
  <parameter name="enable_port_rx_enh_frame_diag_status" value="0" />
  <parameter name="pma_cdr_refclk_xpm_iqref_mux_iqclk_sel" value="power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enh_pld_pcs_width" value="40" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter
     name="cdr_pll_chgpmp_dn_pd_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_8g_rx_pcs_auto_error_replacement" value="dis_err_replace" />
  <parameter
     name="hssi_rx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_tx_buf_prot_mode" value="basic_tx" />
  <parameter name="enable_port_rx_analog_reset_ack" value="0" />
  <parameter
     name="hssi_10g_rx_pcs_ber_bit_err_total_cnt"
     value="bit_err_total_cnt_10g" />
  <parameter name="pma_tx_buf_duty_cycle_cp_comp_en" value="cp_comp_off" />
  <parameter name="pma_tx_buf_initial_settings" value="true" />
  <parameter name="enable_hip" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_cdr_control" value="dis_cdr_ctrl" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_d_val" value="0" />
  <parameter name="cdr_pll_f_max_m_counter" value="1" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_sw_wa" value="en_sw_wa_clk_gating" />
  <parameter name="cdr_pll_tx_pll_prot_mode" value="txpll_unused" />
  <parameter
     name="pma_tx_buf_chgpmp_dn_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_tx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter name="enable_port_rx_enh_highber_clr_cnt" value="0" />
  <parameter name="hssi_krfec_tx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_polarity" value="dont_care_both_pol" />
  <parameter name="hssi_8g_rx_pcs_wa_boundary_lock_ctrl" value="sync_sm" />
  <parameter
     name="pma_adapt_adp_control_mux_bypass"
     value="radp_control_mux_bypass_0" />
  <parameter name="enh_txfifo_pfull" value="11" />
  <parameter name="pma_tx_buf_user_fir_coeff_ctrl_sel" value="ram_ctl" />
  <parameter
     name="pma_adapt_adp_ctle_force_spec_sign"
     value="radp_ctle_force_spec_sign_0" />
  <parameter name="pma_adapt_adp_frame_capture" value="radp_frame_capture_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz"
     value="250000000" />
  <parameter name="hssi_pipe_gen1_2_hip_mode" value="dis_hip" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pempty" value="2" />
  <parameter name="hssi_8g_tx_pcs_force_echar" value="dis_force_echar" />
  <parameter
     name="hssi_pipe_gen1_2_pipe_byte_de_serializer_en"
     value="dont_care_bds" />
  <parameter
     name="pma_tx_buf_chgpmp_up_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_tx_buf_optimal" value="true" />
  <parameter name="pma_adapt_adp_vref_sel" value="radp_vref_sel_21" />
  <parameter name="pma_adapt_adp_frame_odi_sel" value="radp_frame_odi_sel_0" />
  <parameter name="enable_port_tx_enh_frame_diag_status" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_odi_phase_steps_64_vs_128" value="phase_steps_64" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel"
     value="teng_clk_out" />
  <parameter
     name="pma_tx_buf_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="cdr_pll_bw_sel" value="medium" />
  <parameter name="device" value="10AX115S2F45I1SG" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel"
     value="teng_clk_out" />
  <parameter name="enh_tx_frmgen_mfrm_length" value="2048" />
  <parameter name="hssi_10g_rx_pcs_rd_clk_sel" value="rd_rx_pld_clk" />
  <parameter
     name="hssi_common_pcs_pma_interface_ph_fifo_reg_mode"
     value="phfifo_reg_mode_dis" />
  <parameter name="hssi_8g_rx_pcs_prot_mode" value="disabled_prot_mode" />
  <parameter name="hssi_10g_rx_pcs_master_clk_sel" value="master_rx_pma_clk" />
  <parameter name="pma_tx_buf_dft_sel" value="dft_disabled" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl"
     value="delay1_path0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_clken" value="dispgen_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_sqwgen_clken" value="sqwgen_clk_dis" />
  <parameter name="pma_adapt_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp"
     value="true" />
  <parameter name="hssi_common_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="pma_rx_dfe_sel_fltapstep_dec" value="fltap_step_no_dec" />
  <parameter
     name="hssi_8g_rx_pcs_wa_det_latency_sync_status_beh"
     value="dont_care_assert_sync" />
  <parameter
     name="pma_rx_buf_offset_cancellation_coarse"
     value="coarse_setting_00" />
  <parameter name="hssi_10g_tx_pcs_dispgen_bypass" value="dispgen_bypass_en" />
  <parameter name="set_cdr_refclk_freq" value="125.000" />
  <parameter name="hssi_gen3_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_dispgen_pipeln" value="dispgen_pipeln_dis" />
  <parameter name="set_capability_reg_enable" value="1" />
  <parameter name="hssi_8g_rx_pcs_test_bus_sel" value="tx_testbus" />
  <parameter name="pma_tx_buf_xtx_path_gt_enabled" value="disable" />
  <parameter
     name="pma_adapt_adp_dfe_force_spec_sign"
     value="radp_dfe_force_spec_sign_0" />
  <parameter name="hssi_common_pcs_pma_interface_pma_done_counter" value="0" />
  <parameter name="set_csr_soft_logic_enable" value="1" />
  <parameter name="hssi_krfec_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_iface_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_fiford" value="en_fiford_clk_gating" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen" value="non_pcie" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_cnt" value="1" />
  <parameter name="pma_rx_deser_optimal" value="true" />
  <parameter name="hssi_gen3_rx_pcs_block_sync" value="bypass_block_sync" />
  <parameter name="anlg_rx_term_sel" value="r_r1" />
  <parameter name="pma_adapt_adp_frame_en" value="radp_frame_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_g3_prot_mode"
     value="disabled_prot_mode" />
  <parameter name="std_rx_word_aligner_rgnumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode" value="rx" />
  <parameter name="hssi_fifo_rx_pcs_double_read_mode" value="double_read_dis" />
  <parameter name="hssi_10g_tx_pcs_gb_pipeln_bypass" value="disable" />
  <parameter name="pma_adapt_adp_dfe_mode" value="radp_dfe_mode_4" />
  <parameter name="hssi_krfec_rx_pcs_low_latency_en" value="disable" />
  <parameter name="rx_ppm_detect_threshold" value="1000" />
  <parameter
     name="hssi_common_pcs_pma_interface_free_run_clk_enable"
     value="false" />
  <parameter name="hssi_10g_rx_pcs_fifo_double_read" value="fifo_double_read_dis" />
  <parameter name="hssi_10g_rx_pcs_dft_clk_out_sel" value="rx_master_clk" />
  <parameter
     name="hssi_10g_tx_pcs_distdwn_bypass_pipeln"
     value="distdwn_bypass_pipeln_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh"
     value="uhsif_dzt_cnt_thr_2" />
  <parameter name="bonded_mode" value="not_bonded" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_type" value="bitslip_comb" />
  <parameter name="hssi_8g_rx_pcs_gen3_rx_clk_sel" value="rcvd_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_hiber" value="rx_sm_hiber_en" />
  <parameter name="pma_rx_dfe_oc_sa_c270" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_rd"
     value="en_sw_rm_rdclk_gating" />
  <parameter name="pma_cgb_bonding_reset_enable" value="disallow_bonding_reset" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx"
     value="teng_pld_fifo_mode_tx" />
  <parameter name="pma_adapt_adp_bist_spec_en" value="radp_bist_spec_en_0" />
  <parameter name="enable_calibration" value="1" />
  <parameter name="enable_port_tx_pma_txdetectrx" value="0" />
  <parameter name="hssi_10g_tx_pcs_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value"
     value="0" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_sa_cal"
     value="dcd_sa_cal_disable" />
  <parameter name="pma_tx_buf_compensation_en" value="enable" />
  <parameter name="hssi_common_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="l_std_data_mask_count_multi" value="0" />
  <parameter name="hssi_10g_rx_pcs_rdfifo_clken" value="rdfifo_clk_en" />
  <parameter name="std_tx_byte_ser_mode" value="Disabled" />
  <parameter name="hssi_8g_tx_pcs_prot_mode" value="disabled_prot_mode" />
  <parameter
     name="pma_adapt_adp_dfe_vref_polarity"
     value="radp_dfe_vref_polarity_0" />
  <parameter name="pma_rx_dfe_oc_sa_d1c180" value="0" />
  <parameter name="pma_tx_ser_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_tx_powerdown" value="normal_tx_on" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter name="hssi_10g_rx_pcs_rx_scrm_width" value="bit64" />
  <parameter
     name="pma_adapt_adp_vga_sweep_direction"
     value="radp_vga_sweep_direction_1" />
  <parameter name="cdr_pll_lck2ref_delay_control" value="lck2ref_delay_2" />
  <parameter name="cdr_pll_n_counter" value="1" />
  <parameter name="pma_rx_buf_optimal" value="true" />
  <parameter name="pma_rx_sd_sd_threshold" value="sdlv_3" />
  <parameter name="cdr_pll_cdr_odi_select" value="sel_cdr" />
  <parameter name="std_rx_word_aligner_renumber" value="3" />
  <parameter name="channels" value="4" />
  <parameter name="pma_adapt_adp_ctle_window" value="radp_ctle_window_0" />
  <parameter name="hssi_gen3_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mode" value="teng_mode" />
  <parameter name="pma_rx_odi_monitor_bw_sel" value="bw_1" />
  <parameter name="pma_rx_buf_prot_mode" value="basic_rx" />
  <parameter name="std_rx_word_aligner_pattern_len" value="7" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en"
     value="delay2_clk_disable" />
  <parameter name="hssi_10g_tx_pcs_dft_clk_out_sel" value="tx_master_clk" />
  <parameter name="hssi_8g_tx_pcs_auto_speed_nego_gen2" value="dis_asn_g2" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_ltr" value="true" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_e_val" value="0" />
  <parameter name="cdr_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_rd" value="n_rd_empty" />
  <parameter name="l_pll_settings" value="NOVAL" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_n" value="0" />
  <parameter name="anlg_tx_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_speed_grade" value="i2" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_p" value="0" />
  <parameter name="hssi_10g_tx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_speed_grade" value="i2" />
  <parameter name="hssi_fifo_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk2_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_sigdet_wait_counter" value="0" />
  <parameter
     name="pma_adapt_adp_ctle_threshold_en"
     value="radp_ctle_threshold_en_0" />
  <parameter name="hssi_10g_tx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control"
     value="uhsif_dft_up_val_0" />
  <parameter name="enable_port_tx_std_pcfifo_empty" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_data" value="0" />
  <parameter name="pma_tx_ser_initial_settings" value="true" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="hssi_krfec_rx_pcs_rx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_rx_testbus_sel" value="rx_fifo_testbus1" />
  <parameter name="hssi_8g_rx_pcs_wa_pld_controlled" value="dis_pld_ctrl" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_consumption"
     value="individual" />
  <parameter name="hssi_8g_rx_pcs_rx_rd_clk" value="pld_rx_clk" />
  <parameter name="hssi_10g_tx_pcs_distup_master" value="distup_master_en" />
  <parameter name="rx_pma_div_clkout_divider" value="0" />
  <parameter name="std_tx_8b10b_disp_ctrl_enable" value="0" />
  <parameter name="pma_adapt_adp_vga_load" value="radp_vga_load_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx" value="pma_32b_rx" />
  <parameter name="enable_port_tx_enh_fifo_pempty" value="0" />
  <parameter name="hssi_10g_rx_pcs_clr_errblk_cnt_en" value="disable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_common_pcs_pma_interface_block_sel" value="eight_g_pcs" />
  <parameter name="pma_tx_buf_duty_cycle_setting" value="dcc_t32" />
  <parameter name="cdr_pll_optimal" value="true" />
  <parameter
     name="pma_adapt_adp_adapt_control_sel"
     value="radp_adapt_control_sel_0" />
  <parameter name="pma_adapt_adp_ctle_load" value="radp_ctle_load_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_ser_powerdown" value="normal_ser_on" />
  <parameter name="pma_rx_buf_link" value="sr" />
  <parameter name="enh_rx_frmsync_mfrm_length" value="2048" />
  <parameter name="hssi_tx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_adapt_prot_mode" value="basic_rx" />
  <parameter name="pma_rx_odi_vert_threshold" value="vert_0" />
  <parameter name="adme_prot_mode" value="basic_enh" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_loopback_modes" value="lpbk_disable" />
  <parameter name="cdr_pll_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock"
     value="knum_sh_cnt_prelock_10g" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_deassert_early"
     value="deassert_early_dis" />
  <parameter name="hssi_10g_rx_pcs_frmsync_mfrm_length" value="2048" />
  <parameter name="pma_adapt_adp_vref_hold_en" value="radp_vref_not_held" />
  <parameter name="pma_rx_buf_qpi_enable" value="non_qpi_mode" />
  <parameter name="pma_rx_odi_sel_oc_en" value="off_canc_disable" />
  <parameter name="l_enable_std_pipe" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_cp_up_mstr" value="true" />
  <parameter name="pma_tx_buf_uc_txvod_cal_cont" value="uc_tx_vod_cal_cont_off" />
  <parameter name="enh_rx_descram_enable" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_phystatus_rst_toggle"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_tx_buf_xtx_path_swing_level" value="lv" />
  <parameter name="pma_tx_buf_silicon_rev" value="20nm5es" />
  <parameter name="pma_tx_buf_xtx_path_clock_divider_ratio" value="1" />
  <parameter name="cdr_pll_f_min_vco" value="4900000000 Hz" />
  <parameter name="hssi_10g_tx_pcs_scrm_bypass" value="scrm_bypass_en" />
  <parameter name="hssi_common_pcs_pma_interface_early_eios_counter" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx" value="pma_40b_tx" />
  <parameter name="anlg_rx_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_8g_rx_pcs_rate_match_ins_thres" value="dis_rm_ins_thres" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hip_en" value="disable" />
  <parameter name="anlg_rx_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="pma_adapt_adp_ctle_spec_sign" value="radp_ctle_spec_sign_0" />
  <parameter name="hssi_pipe_gen3_bypass_rx_detection_enable" value="false" />
  <parameter name="pma_rx_deser_silicon_rev" value="20nm5es" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="anlg_rx_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="pma_tx_buf_lst" value="atb_disabled" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_rx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_width" value="bit64" />
  <parameter name="pma_cgb_scratch0_x1_clock_src" value="unused" />
  <parameter name="hssi_pipe_gen3_test_out_sel" value="disable_test_out" />
  <parameter name="pma_rx_dfe_pdb_fixedtap" value="fixtap_dfe_enable" />
  <parameter name="enh_tx_crcgen_enable" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_consumption"
     value="individual" />
  <parameter name="enable_port_krfec_tx_enh_frame" value="0" />
  <parameter name="enable_port_rx_enh_blk_lock" value="0" />
  <parameter name="pma_rx_buf_term_tri_enable" value="disable_tri" />
  <parameter name="hssi_10g_tx_pcs_phcomp_rd_del" value="phcomp_rd_del4" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx"
     value="teng_basic_mode_rx" />
  <parameter name="hssi_pipe_gen1_2_tx_pipe_enable" value="dis_pipe_tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_dfe_oc_sa_d0c180" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_true_b2b" value="b2b" />
  <parameter name="pma_rx_sd_sd_output_off" value="1" />
  <parameter name="enable_port_rx_enh_clr_errblk_count" value="0" />
  <parameter name="pma_rx_dfe_datarate" value="1000000000 bps" />
  <parameter name="hssi_10g_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_prot_mode" value="basic_rx" />
  <parameter name="pma_cdr_refclk_receiver_detect_src" value="iqclk_src" />
  <parameter name="pma_rx_buf_pm_speed_grade" value="i2" />
  <parameter name="pma_rx_odi_phase_steps_sel" value="step40" />
  <parameter name="enable_ports_pipe_g3_analog" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_wr"
     value="en_sw_rm_wrclk_gating" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_master_clk_sel"
     value="master_tx_pma_clk" />
  <parameter name="pma_cgb_tx_ucontrol_en" value="disable" />
  <parameter name="enh_rx_blksync_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_phase_compensation_fifo" value="low_latency" />
  <parameter name="cdr_pll_pd_l_counter" value="1" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo_latency" value="low_latency" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="cdr_pll_primary_use" value="cdr" />
  <parameter name="enable_odi_accelerator" value="0" />
  <parameter name="pma_rx_buf_offset_cal_pd" value="eqz1_en" />
  <parameter name="pma_adapt_adp_ctle_hold_en" value="radp_ctle_not_held" />
  <parameter name="sim_reduced_counters" value="false" />
  <parameter name="pma_rx_buf_offset_cancellation_ctrl" value="volt_0mv" />
  <parameter name="hssi_10g_rx_pcs_ber_xus_timer_window" value="19530" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_blksync" value="enable" />
  <parameter name="pma_rx_buf_xrx_path_sup_mode" value="user_mode" />
  <parameter name="set_hip_cal_en" value="0" />
  <parameter name="std_tx_pcfifo_mode" value="low_latency" />
  <parameter name="enable_port_rx_enh_frame" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch0_src"
     value="cdr_clkin_scratch0_src_refclk_iqclk" />
  <parameter name="enh_tx_sh_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_pseudo_random" value="all_0" />
  <parameter name="hssi_pipe_gen3_elecidle_delay_g3" value="0" />
  <parameter name="l_enable_tx_enh_iface" value="1" />
  <parameter name="anlg_rx_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="hssi_10g_tx_pcs_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window"
     value="uhsif_dzt_obr_win_16" />
  <parameter name="hssi_common_pcs_pma_interface_asn_clk_enable" value="false" />
  <parameter name="std_rx_pcfifo_mode" value="low_latency" />
  <parameter name="pma_rx_odi_optimal" value="true" />
  <parameter name="pma_rx_buf_rx_sel_bias_source" value="bias_vcmdrv" />
  <parameter name="pma_tx_buf_duty_cycle_correction_bandwidth" value="dcc_bw_12" />
  <parameter name="enh_tx_scram_seed" value="0" />
  <parameter name="enh_txfifo_pempty" value="2" />
  <parameter name="l_std_rx_word_width" value="10" />
  <parameter name="pma_rx_buf_link_rx" value="sr" />
  <parameter name="hssi_common_pcs_pma_interface_cid_enable" value="dis_cid_mode" />
  <parameter name="pma_rx_sd_sd_output_on" value="15" />
  <parameter name="pma_tx_buf_power_mode" value="mid_power" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value"
     value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_force_balign" value="dis_force_balign" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter name="pma_rx_deser_bitslip_bypass" value="bs_bypass_yes" />
  <parameter name="hssi_8g_rx_pcs_wa_disp_err_flag" value="en_disp_err_flag" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="set_prbs_soft_logic_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_force_align" value="force_align_dis" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_datarate" value="1000000000 bps" />
  <parameter name="cdr_pll_chgpmp_vccreg" value="vreg_fw0" />
  <parameter name="enable_port_rx_enh_fifo_rd_en" value="0" />
  <parameter name="l_channels" value="4" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_ctrl_plane_bonding"
     value="individual" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_a" value="288230376151711743" />
  <parameter name="l_rx_pld_pcs_width" value="40" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx" value="pma_40b_tx" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_b" value="288230376151711743" />
  <parameter name="pma_tx_buf_mcgb_location_for_pcie" value="0" />
  <parameter name="pma_adapt_odi_count_threshold" value="rodi_count_threshold_0" />
  <parameter name="cdr_pll_pcie_gen" value="non_pcie" />
  <parameter name="enh_rxfifo_align_del" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en"
     value="uhsif_lpbk_dis" />
  <parameter name="l_std_rx_field_width" value="16" />
  <parameter name="pma_rx_sd_link" value="sr" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_ppm_lock" value="false" />
  <parameter name="hssi_10g_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_gen3_clk_en" value="disable_clk" />
  <parameter name="pma_cgb_initial_settings" value="true" />
  <parameter name="pma_cgb_scratch2_x1_clock_src" value="unused" />
  <parameter name="pma_rx_dfe_prot_mode" value="basic_rx" />
  <parameter
     name="hssi_common_pcs_pma_interface_cp_cons_sel"
     value="cp_cons_master" />
  <parameter name="pma_tx_buf_low_power_en" value="disable" />
  <parameter name="hssi_8g_rx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_8g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_wr"
     value="en_dw_rm_wrclk_gating" />
  <parameter name="hssi_tx_pcs_pma_interface_tx_pma_data_sel" value="ten_g_pcs" />
  <parameter name="pma_rx_dfe_oc_sa_c90" value="0" />
  <parameter name="cdr_pll_gpon_lck2ref_control" value="gpon_lck2ref_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx"
     value="basic_10gpcs_rx" />
  <parameter
     name="pma_tx_buf_duty_cycle_correction_bandwidth_dn"
     value="dcd_bw_dn_0" />
  <parameter name="pma_tx_buf_rx_det" value="mode_0" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_bypass" value="tx_sm_bypass_en" />
  <parameter name="pma_adapt_adp_bist_mode" value="radp_bist_mode_0" />
  <parameter name="dbg_capability_reg_enable" value="1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_hip_mode" value="disable" />
  <parameter name="enh_pcs_pma_width" value="40" />
  <parameter name="pma_adapt_adp_vga_threshold" value="radp_vga_threshold_4" />
  <parameter name="l_enable_tx_enh" value="1" />
  <parameter name="hssi_pipe_gen3_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_txfifo_full" value="full_default" />
  <parameter name="enable_port_rx_std_wa_patternalign" value="0" />
  <parameter name="hssi_10g_tx_pcs_rdfifo_clken" value="rdfifo_clk_en" />
  <parameter name="cdr_pll_uc_ro_cal" value="uc_ro_cal_on" />
  <parameter name="std_rx_word_aligner_rknumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adapt_vga_sel" value="r_adapt_vga_sel_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_static_polarity_inversion"
     value="rx_stat_polinv_dis" />
  <parameter name="hssi_krfec_tx_pcs_transmit_order" value="transmit_lsb" />
  <parameter name="hssi_10g_tx_pcs_crcgen_inv" value="crcgen_inv_en" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pempty" value="2" />
  <parameter name="enable_port_rx_std_pcfifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx"
     value="disable" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx"
     value="teng_pld_fifo_mode_rx" />
  <parameter name="l_enable_pma_bonding" value="0" />
  <parameter name="hssi_8g_rx_pcs_pma_dw" value="ten_bit" />
  <parameter name="pma_adapt_adapt_vref_sel" value="r_adapt_vref_sel_0" />
  <parameter name="pma_tx_ser_prot_mode" value="basic_tx" />
  <parameter name="pma_rx_dfe_pdb" value="dfe_enable" />
  <parameter name="l_enable_rx_std_iface" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size"
     value="uhsif_dzt_skipsz_4" />
  <parameter name="cdr_pll_pfd_l_counter" value="1" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_oneshot"
     value="radp_ctle_adapt_oneshot_1" />
  <parameter name="anlg_tx_vod_output_swing_ctrl" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_adapt_adp_adapt_start" value="radp_adapt_start_0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_inc" value="fxtap_step_no_inc" />
  <parameter name="pma_rx_deser_force_clkdiv_for_testing" value="normal_clkdiv" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="hssi_8g_rx_pcs_err_flags_sel" value="err_flags_wa" />
  <parameter name="pma_adapt_adp_dfe_fltap_en" value="radp_dfe_fltap_disable" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter name="pcs_direct_width" value="8" />
  <parameter name="support_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_pipe_if_g3pcs"
     value="pipe_if_8gpcs" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pcs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pma.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_pipe_retry.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_params_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_commands_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_program.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_cpu.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_master.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_ip.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\system_bd_altera_xcvr_native_a10_181_hechn7q.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_opt_logic_hechn7q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pcs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pma.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_pipe_retry.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_params_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_commands_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_program.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_cpu.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_master.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_ip.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\system_bd_altera_xcvr_native_a10_181_hechn7q.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_opt_logic_hechn7q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_jesd204_phy_10_oucwlmy" as="native_phy" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_hechn7q"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
  </messages>
 </entity>
 <entity kind="jesd204_phy_glue" version="1.0" name="jesd204_glue">
  <parameter name="LANE_INVERT" value="0" />
  <parameter name="SOFT_PCS" value="true" />
  <parameter name="WIDTH" value="476" />
  <parameter name="CONST_WIDTH" value="356" />
  <parameter name="TX_OR_RX_N" value="true" />
  <parameter name="NUM_OF_LANES" value="4" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_phy_glue_10\synth\jesd204_phy_glue.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_phy_glue_10\synth\jesd204_phy_glue.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/jesd204_phy/jesd204_phy_glue_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_jesd204_phy_10_ti5bfii" as="phy_glue" />
  <instantiator instantiator="system_bd_jesd204_phy_10_oucwlmy" as="phy_glue" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: jesd204_glue"</message>
  </messages>
 </entity>
 <entity kind="jesd204_soft_pcs_tx" version="1.0" name="jesd204_soft_pcs_tx">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_soft_pcs_tx_10\synth\jesd204_soft_pcs_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_soft_pcs_tx_10\synth\jesd204_8b10b_encoder.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_soft_pcs_tx_10\synth\jesd204_soft_pcs_tx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_soft_pcs_tx_10\synth\jesd204_8b10b_encoder.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_jesd204_phy_10_oucwlmy"
     as="soft_pcs_0,soft_pcs_1,soft_pcs_2,soft_pcs_3" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_tx"</message>
  </messages>
 </entity>
 <entity
   kind="alt_mem_asym"
   version="1.0"
   name="system_bd_alt_mem_asym_10_vay5xwy">
  <parameter name="A_ADDRESS_WIDTH" value="0" />
  <parameter name="B_DATA_WIDTH" value="128" />
  <parameter name="A_DATA_WIDTH" value="128" />
  <parameter name="B_ADDRESS_WIDTH" value="16" />
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_vay5xwy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_vay5xwy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_vay5xwy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\alt_mem_asym_10\synth\system_bd_alt_mem_asym_10_vay5xwy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/altera/common/alt_mem_asym/alt_mem_asym_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_mem_asym" as="alt_mem_asym" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_alt_mem_asym_10_vay5xwy"</message>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_tvjdyoy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_native_a10"
   version="18.1"
   name="system_bd_altera_xcvr_native_a10_181_l7fzjpq">
  <parameter name="enable_ports_rx_prbs" value="0" />
  <parameter name="cdr_pll_f_max_pfd" value="350000000 Hz" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reset_n" value="reset_n" />
  <parameter name="pma_rx_buf_xrx_path_uc_rx_rstb" value="rx_reset_on" />
  <parameter name="enable_port_tx_enh_frame" value="0" />
  <parameter name="enh_tx_64b66b_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_wordslip" value="frmgen_wordslip_dis" />
  <parameter name="pma_rx_buf_rx_refclk_divider" value="bypass_divider" />
  <parameter name="enh_tx_frmgen_burst_enable" value="0" />
  <parameter name="hssi_krfec_rx_pcs_clr_ctrl" value="both_enabled" />
  <parameter name="hssi_tx_pcs_pma_interface_bypass_pma_txelecidle" value="true" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_odi_step_ctrl_sel" value="dprio_mode" />
  <parameter name="cdr_pll_side" value="side_unknown" />
  <parameter name="pma_adapt_adp_dfe_fxtap10_sgn" value="radp_dfe_fxtap10_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_bs_enc" value="en_bs_enc_clk_gating" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel"
     value="uhsif_index_cram" />
  <parameter name="anlg_rx_one_stage_enable" value="s1_mode" />
  <parameter name="hssi_10g_rx_pcs_frmsync_flag_type" value="location_only" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_bypass" value="rx_sm_bypass_en" />
  <parameter name="hssi_rx_pcs_pma_interface_block_sel" value="ten_g_pcs" />
  <parameter name="hssi_fifo_rx_pcs_prot_mode" value="teng_mode" />
  <parameter name="pma_cgb_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz"
     value="333333333" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx" value="pma_40b_rx" />
  <parameter name="enh_rxfifo_mode" value="Phase compensation" />
  <parameter name="hssi_10g_tx_pcs_distdwn_master" value="distdwn_master_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx"
     value="teng_mode_tx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count_multi" value="0" />
  <parameter name="pma_rx_buf_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_rx_enh_frame_lock" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter
     name="cdr_pll_chgpmp_up_pd_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_rx_buf_one_stage_enable" value="s1_mode" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="l_std_rx_pld_pcs_width" value="10" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_rx_buf_xrx_path_gt_enabled" value="disable" />
  <parameter name="cdr_pll_pma_width" value="40" />
  <parameter name="enable_port_rx_polinv" value="0" />
  <parameter name="pma_rx_odi_invert_dfe_vref" value="no_inversion" />
  <parameter name="pma_tx_buf_enable_idle_tx_channel_support" value="false" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_scrambler" value="enable" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch2_src"
     value="cdr_clkin_scratch2_src_refclk_iqclk" />
  <parameter name="set_disconnect_analog_resets" value="0" />
  <parameter name="hssi_8g_rx_pcs_hip_mode" value="dis_hip" />
  <parameter name="hssi_10g_tx_pcs_compin_sel" value="compin_master" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_adapt_odi_en" value="rodi_en_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en"
     value="hip_rx_disable" />
  <parameter name="base_device" value="NIGHTFURY5" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx"
     value="fifo_rx" />
  <parameter name="l_rcfg_addr_bits" value="10" />
  <parameter
     name="hssi_10g_tx_pcs_enc64b66b_txsm_clken"
     value="enc64b66b_txsm_clk_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_block_sel" value="teng" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx"
     value="disable" />
  <parameter name="hssi_gen3_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="pma_cgb_x1_clock_source_sel" value="cdr_txpll_t" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pfull" value="23" />
  <parameter name="pma_tx_buf_uc_dcd_cal_status" value="uc_dcd_cal_notdone" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_type" value="bitslip_cnt" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_post_eidle_delay"
     value="cnt_200_cycles" />
  <parameter name="pma_tx_buf_term_p_tune" value="rterm_p0" />
  <parameter name="enh_rx_dispchk_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en"
     value="disable" />
  <parameter name="pma_rx_buf_lfeq_zero_control" value="lfeq_setting_2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx"
     value="disable" />
  <parameter name="pma_tx_buf_cpen_ctrl" value="cp_l0" />
  <parameter name="set_embedded_debug_enable" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period"
     value="uhsif_dcn_test_period_4" />
  <parameter name="hssi_10g_rx_pcs_frmsync_bypass" value="frmsync_bypass_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="pma_rx_dfe_oc_sa_d0c0" value="0" />
  <parameter name="enable_port_rx_enh_fifo_align_val" value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="pma_adapt_adp_spec_avg_window" value="radp_spec_avg_window_4" />
  <parameter name="pma_adapt_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_pipeln" value="rx_sm_pipeln_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="cdr_pll_cgb_div" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_err" value="dispgen_err_dis" />
  <parameter name="anlg_link" value="sr" />
  <parameter name="std_rx_word_aligner_fast_sync_status_enable" value="0" />
  <parameter name="l_rcfg_ifaces" value="4" />
  <parameter name="pma_rx_buf_vcm_sel" value="vcm_setting_03" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en"
     value="delay1_clk_disable" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_a_val" value="0" />
  <parameter name="pma_tx_ser_bonding_mode" value="x1_non_bonded" />
  <parameter name="l_enable_rx_std" value="0" />
  <parameter name="pma_tx_buf_uc_skew_cal" value="uc_skew_cal_off" />
  <parameter name="hssi_krfec_rx_pcs_parity_invalid_enum" value="8" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_gen_pat" value="prbs_gen_dis" />
  <parameter name="pma_rx_buf_power_rail_er" value="1030" />
  <parameter name="enable_port_rx_enh_fifo_cnt" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_data_source"
     value="hip_disable" />
  <parameter name="tx_pma_div_clkout_divider" value="0" />
  <parameter name="enable_ports_pipe_hclk" value="0" />
  <parameter name="pma_rx_buf_xrx_path_jtag_lp" value="lp_off" />
  <parameter
     name="hssi_common_pcs_pma_interface_pcie_hip_mode"
     value="hip_disable" />
  <parameter name="cdr_pll_fref_mux_select" value="fref_mux_cdr_refclk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock"
     value="uhsif_lkd_segsz_b4lock_16" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_pc_rdclk" value="en_pc_rdclk_gating" />
  <parameter name="hssi_8g_rx_pcs_phase_comp_rdptr" value="disable_rdptr" />
  <parameter name="hssi_8g_rx_pcs_polinv_8b10b_dec" value="dis_polinv_8b10b_dec" />
  <parameter name="enable_port_rx_std_rmfifo_empty" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_wait_send_syncp_fbkp" value="0" />
  <parameter name="pma_tx_buf_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="pma_rx_buf_refclk_en" value="disable" />
  <parameter name="cdr_pll_set_cdr_vco_reset" value="false" />
  <parameter name="cdr_pll_cal_vco_count_length" value="sel_8b_count" />
  <parameter
     name="hssi_tx_pcs_pma_interface_prot_mode_tx"
     value="teng_basic_mode_tx" />
  <parameter
     name="hssi_pipe_gen3_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="cdr_pll_f_max_ref" value="800000000 Hz" />
  <parameter name="hssi_tx_pcs_pma_interface_pmagate_en" value="pmagate_dis" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_clk_slip_spacing" value="16" />
  <parameter
     name="hssi_common_pcs_pma_interface_dft_observation_clock_selection"
     value="dft_clk_obsrv_tx0" />
  <parameter name="hssi_10g_rx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx"
     value="basic_10gpcs_tx" />
  <parameter name="pma_tx_buf_jtag_lp" value="lp_off" />
  <parameter name="pma_adapt_adp_dfe_fxtap11_sgn" value="radp_dfe_fxtap11_sgn_0" />
  <parameter name="enh_rx_64b66b_enable" value="0" />
  <parameter name="l_std_rx_word_count" value="1" />
  <parameter name="dbg_embedded_debug_enable" value="1" />
  <parameter name="cdr_pll_sup_mode" value="user_mode" />
  <parameter name="std_rx_word_aligner_pattern" value="0" />
  <parameter name="hssi_10g_rx_pcs_dis_signal_ok" value="dis_signal_ok_en" />
  <parameter name="hssi_common_pcs_pma_interface_wait_clk_on_off_timer" value="0" />
  <parameter name="pma_adapt_odi_vref_sel" value="rodi_vref_sel_0" />
  <parameter name="pma_tx_buf_dcd_clk_div_ctrl" value="dcd_ck_div128" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx"
     value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_ind" value="enable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx" value="pma_10b_tx" />
  <parameter name="pma_rx_dfe_oc_sa_adp1" value="0" />
  <parameter name="pma_rx_dfe_oc_sa_adp2" value="0" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="pma_tx_buf_uc_gen4" value="gen4_off" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable"
     value="uhsif_dcn_test_mode_disable" />
  <parameter name="pma_tx_buf_uc_gen3" value="gen3_off" />
  <parameter name="l_std_tx_word_count" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_testout_sel" value="asn_test" />
  <parameter name="enable_port_rx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_fifo_write_ctrl" value="blklock_stops" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g3"
     value="dis_phystatus_rst_toggle_g3" />
  <parameter name="hssi_tx_pcs_pma_interface_sq_wave_num" value="sq_wave_default" />
  <parameter name="hssi_krfec_rx_pcs_receive_order" value="receive_lsb" />
  <parameter name="hssi_8g_rx_pcs_rx_refclk" value="dis_refclk_sel" />
  <parameter name="protocol_mode" value="basic_enh" />
  <parameter name="enh_rxtxfifo_double_width" value="0" />
  <parameter name="hssi_pipe_gen1_2_phystatus_delay_val" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx"
     value="fifo_tx" />
  <parameter name="pma_adapt_adp_ctle_load_value" value="radp_ctle_load_value_0" />
  <parameter name="pma_tx_buf_vod_output_swing_ctrl" value="31" />
  <parameter name="design_environment" value="NATIVE" />
  <parameter name="hssi_8g_rx_pcs_rx_rcvd_clk" value="rcvd_clk_rcvd_clk" />
  <parameter
     name="pma_adapt_adp_spec_trans_filter"
     value="radp_spec_trans_filter_2" />
  <parameter name="hssi_common_pcs_pma_interface_ignore_sigdet_g23" value="false" />
  <parameter name="pma_tx_buf_xtx_path_initial_settings" value="true" />
  <parameter name="enable_port_rx_std_bitslip" value="0" />
  <parameter
     name="pma_cgb_select_done_master_or_slave"
     value="choose_master_pcie_sw_done" />
  <parameter name="hssi_krfec_rx_pcs_signal_ok_en" value="sig_ok_en" />
  <parameter name="pma_tx_buf_uc_txvod_cal" value="uc_tx_vod_cal_off" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx" value="fifo_rx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_operating_voltage"
     value="standard" />
  <parameter name="pma_rx_buf_xrx_path_uc_pcie_sw" value="uc_pcie_gen1" />
  <parameter name="cdr_pll_output_clock_frequency" value="5000000000 Hz" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_encoder" value="enable" />
  <parameter
     name="hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en"
     value="false" />
  <parameter
     name="pma_adapt_adp_dfe_clkout_div_sel"
     value="radp_dfe_clkout_div_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_lfsr" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rate_match_full_thres" value="dis_rm_full_thres" />
  <parameter name="pma_rx_odi_enable_odi" value="power_down_eye" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_err" value="scrm_err_dis" />
  <parameter name="hssi_rx_pcs_pma_interface_clkslip_sel" value="pld" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch1_src"
     value="cdr_clkin_scratch1_src_refclk_iqclk" />
  <parameter name="set_odi_soft_logic_enable" value="0" />
  <parameter
     name="pma_cdr_refclk_inclk3_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_pc_en_counter" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin"
     value="uhsif_dcn_margin_2" />
  <parameter name="hssi_10g_tx_pcs_txfifo_mode" value="basic_generic" />
  <parameter name="pma_adapt_adp_ctle_en" value="radp_ctle_disable" />
  <parameter name="pma_cgb_sup_mode" value="user_mode" />
  <parameter name="pma_cgb_x1_div_m_sel" value="divbypass" />
  <parameter name="hssi_8g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_8g_tx_pcs_tx_bitslip" value="dis_tx_bitslip" />
  <parameter name="anlg_tx_compensation_en" value="enable" />
  <parameter name="pma_rx_buf_diag_lp_en" value="dlp_off" />
  <parameter name="pma_rx_buf_pm_tx_rx_testmux_select" value="setting0" />
  <parameter name="pma_rx_deser_tdr_mode" value="select_bbpd_data" />
  <parameter name="hssi_krfec_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_mode" value="phase_comp" />
  <parameter name="hssi_8g_tx_pcs_hip_mode" value="dis_hip" />
  <parameter name="pma_cgb_ser_mode" value="forty_bit" />
  <parameter name="pma_rx_deser_prot_mode" value="basic_rx" />
  <parameter name="l_enable_tx_pcs_dir" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_en"
     value="dft_clk_out_disable" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="hssi_common_pcs_pma_interface_asn_enable" value="dis_asn" />
  <parameter name="hssi_10g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_odwidth" value="width_32" />
  <parameter name="hssi_10g_tx_pcs_wr_clk_sel" value="wr_tx_pld_clk" />
  <parameter name="hssi_8g_rx_pcs_wa_rvnumber_data" value="0" />
  <parameter name="hssi_8g_rx_pcs_auto_speed_nego" value="dis_asn" />
  <parameter name="pma_tx_ser_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="cdr_refclk_cnt" value="1" />
  <parameter name="pma_tx_buf_term_sel" value="r_r1" />
  <parameter name="enable_port_rx_std_bitrev_ena" value="0" />
  <parameter name="pma_rx_sd_optimal" value="true" />
  <parameter name="enable_port_krfec_rx_enh_frame_diag_status" value="0" />
  <parameter
     name="pma_adapt_adapt_dfe_control_sel"
     value="r_adapt_dfe_control_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_cgb_silicon_rev" value="20nm5es" />
  <parameter name="std_rx_word_aligner_mode" value="bitslip" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_output_sel"
     value="teng_output" />
  <parameter name="hssi_10g_rx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_krfec_tx_pcs_enc_frame_query" value="enc_query_dis" />
  <parameter name="generate_docs" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch4_src"
     value="cdr_clkin_scratch4_src_refclk_iqclk" />
  <parameter name="pma_rx_dfe_optimal" value="true" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx" value="pma_10b_rx" />
  <parameter name="std_rx_rmfifo_mode" value="disabled" />
  <parameter name="hssi_10g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_auto_reset_on" value="auto_reset_off" />
  <parameter name="enable_debug_options" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_pair_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="pma_adapt_adapt_dfe_sel" value="r_adapt_dfe_sel_0" />
  <parameter name="pma_cgb_tx_ucontrol_reset" value="disable" />
  <parameter name="hssi_8g_tx_pcs_byte_serializer" value="dis_bs" />
  <parameter name="enable_port_tx_pma_iqtxrx_clkout" value="0" />
  <parameter name="pma_adapt_adp_force_freqlock" value="radp_force_freqlock_off" />
  <parameter
     name="cdr_pll_bbpd_data_pattern_filter_select"
     value="bbpd_data_pat_off" />
  <parameter name="l_anlg_rx_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_odi_v_vert_threshold_scaling" value="scale_3" />
  <parameter name="enable_port_tx_pma_div_clkout" value="0" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel"
     value="pcs_tx_clk" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter name="hssi_10g_tx_pcs_random_disp" value="disable" />
  <parameter name="hssi_10g_tx_pcs_crcgen_err" value="crcgen_err_dis" />
  <parameter name="hssi_krfec_rx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_ver" value="prbs_off" />
  <parameter name="pll_select" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_pipeln" value="enable" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt"
     value="enum_invalid_sh_cnt_10g" />
  <parameter name="hssi_gen3_rx_pcs_mode" value="disable_pcs" />
  <parameter name="enable_port_rx_std_wa_a1a2size" value="0" />
  <parameter name="hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn" value="disable" />
  <parameter
     name="hssi_8g_tx_pcs_data_selection_8b10b_encoder_input"
     value="normal_data_path" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="pma_rx_odi_datarate" value="10000000000 bps" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_tx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="hssi_common_pcs_pma_interface_sim_mode" value="disable" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="pma_rx_buf_offset_pd" value="oc_en" />
  <parameter name="cdr_pll_lf_resistor_pd" value="lf_pd_setting2" />
  <parameter name="pma_tx_buf_dcd_detection_en" value="enable" />
  <parameter name="pma_adapt_adp_vga_bypass" value="radp_vga_bypass_1" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock"
     value="uhsif_lkd_segsz_aflock_512" />
  <parameter name="hssi_10g_tx_pcs_sh_err" value="sh_err_dis" />
  <parameter name="hssi_pipe_gen1_2_txswing" value="dis_txswing" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="tx_pma_clk_div" value="1" />
  <parameter name="enable_port_tx_std_pcfifo_full" value="0" />
  <parameter name="data_rate_bps" value="10000000000 bps" />
  <parameter name="pma_adapt_adp_dfe_fxtap_load" value="radp_dfe_fxtap_load_0" />
  <parameter
     name="pma_cdr_refclk_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="cdr_pll_set_cdr_v2i_enable" value="true" />
  <parameter
     name="hssi_rx_pcs_pma_interface_master_clk_sel"
     value="master_rx_pma_clk" />
  <parameter name="pma_cgb_input_select_gen3" value="unused" />
  <parameter name="pma_mode" value="basic" />
  <parameter name="hssi_8g_tx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="hssi_8g_rx_pcs_wa_rknumber_data" value="3" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="hssi_tx_pcs_pma_interface_uhsif_enable" value="uhsif_disable" />
  <parameter name="hssi_10g_rx_pcs_frmsync_pipeln" value="frmsync_pipeln_en" />
  <parameter name="enh_tx_bitslip_enable" value="0" />
  <parameter name="enable_port_rx_enh_fifo_pempty" value="0" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="1" />
  <parameter name="hssi_gen3_rx_pcs_block_sync_sm" value="disable_blk_sync_sm" />
  <parameter name="std_data_mask_count_multi" value="0" />
  <parameter name="hssi_8g_rx_pcs_tx_rx_parallel_loopback" value="dis_plpbk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter name="pma_tx_buf_uc_skew_cal_status" value="uc_skew_cal_notdone" />
  <parameter name="pma_rx_dfe_initial_settings" value="true" />
  <parameter name="pma_tx_buf_calibration_en" value="false" />
  <parameter name="pma_adapt_adp_frame_out_sel" value="radp_frame_out_sel_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock"
     value="uhsif_filt_stepsz_b4lock_2" />
  <parameter name="pma_rx_buf_bodybias_select" value="bodybias_sel1" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_rd" value="n_rd_empty" />
  <parameter name="display_std_rx_pld_pcs_width" value="10" />
  <parameter name="pma_rx_buf_pdb_rx" value="normal_rx_on" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_c_val" value="0" />
  <parameter name="set_enable_calibration" value="1" />
  <parameter name="pma_adapt_odi_start" value="rodi_start_0" />
  <parameter name="pma_tx_buf_xtx_path_datarate" value="1000000000 bps" />
  <parameter name="l_enable_rx_pcs_dir" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_optimal" value="true" />
  <parameter name="pma_rx_deser_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_dfe_sel_probe_tstmx" value="probe_tstmx_none" />
  <parameter name="pma_cgb_input_select_xn" value="unused" />
  <parameter name="hssi_10g_rx_pcs_crcchk_inv" value="crcchk_inv_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap_en" value="radp_dfe_fxtap_disable" />
  <parameter name="pma_adapt_adp_ctle_threshold" value="radp_ctle_threshold_0" />
  <parameter
     name="pma_adapt_adp_dfe_fxtap_hold_en"
     value="radp_dfe_fxtap_not_held" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_distribution"
     value="not_master_chnl_distr" />
  <parameter name="enable_hard_reset" value="0" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_sd" value="dis_eidle_sd" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="pma_tx_buf_compensation_driver_en" value="disable" />
  <parameter name="enable_transparent_pcs" value="0" />
  <parameter name="hssi_pipe_gen1_2_rx_pipe_enable" value="dis_pipe_rx" />
  <parameter name="pma_adapt_adp_dfe_fltap_load" value="radp_dfe_fltap_load_0" />
  <parameter name="enable_std" value="0" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal" value="uc_rx_dfe_cal_off" />
  <parameter name="pma_tx_buf_link" value="sr" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_bds_dec_asn"
     value="en_bds_dec_asn_clk_gating" />
  <parameter
     name="hssi_common_pcs_pma_interface_prot_mode"
     value="other_protocols" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_sw_fifowr"
     value="en_sw_fifowr_clk_gating" />
  <parameter name="cdr_pll_ltd_ltr_micro_controller_select" value="ltd_ltr_pcs" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx"
     value="disable" />
  <parameter name="std_tx_bitslip_enable" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_dw_tx" value="pma_32b_tx" />
  <parameter name="cdr_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="dbg_stat_soft_logic_enable" value="1" />
  <parameter name="hssi_10g_tx_pcs_bitslip_en" value="bitslip_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx"
     value="other_prot_mode" />
  <parameter name="hssi_10g_rx_pcs_rx_sh_location" value="msb" />
  <parameter name="hssi_common_pcs_pma_interface_cp_dwn_mstr" value="true" />
  <parameter name="hssi_8g_rx_pcs_wa_rgnumber_data" value="3" />
  <parameter name="cdr_pll_f_max_vco" value="9800000000 Hz" />
  <parameter name="hssi_8g_rx_pcs_rx_clk_free_running" value="en_rx_clk_free_run" />
  <parameter name="cdr_pll_n_counter_scratch" value="1" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_eios" value="dis_eidle_eios" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference2" value="dcc_ref2_3" />
  <parameter
     name="hssi_10g_tx_pcs_enc_64b66b_txsm_bypass"
     value="enc_64b66b_txsm_bypass_en" />
  <parameter name="hssi_krfec_rx_pcs_dv_start" value="with_blklock" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference1" value="dcc_ref1_3" />
  <parameter name="cdr_pll_f_min_gt_channel" value="8700000000 Hz" />
  <parameter name="hssi_common_pld_pcs_interface_hrdrstctrl_en" value="hrst_dis" />
  <parameter name="hssi_10g_tx_pcs_comp_cnt" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_distribution"
     value="not_master_chnl_distr" />
  <parameter name="pma_rx_deser_force_adaptation_outputs" value="normal_outputs" />
  <parameter name="enable_port_pipe_rx_polarity" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch3_src"
     value="cdr_clkin_scratch3_src_refclk_iqclk" />
  <parameter name="anlg_voltage" value="1_0V" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adapt_mode" value="manual" />
  <parameter name="std_rx_byterev_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_tx"
     value="ctrl_master_tx" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g12"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_cgb_input_select_x1" value="fpll_bot" />
  <parameter name="enable_port_rx_enh_fifo_insert" value="0" />
  <parameter name="hssi_10g_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_tx_pcs_pma_dw" value="ten_bit" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_sw_done" value="true" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_b_val" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_invalid_code_flag_only"
     value="dis_invalid_code_only" />
  <parameter name="pma_rx_dfe_sup_mode" value="user_mode" />
  <parameter name="cdr_refclk_select" value="0" />
  <parameter name="hssi_10g_rx_pcs_dec64b66b_clken" value="dec64b66b_clk_dis" />
  <parameter name="hssi_8g_tx_pcs_revloop_back_rm" value="dis_rev_loopback_rx_rm" />
  <parameter name="pma_tx_buf_res_cal_local" value="non_local" />
  <parameter name="enable_port_rx_is_lockedtoref" value="0" />
  <parameter name="enable_ports_rx_manual_cdr_mode" value="0" />
  <parameter name="l_enable_tx_std_iface" value="0" />
  <parameter name="enable_port_rx_signaldetect" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enable_ports_pipe_rx_elecidle" value="0" />
  <parameter name="anlg_tx_analog_mode" value="user_custom" />
  <parameter name="hssi_8g_rx_pcs_pipe_if_enable" value="dis_pipe_rx" />
  <parameter name="pma_tx_buf_xtx_path_analog_mode" value="user_custom" />
  <parameter name="enable_analog_resets" value="1" />
  <parameter name="hssi_10g_tx_pcs_fifo_reg_fast" value="fifo_reg_fast_dis" />
  <parameter name="hssi_10g_rx_pcs_dispchk_bypass" value="dispchk_bypass_en" />
  <parameter name="pma_rx_sd_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk1_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="device_revision" value="20nm5" />
  <parameter name="rx_pma_dfe_adaptation_mode" value="disabled" />
  <parameter name="l_enable_tx_std" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_tx_buf_xtx_path_datawidth" value="40" />
  <parameter name="duplex_mode" value="rx" />
  <parameter name="pma_rx_deser_pcie_gen" value="non_pcie" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_dw_rx" value="pma_40b_rx" />
  <parameter name="hssi_tx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_shared" value="0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_dec" value="fxtap_step_no_dec" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx"
     value="basic_mode_tx" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_position"
     value="radp_dfe_fltap_position_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz" value="0" />
  <parameter name="pma_cgb_scratch3_x1_clock_src" value="unused" />
  <parameter name="pma_rx_deser_datarate" value="10000000000 bps" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_dw_wa" value="en_dw_wa_clk_gating" />
  <parameter name="pma_rx_buf_xrx_path_initial_settings" value="true" />
  <parameter name="hssi_gen3_tx_pcs_tx_gbox_byp" value="bypass_gbox" />
  <parameter name="hssi_8g_rx_pcs_rate_match_del_thres" value="dis_rm_del_thres" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_full" value="full_default" />
  <parameter name="hssi_10g_tx_pcs_scrm_mode" value="async" />
  <parameter name="enable_simple_interface" value="1" />
  <parameter name="enable_port_rx_pma_qpipulldn" value="0" />
  <parameter name="anlg_tx_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="hssi_krfec_tx_pcs_transcode_err" value="trans_err_dis" />
  <parameter name="hssi_8g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_tx_pcs_tx_compliance_controlled_disparity"
     value="dis_txcompliance" />
  <parameter name="hssi_10g_tx_pcs_txfifo_empty" value="empty_default" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset_enable" value="false" />
  <parameter name="hssi_10g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_crcchk_pipeln" value="crcchk_pipeln_en" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="hssi_8g_tx_pcs_phfifo_write_clk_sel" value="pld_tx_clk" />
  <parameter name="enable_port_rx_enh_data_valid" value="0" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_encoder" value="en_8b10b_ibm" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx"
     value="disable" />
  <parameter name="pma_rx_odi_oc_sa_c180" value="0" />
  <parameter name="pma_tx_buf_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="cdr_pll_chgpmp_testmode" value="cp_test_disable" />
  <parameter
     name="hssi_pipe_gen3_rate_match_pad_insertion"
     value="dis_rm_fifo_pad_ins" />
  <parameter name="pcs_bonding_master" value="0" />
  <parameter name="datapath_select" value="Enhanced" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok"
     value="force_sig_ok" />
  <parameter name="cdr_pll_requires_gt_capable_channel" value="false" />
  <parameter name="pma_adapt_adp_odi_control_sel" value="radp_odi_control_sel_0" />
  <parameter name="enable_port_tx_analog_reset_ack" value="0" />
  <parameter name="enable_port_rx_enh_fifo_full" value="0" />
  <parameter name="enh_tx_randomdispbit_enable" value="0" />
  <parameter name="enh_rx_frmsync_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_clken" value="scrm_clk_dis" />
  <parameter name="hssi_krfec_tx_pcs_burst_err" value="burst_err_dis" />
  <parameter name="pma_adapt_adp_adapt_rstn" value="radp_adapt_rstn_1" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_odwidth" value="width_40" />
  <parameter name="pma_adapt_adp_dfe_fxtap_bypass" value="radp_dfe_fxtap_bypass_1" />
  <parameter name="enable_reset_sequence" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_rx_dfe_pdb_floattap" value="floattap_dfe_powerdown" />
  <parameter name="pma_adapt_adp_dfe_fxtap4_sgn" value="radp_dfe_fxtap4_sgn_0" />
  <parameter name="pma_tx_buf_duty_cycle_setting_aux" value="dcc2_t32" />
  <parameter name="hssi_8g_rx_pcs_wa_kchar" value="dis_kchar" />
  <parameter name="cdr_pll_set_cdr_vco_speed" value="3" />
  <parameter name="pma_rx_buf_cgm_bias_disable" value="cgmbias_en" />
  <parameter name="hssi_8g_rx_pcs_wa_pd" value="wa_pd_10" />
  <parameter name="hssi_10g_rx_pcs_gbexp_clken" value="gbexp_clk_en" />
  <parameter name="hssi_10g_tx_pcs_sop_mark" value="sop_mark_dis" />
  <parameter name="hssi_8g_tx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="pma_rx_odi_power_mode" value="mid_power" />
  <parameter name="pma_adapt_odi_spec_sel" value="rodi_spec_sel_0" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_10g_tx_pcs_stretch_num_stages" value="one_stage" />
  <parameter name="pma_rx_buf_power_mode_rx" value="mid_power" />
  <parameter name="enable_port_rx_std_rmfifo_full" value="0" />
  <parameter name="cdr_pll_atb_select_control" value="atb_off" />
  <parameter name="enable_port_rx_enh_fifo_align_clr" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_phfifo_flush_wait" value="0" />
  <parameter name="pma_rx_buf_bodybias_enable" value="bodybias_en" />
  <parameter name="hssi_gen3_rx_pcs_reverse_lpbk" value="rev_lpbk_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable"
     value="uhsif_dzt_disable" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_hold_en"
     value="radp_dfe_fltap_not_held" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock"
     value="knum_sh_cnt_postlock_10g" />
  <parameter name="enable_analog_settings" value="0" />
  <parameter name="pma_tx_buf_pm_speed_grade" value="i2" />
  <parameter name="pma_adapt_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_det" value="dis_fixed_patdet" />
  <parameter name="enable_port_krfec_rx_enh_frame" value="0" />
  <parameter name="rcfg_enable" value="1" />
  <parameter name="cdr_pll_cdr_powerdown_mode" value="power_up" />
  <parameter name="hssi_10g_tx_pcs_pld_if_type" value="fifo" />
  <parameter
     name="hssi_10g_tx_pcs_distup_bypass_pipeln"
     value="distup_bypass_pipeln_dis" />
  <parameter name="hssi_10g_rx_pcs_ber_clken" value="ber_clk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter name="enable_port_rx_is_lockedtodata" value="1" />
  <parameter name="pma_cgb_bitslip_enable" value="disable_bitslip" />
  <parameter name="pma_rx_buf_vccela_supply_voltage" value="vccela_1p1v" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pcie_switch" value="true" />
  <parameter name="pma_adapt_odi_mode" value="rodi_mode_0" />
  <parameter name="pma_rx_odi_prot_mode" value="basic_rx" />
  <parameter name="pma_adapt_adp_status_sel" value="radp_status_sel_0" />
  <parameter name="enable_port_tx_pma_qpipulldn" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_clken" value="descrm_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="number_physical_bonding_clocks" value="1" />
  <parameter name="pma_adapt_adp_vga_polarity" value="radp_vga_polarity_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value"
     value="0" />
  <parameter name="pma_cdr_refclk_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_port_tx_enh_frame_burst_en" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_static_polarity_inversion"
     value="tx_stat_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_10g_rx_pcs_pld_if_type" value="fifo" />
  <parameter name="cdr_pll_chgpmp_current_dn_pd" value="cp_current_pd_dn_setting3" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion"
     value="tx_dyn_polinv_dis" />
  <parameter name="enable_port_rx_pma_iqtxrx_clkout" value="0" />
  <parameter name="hssi_krfec_rx_pcs_err_mark_type" value="err_mark_10g" />
  <parameter name="enh_tx_frmgen_enable" value="0" />
  <parameter name="pma_rx_dfe_sel_fltapstep_inc" value="fltap_step_no_inc" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_scrm" value="enum_scrm_default" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_g3_prot_mode"
     value="disabled_prot_mode" />
  <parameter name="cdr_pll_chgpmp_replicate" value="false" />
  <parameter name="pma_rx_odi_oc_sa_c0" value="0" />
  <parameter name="enh_rxfifo_pfull" value="23" />
  <parameter name="anlg_enable_rx_default_ovr" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_test_out_sel" value="rx_test_out0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_hip_mode" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl"
     value="delay2_path0" />
  <parameter name="pma_rx_sd_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_vref_load" value="radp_vref_load_0" />
  <parameter name="enh_rx_bitslip_enable" value="0" />
  <parameter name="pma_rx_deser_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="pma_rx_buf_bypass_eqz_stages_234" value="bypass_off" />
  <parameter name="hssi_10g_rx_pcs_control_del" value="control_del_none" />
  <parameter name="enh_rxfifo_control_del" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_clk_sel" value="pld_rx_clk" />
  <parameter name="enable_ports_adaptation" value="0" />
  <parameter name="pma_tx_buf_power_rail_eht" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode" value="tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_buf_xrx_path_datawidth" value="40" />
  <parameter name="hssi_8g_rx_pcs_wa_sync_sm_ctrl" value="gige_sync_sm" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adp_mode" value="radp_mode_8" />
  <parameter name="pma_adapt_adp_bist_count_rstn" value="radp_bist_count_rstn_0" />
  <parameter name="display_std_tx_pld_pcs_width" value="10" />
  <parameter name="hssi_10g_tx_pcs_tx_sh_location" value="msb" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_spec_sign" value="radp_dfe_spec_sign_0" />
  <parameter name="hssi_10g_tx_pcs_test_mode" value="test_off" />
  <parameter name="cdr_pll_cdr_phaselock_mode" value="no_ignore_lock" />
  <parameter name="hssi_8g_rx_pcs_pad_or_edb_error_replace" value="replace_edb" />
  <parameter name="hssi_8g_tx_pcs_tx_fast_pld_reg" value="dis_tx_fast_pld_reg" />
  <parameter name="hssi_10g_rx_pcs_bitslip_mode" value="bitslip_dis" />
  <parameter name="hssi_10g_tx_pcs_low_latency_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap5_sgn" value="radp_dfe_fxtap5_sgn_0" />
  <parameter name="dbg_prbs_soft_logic_enable" value="0" />
  <parameter name="pma_tx_buf_xtx_path_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_prot_mode" value="basic_mode" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_dw_fifowr"
     value="en_dw_fifowr_clk_gating" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="hssi_8g_tx_pcs_dynamic_clk_switch" value="dis_dyn_clk_switch" />
  <parameter name="pma_rx_dfe_sel_oc_en" value="off_canc_disable" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="enable_port_rx_std_byterev_ena" value="0" />
  <parameter name="hssi_8g_tx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="enable_port_rx_std_signaldetect" value="0" />
  <parameter name="tx_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_adapt_adp_ctle_scale_en" value="radp_ctle_scale_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_pwr_scaling_clk"
     value="pma_tx_clk" />
  <parameter name="pma_adapt_sup_mode" value="user_mode" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_trans_dec" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap2_sgn" value="radp_dfe_fxtap2_sgn_0" />
  <parameter name="cdr_pll_pm_speed_grade" value="i2" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="hssi_krfec_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter name="hssi_10g_tx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="pma_adapt_adp_vref_polarity" value="radp_vref_polarity_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz"
     value="250000000" />
  <parameter name="pma_rx_dfe_dft_en" value="dft_disable" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk"
     value="en_sw_pc_wrclk_gating" />
  <parameter name="pma_tx_buf_term_code" value="rterm_code7" />
  <parameter name="hssi_8g_tx_pcs_force_kchar" value="dis_force_kchar" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="pma_tx_ser_ser_clk_divtx_user_sel" value="divtx_user_off" />
  <parameter name="pma_adapt_adp_dfe_cycle" value="radp_dfe_cycle_6" />
  <parameter name="pma_tx_buf_calibration_resistor_value" value="res_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_observation_in_pld_core"
     value="internal_sw_wa_clk" />
  <parameter name="hssi_8g_tx_pcs_txclk_freerun" value="en_freerun_tx" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="pma_rx_buf_xrx_path_optimal" value="true" />
  <parameter name="cdr_pll_lpd_counter" value="1" />
  <parameter name="pma_tx_ser_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx"
     value="teng_mode_rx" />
  <parameter name="hssi_8g_rx_pcs_rx_pcs_urst" value="en_rx_pcs_urst" />
  <parameter name="l_enable_rx_enh" value="1" />
  <parameter name="hssi_10g_rx_pcs_blksync_pipeln" value="blksync_pipeln_dis" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="std_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel"
     value="sel_sig_det" />
  <parameter name="pma_rx_buf_xrx_path_prot_mode" value="basic_rx" />
  <parameter name="enable_pcie_data_mask_option" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_mode" value="async" />
  <parameter name="cdr_pll_is_cascaded_pll" value="false" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enable_port_tx_pma_clkout" value="0" />
  <parameter name="hssi_gen3_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="cdr_pll_txpll_hclk_driver_enable" value="false" />
  <parameter
     name="cdr_pll_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="pma_adapt_initial_settings" value="true" />
  <parameter
     name="hssi_common_pcs_pma_interface_force_freqdet"
     value="force_freqdet_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx"
     value="disable" />
  <parameter
     name="pma_adapt_adp_bist_auxpath_en"
     value="radp_bist_auxpath_disable" />
  <parameter name="enable_port_rx_pma_clkslip" value="0" />
  <parameter name="pma_cgb_datarate" value="1000000000 bps" />
  <parameter name="enh_tx_polinv_enable" value="0" />
  <parameter name="cdr_pll_vco_freq" value="5000000000 Hz" />
  <parameter name="rx_pma_dfe_fixed_taps" value="3" />
  <parameter name="l_pcs_pma_width" value="40" />
  <parameter name="pma_cgb_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_rx_odi_silicon_rev" value="20nm5es" />
  <parameter name="hssi_pipe_gen1_2_prot_mode" value="disabled_prot_mode" />
  <parameter name="pma_rx_odi_initial_settings" value="true" />
  <parameter name="pma_tx_buf_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="enable_port_rx_seriallpbken_tx" value="0" />
  <parameter name="pma_adapt_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent_enable" value="false" />
  <parameter
     name="hssi_common_pcs_pma_interface_sigdet_wait_counter_multi"
     value="0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_a_val" value="0" />
  <parameter name="cdr_pll_vco_overrange_voltage" value="vco_overrange_off" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_native_a10" />
  <parameter name="rx_pma_ctle_adaptation_mode" value="manual" />
  <parameter name="cdr_pll_lpfd_counter" value="1" />
  <parameter
     name="hssi_rx_pcs_pma_interface_prot_mode_rx"
     value="teng_basic_mode_rx" />
  <parameter name="pma_adapt_datarate" value="10000000000 bps" />
  <parameter name="anlg_tx_slew_rate_ctrl" value="slew_r7" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent" value="0" />
  <parameter name="hssi_krfec_rx_pcs_parity_valid_num" value="4" />
  <parameter name="hssi_10g_tx_pcs_frmgen_burst" value="frmgen_burst_dis" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pyld_ins" value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_rxvalid_mask"
     value="rxvalid_mask_dis" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_num" value="0" />
  <parameter name="pma_rx_buf_eq_bw_sel" value="eq_bw_2" />
  <parameter name="hssi_8g_rx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="cdr_pll_m_counter" value="15" />
  <parameter name="cdr_pll_pd_fastlock_mode" value="false" />
  <parameter name="pma_adapt_adp_vga_en" value="radp_vga_disable" />
  <parameter name="enable_port_rx_std_bitslipboundarysel" value="0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_clken" value="frmsync_clk_dis" />
  <parameter name="pma_tx_buf_power_rail_et" value="1030" />
  <parameter name="hssi_10g_tx_pcs_crcgen_clken" value="crcgen_clk_dis" />
  <parameter name="pma_tx_buf_xtx_path_prot_mode" value="basic_tx" />
  <parameter name="pma_tx_buf_xtx_path_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_adapt_adp_lfeq_fb_sel" value="radp_lfeq_fb_sel_0" />
  <parameter name="cdr_pll_loopback_mode" value="loopback_disabled" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter name="enable_parallel_loopback" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_pwr_scaling_clk"
     value="pma_rx_clk" />
  <parameter name="hssi_pipe_gen1_2_rxdetect_bypass" value="dis_rxdetect_bypass" />
  <parameter name="pma_rx_odi_sup_mode" value="user_mode" />
  <parameter name="hssi_fifo_tx_pcs_prot_mode" value="teng_mode" />
  <parameter name="pma_adapt_adp_4s_ctle_bypass" value="radp_4s_ctle_bypass_1" />
  <parameter name="hssi_pipe_gen1_2_elec_idle_delay_val" value="0" />
  <parameter name="pma_rx_buf_offset_cancellation_fine" value="fine_setting_00" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value"
     value="0" />
  <parameter name="set_data_rate" value="10000.0" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_disp_ctrl" value="dis_disp_ctrl" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset" value="0" />
  <parameter name="hssi_krfec_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="enh_txfifo_mode" value="Phase compensation" />
  <parameter name="pma_adapt_adp_dfe_fxtap3_sgn" value="radp_dfe_fxtap3_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_phase_comp_rdptr" value="disable_rdptr" />
  <parameter name="cdr_pll_lf_ripple_cap" value="lf_no_ripple" />
  <parameter name="pma_adapt_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="dbg_odi_soft_logic_enable" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_num_fixed_pat" value="0" />
  <parameter name="hssi_10g_tx_pcs_tx_testbus_sel" value="tx_fifo_testbus1" />
  <parameter name="pma_adapt_adp_onetime_dfe" value="radp_onetime_dfe_0" />
  <parameter name="pma_rx_buf_iostandard" value="hssi_diffio" />
  <parameter name="pma_cgb_scratch1_x1_clock_src" value="unused" />
  <parameter name="pma_tx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_port_tx_enh_fifo_cnt" value="0" />
  <parameter name="hssi_8g_rx_pcs_rate_match" value="dis_rm" />
  <parameter name="l_std_tx_pld_pcs_width" value="10" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="enable_port_tx_enh_fifo_empty" value="0" />
  <parameter name="enable_port_tx_pma_elecidle" value="0" />
  <parameter name="enable_port_tx_polinv" value="0" />
  <parameter name="hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask" value="dis_rxvalid_mask" />
  <parameter name="hssi_pipe_gen1_2_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="hssi_fifo_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_output_sel"
     value="teng_output" />
  <parameter
     name="hssi_common_pcs_pma_interface_wait_pipe_synchronizing"
     value="0" />
  <parameter name="pma_adapt_adp_ctle_scale" value="radp_ctle_scale_0" />
  <parameter name="anlg_rx_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_krfec_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enh_tx_dispgen_enable" value="0" />
  <parameter name="enh_rx_krfec_err_mark_enable" value="0" />
  <parameter name="anlg_enable_tx_default_ovr" value="0" />
  <parameter name="pma_cgb_prot_mode" value="basic_tx" />
  <parameter name="pma_cdr_refclk_powerdown_mode" value="powerup" />
  <parameter name="hssi_tx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_test_mode" value="test_off" />
  <parameter name="hssi_10g_rx_pcs_prot_mode" value="basic_mode" />
  <parameter name="pma_rx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_split_interface" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_sel"
     value="teng_rx_dft_clk" />
  <parameter name="pcie_rate_match" value="Bypass" />
  <parameter name="enable_port_tx_pma_rxfound" value="0" />
  <parameter name="cdr_pll_fref_clklow_div" value="1" />
  <parameter name="pma_tx_buf_term_n_tune" value="rterm_n0" />
  <parameter
     name="cdr_pll_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="pma_tx_buf_duty_cycle_input_polarity" value="dcc_input_pos" />
  <parameter name="pma_tx_buf_rx_det_output_sel" value="rx_det_pcie_out" />
  <parameter name="cdr_pll_reverse_serial_loopback" value="no_loopback" />
  <parameter name="hssi_gen3_tx_pcs_tx_bitslip" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_syndrm" value="enable" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel" value="dis_tx_pipe_clk" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_uc_txvod_cal_status" value="uc_tx_vod_cal_notdone" />
  <parameter name="std_low_latency_bypass_enable" value="0" />
  <parameter name="enable_skp_ports" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_renumber_data" value="3" />
  <parameter name="pma_tx_buf_uc_vcc_setting" value="vcc_setting1" />
  <parameter name="enh_tx_krfec_burst_err_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_crcflag_pipeln" value="crcflag_pipeln_en" />
  <parameter name="cdr_pll_vco_underrange_voltage" value="vco_underange_off" />
  <parameter name="pma_adapt_rrx_pcie_eqz" value="rrx_pcie_eqz_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_pat" value="disable" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_error_replace_pad" value="replace_edb" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_descrm" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errcorrect" value="disable" />
  <parameter name="pma_adapt_odi_rstn" value="rodi_rstn_0" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="hssi_gen3_rx_pcs_lpbk_force" value="lpbk_frce_dis" />
  <parameter name="hssi_10g_tx_pcs_crcgen_bypass" value="crcgen_bypass_en" />
  <parameter name="validation_rule_select" value="" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx"
     value="pma_40b_rx" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo" value="bypass_rm_fifo" />
  <parameter name="pma_tx_buf_xtx_path_optimal" value="true" />
  <parameter
     name="cdr_pll_set_cdr_vco_speed_pciegen3"
     value="cdr_vco_max_speedbin_pciegen3" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="pma_rx_buf_rx_vga_oc_en" value="vga_cal_off" />
  <parameter name="hssi_8g_rx_pcs_wa_rosnumber_data" value="1" />
  <parameter name="l_std_tx_field_width" value="11" />
  <parameter name="cdr_pll_initial_settings" value="true" />
  <parameter name="pma_tx_ser_ser_clk_mon" value="disable_clk_mon" />
  <parameter name="pma_tx_buf_xtx_path_tx_pll_clk_hz" value="5000000000" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="pma_cdr_refclk_xmux_refclk_src" value="refclk_iqclk" />
  <parameter name="pma_rx_buf_lfeq_enable" value="non_lfeq_mode" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_txdetectrx" value="true" />
  <parameter name="enable_port_rx_enh_crc32_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_indv" value="indv_en" />
  <parameter name="hssi_10g_rx_pcs_wrfifo_clken" value="wrfifo_clk_en" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_c_val" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_ac_pwr_rules_en"
     value="disable" />
  <parameter
     name="rcfg_param_labels"
     value="VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Protocol support mode,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable parallel loopback,TX channel bonding mode,PCS TX channel bonding master,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_analog_reset_ack port,Enable tx_pma_clkout port,Enable tx_pma_div_clkout port,tx_pma_div_clkout division factor,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Enable tx_pma_qpipullup port (QPI),Enable tx_pma_qpipulldn port (QPI),Enable tx_pma_txdetectrx port (QPI),Enable tx_pma_rxfound port (QPI),Enable rx_seriallpbken port,Number of physical bonding clock ports to use.,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,CTLE mode,DFE mode,Number of fixed dfe taps,Enable adaptation control ports,Enable rx_analog_reset_ack port,Enable rx_pma_clkout port,Enable rx_pma_div_clkout port,rx_pma_div_clkout division factor,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_pma_qpipulldn port (QPI),Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable rx_fref and rx_clklow ports,Enable rx_signaldetect port,Enable rx_seriallpbken port,Enable PRBS verifier control and status ports,Standard PCS / PMA interface width,Enable &apos;Standard PCS&apos; low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,TX FIFO mode,RX FIFO mode,Enable tx_std_pcfifo_full port,Enable tx_std_pcfifo_empty port,Enable rx_std_pcfifo_full port,Enable rx_std_pcfifo_empty port,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enable PCIe Gen 3 analog control ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_rx_polarity port,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable &apos;Enhanced PCS&apos; low latency mode,Enable RX/TX FIFO double width mode,TX FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_enh_fifo_full port,Enable tx_enh_fifo_pfull port,Enable tx_enh_fifo_empty port,Enable tx_enh_fifo_pempty port,Enable tx_enh_fifo_cnt port,RX FIFO mode,RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_enh_data_valid port,Enable rx_enh_fifo_full port,Enable rx_enh_fifo_pfull port,Enable rx_enh_fifo_empty port,Enable rx_enh_fifo_pempty port,Enable rx_enh_fifo_cnt port,Enable rx_enh_fifo_del port (10GBASE-R),Enable rx_enh_fifo_insert port (10GBASE-R),Enable rx_enh_fifo_rd_en port,Enable rx_enh_fifo_align_val port (Interlaken),Enable rx_enh_fifo_align_clr port (Interlaken),Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R &amp; FEC),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Include PMA analog settings in configuration files,Analog Mode (Altera-recommended Default Setting Rules),Override Altera-recommended Analog Mode Default Settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis Second Pre-Tap Polarity,Pre-Emphasis Second Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Pre-Emphasis Second Post-Tap Polarity,Pre-Emphasis Second Post-Tap Magnitude,Slew Rate Control,High-Speed Compensation,On-Chip Termination,Override Altera-recommended Default Settings,CTLE (Continuous Time Linear Equalizer) mode,DC Gain Control of High Gain Mode CTLE,AC Gain Control of High Gain Mode CTLE,AC Gain Control of High Data Rate Mode CTLE,Variable Gain Amplifier (VGA) Voltage Swing Select,Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient,On-Chip Termination" />
  <parameter name="pma_rx_deser_deser_powerdown" value="deser_power_up" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="disable" />
  <parameter name="pma_cgb_cgb_power_down" value="normal_cgb" />
  <parameter name="pma_tx_ser_clk_divtx_deskew" value="deskew_delay8" />
  <parameter name="pma_rx_buf_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_dfe_fltap_bypass" value="radp_dfe_fltap_bypass_1" />
  <parameter name="hssi_8g_rx_pcs_byte_deserializer" value="dis_bds" />
  <parameter name="hssi_8g_rx_pcs_gen3_tx_clk_sel" value="tx_pma_clk" />
  <parameter name="std_tx_byterev_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_empty_thres"
     value="dis_rm_empty_thres" />
  <parameter name="hssi_gen3_rx_pcs_rx_b4gb_par_lpbk" value="b4gb_par_lpbk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_early_eios" value="true" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx"
     value="pma_32b_tx" />
  <parameter name="enable_port_rx_enh_highber" value="0" />
  <parameter name="enh_tx_krfec_burst_err_len" value="1" />
  <parameter name="pma_cgb_observe_cgb_clocks" value="observe_nothing" />
  <parameter name="enh_rx_crcchk_enable" value="0" />
  <parameter name="l_split_iface" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_knum_sync" value="knum_sync_default" />
  <parameter name="pma_tx_buf_jtag_drv_sel" value="drv1" />
  <parameter name="hssi_10g_tx_pcs_wrfifo_clken" value="wrfifo_clk_en" />
  <parameter name="l_enable_rx_enh_iface" value="1" />
  <parameter name="hssi_tx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="anlg_rx_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="pma_tx_buf_tri_driver" value="tri_driver_disable" />
  <parameter name="enable_port_tx_enh_bitslip" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_bypass" value="descrm_bypass_en" />
  <parameter name="cdr_pll_position" value="position_unknown" />
  <parameter name="pma_rx_deser_clkdivrx_user_mode" value="clkdivrx_user_disabled" />
  <parameter name="hssi_10g_tx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="pma_tx_buf_link_tx" value="sr" />
  <parameter name="cdr_pll_fb_select" value="direct_fb" />
  <parameter name="pma_tx_buf_vreg_output" value="vccdreg_nominal" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx"
     value="disable" />
  <parameter name="pma_rx_buf_xrx_path_uc_cal_enable" value="rx_cal_off" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="hssi_10g_rx_pcs_align_del" value="align_del_dis" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_idwidth" value="width_40" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_rd"
     value="en_dw_rm_rdclk_gating" />
  <parameter name="hssi_krfec_rx_pcs_bypass_gb" value="bypass_dis" />
  <parameter name="hssi_10g_rx_pcs_crcchk_clken" value="crcchk_clk_dis" />
  <parameter name="enh_tx_scram_enable" value="0" />
  <parameter name="l_protocol_mode" value="basic_enh" />
  <parameter name="cdr_pll_set_cdr_input_freq_range" value="0" />
  <parameter name="pma_tx_buf_rx_det_pdb" value="rx_det_off" />
  <parameter name="enh_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_common_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_rx_buf_initial_settings" value="true" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en"
     value="disable" />
  <parameter name="pma_rx_buf_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="std_rx_rmfifo_pattern_n" value="0" />
  <parameter name="std_rx_rmfifo_pattern_p" value="0" />
  <parameter name="hssi_10g_tx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_8g_rx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="hssi_8g_tx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_10g_rx_pcs_descrm_pipeln" value="enable" />
  <parameter name="pma_cgb_pcie_gen3_bitwidth" value="pciegen3_wide" />
  <parameter name="pma_rx_odi_v_vert_sel" value="plus" />
  <parameter name="hssi_krfec_rx_pcs_blksync_cor_en" value="detect" />
  <parameter name="hssi_10g_tx_pcs_master_clk_sel" value="master_tx_pma_clk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock"
     value="uhsif_filt_cntthr_b4lock_8" />
  <parameter name="disable_continuous_dfe" value="false" />
  <parameter name="hssi_common_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="rcfg_params"
     value="anlg_voltage,anlg_link,support_mode,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_parallel_loopback,bonded_mode,set_pcs_bonding_master,tx_pma_clk_div,plls,pll_select,enable_port_tx_analog_reset_ack,enable_port_tx_pma_clkout,enable_port_tx_pma_div_clkout,tx_pma_div_clkout_divider,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,enable_port_tx_pma_rxfound,enable_port_rx_seriallpbken_tx,number_physical_bonding_clocks,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,rx_pma_ctle_adaptation_mode,rx_pma_dfe_adaptation_mode,rx_pma_dfe_fixed_taps,enable_ports_adaptation,enable_port_rx_analog_reset_ack,enable_port_rx_pma_clkout,enable_port_rx_pma_div_clkout,rx_pma_div_clkout_divider,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_pma_qpipulldn,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_manual_ppm,enable_port_rx_signaldetect,enable_port_rx_seriallpbken,enable_ports_rx_prbs,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,std_tx_pcfifo_mode,std_rx_pcfifo_mode,enable_port_tx_std_pcfifo_full,enable_port_tx_std_pcfifo_empty,enable_port_rx_std_pcfifo_full,enable_port_rx_std_pcfifo_empty,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_hclk,enable_ports_pipe_g3_analog,enable_ports_pipe_rx_elecidle,enable_port_pipe_rx_polarity,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_rxtxfifo_double_width,enh_txfifo_mode,enh_txfifo_pfull,enh_txfifo_pempty,enable_port_tx_enh_fifo_full,enable_port_tx_enh_fifo_pfull,enable_port_tx_enh_fifo_empty,enable_port_tx_enh_fifo_pempty,enable_port_tx_enh_fifo_cnt,enh_rxfifo_mode,enh_rxfifo_pfull,enh_rxfifo_pempty,enh_rxfifo_align_del,enh_rxfifo_control_del,enable_port_rx_enh_data_valid,enable_port_rx_enh_fifo_full,enable_port_rx_enh_fifo_pfull,enable_port_rx_enh_fifo_empty,enable_port_rx_enh_fifo_pempty,enable_port_rx_enh_fifo_cnt,enable_port_rx_enh_fifo_del,enable_port_rx_enh_fifo_insert,enable_port_rx_enh_fifo_rd_en,enable_port_rx_enh_fifo_align_val,enable_port_rx_enh_fifo_align_clr,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_analog_settings,anlg_tx_analog_mode,anlg_enable_tx_default_ovr,anlg_tx_vod_output_swing_ctrl,anlg_tx_pre_emp_sign_pre_tap_1t,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,anlg_tx_pre_emp_sign_pre_tap_2t,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,anlg_tx_pre_emp_sign_1st_post_tap,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,anlg_tx_pre_emp_sign_2nd_post_tap,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,anlg_tx_slew_rate_ctrl,anlg_tx_compensation_en,anlg_tx_term_sel,anlg_enable_rx_default_ovr,anlg_rx_one_stage_enable,anlg_rx_eq_dc_gain_trim,anlg_rx_adp_ctle_acgain_4s,anlg_rx_adp_ctle_eqz_1s_sel,anlg_rx_adp_vga_sel,anlg_rx_adp_dfe_fxtap1,anlg_rx_adp_dfe_fxtap2,anlg_rx_adp_dfe_fxtap3,anlg_rx_adp_dfe_fxtap4,anlg_rx_adp_dfe_fxtap5,anlg_rx_adp_dfe_fxtap6,anlg_rx_adp_dfe_fxtap7,anlg_rx_adp_dfe_fxtap8,anlg_rx_adp_dfe_fxtap9,anlg_rx_adp_dfe_fxtap10,anlg_rx_adp_dfe_fxtap11,anlg_rx_term_sel" />
  <parameter name="hssi_pipe_gen3_mode" value="disable_pcs" />
  <parameter name="std_rx_byte_deser_mode" value="Disabled" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="pma_adapt_adp_dfe_bw" value="radp_dfe_bw_3" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="pma_tx_buf_swing_level" value="lv" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="cdr_pll_power_mode" value="mid_power" />
  <parameter name="pma_rx_buf_cdrclk_to_cgb" value="cdrclk_2cgb_dis" />
  <parameter
     name="hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass"
     value="dec_64b66b_rxsm_bypass_en" />
  <parameter name="hssi_10g_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enable_port_tx_std_bitslipboundarysel" value="0" />
  <parameter name="pma_rx_deser_sdclk_enable" value="false" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="l_pll_settings_key" value="333.333333" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control"
     value="uhsif_dft_dz_det_val_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion"
     value="rx_dyn_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_inclk4_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="pma_cgb_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="enable_port_rx_seriallpbken" value="0" />
  <parameter name="pma_rx_buf_datarate" value="10000000000 bps" />
  <parameter name="pma_rx_dfe_oc_sa_d1c0" value="0" />
  <parameter name="hssi_8g_rx_pcs_sup_mode" value="user_mode" />
  <parameter
     name="hssi_krfec_tx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_loop_filter_bias_select" value="lpflt_bias_7" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_sync" value="enum_sync_default" />
  <parameter name="enable_pcs_dir" value="0" />
  <parameter name="l_anlg_tx_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter name="pma_adapt_adp_bist_odi_dfe_sel" value="radp_bist_odi_dfe_sel_0" />
  <parameter name="pma_tx_buf_xtx_path_pma_tx_divclk_hz" value="50000000" />
  <parameter name="hssi_krfec_tx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz"
     value="0" />
  <parameter name="pma_adapt_adp_vref_en" value="radp_vref_disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="enable_port_rx_enh_bitslip" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value"
     value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="pma_rx_buf_rx_atb_select" value="atb_disable" />
  <parameter name="enable_port_tx_pma_qpipullup" value="0" />
  <parameter name="hssi_10g_rx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="plls" value="1" />
  <parameter name="adme_data_rate" value="10000000000" />
  <parameter
     name="hssi_common_pld_pcs_interface_pcs_testbus_block_sel"
     value="pma_if" />
  <parameter name="pma_adapt_adp_1s_ctle_bypass" value="radp_1s_ctle_bypass_1" />
  <parameter name="hssi_10g_tx_pcs_frmgen_clken" value="frmgen_clk_dis" />
  <parameter name="cdr_pll_iqclk_mux_sel" value="power_down" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_compensation"
     value="dis_compensation" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="enable_pcie_dfe_ip" value="false" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_10g_rx_pcs_phcomp_rd_del" value="phcomp_rd_del3" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g12" value="0" />
  <parameter name="pma_rx_buf_xrx_path_pma_rx_divclk_hz" value="250000000" />
  <parameter name="hssi_gen3_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="pma_cdr_refclk_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_compensation"
     value="dis_compensation" />
  <parameter name="pma_rx_sd_sd_pdb" value="sd_off" />
  <parameter
     name="hssi_8g_tx_pcs_clock_observation_in_pld_core"
     value="internal_refclk_b" />
  <parameter name="hssi_10g_rx_pcs_stretch_num_stages" value="one_stage" />
  <parameter name="hssi_8g_tx_pcs_txpcs_urst" value="en_txpcs_urst" />
  <parameter name="l_rcfg_datapath_message" value="0" />
  <parameter name="pma_tx_ser_control_clk_divtx" value="no_dft_control_clkdivtx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_pipe_gen3_sup_mode" value="user_mode" />
  <parameter
     name="hssi_8g_rx_pcs_force_signal_detect"
     value="en_force_signal_detect" />
  <parameter name="pma_rx_dfe_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx"
     value="disable" />
  <parameter name="hssi_8g_tx_pcs_refclk_b_clk_sel" value="tx_pma_clock" />
  <parameter name="hssi_rx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_b_val" value="0" />
  <parameter name="enable_port_rx_pma_div_clkout" value="0" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="l_tx_pld_pcs_width" value="40" />
  <parameter name="hssi_8g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="pma_rx_sd_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_rx_pcs_phase_compensation_fifo" value="low_latency" />
  <parameter
     name="pma_adapt_adp_ctle_sweep_direction"
     value="radp_ctle_sweep_direction_1" />
  <parameter name="hssi_10g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter
     name="pma_tx_buf_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="std_rx_bitrev_enable" value="0" />
  <parameter name="hssi_krfec_tx_pcs_burst_err_len" value="burst_err_len1" />
  <parameter name="hssi_10g_rx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_rx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_det_buckets"
     value="ppm_300_100_bucket" />
  <parameter name="enable_enh" value="1" />
  <parameter name="pma_rx_odi_clk_dcd_bypass" value="no_bypass" />
  <parameter name="hssi_gen3_tx_pcs_mode" value="disable_pcs" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz"
     value="250000000" />
  <parameter name="pma_rx_buf_act_isource_disable" value="isrc_en" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_p" value="0" />
  <parameter name="hssi_10g_rx_pcs_fast_path" value="fast_path_en" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_cycle_window"
     value="radp_ctle_adapt_cycle_window_7" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_n" value="sa_os_cal_in_0" />
  <parameter name="enable_port_rx_pma_clkout" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter
     name="hssi_rx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="l_enable_reve_support" value="1" />
  <parameter name="pma_rx_buf_xrx_path_analog_mode" value="user_custom" />
  <parameter
     name="hssi_10g_tx_pcs_fifo_double_write"
     value="fifo_double_write_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_cnt_rst"
     value="ppm_cnt_rst_dis" />
  <parameter name="pma_rx_buf_vga_bandwidth_select" value="vga_bw_1" />
  <parameter name="pma_speedgrade" value="i2" />
  <parameter name="pma_rx_buf_power_rail_eht" value="0" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="cdr_pll_clklow_mux_select" value="clklow_mux_cdr_fbclk" />
  <parameter name="pma_rx_dfe_pdb_fxtap4t7" value="fxtap4t7_powerdown" />
  <parameter name="hssi_8g_rx_pcs_sync_sm_idle_eios" value="dis_syncsm_idle" />
  <parameter name="pma_rx_deser_deser_factor" value="40" />
  <parameter
     name="hssi_common_pcs_pma_interface_ctrl_plane_bonding"
     value="individual" />
  <parameter name="pma_adapt_adp_vref_bypass" value="radp_vref_bypass_1" />
  <parameter name="pma_rx_buf_xrx_path_jtag_hys" value="hys_increase_disable" />
  <parameter name="cdr_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hip_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap9_sgn" value="radp_dfe_fxtap9_sgn_0" />
  <parameter name="hssi_tx_pld_pcs_interface_pcs_tx_clk_source" value="teng" />
  <parameter
     name="pma_adapt_adp_bist_datapath_en"
     value="radp_bist_datapath_disable" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_iei" value="dis_eidle_iei" />
  <parameter name="std_tx_8b10b_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_start_thres"
     value="dis_rm_start_thres" />
  <parameter name="pma_adapt_odi_dfe_spec_en" value="rodi_dfe_spec_en_0" />
  <parameter name="hssi_8g_rx_pcs_ibm_invalid_code" value="dis_ibm_invalid_code" />
  <parameter name="enable_port_tx_enh_fifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel"
     value="one_ff_delay" />
  <parameter name="cdr_pll_diag_loopback_enable" value="false" />
  <parameter name="hssi_tx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="cdr_pll_f_min_pfd" value="50000000 Hz" />
  <parameter name="pma_adapt_adp_vref_vga_level" value="radp_vref_vga_level_13" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_e_val" value="0" />
  <parameter name="pma_rx_buf_xrx_path_datarate" value="10000000000 bps" />
  <parameter name="anlg_tx_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="pma_adapt_adp_dfe_fxtap6_sgn" value="radp_dfe_fxtap6_sgn_0" />
  <parameter name="std_pcs_pma_width" value="10" />
  <parameter name="pma_rx_buf_xrx_path_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="pma_tx_buf_cdr_cp_calibration_en" value="cdr_cp_cal_disable" />
  <parameter name="cdr_pll_lf_resistor_pfd" value="lf_pfd_setting2" />
  <parameter name="pma_rx_buf_pm_tx_rx_cvp_mode" value="cvp_off" />
  <parameter
     name="hssi_krfec_rx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_empty" value="empty_default" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal_status" value="uc_rx_dfe_cal_notdone" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_loc" value="disable" />
  <parameter name="pma_tx_buf_uc_dcd_cal" value="uc_dcd_cal_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter name="hssi_common_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rx_clk2" value="rcvd_clk_clk2" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="pma_adapt_adp_vref_bw" value="radp_vref_bw_1" />
  <parameter name="cdr_pll_set_cdr_vco_speed_fix" value="60" />
  <parameter name="hssi_10g_tx_pcs_frmgen_mfrm_length" value="2048" />
  <parameter name="pma_rx_buf_input_vcm_sel" value="high_vcm" />
  <parameter name="hssi_rx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="enable_ports_pipe_sw" value="0" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="hssi_8g_rx_pcs_eightb_tenb_decoder" value="en_8b10b_ibm" />
  <parameter name="hssi_10g_rx_pcs_blksync_bypass" value="blksync_bypass_en" />
  <parameter name="pma_rx_sd_prot_mode" value="basic_rx" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pfull" value="10" />
  <parameter name="l_std_tx_word_width" value="10" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_idwidth" value="width_32" />
  <parameter name="set_pcs_bonding_master" value="Auto" />
  <parameter name="pma_adapt_adp_vref_dfe_spec_en" value="radp_vref_dfe_spec_en_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx" value="fifo_rx" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_pipeln" value="tx_sm_pipeln_en" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="pma_cgb_xn_clock_source_sel" value="sel_xn_up" />
  <parameter name="enable_port_rx_enh_fifo_empty" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx"
     value="teng_basic_mode_tx" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mask" value="prbsmask128" />
  <parameter name="hssi_common_pcs_pma_interface_ppm_gen1_2_cnt" value="cnt_32k" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_cp_cal"
     value="dcd_cp_cal_disable" />
  <parameter name="enh_rxfifo_pempty" value="2" />
  <parameter name="enable_physical_bonding_clocks" value="0" />
  <parameter name="pma_tx_buf_datarate" value="1000000000 bps" />
  <parameter name="enable_ports_rx_manual_ppm" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_rx_deser_rst_n_adapt_odi" value="no_rst_adapt_odi" />
  <parameter name="anlg_rx_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="hssi_krfec_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="anlg_rx_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="cdr_pll_disable_up_dn" value="true" />
  <parameter name="anlg_rx_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_d_val" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="hssi_krfec_rx_pcs_error_marking_en" value="err_mark_dis" />
  <parameter name="hssi_krfec_tx_pcs_tx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_crcchk_bypass" value="crcchk_bypass_en" />
  <parameter name="pma_adapt_adp_ctle_adapt_bw" value="radp_ctle_adapt_bw_3" />
  <parameter name="set_user_identifier" value="1" />
  <parameter name="hssi_rx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="pma_tx_ser_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_tx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_8g_rx_pcs_rx_wr_clk" value="rx_clk2_div_1_2_4" />
  <parameter name="cdr_pll_enable_idle_rx_channel_support" value="false" />
  <parameter name="rx_enable" value="1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_xtx_path_calibration_en" value="false" />
  <parameter name="enable_port_rx_enh_fifo_del" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="hssi_10g_rx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="cdr_pll_reference_clock_frequency" value="333333333 hz" />
  <parameter name="cdr_pll_f_max_cmu_out_freq" value="1" />
  <parameter name="enh_rx_krfec_err_mark_type" value="10G" />
  <parameter name="hssi_common_pcs_pma_interface_ppmsel" value="ppmsel_1000" />
  <parameter name="hssi_10g_tx_pcs_gbred_clken" value="gbred_clk_en" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_fastpath" value="fastpath_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap8_sgn" value="radp_dfe_fxtap8_sgn_0" />
  <parameter name="hssi_8g_rx_pcs_wait_cnt" value="0" />
  <parameter name="std_rx_word_aligner_rvnumber" value="0" />
  <parameter name="cdr_pll_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="hssi_10g_tx_pcs_dv_bond" value="dv_bond_dis" />
  <parameter name="hssi_8g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_blksync_clken" value="blksync_clk_dis" />
  <parameter name="hssi_10g_rx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter name="hssi_10g_rx_pcs_rx_signal_ok_sel" value="synchronized_ver" />
  <parameter name="cdr_pll_uc_ro_cal_status" value="uc_ro_cal_notdone" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_gearbox" value="enable" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter name="cdr_pll_f_min_ref" value="50000000 Hz" />
  <parameter name="pma_cgb_tx_ucontrol_pcie" value="gen1" />
  <parameter name="enh_low_latency_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_reconfig_settings" value="{}" />
  <parameter name="enh_tx_crcerr_enable" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_lpbk_en" value="lpbk_dis" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g3" value="0" />
  <parameter name="hssi_krfec_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_rand_clken" value="rand_clk_dis" />
  <parameter name="pcs_speedgrade" value="i2" />
  <parameter name="pma_adapt_adp_dfe_fxtap7_sgn" value="radp_dfe_fxtap7_sgn_0" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="std_tx_bitrev_enable" value="0" />
  <parameter name="cdr_pll_chgpmp_current_pd" value="cp_current_pd_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_cdr_eidle"
     value="en_cdr_eidle_clk_gating" />
  <parameter name="pma_adapt_adp_vref_cycle" value="radp_vref_cycle_6" />
  <parameter name="hssi_gen3_tx_pcs_reverse_lpbk" value="rev_lpbk_dis" />
  <parameter name="pma_cgb_dprio_cgb_vreg_boost" value="no_voltage_boost" />
  <parameter name="pma_rx_dfe_atb_select" value="atb_disable" />
  <parameter name="pma_rx_dfe_power_mode" value="mid_power" />
  <parameter name="cdr_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_clk_sel" value="dis_tx_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="pma_rx_deser_clkdiv_source" value="vco_bypass_normal" />
  <parameter name="hssi_8g_rx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="std_tx_polinv_enable" value="0" />
  <parameter name="hssi_fifo_tx_pcs_double_write_mode" value="double_write_dis" />
  <parameter name="cdr_pll_chgpmp_current_pfd" value="cp_current_pfd_setting2" />
  <parameter
     name="hssi_gen3_rx_pcs_rx_ins_del_one_skip"
     value="ins_del_one_skip_dis" />
  <parameter name="hssi_10g_rx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="hssi_common_pcs_pma_interface_pc_rst_counter" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk"
     value="en_dw_pc_wrclk_gating" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx"
     value="basic_mode_rx" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value"
     value="0" />
  <parameter name="pma_tx_buf_slew_rate_ctrl" value="slew_r3" />
  <parameter name="enable_port_rx_std_pcfifo_empty" value="0" />
  <parameter name="pma_rx_buf_vcm_current_add" value="vcm_current_default" />
  <parameter name="cdr_pll_chgpmp_current_up_pd" value="cp_current_pd_up_setting3" />
  <parameter
     name="pma_adapt_adp_ctle_vref_polarity"
     value="radp_ctle_vref_polarity_0" />
  <parameter name="std_rx_8b10b_enable" value="0" />
  <parameter name="enable_port_rx_enh_frame_diag_status" value="0" />
  <parameter name="pma_cdr_refclk_xpm_iqref_mux_iqclk_sel" value="power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="enh_pld_pcs_width" value="40" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter
     name="cdr_pll_chgpmp_dn_pd_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_8g_rx_pcs_auto_error_replacement" value="dis_err_replace" />
  <parameter
     name="hssi_rx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_tx_buf_prot_mode" value="basic_tx" />
  <parameter name="enable_port_rx_analog_reset_ack" value="0" />
  <parameter
     name="hssi_10g_rx_pcs_ber_bit_err_total_cnt"
     value="bit_err_total_cnt_10g" />
  <parameter name="pma_tx_buf_duty_cycle_cp_comp_en" value="cp_comp_off" />
  <parameter name="pma_tx_buf_initial_settings" value="true" />
  <parameter name="enable_hip" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_cdr_control" value="dis_cdr_ctrl" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_d_val" value="0" />
  <parameter name="cdr_pll_f_max_m_counter" value="1" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_sw_wa" value="en_sw_wa_clk_gating" />
  <parameter name="cdr_pll_tx_pll_prot_mode" value="txpll_unused" />
  <parameter
     name="pma_tx_buf_chgpmp_dn_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_tx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter name="enable_port_rx_enh_highber_clr_cnt" value="0" />
  <parameter name="hssi_krfec_tx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_polarity" value="dont_care_both_pol" />
  <parameter name="hssi_8g_rx_pcs_wa_boundary_lock_ctrl" value="sync_sm" />
  <parameter
     name="pma_adapt_adp_control_mux_bypass"
     value="radp_control_mux_bypass_0" />
  <parameter name="enh_txfifo_pfull" value="11" />
  <parameter name="pma_tx_buf_user_fir_coeff_ctrl_sel" value="ram_ctl" />
  <parameter
     name="pma_adapt_adp_ctle_force_spec_sign"
     value="radp_ctle_force_spec_sign_0" />
  <parameter name="pma_adapt_adp_frame_capture" value="radp_frame_capture_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz" value="0" />
  <parameter name="hssi_pipe_gen1_2_hip_mode" value="dis_hip" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pempty" value="2" />
  <parameter name="hssi_8g_tx_pcs_force_echar" value="dis_force_echar" />
  <parameter
     name="hssi_pipe_gen1_2_pipe_byte_de_serializer_en"
     value="dont_care_bds" />
  <parameter
     name="pma_tx_buf_chgpmp_up_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_tx_buf_optimal" value="true" />
  <parameter name="pma_adapt_adp_vref_sel" value="radp_vref_sel_21" />
  <parameter name="pma_adapt_adp_frame_odi_sel" value="radp_frame_odi_sel_0" />
  <parameter name="enable_port_tx_enh_frame_diag_status" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_rx_odi_phase_steps_64_vs_128" value="phase_steps_64" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel"
     value="teng_clk_out" />
  <parameter
     name="pma_tx_buf_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="cdr_pll_bw_sel" value="medium" />
  <parameter name="device" value="10AX115S2F45I1SG" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel"
     value="teng_clk_out" />
  <parameter name="enh_tx_frmgen_mfrm_length" value="2048" />
  <parameter name="hssi_10g_rx_pcs_rd_clk_sel" value="rd_rx_pld_clk" />
  <parameter
     name="hssi_common_pcs_pma_interface_ph_fifo_reg_mode"
     value="phfifo_reg_mode_dis" />
  <parameter name="hssi_8g_rx_pcs_prot_mode" value="disabled_prot_mode" />
  <parameter name="hssi_10g_rx_pcs_master_clk_sel" value="master_rx_pma_clk" />
  <parameter name="pma_tx_buf_dft_sel" value="dft_disabled" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl"
     value="delay1_path0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_clken" value="dispgen_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_sqwgen_clken" value="sqwgen_clk_dis" />
  <parameter name="pma_adapt_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp"
     value="true" />
  <parameter name="hssi_common_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="pma_rx_dfe_sel_fltapstep_dec" value="fltap_step_no_dec" />
  <parameter
     name="hssi_8g_rx_pcs_wa_det_latency_sync_status_beh"
     value="dont_care_assert_sync" />
  <parameter
     name="pma_rx_buf_offset_cancellation_coarse"
     value="coarse_setting_00" />
  <parameter name="hssi_10g_tx_pcs_dispgen_bypass" value="dispgen_bypass_en" />
  <parameter name="set_cdr_refclk_freq" value="333.333333" />
  <parameter name="hssi_gen3_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_dispgen_pipeln" value="dispgen_pipeln_dis" />
  <parameter name="set_capability_reg_enable" value="1" />
  <parameter name="hssi_8g_rx_pcs_test_bus_sel" value="tx_testbus" />
  <parameter name="pma_tx_buf_xtx_path_gt_enabled" value="disable" />
  <parameter
     name="pma_adapt_adp_dfe_force_spec_sign"
     value="radp_dfe_force_spec_sign_0" />
  <parameter name="hssi_common_pcs_pma_interface_pma_done_counter" value="0" />
  <parameter name="set_csr_soft_logic_enable" value="1" />
  <parameter name="hssi_krfec_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_iface_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_fiford" value="en_fiford_clk_gating" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen" value="non_pcie" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_cnt" value="1" />
  <parameter name="pma_rx_deser_optimal" value="true" />
  <parameter name="hssi_gen3_rx_pcs_block_sync" value="bypass_block_sync" />
  <parameter name="anlg_rx_term_sel" value="r_r1" />
  <parameter name="pma_adapt_adp_frame_en" value="radp_frame_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_g3_prot_mode"
     value="disabled_prot_mode" />
  <parameter name="std_rx_word_aligner_rgnumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode" value="rx" />
  <parameter name="hssi_fifo_rx_pcs_double_read_mode" value="double_read_dis" />
  <parameter name="hssi_10g_tx_pcs_gb_pipeln_bypass" value="disable" />
  <parameter name="pma_adapt_adp_dfe_mode" value="radp_dfe_mode_4" />
  <parameter name="hssi_krfec_rx_pcs_low_latency_en" value="disable" />
  <parameter name="rx_ppm_detect_threshold" value="1000" />
  <parameter
     name="hssi_common_pcs_pma_interface_free_run_clk_enable"
     value="false" />
  <parameter name="hssi_10g_rx_pcs_fifo_double_read" value="fifo_double_read_dis" />
  <parameter name="hssi_10g_rx_pcs_dft_clk_out_sel" value="rx_master_clk" />
  <parameter
     name="hssi_10g_tx_pcs_distdwn_bypass_pipeln"
     value="distdwn_bypass_pipeln_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh"
     value="uhsif_dzt_cnt_thr_2" />
  <parameter name="bonded_mode" value="not_bonded" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_type" value="bitslip_comb" />
  <parameter name="hssi_8g_rx_pcs_gen3_rx_clk_sel" value="rcvd_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_hiber" value="rx_sm_hiber_en" />
  <parameter name="pma_rx_dfe_oc_sa_c270" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_rd"
     value="en_sw_rm_rdclk_gating" />
  <parameter name="pma_cgb_bonding_reset_enable" value="disallow_bonding_reset" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx"
     value="teng_pld_fifo_mode_tx" />
  <parameter name="pma_adapt_adp_bist_spec_en" value="radp_bist_spec_en_0" />
  <parameter name="enable_calibration" value="1" />
  <parameter name="enable_port_tx_pma_txdetectrx" value="0" />
  <parameter name="hssi_10g_tx_pcs_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value"
     value="0" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_sa_cal"
     value="dcd_sa_cal_disable" />
  <parameter name="pma_tx_buf_compensation_en" value="enable" />
  <parameter name="hssi_common_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="l_std_data_mask_count_multi" value="0" />
  <parameter name="hssi_10g_rx_pcs_rdfifo_clken" value="rdfifo_clk_en" />
  <parameter name="std_tx_byte_ser_mode" value="Disabled" />
  <parameter name="hssi_8g_tx_pcs_prot_mode" value="disabled_prot_mode" />
  <parameter
     name="pma_adapt_adp_dfe_vref_polarity"
     value="radp_dfe_vref_polarity_0" />
  <parameter name="pma_rx_dfe_oc_sa_d1c180" value="0" />
  <parameter name="pma_tx_ser_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_tx_powerdown" value="normal_tx_on" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter name="hssi_10g_rx_pcs_rx_scrm_width" value="bit64" />
  <parameter
     name="pma_adapt_adp_vga_sweep_direction"
     value="radp_vga_sweep_direction_1" />
  <parameter name="cdr_pll_lck2ref_delay_control" value="lck2ref_delay_2" />
  <parameter name="cdr_pll_n_counter" value="1" />
  <parameter name="pma_rx_buf_optimal" value="true" />
  <parameter name="pma_rx_sd_sd_threshold" value="sdlv_3" />
  <parameter name="cdr_pll_cdr_odi_select" value="sel_cdr" />
  <parameter name="std_rx_word_aligner_renumber" value="3" />
  <parameter name="channels" value="4" />
  <parameter name="pma_adapt_adp_ctle_window" value="radp_ctle_window_0" />
  <parameter name="hssi_gen3_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mode" value="teng_mode" />
  <parameter name="pma_rx_odi_monitor_bw_sel" value="bw_1" />
  <parameter name="pma_rx_buf_prot_mode" value="basic_rx" />
  <parameter name="std_rx_word_aligner_pattern_len" value="7" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en"
     value="delay2_clk_disable" />
  <parameter name="hssi_10g_tx_pcs_dft_clk_out_sel" value="tx_master_clk" />
  <parameter name="hssi_8g_tx_pcs_auto_speed_nego_gen2" value="dis_asn_g2" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_ltr" value="true" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_e_val" value="0" />
  <parameter name="cdr_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_rd" value="rd_empty" />
  <parameter
     name="l_pll_settings"
     value="333.333333 {refclk 333.333333 m 15 n 1 lpfd 1 lpd 1 fvco 5000.0} 666.666667 {refclk 666.666667 m 15 n 2 lpfd 1 lpd 1 fvco 5000.0} 312.500000 {refclk 312.500000 m 16 n 1 lpfd 1 lpd 1 fvco 5000.0} 625.000000 {refclk 625.000000 m 16 n 2 lpfd 1 lpd 1 fvco 5000.0} 294.117647 {refclk 294.117647 m 17 n 1 lpfd 1 lpd 1 fvco 5000.0} 588.235294 {refclk 588.235294 m 17 n 2 lpfd 1 lpd 1 fvco 5000.0} 277.777778 {refclk 277.777778 m 18 n 1 lpfd 1 lpd 1 fvco 5000.0} 555.555556 {refclk 555.555556 m 18 n 2 lpfd 1 lpd 1 fvco 5000.0} 263.157895 {refclk 263.157895 m 19 n 1 lpfd 1 lpd 1 fvco 5000.0} 526.315789 {refclk 526.315789 m 19 n 2 lpfd 1 lpd 1 fvco 5000.0} 250.000000 {refclk 250.000000 m 20 n 1 lpfd 1 lpd 1 fvco 5000.0} 500.000000 {refclk 500.000000 m 20 n 2 lpfd 1 lpd 1 fvco 5000.0} 238.095238 {refclk 238.095238 m 21 n 1 lpfd 1 lpd 1 fvco 5000.0} 476.190476 {refclk 476.190476 m 21 n 2 lpfd 1 lpd 1 fvco 5000.0} 227.272727 {refclk 227.272727 m 22 n 1 lpfd 1 lpd 1 fvco 5000.0} 454.545455 {refclk 454.545455 m 22 n 2 lpfd 1 lpd 1 fvco 5000.0} 217.391304 {refclk 217.391304 m 23 n 1 lpfd 1 lpd 1 fvco 5000.0} 434.782609 {refclk 434.782609 m 23 n 2 lpfd 1 lpd 1 fvco 5000.0} 208.333333 {refclk 208.333333 m 24 n 1 lpfd 1 lpd 1 fvco 5000.0} 416.666667 {refclk 416.666667 m 24 n 2 lpfd 1 lpd 1 fvco 5000.0} 200.000000 {refclk 200.000000 m 25 n 1 lpfd 1 lpd 1 fvco 5000.0} 400.000000 {refclk 400.000000 m 25 n 2 lpfd 1 lpd 1 fvco 5000.0} 800.000000 {refclk 800.000000 m 25 n 4 lpfd 1 lpd 1 fvco 5000.0} 192.307692 {refclk 192.307692 m 26 n 1 lpfd 1 lpd 1 fvco 5000.0} 384.615385 {refclk 384.615385 m 26 n 2 lpfd 1 lpd 1 fvco 5000.0} 769.230769 {refclk 769.230769 m 26 n 4 lpfd 1 lpd 1 fvco 5000.0} 185.185185 {refclk 185.185185 m 27 n 1 lpfd 1 lpd 1 fvco 5000.0} 370.370370 {refclk 370.370370 m 27 n 2 lpfd 1 lpd 1 fvco 5000.0} 740.740741 {refclk 740.740741 m 27 n 4 lpfd 1 lpd 1 fvco 5000.0} 178.571429 {refclk 178.571429 m 28 n 1 lpfd 1 lpd 1 fvco 5000.0} 357.142857 {refclk 357.142857 m 28 n 2 lpfd 1 lpd 1 fvco 5000.0} 714.285714 {refclk 714.285714 m 28 n 4 lpfd 1 lpd 1 fvco 5000.0} 172.413793 {refclk 172.413793 m 29 n 1 lpfd 1 lpd 1 fvco 5000.0} 344.827586 {refclk 344.827586 m 29 n 2 lpfd 1 lpd 1 fvco 5000.0} 689.655172 {refclk 689.655172 m 29 n 4 lpfd 1 lpd 1 fvco 5000.0} 166.666667 {refclk 166.666667 m 30 n 1 lpfd 1 lpd 1 fvco 5000.0} 161.290323 {refclk 161.290323 m 31 n 1 lpfd 1 lpd 1 fvco 5000.0} 322.580645 {refclk 322.580645 m 31 n 2 lpfd 1 lpd 1 fvco 5000.0} 645.161290 {refclk 645.161290 m 31 n 4 lpfd 1 lpd 1 fvco 5000.0} 156.250000 {refclk 156.250000 m 32 n 1 lpfd 1 lpd 1 fvco 5000.0} 151.515152 {refclk 151.515152 m 33 n 1 lpfd 1 lpd 1 fvco 5000.0} 303.030303 {refclk 303.030303 m 33 n 2 lpfd 1 lpd 1 fvco 5000.0} 606.060606 {refclk 606.060606 m 33 n 4 lpfd 1 lpd 1 fvco 5000.0} 147.058824 {refclk 147.058824 m 34 n 1 lpfd 1 lpd 1 fvco 5000.0} 142.857143 {refclk 142.857143 m 35 n 1 lpfd 1 lpd 1 fvco 5000.0} 285.714286 {refclk 285.714286 m 35 n 2 lpfd 1 lpd 1 fvco 5000.0} 571.428571 {refclk 571.428571 m 35 n 4 lpfd 1 lpd 1 fvco 5000.0} 138.888889 {refclk 138.888889 m 36 n 1 lpfd 1 lpd 1 fvco 5000.0} 135.135135 {refclk 135.135135 m 37 n 1 lpfd 1 lpd 1 fvco 5000.0} 270.270270 {refclk 270.270270 m 37 n 2 lpfd 1 lpd 1 fvco 5000.0} 540.540541 {refclk 540.540541 m 37 n 4 lpfd 1 lpd 1 fvco 5000.0} 131.578947 {refclk 131.578947 m 38 n 1 lpfd 1 lpd 1 fvco 5000.0} 128.205128 {refclk 128.205128 m 39 n 1 lpfd 1 lpd 1 fvco 5000.0} 256.410256 {refclk 256.410256 m 39 n 2 lpfd 1 lpd 1 fvco 5000.0} 512.820513 {refclk 512.820513 m 39 n 4 lpfd 1 lpd 1 fvco 5000.0} 125.000000 {refclk 125.000000 m 40 n 1 lpfd 1 lpd 1 fvco 5000.0} 121.951220 {refclk 121.951220 m 41 n 1 lpfd 1 lpd 1 fvco 5000.0} 243.902439 {refclk 243.902439 m 41 n 2 lpfd 1 lpd 1 fvco 5000.0} 487.804878 {refclk 487.804878 m 41 n 4 lpfd 1 lpd 1 fvco 5000.0} 119.047619 {refclk 119.047619 m 42 n 1 lpfd 1 lpd 1 fvco 5000.0} 116.279070 {refclk 116.279070 m 43 n 1 lpfd 1 lpd 1 fvco 5000.0} 232.558140 {refclk 232.558140 m 43 n 2 lpfd 1 lpd 1 fvco 5000.0} 465.116279 {refclk 465.116279 m 43 n 4 lpfd 1 lpd 1 fvco 5000.0} 113.636364 {refclk 113.636364 m 44 n 1 lpfd 1 lpd 1 fvco 5000.0} 111.111111 {refclk 111.111111 m 45 n 1 lpfd 1 lpd 1 fvco 5000.0} 222.222222 {refclk 222.222222 m 45 n 2 lpfd 1 lpd 1 fvco 5000.0} 444.444444 {refclk 444.444444 m 45 n 4 lpfd 1 lpd 1 fvco 5000.0} 108.695652 {refclk 108.695652 m 46 n 1 lpfd 1 lpd 1 fvco 5000.0} 106.382979 {refclk 106.382979 m 47 n 1 lpfd 1 lpd 1 fvco 5000.0} 212.765957 {refclk 212.765957 m 47 n 2 lpfd 1 lpd 1 fvco 5000.0} 425.531915 {refclk 425.531915 m 47 n 4 lpfd 1 lpd 1 fvco 5000.0} 104.166667 {refclk 104.166667 m 48 n 1 lpfd 1 lpd 1 fvco 5000.0} 102.040816 {refclk 102.040816 m 49 n 1 lpfd 1 lpd 1 fvco 5000.0} 204.081633 {refclk 204.081633 m 49 n 2 lpfd 1 lpd 1 fvco 5000.0} 408.163265 {refclk 408.163265 m 49 n 4 lpfd 1 lpd 1 fvco 5000.0} 100.000000 {refclk 100.000000 m 50 n 1 lpfd 1 lpd 1 fvco 5000.0} 98.039216 {refclk 98.039216 m 51 n 1 lpfd 1 lpd 1 fvco 5000.0} 196.078431 {refclk 196.078431 m 51 n 2 lpfd 1 lpd 1 fvco 5000.0} 392.156863 {refclk 392.156863 m 51 n 4 lpfd 1 lpd 1 fvco 5000.0} 784.313725 {refclk 784.313725 m 51 n 8 lpfd 1 lpd 1 fvco 5000.0} 96.153846 {refclk 96.153846 m 52 n 1 lpfd 1 lpd 1 fvco 5000.0} 94.339623 {refclk 94.339623 m 53 n 1 lpfd 1 lpd 1 fvco 5000.0} 188.679245 {refclk 188.679245 m 53 n 2 lpfd 1 lpd 1 fvco 5000.0} 377.358491 {refclk 377.358491 m 53 n 4 lpfd 1 lpd 1 fvco 5000.0} 754.716981 {refclk 754.716981 m 53 n 8 lpfd 1 lpd 1 fvco 5000.0} 92.592593 {refclk 92.592593 m 54 n 1 lpfd 1 lpd 1 fvco 5000.0} 90.909091 {refclk 90.909091 m 55 n 1 lpfd 1 lpd 1 fvco 5000.0} 181.818182 {refclk 181.818182 m 55 n 2 lpfd 1 lpd 1 fvco 5000.0} 363.636364 {refclk 363.636364 m 55 n 4 lpfd 1 lpd 1 fvco 5000.0} 727.272727 {refclk 727.272727 m 55 n 8 lpfd 1 lpd 1 fvco 5000.0} 89.285714 {refclk 89.285714 m 56 n 1 lpfd 1 lpd 1 fvco 5000.0} 87.719298 {refclk 87.719298 m 57 n 1 lpfd 1 lpd 1 fvco 5000.0} 175.438596 {refclk 175.438596 m 57 n 2 lpfd 1 lpd 1 fvco 5000.0} 350.877193 {refclk 350.877193 m 57 n 4 lpfd 1 lpd 1 fvco 5000.0} 701.754386 {refclk 701.754386 m 57 n 8 lpfd 1 lpd 1 fvco 5000.0} 86.206897 {refclk 86.206897 m 58 n 1 lpfd 1 lpd 1 fvco 5000.0} 84.745763 {refclk 84.745763 m 59 n 1 lpfd 1 lpd 1 fvco 5000.0} 169.491525 {refclk 169.491525 m 59 n 2 lpfd 1 lpd 1 fvco 5000.0} 338.983051 {refclk 338.983051 m 59 n 4 lpfd 1 lpd 1 fvco 5000.0} 677.966102 {refclk 677.966102 m 59 n 8 lpfd 1 lpd 1 fvco 5000.0} 83.333333 {refclk 83.333333 m 60 n 1 lpfd 1 lpd 1 fvco 5000.0} 81.967213 {refclk 81.967213 m 61 n 1 lpfd 1 lpd 1 fvco 5000.0} 163.934426 {refclk 163.934426 m 61 n 2 lpfd 1 lpd 1 fvco 5000.0} 327.868852 {refclk 327.868852 m 61 n 4 lpfd 1 lpd 1 fvco 5000.0} 655.737705 {refclk 655.737705 m 61 n 8 lpfd 1 lpd 1 fvco 5000.0} 80.645161 {refclk 80.645161 m 62 n 1 lpfd 1 lpd 1 fvco 5000.0} 79.365079 {refclk 79.365079 m 63 n 1 lpfd 1 lpd 1 fvco 5000.0} 158.730159 {refclk 158.730159 m 63 n 2 lpfd 1 lpd 1 fvco 5000.0} 317.460317 {refclk 317.460317 m 63 n 4 lpfd 1 lpd 1 fvco 5000.0} 634.920635 {refclk 634.920635 m 63 n 8 lpfd 1 lpd 1 fvco 5000.0} 78.125000 {refclk 78.125000 m 64 n 1 lpfd 1 lpd 1 fvco 5000.0} 76.923077 {refclk 76.923077 m 65 n 1 lpfd 1 lpd 1 fvco 5000.0} 153.846154 {refclk 153.846154 m 65 n 2 lpfd 1 lpd 1 fvco 5000.0} 307.692308 {refclk 307.692308 m 65 n 4 lpfd 1 lpd 1 fvco 5000.0} 615.384615 {refclk 615.384615 m 65 n 8 lpfd 1 lpd 1 fvco 5000.0} 75.757576 {refclk 75.757576 m 66 n 1 lpfd 1 lpd 1 fvco 5000.0} 74.626866 {refclk 74.626866 m 67 n 1 lpfd 1 lpd 1 fvco 5000.0} 149.253731 {refclk 149.253731 m 67 n 2 lpfd 1 lpd 1 fvco 5000.0} 298.507463 {refclk 298.507463 m 67 n 4 lpfd 1 lpd 1 fvco 5000.0} 597.014925 {refclk 597.014925 m 67 n 8 lpfd 1 lpd 1 fvco 5000.0} 73.529412 {refclk 73.529412 m 68 n 1 lpfd 1 lpd 1 fvco 5000.0} 72.463768 {refclk 72.463768 m 69 n 1 lpfd 1 lpd 1 fvco 5000.0} 144.927536 {refclk 144.927536 m 69 n 2 lpfd 1 lpd 1 fvco 5000.0} 289.855072 {refclk 289.855072 m 69 n 4 lpfd 1 lpd 1 fvco 5000.0} 579.710145 {refclk 579.710145 m 69 n 8 lpfd 1 lpd 1 fvco 5000.0} 71.428571 {refclk 71.428571 m 70 n 1 lpfd 1 lpd 1 fvco 5000.0} 70.422535 {refclk 70.422535 m 71 n 1 lpfd 1 lpd 1 fvco 5000.0} 140.845070 {refclk 140.845070 m 71 n 2 lpfd 1 lpd 1 fvco 5000.0} 281.690141 {refclk 281.690141 m 71 n 4 lpfd 1 lpd 1 fvco 5000.0} 563.380282 {refclk 563.380282 m 71 n 8 lpfd 1 lpd 1 fvco 5000.0} 69.444444 {refclk 69.444444 m 72 n 1 lpfd 1 lpd 1 fvco 5000.0} 68.493151 {refclk 68.493151 m 73 n 1 lpfd 1 lpd 1 fvco 5000.0} 136.986301 {refclk 136.986301 m 73 n 2 lpfd 1 lpd 1 fvco 5000.0} 273.972603 {refclk 273.972603 m 73 n 4 lpfd 1 lpd 1 fvco 5000.0} 547.945205 {refclk 547.945205 m 73 n 8 lpfd 1 lpd 1 fvco 5000.0} 67.567568 {refclk 67.567568 m 74 n 1 lpfd 1 lpd 1 fvco 5000.0} 66.666667 {refclk 66.666667 m 75 n 1 lpfd 1 lpd 1 fvco 5000.0} 133.333333 {refclk 133.333333 m 75 n 2 lpfd 1 lpd 1 fvco 5000.0} 266.666667 {refclk 266.666667 m 75 n 4 lpfd 1 lpd 1 fvco 5000.0} 533.333333 {refclk 533.333333 m 75 n 8 lpfd 1 lpd 1 fvco 5000.0} 65.789474 {refclk 65.789474 m 76 n 1 lpfd 1 lpd 1 fvco 5000.0} 64.935065 {refclk 64.935065 m 77 n 1 lpfd 1 lpd 1 fvco 5000.0} 129.870130 {refclk 129.870130 m 77 n 2 lpfd 1 lpd 1 fvco 5000.0} 259.740260 {refclk 259.740260 m 77 n 4 lpfd 1 lpd 1 fvco 5000.0} 519.480519 {refclk 519.480519 m 77 n 8 lpfd 1 lpd 1 fvco 5000.0} 64.102564 {refclk 64.102564 m 78 n 1 lpfd 1 lpd 1 fvco 5000.0} 63.291139 {refclk 63.291139 m 79 n 1 lpfd 1 lpd 1 fvco 5000.0} 126.582278 {refclk 126.582278 m 79 n 2 lpfd 1 lpd 1 fvco 5000.0} 253.164557 {refclk 253.164557 m 79 n 4 lpfd 1 lpd 1 fvco 5000.0} 506.329114 {refclk 506.329114 m 79 n 8 lpfd 1 lpd 1 fvco 5000.0} 62.500000 {refclk 62.500000 m 80 n 1 lpfd 1 lpd 1 fvco 5000.0} 61.728395 {refclk 61.728395 m 81 n 1 lpfd 1 lpd 1 fvco 5000.0} 123.456790 {refclk 123.456790 m 81 n 2 lpfd 1 lpd 1 fvco 5000.0} 246.913580 {refclk 246.913580 m 81 n 4 lpfd 1 lpd 1 fvco 5000.0} 493.827160 {refclk 493.827160 m 81 n 8 lpfd 1 lpd 1 fvco 5000.0} 60.975610 {refclk 60.975610 m 82 n 1 lpfd 1 lpd 1 fvco 5000.0} 60.240964 {refclk 60.240964 m 83 n 1 lpfd 1 lpd 1 fvco 5000.0} 120.481928 {refclk 120.481928 m 83 n 2 lpfd 1 lpd 1 fvco 5000.0} 240.963855 {refclk 240.963855 m 83 n 4 lpfd 1 lpd 1 fvco 5000.0} 481.927711 {refclk 481.927711 m 83 n 8 lpfd 1 lpd 1 fvco 5000.0} 59.523810 {refclk 59.523810 m 84 n 1 lpfd 1 lpd 1 fvco 5000.0} 58.823529 {refclk 58.823529 m 85 n 1 lpfd 1 lpd 1 fvco 5000.0} 117.647059 {refclk 117.647059 m 85 n 2 lpfd 1 lpd 1 fvco 5000.0} 235.294118 {refclk 235.294118 m 85 n 4 lpfd 1 lpd 1 fvco 5000.0} 470.588235 {refclk 470.588235 m 85 n 8 lpfd 1 lpd 1 fvco 5000.0} 58.139535 {refclk 58.139535 m 86 n 1 lpfd 1 lpd 1 fvco 5000.0} 57.471264 {refclk 57.471264 m 87 n 1 lpfd 1 lpd 1 fvco 5000.0} 114.942529 {refclk 114.942529 m 87 n 2 lpfd 1 lpd 1 fvco 5000.0} 229.885057 {refclk 229.885057 m 87 n 4 lpfd 1 lpd 1 fvco 5000.0} 459.770115 {refclk 459.770115 m 87 n 8 lpfd 1 lpd 1 fvco 5000.0} 56.818182 {refclk 56.818182 m 88 n 1 lpfd 1 lpd 1 fvco 5000.0} 56.179775 {refclk 56.179775 m 89 n 1 lpfd 1 lpd 1 fvco 5000.0} 112.359551 {refclk 112.359551 m 89 n 2 lpfd 1 lpd 1 fvco 5000.0} 224.719101 {refclk 224.719101 m 89 n 4 lpfd 1 lpd 1 fvco 5000.0} 449.438202 {refclk 449.438202 m 89 n 8 lpfd 1 lpd 1 fvco 5000.0} 55.555556 {refclk 55.555556 m 90 n 1 lpfd 1 lpd 1 fvco 5000.0} 54.945055 {refclk 54.945055 m 91 n 1 lpfd 1 lpd 1 fvco 5000.0} 109.890110 {refclk 109.890110 m 91 n 2 lpfd 1 lpd 1 fvco 5000.0} 219.780220 {refclk 219.780220 m 91 n 4 lpfd 1 lpd 1 fvco 5000.0} 439.560440 {refclk 439.560440 m 91 n 8 lpfd 1 lpd 1 fvco 5000.0} 54.347826 {refclk 54.347826 m 92 n 1 lpfd 1 lpd 1 fvco 5000.0} 53.763441 {refclk 53.763441 m 93 n 1 lpfd 1 lpd 1 fvco 5000.0} 107.526882 {refclk 107.526882 m 93 n 2 lpfd 1 lpd 1 fvco 5000.0} 215.053763 {refclk 215.053763 m 93 n 4 lpfd 1 lpd 1 fvco 5000.0} 430.107527 {refclk 430.107527 m 93 n 8 lpfd 1 lpd 1 fvco 5000.0} 53.191489 {refclk 53.191489 m 94 n 1 lpfd 1 lpd 1 fvco 5000.0} 52.631579 {refclk 52.631579 m 95 n 1 lpfd 1 lpd 1 fvco 5000.0} 105.263158 {refclk 105.263158 m 95 n 2 lpfd 1 lpd 1 fvco 5000.0} 210.526316 {refclk 210.526316 m 95 n 4 lpfd 1 lpd 1 fvco 5000.0} 421.052632 {refclk 421.052632 m 95 n 8 lpfd 1 lpd 1 fvco 5000.0} 52.083333 {refclk 52.083333 m 96 n 1 lpfd 1 lpd 1 fvco 5000.0} 51.546392 {refclk 51.546392 m 97 n 1 lpfd 1 lpd 1 fvco 5000.0} 103.092784 {refclk 103.092784 m 97 n 2 lpfd 1 lpd 1 fvco 5000.0} 206.185567 {refclk 206.185567 m 97 n 4 lpfd 1 lpd 1 fvco 5000.0} 412.371134 {refclk 412.371134 m 97 n 8 lpfd 1 lpd 1 fvco 5000.0} 51.020408 {refclk 51.020408 m 98 n 1 lpfd 1 lpd 1 fvco 5000.0} 50.505051 {refclk 50.505051 m 99 n 1 lpfd 1 lpd 1 fvco 5000.0} 101.010101 {refclk 101.010101 m 99 n 2 lpfd 1 lpd 1 fvco 5000.0} 202.020202 {refclk 202.020202 m 99 n 4 lpfd 1 lpd 1 fvco 5000.0} 404.040404 {refclk 404.040404 m 99 n 8 lpfd 1 lpd 1 fvco 5000.0} 50.000000 {refclk 50.000000 m 100 n 1 lpfd 1 lpd 1 fvco 5000.0} allowed_ranges {50.000000 50.505051 51.020408 51.546392 52.083333 52.631579 53.191489 53.763441 54.347826 54.945055 55.555556 56.179775 56.818182 57.471264 58.139535 58.823529 59.523810 60.240964 60.975610 61.728395 62.500000 63.291139 64.102564 64.935065 65.789474 66.666667 67.567568 68.493151 69.444444 70.422535 71.428571 72.463768 73.529412 74.626866 75.757576 76.923077 78.125000 79.365079 80.645161 81.967213 83.333333 84.745763 86.206897 87.719298 89.285714 90.909091 92.592593 94.339623 96.153846 98.039216 100.000000 101.010101 102.040816 103.092784 104.166667 105.263158 106.382979 107.526882 108.695652 109.890110 111.111111 112.359551 113.636364 114.942529 116.279070 117.647059 119.047619 120.481928 121.951220 123.456790 125.000000 126.582278 128.205128 129.870130 131.578947 133.333333 135.135135 136.986301 138.888889 140.845070 142.857143 144.927536 147.058824 149.253731 151.515152 153.846154 156.250000 158.730159 161.290323 163.934426 166.666667 169.491525 172.413793 175.438596 178.571429 181.818182 185.185185 188.679245 192.307692 196.078431 200.000000 202.020202 204.081633 206.185567 208.333333 210.526316 212.765957 215.053763 217.391304 219.780220 222.222222 224.719101 227.272727 229.885057 232.558140 235.294118 238.095238 240.963855 243.902439 246.913580 250.000000 253.164557 256.410256 259.740260 263.157895 266.666667 270.270270 273.972603 277.777778 281.690141 285.714286 289.855072 294.117647 298.507463 303.030303 307.692308 312.500000 317.460317 322.580645 327.868852 333.333333 338.983051 344.827586 350.877193 357.142857 363.636364 370.370370 377.358491 384.615385 392.156863 400.000000 404.040404 408.163265 412.371134 416.666667 421.052632 425.531915 430.107527 434.782609 439.560440 444.444444 449.438202 454.545455 459.770115 465.116279 470.588235 476.190476 481.927711 487.804878 493.827160 500.000000 506.329114 512.820513 519.480519 526.315789 533.333333 540.540541 547.945205 555.555556 563.380282 571.428571 579.710145 588.235294 597.014925 606.060606 615.384615 625.000000 634.920635 645.161290 655.737705 666.666667 677.966102 689.655172 701.754386 714.285714 727.272727 740.740741 754.716981 769.230769 784.313725 800.000000}" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_n" value="0" />
  <parameter name="anlg_tx_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_speed_grade" value="i2" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_p" value="0" />
  <parameter name="hssi_10g_tx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_speed_grade" value="i2" />
  <parameter name="hssi_fifo_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk2_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_sigdet_wait_counter" value="0" />
  <parameter
     name="pma_adapt_adp_ctle_threshold_en"
     value="radp_ctle_threshold_en_0" />
  <parameter name="hssi_10g_tx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control"
     value="uhsif_dft_up_val_0" />
  <parameter name="enable_port_tx_std_pcfifo_empty" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_data" value="0" />
  <parameter name="pma_tx_ser_initial_settings" value="true" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="hssi_krfec_rx_pcs_rx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_rx_testbus_sel" value="rx_fifo_testbus1" />
  <parameter name="hssi_8g_rx_pcs_wa_pld_controlled" value="dis_pld_ctrl" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_consumption"
     value="individual" />
  <parameter name="hssi_8g_rx_pcs_rx_rd_clk" value="pld_rx_clk" />
  <parameter name="hssi_10g_tx_pcs_distup_master" value="distup_master_en" />
  <parameter name="rx_pma_div_clkout_divider" value="0" />
  <parameter name="std_tx_8b10b_disp_ctrl_enable" value="0" />
  <parameter name="pma_adapt_adp_vga_load" value="radp_vga_load_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx" value="pma_40b_rx" />
  <parameter name="enable_port_tx_enh_fifo_pempty" value="0" />
  <parameter name="hssi_10g_rx_pcs_clr_errblk_cnt_en" value="disable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_common_pcs_pma_interface_block_sel" value="eight_g_pcs" />
  <parameter name="pma_tx_buf_duty_cycle_setting" value="dcc_t32" />
  <parameter name="cdr_pll_optimal" value="true" />
  <parameter
     name="pma_adapt_adp_adapt_control_sel"
     value="radp_adapt_control_sel_0" />
  <parameter name="pma_adapt_adp_ctle_load" value="radp_ctle_load_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_ser_powerdown" value="normal_ser_on" />
  <parameter name="pma_rx_buf_link" value="sr" />
  <parameter name="enh_rx_frmsync_mfrm_length" value="2048" />
  <parameter name="hssi_tx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_adapt_prot_mode" value="basic_rx" />
  <parameter name="pma_rx_odi_vert_threshold" value="vert_0" />
  <parameter name="adme_prot_mode" value="basic_enh" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_loopback_modes" value="lpbk_disable" />
  <parameter name="cdr_pll_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock"
     value="knum_sh_cnt_prelock_10g" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_deassert_early"
     value="deassert_early_dis" />
  <parameter name="hssi_10g_rx_pcs_frmsync_mfrm_length" value="2048" />
  <parameter name="pma_adapt_adp_vref_hold_en" value="radp_vref_not_held" />
  <parameter name="pma_rx_buf_qpi_enable" value="non_qpi_mode" />
  <parameter name="pma_rx_odi_sel_oc_en" value="off_canc_disable" />
  <parameter name="l_enable_std_pipe" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_cp_up_mstr" value="true" />
  <parameter name="pma_tx_buf_uc_txvod_cal_cont" value="uc_tx_vod_cal_cont_off" />
  <parameter name="enh_rx_descram_enable" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_phystatus_rst_toggle"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_tx_buf_xtx_path_swing_level" value="lv" />
  <parameter name="pma_tx_buf_silicon_rev" value="20nm5es" />
  <parameter name="pma_tx_buf_xtx_path_clock_divider_ratio" value="1" />
  <parameter name="cdr_pll_f_min_vco" value="4900000000 Hz" />
  <parameter name="hssi_10g_tx_pcs_scrm_bypass" value="scrm_bypass_en" />
  <parameter name="hssi_common_pcs_pma_interface_early_eios_counter" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx" value="pma_32b_tx" />
  <parameter name="anlg_rx_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_8g_rx_pcs_rate_match_ins_thres" value="dis_rm_ins_thres" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hip_en" value="disable" />
  <parameter name="anlg_rx_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="pma_adapt_adp_ctle_spec_sign" value="radp_ctle_spec_sign_0" />
  <parameter name="hssi_pipe_gen3_bypass_rx_detection_enable" value="false" />
  <parameter name="pma_rx_deser_silicon_rev" value="20nm5es" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="anlg_rx_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="pma_tx_buf_lst" value="atb_disabled" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_rx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_width" value="bit64" />
  <parameter name="pma_cgb_scratch0_x1_clock_src" value="unused" />
  <parameter name="hssi_pipe_gen3_test_out_sel" value="disable_test_out" />
  <parameter name="pma_rx_dfe_pdb_fixedtap" value="fixtap_dfe_powerdown" />
  <parameter name="enh_tx_crcgen_enable" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_consumption"
     value="individual" />
  <parameter name="enable_port_krfec_tx_enh_frame" value="0" />
  <parameter name="enable_port_rx_enh_blk_lock" value="0" />
  <parameter name="pma_rx_buf_term_tri_enable" value="disable_tri" />
  <parameter name="hssi_10g_tx_pcs_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx"
     value="teng_basic_mode_rx" />
  <parameter name="hssi_pipe_gen1_2_tx_pipe_enable" value="dis_pipe_tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_dfe_oc_sa_d0c180" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_true_b2b" value="b2b" />
  <parameter name="pma_rx_sd_sd_output_off" value="1" />
  <parameter name="enable_port_rx_enh_clr_errblk_count" value="0" />
  <parameter name="pma_rx_dfe_datarate" value="10000000000 bps" />
  <parameter name="hssi_10g_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_prot_mode" value="basic_rx" />
  <parameter name="pma_cdr_refclk_receiver_detect_src" value="iqclk_src" />
  <parameter name="pma_rx_buf_pm_speed_grade" value="i2" />
  <parameter name="pma_rx_odi_phase_steps_sel" value="step40" />
  <parameter name="enable_ports_pipe_g3_analog" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_wr"
     value="en_sw_rm_wrclk_gating" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_master_clk_sel"
     value="master_tx_pma_clk" />
  <parameter name="pma_cgb_tx_ucontrol_en" value="disable" />
  <parameter name="enh_rx_blksync_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_phase_compensation_fifo" value="low_latency" />
  <parameter name="cdr_pll_pd_l_counter" value="1" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo_latency" value="low_latency" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="cdr_pll_primary_use" value="cdr" />
  <parameter name="enable_odi_accelerator" value="0" />
  <parameter name="pma_rx_buf_offset_cal_pd" value="eqz1_en" />
  <parameter name="pma_adapt_adp_ctle_hold_en" value="radp_ctle_not_held" />
  <parameter name="sim_reduced_counters" value="false" />
  <parameter name="pma_rx_buf_offset_cancellation_ctrl" value="volt_0mv" />
  <parameter name="hssi_10g_rx_pcs_ber_xus_timer_window" value="19530" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_blksync" value="enable" />
  <parameter name="pma_rx_buf_xrx_path_sup_mode" value="user_mode" />
  <parameter name="set_hip_cal_en" value="0" />
  <parameter name="std_tx_pcfifo_mode" value="low_latency" />
  <parameter name="enable_port_rx_enh_frame" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch0_src"
     value="cdr_clkin_scratch0_src_refclk_iqclk" />
  <parameter name="enh_tx_sh_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_pseudo_random" value="all_0" />
  <parameter name="hssi_pipe_gen3_elecidle_delay_g3" value="0" />
  <parameter name="l_enable_tx_enh_iface" value="0" />
  <parameter name="anlg_rx_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="hssi_10g_tx_pcs_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window"
     value="uhsif_dzt_obr_win_16" />
  <parameter name="hssi_common_pcs_pma_interface_asn_clk_enable" value="false" />
  <parameter name="std_rx_pcfifo_mode" value="low_latency" />
  <parameter name="pma_rx_odi_optimal" value="true" />
  <parameter name="pma_rx_buf_rx_sel_bias_source" value="bias_vcmdrv" />
  <parameter name="pma_tx_buf_duty_cycle_correction_bandwidth" value="dcc_bw_12" />
  <parameter name="enh_tx_scram_seed" value="0" />
  <parameter name="enh_txfifo_pempty" value="2" />
  <parameter name="l_std_rx_word_width" value="10" />
  <parameter name="pma_rx_buf_link_rx" value="sr" />
  <parameter name="hssi_common_pcs_pma_interface_cid_enable" value="dis_cid_mode" />
  <parameter name="pma_rx_sd_sd_output_on" value="15" />
  <parameter name="pma_tx_buf_power_mode" value="mid_power" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value"
     value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_force_balign" value="dis_force_balign" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter name="pma_rx_deser_bitslip_bypass" value="bs_bypass_yes" />
  <parameter name="hssi_8g_rx_pcs_wa_disp_err_flag" value="en_disp_err_flag" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="set_prbs_soft_logic_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_force_align" value="force_align_dis" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_datarate" value="10000000000 bps" />
  <parameter name="cdr_pll_chgpmp_vccreg" value="vreg_fw0" />
  <parameter name="enable_port_rx_enh_fifo_rd_en" value="0" />
  <parameter name="l_channels" value="4" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_ctrl_plane_bonding"
     value="individual" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_a" value="288230376151711743" />
  <parameter name="l_rx_pld_pcs_width" value="40" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx" value="pma_32b_tx" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_b" value="288230376151711743" />
  <parameter name="pma_tx_buf_mcgb_location_for_pcie" value="0" />
  <parameter name="pma_adapt_odi_count_threshold" value="rodi_count_threshold_0" />
  <parameter name="cdr_pll_pcie_gen" value="non_pcie" />
  <parameter name="enh_rxfifo_align_del" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en"
     value="uhsif_lpbk_dis" />
  <parameter name="l_std_rx_field_width" value="16" />
  <parameter name="pma_rx_sd_link" value="sr" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_ppm_lock" value="false" />
  <parameter name="hssi_10g_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_gen3_clk_en" value="disable_clk" />
  <parameter name="pma_cgb_initial_settings" value="true" />
  <parameter name="pma_cgb_scratch2_x1_clock_src" value="unused" />
  <parameter name="pma_rx_dfe_prot_mode" value="basic_rx" />
  <parameter
     name="hssi_common_pcs_pma_interface_cp_cons_sel"
     value="cp_cons_master" />
  <parameter name="pma_tx_buf_low_power_en" value="disable" />
  <parameter name="hssi_8g_rx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_8g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz"
     value="333333333" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_wr"
     value="en_dw_rm_wrclk_gating" />
  <parameter name="hssi_tx_pcs_pma_interface_tx_pma_data_sel" value="ten_g_pcs" />
  <parameter name="pma_rx_dfe_oc_sa_c90" value="0" />
  <parameter name="cdr_pll_gpon_lck2ref_control" value="gpon_lck2ref_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx"
     value="basic_10gpcs_rx" />
  <parameter
     name="pma_tx_buf_duty_cycle_correction_bandwidth_dn"
     value="dcd_bw_dn_0" />
  <parameter name="pma_tx_buf_rx_det" value="mode_0" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_bypass" value="tx_sm_bypass_en" />
  <parameter name="pma_adapt_adp_bist_mode" value="radp_bist_mode_0" />
  <parameter name="dbg_capability_reg_enable" value="1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_hip_mode" value="disable" />
  <parameter name="enh_pcs_pma_width" value="40" />
  <parameter name="pma_adapt_adp_vga_threshold" value="radp_vga_threshold_4" />
  <parameter name="l_enable_tx_enh" value="0" />
  <parameter name="hssi_pipe_gen3_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_txfifo_full" value="full_default" />
  <parameter name="enable_port_rx_std_wa_patternalign" value="0" />
  <parameter name="hssi_10g_tx_pcs_rdfifo_clken" value="rdfifo_clk_en" />
  <parameter name="cdr_pll_uc_ro_cal" value="uc_ro_cal_on" />
  <parameter name="std_rx_word_aligner_rknumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adapt_vga_sel" value="r_adapt_vga_sel_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_static_polarity_inversion"
     value="rx_stat_polinv_dis" />
  <parameter name="hssi_krfec_tx_pcs_transmit_order" value="transmit_lsb" />
  <parameter name="hssi_10g_tx_pcs_crcgen_inv" value="crcgen_inv_en" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pempty" value="2" />
  <parameter name="enable_port_rx_std_pcfifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx"
     value="disable" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx"
     value="teng_pld_fifo_mode_rx" />
  <parameter name="l_enable_pma_bonding" value="0" />
  <parameter name="hssi_8g_rx_pcs_pma_dw" value="ten_bit" />
  <parameter name="pma_adapt_adapt_vref_sel" value="r_adapt_vref_sel_0" />
  <parameter name="pma_tx_ser_prot_mode" value="basic_tx" />
  <parameter name="pma_rx_dfe_pdb" value="dfe_enable" />
  <parameter name="l_enable_rx_std_iface" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size"
     value="uhsif_dzt_skipsz_4" />
  <parameter name="cdr_pll_pfd_l_counter" value="1" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_oneshot"
     value="radp_ctle_adapt_oneshot_1" />
  <parameter name="anlg_tx_vod_output_swing_ctrl" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_independent" />
  <parameter name="pma_adapt_adp_adapt_start" value="radp_adapt_start_0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_inc" value="fxtap_step_no_inc" />
  <parameter name="pma_rx_deser_force_clkdiv_for_testing" value="normal_clkdiv" />
  <parameter name="dbg_user_identifier" value="1" />
  <parameter name="hssi_8g_rx_pcs_err_flags_sel" value="err_flags_wa" />
  <parameter name="pma_adapt_adp_dfe_fltap_en" value="radp_dfe_fltap_disable" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter name="pcs_direct_width" value="8" />
  <parameter name="support_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_pipe_if_g3pcs"
     value="pipe_if_8gpcs" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pcs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pma.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_pipe_retry.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_params_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_commands_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_program.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_cpu.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_master.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_ip.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\system_bd_altera_xcvr_native_a10_181_l7fzjpq.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_opt_logic_l7fzjpq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pcs.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_pma.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_pipe_retry.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_params_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_commands_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_functions_h.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_program.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_cpu.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\pcie_mgmt_master.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\altera_xcvr_native_pcie_dfe_ip.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\system_bd_altera_xcvr_native_a10_181_l7fzjpq.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_xcvr_native_a10_181\synth\alt_xcvr_native_rcfg_opt_logic_l7fzjpq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_jesd204_phy_10_ti5bfii" as="native_phy" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_xcvr_native_a10_181_l7fzjpq"</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="native_phy">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
   <message level="Info" culprit="native_phy">Building configuration data for reconfiguration profile 0</message>
  </messages>
 </entity>
 <entity kind="jesd204_soft_pcs_rx" version="1.0" name="jesd204_soft_pcs_rx">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_soft_pcs_rx_10\synth\jesd204_soft_pcs_rx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_soft_pcs_rx_10\synth\jesd204_pattern_align.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_soft_pcs_rx_10\synth\jesd204_8b10b_decoder.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_soft_pcs_rx_10\synth\jesd204_soft_pcs_rx.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_soft_pcs_rx_10\synth\jesd204_pattern_align.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\jesd204_soft_pcs_rx_10\synth\jesd204_8b10b_decoder.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Git/AnalogDevice/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_jesd204_phy_10_ti5bfii"
     as="soft_pcs_0,soft_pcs_1,soft_pcs_2,soft_pcs_3" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: jesd204_soft_pcs_rx"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_mm_bridge"
   version="18.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_mm_bridge_181\synth\altera_avalon_mm_bridge.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_mm_bridge_181\synth\altera_avalon_mm_bridge.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_emif_cal_slave_nf_181_c5oooyy"
     as="ioaux_master_bridge" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_avalon_mm_bridge"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="system_bd_altera_avalon_onchip_memory2_181_76knrqa">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 1 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 1 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 1 USES_SECOND_GENERATION_PART_INFO 1 USES_SECOND_GENERATION_POWER_ANALYZER 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter
     name="autoInitializationFileName"
     value="cal_slave_component_ioaux_soft_ram" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="12" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="12" />
  <parameter
     name="derived_init_file_name"
     value="../../emif/ip_arch_nf/src/seq_cal_soft_m20k.hex" />
  <parameter
     name="initializationFileName"
     value="../../emif/ip_arch_nf/src/seq_cal_soft_m20k.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="resetrequest_enabled" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="true" />
  <parameter name="deviceFamily" value="Arria 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="16383" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_onchip_memory2_181\synth\system_bd_altera_avalon_onchip_memory2_181_76knrqa.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_onchip_memory2_181\synth\seq_cal_soft_m20k.hex"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_onchip_memory2_181\synth\system_bd_altera_avalon_onchip_memory2_181_76knrqa.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_avalon_onchip_memory2_181\synth\seq_cal_soft_m20k.hex"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_emif_cal_slave_nf_181_c5oooyy"
     as="ioaux_soft_ram" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_avalon_onchip_memory2_181_76knrqa"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_76knrqa --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0088_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_7852048855554354790.dir/0088_ioaux_soft_ram_gen//system_bd_altera_avalon_onchip_memory2_181_76knrqa_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.1"
   name="system_bd_altera_mm_interconnect_181_cazrnua">
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {ioaux_master_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {SYNC_RESET} {0};add_instance {ioaux_soft_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ioaux_master_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_bridge_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ioaux_master_bridge_m0_translator.avalon_universal_master_0} {ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ioaux_master_bridge_reset_reset_bridge.out_reset} {ioaux_master_bridge_m0_translator.reset} {reset};add_connection {ioaux_master_bridge_reset_reset_bridge.out_reset} {ioaux_soft_ram_s1_translator.reset} {reset};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {ioaux_master_bridge_m0_translator.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {ioaux_soft_ram_s1_translator.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {ioaux_master_bridge_reset_reset_bridge.clk} {clock};add_interface {clk_bridge_out_clk} {clock} {slave};set_interface_property {clk_bridge_out_clk} {EXPORT_OF} {clk_bridge_out_clk_clock_bridge.in_clk};add_interface {ioaux_master_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ioaux_master_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {ioaux_master_bridge_reset_reset_bridge.in_reset};add_interface {ioaux_master_bridge_m0} {avalon} {slave};set_interface_property {ioaux_master_bridge_m0} {EXPORT_OF} {ioaux_master_bridge_m0_translator.avalon_anti_master_0};add_interface {ioaux_soft_ram_s1} {avalon} {master};set_interface_property {ioaux_soft_ram_s1} {EXPORT_OF} {ioaux_soft_ram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ioaux_master_bridge.m0} {0};set_module_assignment {interconnect_id.ioaux_soft_ram.s1} {0};" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_cazrnua.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_cazrnua_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_cazrnua.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_mm_interconnect_181\synth\system_bd_altera_mm_interconnect_181_cazrnua_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_bd_altera_emif_cal_slave_nf_181_c5oooyy"
     as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_mm_interconnect_181_cazrnua"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_master_translator_181\synth\altera_merlin_master_translator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_master_translator_181\synth\altera_merlin_master_translator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_cazrnua"
     as="ioaux_master_bridge_m0_translator" />
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_uehknzy"
     as="sys_cpu_tightly_coupled_instruction_master_0_translator" />
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="sys_cpu_data_master_translator,sys_cpu_instruction_master_translator,sys_ethernet_dma_tx_mm_read_translator,sys_ethernet_dma_rx_mm_write_translator" />
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_boiywzi"
     as="sys_cpu_tightly_coupled_data_master_0_translator" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_master_translator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_slave_translator_181\synth\altera_merlin_slave_translator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_merlin_slave_translator_181\synth\altera_merlin_slave_translator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_cazrnua"
     as="ioaux_soft_ram_s1_translator" />
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_uehknzy"
     as="sys_tlb_mem_s2_translator" />
  <instantiator
     instantiator="system_bd_altera_generic_tristate_controller_181_o6vsvpq"
     as="slave_translator" />
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_o6tjsqa"
     as="sys_uart_avalon_jtag_slave_translator,sys_ethernet_control_port_translator,sys_id_control_slave_translator,sys_ethernet_dma_rx_csr_translator,sys_ethernet_dma_tx_csr_translator,sys_ddr3_cntrl_ctrl_amm_0_translator,sys_cpu_debug_mem_slave_translator,sys_ethernet_dma_rx_descriptor_slave_translator,sys_ethernet_dma_tx_descriptor_slave_translator,ad9144_jesd204_lane_pll_reconfig_translator,ad9144_jesd204_link_pll_reconfig_translator,ad9680_jesd204_link_pll_reconfig_translator,avl_adxcfg_0_rcfg_s0_translator,avl_adxcfg_1_rcfg_s0_translator,avl_adxcfg_2_rcfg_s0_translator,avl_adxcfg_3_rcfg_s0_translator,avl_adxcfg_0_rcfg_s1_translator,avl_adxcfg_1_rcfg_s1_translator,avl_adxcfg_2_rcfg_s1_translator,avl_adxcfg_3_rcfg_s1_translator,sys_ethernet_dma_rx_response_translator,sys_int_mem_s1_translator,sys_timer_1_s1_translator,sys_timer_2_s1_translator,sys_gpio_bd_s1_translator,sys_gpio_in_s1_translator,sys_gpio_out_s1_translator,sys_spi_spi_control_port_translator,sys_flash_uas_translator" />
  <instantiator
     instantiator="system_bd_altera_mm_interconnect_181_boiywzi"
     as="sys_tlb_mem_s1_translator" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: altera_merlin_slave_translator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_lvds_core20"
   version="18.1"
   name="system_bd_altera_lvds_core20_181_tfp6o7q">
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="pll_output_phase_shift_2" value="0 ps" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="pll_output_phase_shift_3" value="0 ps" />
  <parameter name="pll_output_phase_shift_0" value="400 ps" />
  <parameter name="pll_output_phase_shift_1" value="7200 ps" />
  <parameter name="pll_output_phase_shift_6" value="0 ps" />
  <parameter name="pll_output_phase_shift_7" value="0 ps" />
  <parameter name="pll_output_phase_shift_4" value="0 ps" />
  <parameter name="pll_output_phase_shift_5" value="0 ps" />
  <parameter name="pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="pll_output_phase_shift_8" value="0 ps" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="TX_EXPORT_CORECLOCK" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="pll_output_clock_frequency_1" value="125.0 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="pll_output_clock_frequency_2" value="125.0 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="pll_output_clock_frequency_0" value="1250.0 MHz" />
  <parameter name="mapped_sys_info_device_speedgrade" value="1" />
  <parameter name="TX_OUTCLOCK_BYPASS_SERIALIZER" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="400.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="7200.0" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="pll_output_clock_frequency_7" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_8" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_5" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_6" value="0.0 MHz" />
  <parameter name="SILICON_REV" value="20nm5" />
  <parameter name="pll_output_clock_frequency_3" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_4" value="0.0 MHz" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="pll_input_clock_frequency" value="125.0 MHz" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="LOOPBACK_MODE" value="0" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="SERDES_DPA_MODE" value="dpa_mode_cdr" />
  <parameter name="pll_m_cnt_in_src" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Auto" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="pll_vco_clock_frequency" value="1250.0 MHz" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_hi_div0" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="10" />
  <parameter name="c_cnt_hi_div1" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="50" />
  <parameter name="c_cnt_prst1" value="10" />
  <parameter name="c_cnt_hi_div2" value="5" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="c_cnt_hi_div3" value="256" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="50" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="c_cnt_hi_div4" value="256" />
  <parameter name="pll_clk_out_en_0" value="true" />
  <parameter name="pll_clk_out_en_1" value="true" />
  <parameter name="pll_clk_out_en_2" value="true" />
  <parameter name="EXTERNAL_PLL" value="false" />
  <parameter name="pll_clk_out_en_3" value="false" />
  <parameter name="pll_clk_out_en_4" value="false" />
  <parameter name="pll_clk_out_en_5" value="false" />
  <parameter name="pll_clk_out_en_6" value="false" />
  <parameter name="pll_clk_out_en_7" value="false" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="m_cnt_hi_div" value="5" />
  <parameter name="pll_clk_out_en_8" value="false" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="c_cnt_hi_div5" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="c_cnt_hi_div6" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="c_cnt_hi_div7" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="256" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="pll_sclk_phase_shift" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst0" value="4" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="gui_actual_outclk_frequency_0" value="1250.000000" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="125.000000" />
  <parameter name="gui_actual_outclk_frequency_2" value="125.000000" />
  <parameter name="LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="mapped_sys_info_device" value="10AX115S2F45I1SG" />
  <parameter name="NUM_CHANNELS" value="1" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="125.0" />
  <parameter name="m_cnt_lo_div" value="5" />
  <parameter name="hp_actual_outclk_frequency_2" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="true" />
  <parameter name="TX_OUTCLOCK_DIV_WORD" value="0" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="RX_DPA_LOCKED_USED" value="true" />
  <parameter name="VCO_FREQUENCY" value="1250" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_rx.csv" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="pll_cp_setting" value="pll_cp_setting28" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="c_cnt_lo_div7" value="256" />
  <parameter name="c_cnt_lo_div8" value="256" />
  <parameter name="c_cnt_lo_div5" value="256" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="c_cnt_lo_div6" value="256" />
  <parameter name="c_cnt_lo_div3" value="256" />
  <parameter name="c_cnt_lo_div4" value="256" />
  <parameter name="c_cnt_lo_div1" value="9" />
  <parameter name="c_cnt_lo_div2" value="5" />
  <parameter name="VCO_DIV_EXPONENT" value="0" />
  <parameter name="c_cnt_lo_div0" value="256" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="USE_DIV_RECONFIG" value="false" />
  <parameter name="TX_OUTCLOCK_USE_FALLING_CLOCK_EDGE" value="false" />
  <parameter name="mapped_sys_info_device_family" value="Arria 10" />
  <parameter name="TX_USE_OUTCLOCK" value="true" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="7200.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="400.0" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="MODE" value="RX_Soft-CDR" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="true" />
  <parameter name="USE_BITSLIP" value="false" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="tx_coreclock" />
  <parameter name="mapped_external_pll_mode" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="0" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="7200" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="TX_OUTCLOCK_ENABLED" value="false" />
  <parameter name="USE_EXTERNAL_PLL" value="false" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="400" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="324.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="180.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="pll_output_duty_cycle_6" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="pll_output_duty_cycle_5" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="pll_output_duty_cycle_4" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="pll_bw_ctrl" value="pll_bw_res_setting3" />
  <parameter name="pll_output_duty_cycle_3" value="50" />
  <parameter name="pll_output_duty_cycle_8" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="pll_output_duty_cycle_7" value="50" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="10.0" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_desired_outclk_frequency_0" value="1250.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="pll_output_duty_cycle_2" value="50" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="pll_output_duty_cycle_1" value="10" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="125.0" />
  <parameter name="pll_output_duty_cycle_0" value="50" />
  <parameter name="gui_desired_outclk_frequency_2" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="10.0 MHz" />
  <parameter name="c_cnt_bypass_en0" value="true" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="pll_bw_sel" value="high" />
  <parameter name="c_cnt_bypass_en2" value="false" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\system_bd_altera_lvds_core20_181_tfp6o7q.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\altera_lvds_core20.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\altera_lvds_core20_pll.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\system_bd_altera_lvds_core20_181_tfp6o7q.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\sdc_util.tcl"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\system_bd_altera_lvds_core20_181_tfp6o7q.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\altera_lvds_core20.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\altera_lvds_core20_pll.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\system_bd_altera_lvds_core20_181_tfp6o7q.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\sdc_util.tcl"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_altera_lvds_181_ha24u6i" as="core" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_lvds_core20_181_tfp6o7q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_lvds_core20"
   version="18.1"
   name="system_bd_altera_lvds_core20_181_y5hozjy">
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="pll_output_phase_shift_2" value="0 ps" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="pll_output_phase_shift_3" value="0 ps" />
  <parameter name="pll_output_phase_shift_0" value="400 ps" />
  <parameter name="pll_output_phase_shift_1" value="7200 ps" />
  <parameter name="pll_output_phase_shift_6" value="0 ps" />
  <parameter name="pll_output_phase_shift_7" value="0 ps" />
  <parameter name="pll_output_phase_shift_4" value="0 ps" />
  <parameter name="pll_output_phase_shift_5" value="0 ps" />
  <parameter name="pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="pll_output_phase_shift_8" value="0 ps" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="TX_EXPORT_CORECLOCK" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="pll_output_clock_frequency_1" value="125.0 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="pll_output_clock_frequency_2" value="125.0 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="pll_output_clock_frequency_0" value="1250.0 MHz" />
  <parameter name="mapped_sys_info_device_speedgrade" value="1" />
  <parameter name="TX_OUTCLOCK_BYPASS_SERIALIZER" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="400.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="7200.0" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="pll_output_clock_frequency_7" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_8" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_5" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_6" value="0.0 MHz" />
  <parameter name="SILICON_REV" value="20nm5" />
  <parameter name="pll_output_clock_frequency_3" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_4" value="0.0 MHz" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="pll_input_clock_frequency" value="125.0 MHz" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="LOOPBACK_MODE" value="0" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="SERDES_DPA_MODE" value="tx_mode" />
  <parameter name="pll_m_cnt_in_src" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Auto" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="pll_vco_clock_frequency" value="1250.0 MHz" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_hi_div0" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="10" />
  <parameter name="c_cnt_hi_div1" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="50" />
  <parameter name="c_cnt_prst1" value="10" />
  <parameter name="c_cnt_hi_div2" value="5" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="c_cnt_hi_div3" value="256" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="50" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="c_cnt_hi_div4" value="256" />
  <parameter name="pll_clk_out_en_0" value="true" />
  <parameter name="pll_clk_out_en_1" value="true" />
  <parameter name="pll_clk_out_en_2" value="true" />
  <parameter name="EXTERNAL_PLL" value="false" />
  <parameter name="pll_clk_out_en_3" value="false" />
  <parameter name="pll_clk_out_en_4" value="false" />
  <parameter name="pll_clk_out_en_5" value="false" />
  <parameter name="pll_clk_out_en_6" value="false" />
  <parameter name="pll_clk_out_en_7" value="false" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="m_cnt_hi_div" value="5" />
  <parameter name="pll_clk_out_en_8" value="false" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="c_cnt_hi_div5" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="c_cnt_hi_div6" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="c_cnt_hi_div7" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="256" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="pll_sclk_phase_shift" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst0" value="4" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="gui_actual_outclk_frequency_0" value="1250.000000" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="125.000000" />
  <parameter name="gui_actual_outclk_frequency_2" value="125.000000" />
  <parameter name="LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="mapped_sys_info_device" value="10AX115S2F45I1SG" />
  <parameter name="NUM_CHANNELS" value="1" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="125.0" />
  <parameter name="m_cnt_lo_div" value="5" />
  <parameter name="hp_actual_outclk_frequency_2" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="false" />
  <parameter name="TX_OUTCLOCK_DIV_WORD" value="341" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="RX_DPA_LOCKED_USED" value="false" />
  <parameter name="VCO_FREQUENCY" value="1250" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_tx.csv" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="pll_cp_setting" value="pll_cp_setting28" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="c_cnt_lo_div7" value="256" />
  <parameter name="c_cnt_lo_div8" value="256" />
  <parameter name="c_cnt_lo_div5" value="256" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="c_cnt_lo_div6" value="256" />
  <parameter name="c_cnt_lo_div3" value="256" />
  <parameter name="c_cnt_lo_div4" value="256" />
  <parameter name="c_cnt_lo_div1" value="9" />
  <parameter name="c_cnt_lo_div2" value="5" />
  <parameter name="VCO_DIV_EXPONENT" value="0" />
  <parameter name="c_cnt_lo_div0" value="256" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="USE_DIV_RECONFIG" value="false" />
  <parameter name="TX_OUTCLOCK_USE_FALLING_CLOCK_EDGE" value="false" />
  <parameter name="mapped_sys_info_device_family" value="Arria 10" />
  <parameter name="TX_USE_OUTCLOCK" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="7200.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="400.0" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="MODE" value="TX" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="true" />
  <parameter name="USE_BITSLIP" value="false" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="inclock" />
  <parameter name="mapped_external_pll_mode" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="0" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="7200" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="TX_OUTCLOCK_ENABLED" value="false" />
  <parameter name="USE_EXTERNAL_PLL" value="false" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="400" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="324.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="180.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="pll_output_duty_cycle_6" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="pll_output_duty_cycle_5" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="pll_output_duty_cycle_4" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="pll_bw_ctrl" value="pll_bw_res_setting3" />
  <parameter name="pll_output_duty_cycle_3" value="50" />
  <parameter name="pll_output_duty_cycle_8" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="pll_output_duty_cycle_7" value="50" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="10.0" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_desired_outclk_frequency_0" value="1250.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="pll_output_duty_cycle_2" value="50" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="pll_output_duty_cycle_1" value="10" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="125.0" />
  <parameter name="pll_output_duty_cycle_0" value="50" />
  <parameter name="gui_desired_outclk_frequency_2" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="10.0 MHz" />
  <parameter name="c_cnt_bypass_en0" value="true" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="pll_bw_sel" value="high" />
  <parameter name="c_cnt_bypass_en2" value="false" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\system_bd_altera_lvds_core20_181_y5hozjy.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\altera_lvds_core20.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\altera_lvds_core20_pll.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\system_bd_altera_lvds_core20_181_y5hozjy.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\sdc_util.tcl"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\system_bd_altera_lvds_core20_181_y5hozjy.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\altera_lvds_core20.sv"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\altera_lvds_core20_pll.v"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\system_bd_altera_lvds_core20_181_y5hozjy.sdc"
       attributes="" />
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\altera_lvds_core20_181\synth\sdc_util.tcl"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_altera_lvds_181_mkcsf5q" as="core" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_altera_lvds_core20_181_y5hozjy"</message>
  </messages>
 </entity>
 <entity
   kind="error_adapter"
   version="18.1"
   name="system_bd_error_adapter_181_6bjmpii">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\error_adapter_181\synth\system_bd_error_adapter_181_6bjmpii.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\error_adapter_181\synth\system_bd_error_adapter_181_6bjmpii.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_avalon_st_adapter_181_25xtenq"
     as="error_adapter_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_6bjmpii"</message>
  </messages>
 </entity>
 <entity
   kind="error_adapter"
   version="18.1"
   name="system_bd_error_adapter_181_zbwitoq">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="514" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\error_adapter_181\synth\system_bd_error_adapter_181_zbwitoq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\error_adapter_181\synth\system_bd_error_adapter_181_zbwitoq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_avalon_st_adapter_181_hmqkkwi"
     as="error_adapter_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_zbwitoq"</message>
  </messages>
 </entity>
 <entity
   kind="error_adapter"
   version="18.1"
   name="system_bd_error_adapter_181_tmmt7mq">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="258" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\error_adapter_181\synth\system_bd_error_adapter_181_tmmt7mq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\error_adapter_181\synth\system_bd_error_adapter_181_tmmt7mq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_bd_altera_avalon_st_adapter_181_e7v4oka"
     as="error_adapter_0" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_error_adapter_181_tmmt7mq"</message>
  </messages>
 </entity>
 <entity
   kind="ram_2port"
   version="18.1"
   name="system_bd_ram_2port_181_tvjdyoy">
  <parameter name="GUI_CLKEN_ADDRESS_STALL_A" value="false" />
  <parameter name="GUI_RDEN_DOUBLE" value="false" />
  <parameter name="GUI_NBE_A" value="true" />
  <parameter name="GUI_NUMWORDS_B" value="65536" />
  <parameter name="GUI_ECC_TRIPLE" value="false" />
  <parameter name="GUI_MIF_FILENAME" value="" />
  <parameter name="GUI_NUMWORDS_A" value="65536" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_MEMSIZE_WORDS" value="32" />
  <parameter name="GUI_CONSTRAINED_DONT_CARE" value="true" />
  <parameter name="GUI_BLANK_MEMORY" value="0" />
  <parameter name="GUI_CLKEN_OUTPUT_REG_A" value="false" />
  <parameter name="GUI_CLKEN_OUTPUT_REG_B" value="false" />
  <parameter name="GUI_RDW_B_MODE" value="New Data" />
  <parameter name="GUI_BYTE_ENABLE_B" value="false" />
  <parameter name="GUI_BYTE_ENABLE_A" value="false" />
  <parameter name="GUI_BYTE_ENABLE_WIDTH" value="8" />
  <parameter name="GUI_MODE" value="0" />
  <parameter name="GUI_CLKEN_READ_OUTPUT_REG" value="false" />
  <parameter name="GUI_RESOURCE_USAGE" value="512 M20K" />
  <parameter name="GUI_SCLR_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_SCLR_READ_OUTPUT_QA" value="false" />
  <parameter name="GUI_QA_WIDTH" value="128" />
  <parameter name="GUI_NBE_B" value="true" />
  <parameter name="GUI_ECCENCBYPASS" value="false" />
  <parameter name="GUI_FORCE_TO_ZERO" value="false" />
  <parameter name="GUI_ECC_PIPELINE" value="false" />
  <parameter name="GUI_WRITE_INPUT_PORTS" value="true" />
  <parameter name="GUI_LC_IMPLEMENTION_OPTIONS" value="0" />
  <parameter name="GUI_ECC_DOUBLE" value="false" />
  <parameter name="GUI_RDADDRESS_WIDTH" value="16" />
  <parameter name="GUI_ACLR_READ_INPUT_RDADDRESS" value="false" />
  <parameter name="GUI_MEM_IN_BITS" value="1" />
  <parameter name="GUI_CLKEN_READ_INPUT_REG" value="false" />
  <parameter name="GUI_DIFFERENT_CLKENS" value="false" />
  <parameter name="GUI_QB_WIDTH" value="128" />
  <parameter name="GUI_FILE_REFERENCE" value="0" />
  <parameter name="GUI_TBENCH" value="false" />
  <parameter name="GUI_Q_PORT_MODE" value="2" />
  <parameter name="GUI_DATA_WIDTH" value="128" />
  <parameter name="GUI_CLKEN_INPUT_REG_A" value="false" />
  <parameter name="GUI_CLKEN_ADDRESS_STALL_B" value="false" />
  <parameter name="GUI_CLOCK_TYPE" value="1" />
  <parameter name="GUI_CLKEN_INPUT_REG_B" value="false" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="GUI_INIT_SIM_TO_X" value="false" />
  <parameter name="GUI_CLKEN_WRADDRESSSTALL" value="false" />
  <parameter name="GUI_INIT_FILE_LAYOUT" value="PORT_B" />
  <parameter name="GUI_Q_WIDTH" value="128" />
  <parameter name="GUI_DATAA_WIDTH" value="128" />
  <parameter name="GUI_CLKEN_WRITE_INPUT_REG" value="false" />
  <parameter name="GUI_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_MEMSIZE_BITS" value="8388608" />
  <parameter name="GUI_READ_OUTPUT_QA" value="true" />
  <parameter name="GUI_WIDTH_ECCSTATUS" value="2" />
  <parameter name="GUI_RDEN_SINGLE" value="false" />
  <parameter name="GUI_READ_INPUT_RDADDRESS" value="true" />
  <parameter name="GUI_RDW_A_MODE" value="New Data" />
  <parameter name="GUI_WRADDRESS_WIDTH" value="16" />
  <parameter name="GUI_CLKEN_RDADDRESSSTALL" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_ACLR_READ_OUTPUT_QA" value="false" />
  <parameter name="GUI_BYTE_WIDTH" value="16" />
  <parameter name="GUI_ACLR_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_COHERENT_READ" value="false" />
  <parameter name="GUI_VAR_WIDTH" value="true" />
  <parameter name="GUI_MODULE_NAME" value="altera_syncram" />
  <parameter name="GUI_WIDTH_ECCENCPARITY" value="8" />
  <generatedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\ram_2port_181\synth\system_bd_ram_2port_181_tvjdyoy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\Git\AnalogDevice\projects\daq2\a10gx\system_bd\ram_2port_181\synth\system_bd_ram_2port_181_tvjdyoy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA/18.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_bd_alt_mem_asym_10_vay5xwy" as="alt_mem" />
  <messages>
   <message level="Info" culprit="system_bd">"Generating: system_bd_ram_2port_181_tvjdyoy"</message>
  </messages>
 </entity>
</deploy>
