static int imx_ocotp_wait_for_busy(void __iomem *base, u32 flags)\r\n{\r\nint count;\r\nu32 c, mask;\r\nmask = IMX_OCOTP_BM_CTRL_BUSY | IMX_OCOTP_BM_CTRL_ERROR | flags;\r\nfor (count = 10000; count >= 0; count--) {\r\nc = readl(base + IMX_OCOTP_ADDR_CTRL);\r\nif (!(c & mask))\r\nbreak;\r\ncpu_relax();\r\n}\r\nif (count < 0) {\r\nif (c & IMX_OCOTP_BM_CTRL_ERROR)\r\nreturn -EPERM;\r\nreturn -ETIMEDOUT;\r\n}\r\nreturn 0;\r\n}\r\nstatic void imx_ocotp_clr_err_if_set(void __iomem *base)\r\n{\r\nu32 c;\r\nc = readl(base + IMX_OCOTP_ADDR_CTRL);\r\nif (!(c & IMX_OCOTP_BM_CTRL_ERROR))\r\nreturn;\r\nwritel(IMX_OCOTP_BM_CTRL_ERROR, base + IMX_OCOTP_ADDR_CTRL_CLR);\r\n}\r\nstatic int imx_ocotp_read(void *context, unsigned int offset,\r\nvoid *val, size_t bytes)\r\n{\r\nstruct ocotp_priv *priv = context;\r\nunsigned int count;\r\nu32 *buf = val;\r\nint i, ret;\r\nu32 index;\r\nindex = offset >> 2;\r\ncount = bytes >> 2;\r\nif (count > (priv->nregs - index))\r\ncount = priv->nregs - index;\r\nmutex_lock(&ocotp_mutex);\r\nret = clk_prepare_enable(priv->clk);\r\nif (ret < 0) {\r\nmutex_unlock(&ocotp_mutex);\r\ndev_err(priv->dev, "failed to prepare/enable ocotp clk\n");\r\nreturn ret;\r\n}\r\nret = imx_ocotp_wait_for_busy(priv->base, 0);\r\nif (ret < 0) {\r\ndev_err(priv->dev, "timeout during read setup\n");\r\ngoto read_end;\r\n}\r\nfor (i = index; i < (index + count); i++) {\r\n*buf++ = readl(priv->base + IMX_OCOTP_OFFSET_B0W0 +\r\ni * IMX_OCOTP_OFFSET_PER_WORD);\r\nif (*(buf - 1) == IMX_OCOTP_READ_LOCKED_VAL)\r\nimx_ocotp_clr_err_if_set(priv->base);\r\n}\r\nret = 0;\r\nread_end:\r\nclk_disable_unprepare(priv->clk);\r\nmutex_unlock(&ocotp_mutex);\r\nreturn ret;\r\n}\r\nstatic int imx_ocotp_write(void *context, unsigned int offset, void *val,\r\nsize_t bytes)\r\n{\r\nstruct ocotp_priv *priv = context;\r\nu32 *buf = val;\r\nint ret;\r\nunsigned long clk_rate = 0;\r\nunsigned long strobe_read, relax, strobe_prog;\r\nu32 timing = 0;\r\nu32 ctrl;\r\nu8 waddr;\r\nif ((bytes != priv->config->word_size) ||\r\n(offset % priv->config->word_size))\r\nreturn -EINVAL;\r\nmutex_lock(&ocotp_mutex);\r\nret = clk_prepare_enable(priv->clk);\r\nif (ret < 0) {\r\nmutex_unlock(&ocotp_mutex);\r\ndev_err(priv->dev, "failed to prepare/enable ocotp clk\n");\r\nreturn ret;\r\n}\r\nclk_rate = clk_get_rate(priv->clk);\r\nrelax = clk_rate / (1000000000 / DEF_RELAX) - 1;\r\nstrobe_prog = clk_rate / (1000000000 / 10000) + 2 * (DEF_RELAX + 1) - 1;\r\nstrobe_read = clk_rate / (1000000000 / 40) + 2 * (DEF_RELAX + 1) - 1;\r\ntiming = strobe_prog & 0x00000FFF;\r\ntiming |= (relax << 12) & 0x0000F000;\r\ntiming |= (strobe_read << 16) & 0x003F0000;\r\nwritel(timing, priv->base + IMX_OCOTP_ADDR_TIMING);\r\nret = imx_ocotp_wait_for_busy(priv->base, 0);\r\nif (ret < 0) {\r\ndev_err(priv->dev, "timeout during timing setup\n");\r\ngoto write_end;\r\n}\r\nwaddr = offset / 4;\r\nctrl = readl(priv->base + IMX_OCOTP_ADDR_CTRL);\r\nctrl &= ~IMX_OCOTP_BM_CTRL_ADDR;\r\nctrl |= waddr & IMX_OCOTP_BM_CTRL_ADDR;\r\nctrl |= IMX_OCOTP_WR_UNLOCK;\r\nwritel(ctrl, priv->base + IMX_OCOTP_ADDR_CTRL);\r\nwritel(*buf, priv->base + IMX_OCOTP_ADDR_DATA);\r\nret = imx_ocotp_wait_for_busy(priv->base, 0);\r\nif (ret < 0) {\r\nif (ret == -EPERM) {\r\ndev_err(priv->dev, "failed write to locked region");\r\nimx_ocotp_clr_err_if_set(priv->base);\r\n} else {\r\ndev_err(priv->dev, "timeout during data write\n");\r\n}\r\ngoto write_end;\r\n}\r\nudelay(2);\r\nwritel(IMX_OCOTP_BM_CTRL_REL_SHADOWS,\r\npriv->base + IMX_OCOTP_ADDR_CTRL_SET);\r\nret = imx_ocotp_wait_for_busy(priv->base,\r\nIMX_OCOTP_BM_CTRL_REL_SHADOWS);\r\nif (ret < 0) {\r\ndev_err(priv->dev, "timeout during shadow register reload\n");\r\ngoto write_end;\r\n}\r\nwrite_end:\r\nclk_disable_unprepare(priv->clk);\r\nmutex_unlock(&ocotp_mutex);\r\nif (ret < 0)\r\nreturn ret;\r\nreturn bytes;\r\n}\r\nstatic int imx_ocotp_probe(struct platform_device *pdev)\r\n{\r\nconst struct of_device_id *of_id;\r\nstruct device *dev = &pdev->dev;\r\nstruct resource *res;\r\nstruct ocotp_priv *priv;\r\nstruct nvmem_device *nvmem;\r\npriv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);\r\nif (!priv)\r\nreturn -ENOMEM;\r\npriv->dev = dev;\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\npriv->base = devm_ioremap_resource(dev, res);\r\nif (IS_ERR(priv->base))\r\nreturn PTR_ERR(priv->base);\r\npriv->clk = devm_clk_get(dev, NULL);\r\nif (IS_ERR(priv->clk))\r\nreturn PTR_ERR(priv->clk);\r\nof_id = of_match_device(imx_ocotp_dt_ids, dev);\r\npriv->nregs = (unsigned long)of_id->data;\r\nimx_ocotp_nvmem_config.size = 4 * priv->nregs;\r\nimx_ocotp_nvmem_config.dev = dev;\r\nimx_ocotp_nvmem_config.priv = priv;\r\npriv->config = &imx_ocotp_nvmem_config;\r\nnvmem = nvmem_register(&imx_ocotp_nvmem_config);\r\nif (IS_ERR(nvmem))\r\nreturn PTR_ERR(nvmem);\r\nplatform_set_drvdata(pdev, nvmem);\r\nreturn 0;\r\n}\r\nstatic int imx_ocotp_remove(struct platform_device *pdev)\r\n{\r\nstruct nvmem_device *nvmem = platform_get_drvdata(pdev);\r\nreturn nvmem_unregister(nvmem);\r\n}
