/* define stack size */
CPU_CORE_0_STACK_SIZE = 4096;
CPU_CORE_1_STACK_SIZE = 4096;
CPU_CORE_2_STACK_SIZE = 4096;
CPU_CORE_3_STACK_SIZE = 4096;
CPU_CORE_4_STACK_SIZE = 4096;
CPU_CORE_5_STACK_SIZE = 4096;

/* define heapsize */
CPU_CORE_0_HEAP_SIZE = 0;
CPU_CORE_1_HEAP_SIZE = 0;
CPU_CORE_2_HEAP_SIZE = 0;
CPU_CORE_3_HEAP_SIZE = 0;
CPU_CORE_4_HEAP_SIZE = 0;
CPU_CORE_5_HEAP_SIZE = 0;

/* Define FLASH Size */
CPU_CORE_0_FLASH_SIZE = 1M;
CPU_CORE_1_FLASH_SIZE = 1M;
CPU_CORE_2_FLASH_SIZE = 1M;
CPU_CORE_3_FLASH_SIZE = 1M;
CPU_CORE_4_FLASH_SIZE = 1M;
CPU_CORE_5_FLASH_SIZE = 1M;

/* Define FLASH Base Address */
CPU_CORE_0_FLASH_BASE_ADDR = 0x01000000;
CPU_CORE_1_FLASH_BASE_ADDR = 0x01100000;
CPU_CORE_2_FLASH_BASE_ADDR = 0x01200000;
CPU_CORE_3_FLASH_BASE_ADDR = 0x01300000;
CPU_CORE_4_FLASH_BASE_ADDR = 0x01400000;
CPU_CORE_5_FLASH_BASE_ADDR = 0x01500000;

/* Define SRAM Size */
CPU_CORE_0_SRAM_SIZE = 128K;
CPU_CORE_1_SRAM_SIZE = 128K;
CPU_CORE_2_SRAM_SIZE = 96K;
CPU_CORE_3_SRAM_SIZE = 96K;
CPU_CORE_4_SRAM_SIZE = 96K;
CPU_CORE_5_SRAM_SIZE = 96K;

/* Define SRAM Base Address */
CPU_CORE_0_SRAM_BASE_ADDR = 0x40000000;
CPU_CORE_1_SRAM_BASE_ADDR = 0x40020000;
CPU_CORE_2_SRAM_BASE_ADDR = 0x40040000;
CPU_CORE_3_SRAM_BASE_ADDR = 0x40058000;
CPU_CORE_4_SRAM_BASE_ADDR = 0x40070000;
CPU_CORE_5_SRAM_BASE_ADDR = 0x40088000;

/* Define Local Instruction SRAM Allocation */  
CPU_CORE_0_ITCM_SIZE = 16K;
CPU_CORE_1_ITCM_SIZE = 16K;
CPU_CORE_2_ITCM_SIZE = 16K;
CPU_CORE_3_ITCM_SIZE = 16K;
CPU_CORE_4_ITCM_SIZE = 16K;
CPU_CORE_5_ITCM_SIZE = 16K;

/* Define Local Instruction SRAM Base Address */
CPU_CORE_0_ITCM_BASE_ADDR = 0x50000000;
CPU_CORE_1_ITCM_BASE_ADDR = 0x51000000;
CPU_CORE_2_ITCM_BASE_ADDR = 0x52000000;
CPU_CORE_3_ITCM_BASE_ADDR = 0x53000000;
CPU_CORE_4_ITCM_BASE_ADDR = 0x54000000;
CPU_CORE_5_ITCM_BASE_ADDR = 0x55000000;

/* Define Local Data SRAM Allocation */
CPU_CORE_0_DTCM_SIZE = 304K;
CPU_CORE_1_DTCM_SIZE = 304K;
CPU_CORE_2_DTCM_SIZE = 160K;
CPU_CORE_3_DTCM_SIZE = 160K;
CPU_CORE_4_DTCM_SIZE = 160K;
CPU_CORE_5_DTCM_SIZE = 160K;

/* Define Local Data SRAM Base Address */
CPU_CORE_0_DTCM_BASE_ADDR = 0x50800000;
CPU_CORE_1_DTCM_BASE_ADDR = 0x51800000;
CPU_CORE_2_DTCM_BASE_ADDR = 0x52800000;
CPU_CORE_3_DTCM_BASE_ADDR = 0x53800000;
CPU_CORE_4_DTCM_BASE_ADDR = 0x54800000;
CPU_CORE_5_DTCM_BASE_ADDR = 0x55800000;

/* Define Mcore Share SRAM Size */
MCORE_SHARE_SRAM_SIZE = 64K;

/* Define Mcore Share SRAM Base Address */
MCORE_SHARE_BASE_ADDR = 0x400a0000;
MCORE_SHARE_END_ADDR =  0x400aFFFF;

/* Define Mcore Calibration SRAM Size */
MCORE_CAL_SRAM_SIZE =  64K;
/* Define Mcore Calibration SRAM Base Address */
MCORE_CAL_SRAM_BASE_ADDR = 0x400b0000;

/* Define Mcore Calibration Flash Size */
MCORE_CAL_FLASH_SIZE =  64K;
/* Define Mcore Calibration Flash Base Address */
/* Its mirror Flash address is */
MCORE_CAL_FLASH_BASE_ADDR = 0x00FE0000;

/* Define Boot Reset Vector */
BOOT_RESET_VECTOR_BASE = 0x00FC0000;
BOOT_RESET_VECTOR_SIZE = 0x4;
CPU_CORE_0_RESET_VECTOR = (BOOT_RESET_VECTOR_BASE + 0x10);
CPU_CORE_1_RESET_VECTOR = (BOOT_RESET_VECTOR_BASE + 0x14);
CPU_CORE_2_RESET_VECTOR = (BOOT_RESET_VECTOR_BASE + 0x04);
CPU_CORE_3_RESET_VECTOR = (BOOT_RESET_VECTOR_BASE + 0x18);
CPU_CORE_4_RESET_VECTOR = (BOOT_RESET_VECTOR_BASE + 0x04);
CPU_CORE_5_RESET_VECTOR = (BOOT_RESET_VECTOR_BASE + 0x18);
/* Define HSM SECBOOT Header */
HSM_SECBOOT_PARSAVE_ADDR = (BOOT_RESET_VECTOR_BASE + 0x1c);
HSM_SECBOOT_PARSTR_ADDR = (BOOT_RESET_VECTOR_BASE + 0x20);
