"BENCHMARKS": {	
	
        "de1_olpcl2294_system": {
            "status": "active",
            "top": "top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Prototype_Boards/de1_olpcl2294_system/trunk/src/top.v",
            "CLOCK_DATA": {
                "Clock1": "clock_24",
                "Clock2": "clock_27",
                "Clock3": "clock_50",
                "Clock4": "ext_clock"
            }
        },
       
        "kiss-board": {
            "status": "inactive",
            "top": "tessera_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Prototype_Boards/kiss-board/trunk/kiss-board_soc/src/tessera_top.v",
           "CLOCK_DATA": {
                "Clock1": "sys_clk0",
                "Clock2": "sys_clk1",
                "Clock3": "sys_clk2",
                "Clock4": "sys_clk3",
                "Clock5": "sdram0_clk",
                "Clock6": "sdram1_clk",
                "Clock7": "vga_clkp",
                "Clock8": "vga_clkn"
            }
        },
       
        "othellogame": {
            "status": "inactive",
            "top": "reversi",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/Prototype_Boards/othellogame/trunk/rtl/reversi.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
        }
    }
