<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">ep_g3x8_avmm256</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments>
      <interconnectAssignment>
        <name>qsys_mm.clockCrossingAdapter</name>
        <value>HANDSHAKE</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>qsys_mm.maxAdditionalLatency</name>
        <value>1</value>
      </interconnectAssignment>
    </interconnectAssignments>
    <className>ep_g3x8_avmm256</className>
    <version>1.0</version>
    <name>ep_g3x8_avmm256</name>
    <uniqueName>ep_g3x8_avmm256</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_3</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value><![CDATA[add_instance {DUT_rxm_bar0_translator} {altera_merlin_master_translator};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_DATA_W} {32};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DUT_rxm_bar0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_rxm_bar0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_READDATA} {1};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_READ} {1};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_CLKEN} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_rxm_bar0_translator} {SYNC_RESET} {0};add_instance {dma_control_0_RdDCS_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_READ} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_control_0_WrDCS_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_READ} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {DUT_rxm_bar0_agent} {altera_merlin_master_agent};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_QOS_H} {118};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_QOS_L} {118};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_DATA_SIDEBAND_H} {116};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_DATA_SIDEBAND_L} {116};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_ADDR_SIDEBAND_H} {115};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_ADDR_SIDEBAND_L} {115};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_BURST_TYPE_H} {114};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_BURST_TYPE_L} {113};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_CACHE_H} {128};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_CACHE_L} {125};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_THREAD_ID_H} {121};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_THREAD_ID_L} {121};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {DUT_rxm_bar0_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {DUT_rxm_bar0_agent} {ST_DATA_W} {134};set_instance_parameter_value {DUT_rxm_bar0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {DUT_rxm_bar0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_rxm_bar0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rxm_bar0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_rxm_bar0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rxm_bar0_agent} {ADDR_MAP} {<?xml version="1.0" encoding="UTF-8"?>
<address_map>
 <slave
   id="0"
   name="dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000000100"
   responds="1"
   user_default="0" />
 <slave
   id="1"
   name="dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0"
   start="0x0000000000000100"
   end="0x00000000000000200"
   responds="1"
   user_default="0" />
</address_map>
};set_instance_parameter_value {DUT_rxm_bar0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {DUT_rxm_bar0_agent} {ID} {0};set_instance_parameter_value {DUT_rxm_bar0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {DUT_rxm_bar0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {DUT_rxm_bar0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {DUT_rxm_bar0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rxm_bar0_agent} {USE_WRITERESPONSE} {0};add_instance {dma_control_0_RdDCS_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {ST_DATA_W} {134};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {ID} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent} {ECC_ENABLE} {0};add_instance {dma_control_0_RdDCS_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_control_0_RdDCS_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_control_0_WrDCS_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {ST_DATA_W} {134};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {ID} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent} {ECC_ENABLE} {0};add_instance {dma_control_0_WrDCS_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_control_0_WrDCS_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 };set_instance_parameter_value {router} {END_ADDRESS} {0x100 0x200 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {99};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router} {PKT_TRANS_READ} {103};set_instance_parameter_value {router} {ST_DATA_W} {134};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {99};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_001} {ST_DATA_W} {134};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {99};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_002} {ST_DATA_W} {134};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};add_instance {DUT_rxm_bar0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {DUT_rxm_bar0_limiter} {PKT_DEST_ID_H} {120};set_instance_parameter_value {DUT_rxm_bar0_limiter} {PKT_DEST_ID_L} {120};set_instance_parameter_value {DUT_rxm_bar0_limiter} {PKT_SRC_ID_H} {119};set_instance_parameter_value {DUT_rxm_bar0_limiter} {PKT_SRC_ID_L} {119};set_instance_parameter_value {DUT_rxm_bar0_limiter} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {DUT_rxm_bar0_limiter} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rxm_bar0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rxm_bar0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rxm_bar0_limiter} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {DUT_rxm_bar0_limiter} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_rxm_bar0_limiter} {PKT_THREAD_ID_H} {121};set_instance_parameter_value {DUT_rxm_bar0_limiter} {PKT_THREAD_ID_L} {121};set_instance_parameter_value {DUT_rxm_bar0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {DUT_rxm_bar0_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {DUT_rxm_bar0_limiter} {PIPELINED} {0};set_instance_parameter_value {DUT_rxm_bar0_limiter} {ST_DATA_W} {134};set_instance_parameter_value {DUT_rxm_bar0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {DUT_rxm_bar0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {DUT_rxm_bar0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {DUT_rxm_bar0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {DUT_rxm_bar0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {DUT_rxm_bar0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {DUT_rxm_bar0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rxm_bar0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {134};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {134};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {134};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {134};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {134};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {134};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {dma_control_0_Resetn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_control_0_Resetn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_control_0_Resetn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_control_0_Resetn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_control_0_Resetn_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {DUT_rxm_bar0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {DUT_rxm_bar0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {DUT_rxm_bar0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {DUT_rxm_bar0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {DUT_rxm_bar0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {DUT_coreclkout_hip_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {DUT_rxm_bar0_translator.avalon_universal_master_0} {DUT_rxm_bar0_agent.av} {avalon};set_connection_parameter_value {DUT_rxm_bar0_translator.avalon_universal_master_0/DUT_rxm_bar0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {DUT_rxm_bar0_translator.avalon_universal_master_0/DUT_rxm_bar0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {DUT_rxm_bar0_translator.avalon_universal_master_0/DUT_rxm_bar0_agent.av} {defaultConnection} {false};set_connection_parameter_value {DUT_rxm_bar0_translator.avalon_universal_master_0/DUT_rxm_bar0_agent.av} {domainAlias} {};set_connection_parameter_value {DUT_rxm_bar0_translator.avalon_universal_master_0/DUT_rxm_bar0_agent.av} {maximumAdditionalLatency} {0};set_connection_parameter_value {DUT_rxm_bar0_translator.avalon_universal_master_0/DUT_rxm_bar0_agent.av} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {DUT_rxm_bar0_translator.avalon_universal_master_0/DUT_rxm_bar0_agent.av} {insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_rxm_bar0_translator.avalon_universal_master_0/DUT_rxm_bar0_agent.av} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_rxm_bar0_translator.avalon_universal_master_0/DUT_rxm_bar0_agent.av} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_rxm_bar0_translator.avalon_universal_master_0/DUT_rxm_bar0_agent.av} {enableEccProtection} {FALSE};set_connection_parameter_value {DUT_rxm_bar0_translator.avalon_universal_master_0/DUT_rxm_bar0_agent.av} {interconnectType} {STANDARD};add_connection {dma_control_0_RdDCS_slave_agent.m0} {dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_control_0_RdDCS_slave_agent.m0/dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_control_0_RdDCS_slave_agent.m0/dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_control_0_RdDCS_slave_agent.m0/dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_control_0_RdDCS_slave_agent.m0/dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_control_0_RdDCS_slave_agent.m0/dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_control_0_RdDCS_slave_agent.m0/dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_control_0_RdDCS_slave_agent.m0/dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_control_0_RdDCS_slave_agent.m0/dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_control_0_RdDCS_slave_agent.m0/dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_control_0_RdDCS_slave_agent.m0/dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_control_0_RdDCS_slave_agent.m0/dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};add_connection {dma_control_0_RdDCS_slave_agent.rf_source} {dma_control_0_RdDCS_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_control_0_RdDCS_slave_agent_rsp_fifo.out} {dma_control_0_RdDCS_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_control_0_RdDCS_slave_agent.rdata_fifo_src} {dma_control_0_RdDCS_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {dma_control_0_RdDCS_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/dma_control_0_RdDCS_slave_agent.cp} {qsys_mm.command};add_connection {dma_control_0_WrDCS_slave_agent.m0} {dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_control_0_WrDCS_slave_agent.m0/dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_control_0_WrDCS_slave_agent.m0/dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_control_0_WrDCS_slave_agent.m0/dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_control_0_WrDCS_slave_agent.m0/dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_control_0_WrDCS_slave_agent.m0/dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_control_0_WrDCS_slave_agent.m0/dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_control_0_WrDCS_slave_agent.m0/dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_control_0_WrDCS_slave_agent.m0/dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_control_0_WrDCS_slave_agent.m0/dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_control_0_WrDCS_slave_agent.m0/dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_control_0_WrDCS_slave_agent.m0/dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};add_connection {dma_control_0_WrDCS_slave_agent.rf_source} {dma_control_0_WrDCS_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_control_0_WrDCS_slave_agent_rsp_fifo.out} {dma_control_0_WrDCS_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_control_0_WrDCS_slave_agent.rdata_fifo_src} {dma_control_0_WrDCS_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {dma_control_0_WrDCS_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/dma_control_0_WrDCS_slave_agent.cp} {qsys_mm.command};add_connection {DUT_rxm_bar0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar0_agent.cp/router.sink} {qsys_mm.command};add_connection {dma_control_0_RdDCS_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {dma_control_0_RdDCS_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {dma_control_0_WrDCS_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {dma_control_0_WrDCS_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {DUT_rxm_bar0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/DUT_rxm_bar0_limiter.cmd_sink} {qsys_mm.command};add_connection {DUT_rxm_bar0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {DUT_rxm_bar0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/DUT_rxm_bar0_limiter.rsp_sink} {qsys_mm.response};add_connection {DUT_rxm_bar0_limiter.rsp_src} {DUT_rxm_bar0_agent.rp} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar0_limiter.rsp_src/DUT_rxm_bar0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {DUT_rxm_bar0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {DUT_rxm_bar0_translator.reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {dma_control_0_RdDCS_slave_translator.reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {dma_control_0_WrDCS_slave_translator.reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {DUT_rxm_bar0_agent.clk_reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {dma_control_0_RdDCS_slave_agent.clk_reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {dma_control_0_RdDCS_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {dma_control_0_WrDCS_slave_agent.clk_reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {dma_control_0_WrDCS_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {DUT_rxm_bar0_limiter.clk_reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {DUT_rxm_bar0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar0_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_RdDCS_slave_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_WrDCS_slave_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar0_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_RdDCS_slave_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_RdDCS_slave_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_WrDCS_slave_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_WrDCS_slave_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar0_limiter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_Resetn_reset_bridge.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar0_translator_reset_reset_bridge.clk} {clock};add_interface {DUT_coreclkout_hip} {clock} {slave};set_interface_property {DUT_coreclkout_hip} {EXPORT_OF} {DUT_coreclkout_hip_clock_bridge.in_clk};add_interface {DUT_rxm_bar0} {avalon} {slave};set_interface_property {DUT_rxm_bar0} {EXPORT_OF} {DUT_rxm_bar0_translator.avalon_anti_master_0};add_interface {DUT_rxm_bar0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {DUT_rxm_bar0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {DUT_rxm_bar0_translator_reset_reset_bridge.in_reset};add_interface {dma_control_0_RdDCS_slave} {avalon} {master};set_interface_property {dma_control_0_RdDCS_slave} {EXPORT_OF} {dma_control_0_RdDCS_slave_translator.avalon_anti_slave_0};add_interface {dma_control_0_Resetn_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_control_0_Resetn_reset_bridge_in_reset} {EXPORT_OF} {dma_control_0_Resetn_reset_bridge.in_reset};add_interface {dma_control_0_WrDCS_slave} {avalon} {master};set_interface_property {dma_control_0_WrDCS_slave} {EXPORT_OF} {dma_control_0_WrDCS_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.DUT.rxm_bar0} {0};set_module_assignment {interconnect_id.dma_control_0.RdDCS_slave} {0};set_module_assignment {interconnect_id.dma_control_0.WrDCS_slave} {1};]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>17.1</version>
        <name>mm_interconnect_3</name>
        <uniqueName>ep_g3x8_avmm256_altera_mm_interconnect_171_66vd26y</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>mm_interconnect_3/DUT_rxm_bar0_translator_reset_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>mm_interconnect_3/dma_control_0_Resetn_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>dma_control_0/WrDCS_slave</end>
            <start>mm_interconnect_3/dma_control_0_WrDCS_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>dma_control_0/RdDCS_slave</end>
            <start>mm_interconnect_3/dma_control_0_RdDCS_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>mm_interconnect_3/DUT_coreclkout_hip</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>mm_interconnect_3/DUT_rxm_bar0</end>
            <start>DUT/rxm_bar0</start>
          </incidentConnection>
        </incidentConnections>
        <path>ep_g3x8_avmm256.mm_interconnect_3</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rxm_bar0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>17.1</version>
            <name>DUT_rxm_bar0_translator</name>
            <uniqueName>altera_merlin_master_translator</uniqueName>
            <fixedName>altera_merlin_master_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar0_translator.clk</name>
                <end>DUT_rxm_bar0_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator.avalon_universal_master_0/DUT_rxm_bar0_agent.av</name>
                <end>DUT_rxm_bar0_agent/av</end>
                <start>DUT_rxm_bar0_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/DUT_rxm_bar0_translator.reset</name>
                <end>DUT_rxm_bar0_translator/reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.DUT_rxm_bar0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>17.1</version>
            <name>rsp_demux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_demultiplexer_171_xojy6ca</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_001.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">avalon_st_adapter_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inDataWidth</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>inEmptyWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUseReady</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inUseValid</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outDataWidth</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>outEmptyWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>outErrorWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseEmptyPort</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseReady</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outUseValid</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments>
              <interconnectAssignment>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </interconnectAssignment>
              <interconnectAssignment>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>0</value>
              </interconnectAssignment>
            </interconnectAssignments>
            <className>altera_avalon_st_adapter</className>
            <version>17.1</version>
            <name>avalon_st_adapter_001</name>
            <uniqueName>ep_g3x8_avmm256_altera_avalon_st_adapter_171_yxzsrmq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <end>avalon_st_adapter_001/in_clk_0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>avalon_st_adapter_001/in_0</end>
                <start>dma_control_0_WrDCS_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <end>avalon_st_adapter_001/in_rst_0</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>dma_control_0_WrDCS_slave_agent/rdata_fifo_sink</end>
                <start>avalon_st_adapter_001/out_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.avalon_st_adapter_001</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">error_adapter_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>inBitsPerSymbol</name>
                    <value>34</value>
                  </parameter>
                  <parameter>
                    <name>inChannelWidth</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inErrorDescriptor</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>inErrorWidth</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inMaxChannel</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inReadyLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inSymbolsPerBeat</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>inUseEmpty</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>inUseEmptyPort</name>
                    <value>NO</value>
                  </parameter>
                  <parameter>
                    <name>inUsePackets</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>inUseReady</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>outErrorDescriptor</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>outErrorWidth</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>error_adapter</className>
                <version>17.1</version>
                <name>error_adapter_0</name>
                <uniqueName>ep_g3x8_avmm256_error_adapter_171_nt3czwq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>17.1</version>
                    <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                    <end>error_adapter_0/reset</end>
                    <start>rst_bridge_0/out_reset</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                    <end>error_adapter_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_3.avalon_st_adapter_001.error_adapter_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">rst_bridge_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ACTIVE_LOW_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNCHRONOUS_EDGES</name>
                    <value>deassert</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_bridge</className>
                <version>17.1</version>
                <name>rst_bridge_0</name>
                <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                    <end>rst_bridge_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>17.1</version>
                    <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                    <end>error_adapter_0/reset</end>
                    <start>rst_bridge_0/out_reset</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_3.avalon_st_adapter_001.rst_bridge_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">clk_bridge_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>DERIVED_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_CLOCK_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_clock_bridge</className>
                <version>17.1</version>
                <name>clk_bridge_0</name>
                <uniqueName>ep_g3x8_avmm256_altera_clock_bridge_171_3753pdi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                    <end>rst_bridge_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                    <end>error_adapter_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_3.avalon_st_adapter_001.clk_bridge_0</path>
              </instanceData>
              <children></children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_RdDCS_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>17.1</version>
            <name>dma_control_0_RdDCS_slave_translator</name>
            <uniqueName>altera_merlin_slave_translator</uniqueName>
            <fixedName>altera_merlin_slave_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDCS_slave_translator.clk</name>
                <end>dma_control_0_RdDCS_slave_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCS_slave_agent.m0/dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0</name>
                <end>dma_control_0_RdDCS_slave_translator/avalon_universal_slave_0</end>
                <start>dma_control_0_RdDCS_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/dma_control_0_RdDCS_slave_translator.reset</name>
                <end>dma_control_0_RdDCS_slave_translator/reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.dma_control_0_RdDCS_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_RdDCS_slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>17.1</version>
            <name>dma_control_0_RdDCS_slave_agent</name>
            <uniqueName>altera_merlin_slave_agent</uniqueName>
            <fixedName>altera_merlin_slave_agent</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCS_slave_agent.rp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>dma_control_0_RdDCS_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_0</end>
                <start>dma_control_0_RdDCS_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>dma_control_0_RdDCS_slave_agent/rdata_fifo_sink</end>
                <start>avalon_st_adapter/out_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/dma_control_0_RdDCS_slave_agent.clk_reset</name>
                <end>dma_control_0_RdDCS_slave_agent/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDCS_slave_agent.clk</name>
                <end>dma_control_0_RdDCS_slave_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCS_slave_agent_rsp_fifo.out/dma_control_0_RdDCS_slave_agent.rf_sink</name>
                <end>dma_control_0_RdDCS_slave_agent/rf_sink</end>
                <start>dma_control_0_RdDCS_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_mux.src/dma_control_0_RdDCS_slave_agent.cp</name>
                <end>dma_control_0_RdDCS_slave_agent/cp</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCS_slave_agent.m0/dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0</name>
                <end>dma_control_0_RdDCS_slave_translator/avalon_universal_slave_0</end>
                <start>dma_control_0_RdDCS_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCS_slave_agent.rf_source/dma_control_0_RdDCS_slave_agent_rsp_fifo.in</name>
                <end>dma_control_0_RdDCS_slave_agent_rsp_fifo/in</end>
                <start>dma_control_0_RdDCS_slave_agent/rf_source</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.dma_control_0_RdDCS_slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_WrDCS_slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>17.1</version>
            <name>dma_control_0_WrDCS_slave_agent</name>
            <uniqueName>altera_merlin_slave_agent</uniqueName>
            <fixedName>altera_merlin_slave_agent</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_WrDCS_slave_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>dma_control_0_WrDCS_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>avalon_st_adapter_001/in_0</end>
                <start>dma_control_0_WrDCS_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_WrDCS_slave_agent_rsp_fifo.out/dma_control_0_WrDCS_slave_agent.rf_sink</name>
                <end>dma_control_0_WrDCS_slave_agent/rf_sink</end>
                <start>dma_control_0_WrDCS_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_WrDCS_slave_agent.rf_source/dma_control_0_WrDCS_slave_agent_rsp_fifo.in</name>
                <end>dma_control_0_WrDCS_slave_agent_rsp_fifo/in</end>
                <start>dma_control_0_WrDCS_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>dma_control_0_WrDCS_slave_agent.m0/dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0</name>
                <end>dma_control_0_WrDCS_slave_translator/avalon_universal_slave_0</end>
                <start>dma_control_0_WrDCS_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>dma_control_0_WrDCS_slave_agent/rdata_fifo_sink</end>
                <start>avalon_st_adapter_001/out_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/dma_control_0_WrDCS_slave_agent.clk_reset</name>
                <end>dma_control_0_WrDCS_slave_agent/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_mux_001.src/dma_control_0_WrDCS_slave_agent.cp</name>
                <end>dma_control_0_WrDCS_slave_agent/cp</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDCS_slave_agent.clk</name>
                <end>dma_control_0_WrDCS_slave_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.dma_control_0_WrDCS_slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>17.1</version>
            <name>cmd_mux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_multiplexer_171_l5g5vfy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_mux.src/dma_control_0_RdDCS_slave_agent.cp</name>
                <end>dma_control_0_RdDCS_slave_agent/cp</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rxm_bar0_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>17.1</version>
            <name>DUT_rxm_bar0_limiter</name>
            <uniqueName>altera_merlin_traffic_limiter</uniqueName>
            <fixedName>altera_merlin_traffic_limiter</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router.src/DUT_rxm_bar0_limiter.cmd_sink</name>
                <end>DUT_rxm_bar0_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_limiter.cmd_src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>DUT_rxm_bar0_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_limiter.cmd_valid/cmd_demux.sink_valid</name>
                <end>cmd_demux/sink_valid</end>
                <start>DUT_rxm_bar0_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar0_limiter.clk</name>
                <end>DUT_rxm_bar0_limiter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_mux.src/DUT_rxm_bar0_limiter.rsp_sink</name>
                <end>DUT_rxm_bar0_limiter/rsp_sink</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/DUT_rxm_bar0_limiter.clk_reset</name>
                <end>DUT_rxm_bar0_limiter/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_limiter.rsp_src/DUT_rxm_bar0_agent.rp</name>
                <end>DUT_rxm_bar0_agent/rp</end>
                <start>DUT_rxm_bar0_limiter/rsp_src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.DUT_rxm_bar0_limiter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>17.1</version>
            <name>rsp_mux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_multiplexer_171_azrzo4q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux_001.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_mux.src/DUT_rxm_bar0_limiter.rsp_sink</name>
                <end>DUT_rxm_bar0_limiter/rsp_sink</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>17.1</version>
            <name>cmd_mux_001</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_multiplexer_171_l5g5vfy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_mux_001.src/dma_control_0_WrDCS_slave_agent.cp</name>
                <end>dma_control_0_WrDCS_slave_agent/cp</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux.src1/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">avalon_st_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inDataWidth</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>inEmptyWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUseReady</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inUseValid</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outDataWidth</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>outEmptyWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>outErrorWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseEmptyPort</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseReady</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outUseValid</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments>
              <interconnectAssignment>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </interconnectAssignment>
              <interconnectAssignment>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>0</value>
              </interconnectAssignment>
            </interconnectAssignments>
            <className>altera_avalon_st_adapter</className>
            <version>17.1</version>
            <name>avalon_st_adapter</name>
            <uniqueName>ep_g3x8_avmm256_altera_avalon_st_adapter_171_yxzsrmq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_rst_0</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_0</end>
                <start>dma_control_0_RdDCS_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>dma_control_0_RdDCS_slave_agent/rdata_fifo_sink</end>
                <start>avalon_st_adapter/out_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_clk_0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.avalon_st_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">error_adapter_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>inBitsPerSymbol</name>
                    <value>34</value>
                  </parameter>
                  <parameter>
                    <name>inChannelWidth</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inErrorDescriptor</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>inErrorWidth</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inMaxChannel</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inReadyLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inSymbolsPerBeat</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>inUseEmpty</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>inUseEmptyPort</name>
                    <value>NO</value>
                  </parameter>
                  <parameter>
                    <name>inUsePackets</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>inUseReady</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>outErrorDescriptor</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>outErrorWidth</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>error_adapter</className>
                <version>17.1</version>
                <name>error_adapter_0</name>
                <uniqueName>ep_g3x8_avmm256_error_adapter_171_nt3czwq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                    <end>error_adapter_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>17.1</version>
                    <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                    <end>error_adapter_0/reset</end>
                    <start>rst_bridge_0/out_reset</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_3.avalon_st_adapter.error_adapter_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">clk_bridge_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>DERIVED_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_CLOCK_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_clock_bridge</className>
                <version>17.1</version>
                <name>clk_bridge_0</name>
                <uniqueName>ep_g3x8_avmm256_altera_clock_bridge_171_3753pdi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                    <end>rst_bridge_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                    <end>error_adapter_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_3.avalon_st_adapter.clk_bridge_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">rst_bridge_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ACTIVE_LOW_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNCHRONOUS_EDGES</name>
                    <value>deassert</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_bridge</className>
                <version>17.1</version>
                <name>rst_bridge_0</name>
                <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                    <end>rst_bridge_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>17.1</version>
                    <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                    <end>error_adapter_0/reset</end>
                    <start>rst_bridge_0/out_reset</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_3.avalon_st_adapter.rst_bridge_0</path>
              </instanceData>
              <children></children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rxm_bar0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value><![CDATA[<?xml version="1.0" encoding="UTF-8"?>
<address_map>
 <slave
   id="0"
   name="dma_control_0_RdDCS_slave_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000000100"
   responds="1"
   user_default="0" />
 <slave
   id="1"
   name="dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0"
   start="0x0000000000000100"
   end="0x00000000000000200"
   responds="1"
   user_default="0" />
</address_map>
]]></value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>17.1</version>
            <name>DUT_rxm_bar0_agent</name>
            <uniqueName>altera_merlin_master_agent</uniqueName>
            <fixedName>altera_merlin_master_agent</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar0_agent.clk</name>
                <end>DUT_rxm_bar0_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator.avalon_universal_master_0/DUT_rxm_bar0_agent.av</name>
                <end>DUT_rxm_bar0_agent/av</end>
                <start>DUT_rxm_bar0_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>DUT_rxm_bar0_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_limiter.rsp_src/DUT_rxm_bar0_agent.rp</name>
                <end>DUT_rxm_bar0_agent/rp</end>
                <start>DUT_rxm_bar0_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/DUT_rxm_bar0_agent.clk_reset</name>
                <end>DUT_rxm_bar0_agent/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.DUT_rxm_bar0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_WrDCS_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>17.1</version>
            <name>dma_control_0_WrDCS_slave_translator</name>
            <uniqueName>altera_merlin_slave_translator</uniqueName>
            <fixedName>altera_merlin_slave_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/dma_control_0_WrDCS_slave_translator.reset</name>
                <end>dma_control_0_WrDCS_slave_translator/reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>dma_control_0_WrDCS_slave_agent.m0/dma_control_0_WrDCS_slave_translator.avalon_universal_slave_0</name>
                <end>dma_control_0_WrDCS_slave_translator/avalon_universal_slave_0</end>
                <start>dma_control_0_WrDCS_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDCS_slave_translator.clk</name>
                <end>dma_control_0_WrDCS_slave_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.dma_control_0_WrDCS_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_WrDCS_slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>17.1</version>
            <name>dma_control_0_WrDCS_slave_agent_rsp_fifo</name>
            <uniqueName>altera_avalon_sc_fifo</uniqueName>
            <fixedName>altera_avalon_sc_fifo</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDCS_slave_agent_rsp_fifo.clk</name>
                <end>dma_control_0_WrDCS_slave_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_WrDCS_slave_agent_rsp_fifo.out/dma_control_0_WrDCS_slave_agent.rf_sink</name>
                <end>dma_control_0_WrDCS_slave_agent/rf_sink</end>
                <start>dma_control_0_WrDCS_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/dma_control_0_WrDCS_slave_agent_rsp_fifo.clk_reset</name>
                <end>dma_control_0_WrDCS_slave_agent_rsp_fifo/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_WrDCS_slave_agent.rf_source/dma_control_0_WrDCS_slave_agent_rsp_fifo.in</name>
                <end>dma_control_0_WrDCS_slave_agent_rsp_fifo/in</end>
                <start>dma_control_0_WrDCS_slave_agent/rf_source</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.dma_control_0_WrDCS_slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>17.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_demultiplexer_171_xojy6ca</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_002.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux_001.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rxm_bar0_translator_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>17.1</version>
            <name>DUT_rxm_bar0_translator_reset_reset_bridge</name>
            <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/dma_control_0_WrDCS_slave_translator.reset</name>
                <end>dma_control_0_WrDCS_slave_translator/reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_rst_0</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/dma_control_0_RdDCS_slave_agent.clk_reset</name>
                <end>dma_control_0_RdDCS_slave_agent/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/dma_control_0_WrDCS_slave_agent_rsp_fifo.clk_reset</name>
                <end>dma_control_0_WrDCS_slave_agent_rsp_fifo/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/dma_control_0_RdDCS_slave_agent_rsp_fifo.clk_reset</name>
                <end>dma_control_0_RdDCS_slave_agent_rsp_fifo/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/dma_control_0_RdDCS_slave_translator.reset</name>
                <end>dma_control_0_RdDCS_slave_translator/reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/DUT_rxm_bar0_agent.clk_reset</name>
                <end>DUT_rxm_bar0_agent/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/DUT_rxm_bar0_translator.reset</name>
                <end>DUT_rxm_bar0_translator/reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar0_translator_reset_reset_bridge.clk</name>
                <end>DUT_rxm_bar0_translator_reset_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <end>avalon_st_adapter_001/in_rst_0</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/dma_control_0_WrDCS_slave_agent.clk_reset</name>
                <end>dma_control_0_WrDCS_slave_agent/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/DUT_rxm_bar0_limiter.clk_reset</name>
                <end>DUT_rxm_bar0_limiter/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.DUT_rxm_bar0_translator_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x100,0x200</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x100:both:1:0:0:1,1:10:0x100:0x200:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x100</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>17.1</version>
            <name>router</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_router_171_oruwnoi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router.src/DUT_rxm_bar0_limiter.cmd_sink</name>
                <end>DUT_rxm_bar0_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>DUT_rxm_bar0_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>17.1</version>
            <name>cmd_demux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_demultiplexer_171_wuqxuai</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_limiter.cmd_src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>DUT_rxm_bar0_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_limiter.cmd_valid/cmd_demux.sink_valid</name>
                <end>cmd_demux/sink_valid</end>
                <start>DUT_rxm_bar0_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux.src1/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>17.1</version>
            <name>router_001</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_router_171_j5jg6hi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCS_slave_agent.rp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>dma_control_0_RdDCS_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_001.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_Resetn_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>17.1</version>
            <name>dma_control_0_Resetn_reset_bridge</name>
            <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_Resetn_reset_bridge.clk</name>
                <end>dma_control_0_Resetn_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.dma_control_0_Resetn_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_RdDCS_slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>17.1</version>
            <name>dma_control_0_RdDCS_slave_agent_rsp_fifo</name>
            <uniqueName>altera_avalon_sc_fifo</uniqueName>
            <fixedName>altera_avalon_sc_fifo</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDCS_slave_agent_rsp_fifo.clk</name>
                <end>dma_control_0_RdDCS_slave_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCS_slave_agent_rsp_fifo.out/dma_control_0_RdDCS_slave_agent.rf_sink</name>
                <end>dma_control_0_RdDCS_slave_agent/rf_sink</end>
                <start>dma_control_0_RdDCS_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCS_slave_agent.rf_source/dma_control_0_RdDCS_slave_agent_rsp_fifo.in</name>
                <end>dma_control_0_RdDCS_slave_agent_rsp_fifo/in</end>
                <start>dma_control_0_RdDCS_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/dma_control_0_RdDCS_slave_agent_rsp_fifo.clk_reset</name>
                <end>dma_control_0_RdDCS_slave_agent_rsp_fifo/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.dma_control_0_RdDCS_slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>17.1</version>
            <name>router_002</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_router_171_j5jg6hi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_WrDCS_slave_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>dma_control_0_WrDCS_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_002.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>DUT_rxm_bar0_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>DUT_rxm_bar0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_coreclkout_hip_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>17.1</version>
            <name>DUT_coreclkout_hip_clock_bridge</name>
            <uniqueName>ep_g3x8_avmm256_altera_clock_bridge_171_3753pdi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar0_translator.clk</name>
                <end>DUT_rxm_bar0_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDCS_slave_agent_rsp_fifo.clk</name>
                <end>dma_control_0_WrDCS_slave_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar0_agent.clk</name>
                <end>DUT_rxm_bar0_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDCS_slave_agent_rsp_fifo.clk</name>
                <end>dma_control_0_RdDCS_slave_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar0_limiter.clk</name>
                <end>DUT_rxm_bar0_limiter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDCS_slave_agent.clk</name>
                <end>dma_control_0_RdDCS_slave_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_Resetn_reset_bridge.clk</name>
                <end>dma_control_0_Resetn_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_clk_0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDCS_slave_agent.clk</name>
                <end>dma_control_0_WrDCS_slave_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <end>avalon_st_adapter_001/in_clk_0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar0_translator_reset_reset_bridge.clk</name>
                <end>DUT_rxm_bar0_translator_reset_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDCS_slave_translator.clk</name>
                <end>dma_control_0_RdDCS_slave_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDCS_slave_translator.clk</name>
                <end>dma_control_0_WrDCS_slave_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_3.DUT_coreclkout_hip_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>17.1</version>
        <name>rst_controller</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>onchip_memory2_0/reset2</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>rst_controller/clk</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>onchip_memory2_0/reset1</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>rst_controller/reset_in0</end>
            <start>DUT/app_nreset_status</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>rst_translator/in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ep_g3x8_avmm256.rst_controller</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">onchip_memory2_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>autoInitializationFileName</name>
            <value>ep_g3x8_avmm256_onchip_memory2_0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk1</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clk2</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk2</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset1</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>reset_req</name>
                        <role>reset_req</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk1</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset2</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset2</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>reset_req2</name>
                        <role>reset_req</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk2</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s1</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>10</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>clken</name>
                        <role>clken</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>chipselect</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>32768</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk1</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset1</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>32768</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s2</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>address2</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>10</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>chipselect2</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>clken2</name>
                        <role>clken</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>write2</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>readdata2</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>writedata2</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>byteenable2</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>32768</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk2</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset2</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>32768</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_onchip_memory2</className>
        <version>17.1</version>
        <displayName>On-Chip Memory (RAM or ROM)</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>autoInitializationFileName</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>UNIQUE_ID</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>NONE</parameterDefaultValue>
                <parameterName>deviceFamily</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>NONE</parameterDefaultValue>
                <parameterName>deviceFeatures</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FEATURES</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>s1</key>
                <value>
                    <connectionPointName>s1</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s1' start='0x0' end='0x8000' datawidth='256' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>15</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>256</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>s2</key>
                <value>
                    <connectionPointName>s2</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s2' start='0x0' end='0x8000' datawidth='256' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>15</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>256</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>deviceFamily</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>deviceFeatures</name>
            <value>ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 0 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 0 HAS_SPEED_GRADE_OFFSET 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_TIMING_CLOSURE_CORNERS 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 1 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 1 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 1 USES_SECOND_GENERATION_PART_INFO 1 USES_SECOND_GENERATION_POWER_ANALYZER 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>ep_g3x8_avmm256_onchip_memory2_0</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>ep_g3x8_avmm256_onchip_memory2_0</fileSetName>
            <fileSetFixedName>ep_g3x8_avmm256_onchip_memory2_0</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ep_g3x8_avmm256_onchip_memory2_0</fileSetName>
            <fileSetFixedName>ep_g3x8_avmm256_onchip_memory2_0</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ep_g3x8_avmm256_onchip_memory2_0</fileSetName>
            <fileSetFixedName>ep_g3x8_avmm256_onchip_memory2_0</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ep_g3x8_avmm256/ep_g3x8_avmm256_onchip_memory2_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.CONTENTS_INFO</key>
            <value>""</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.DUAL_PORT</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE</key>
            <value>AUTO</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INIT_CONTENTS_FILE</key>
            <value>ep_g3x8_avmm256_onchip_memory2_0_onchip_memory2_0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INIT_MEM_CONTENT</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.INSTANCE_ID</key>
            <value>NONE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.RAM_BLOCK_TYPE</key>
            <value>AUTO</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.READ_DURING_WRITE_MODE</key>
            <value>DONT_CARE</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SINGLE_CLOCK_OP</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SIZE_MULTIPLE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.SIZE_VALUE</key>
            <value>32768</value>
        </entry>
        <entry>
            <key>embeddedsw.CMacro.WRITABLE</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR</key>
            <value>SIM_DIR</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.GENERATE_DAT_SYM</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.GENERATE_HEX</key>
            <value>1</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.HAS_BYTE_LANE</key>
            <value>0</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.HEX_INSTALL_DIR</key>
            <value>QPF_DIR</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH</key>
            <value>256</value>
        </entry>
        <entry>
            <key>embeddedsw.memoryInfo.MEM_INIT_FILENAME</key>
            <value>ep_g3x8_avmm256_onchip_memory2_0_onchip_memory2_0</value>
        </entry>
        <entry>
            <key>postgeneration.simulation.init_file.param_name</key>
            <value>INIT_FILE</value>
        </entry>
        <entry>
            <key>postgeneration.simulation.init_file.type</key>
            <value>MEM_INIT</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>onchip_memory2_0</name>
        <uniqueName>ep_g3x8_avmm256_onchip_memory2_0</uniqueName>
        <fixedName>ep_g3x8_avmm256_onchip_memory2_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>onchip_memory2_0/reset2</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>onchip_memory2_0/reset1</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>onchip_memory2_0/s1</end>
            <start>mm_interconnect_1/onchip_memory2_0_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>onchip_memory2_0/clk1</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>onchip_memory2_0/s2</end>
            <start>mm_interconnect_2/onchip_memory2_0_s2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>onchip_memory2_0/clk2</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
        </incidentConnections>
        <path>ep_g3x8_avmm256.onchip_memory2_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_translator</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ACTIVE_LOW_RESET</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_INPUT_ENABLE</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNCHRONOUS_EDGES</name>
            <value>deassert</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_translator</className>
        <version>17.1</version>
        <name>rst_translator</name>
        <uniqueName>ep_g3x8_avmm256_altera_reset_translator_171_mtsqxyi</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>mm_interconnect_1/onchip_memory2_0_reset1_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>mm_interconnect_3/DUT_rxm_bar0_translator_reset_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>mm_interconnect_3/dma_control_0_Resetn_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>mm_interconnect_1/dma_control_0_Resetn_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>mm_interconnect_0/dma_control_0_RdDCM_Master_translator_reset_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>avalon_st_adapter_001/in_rst_0</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>mm_interconnect_2/onchip_memory2_0_reset2_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>avalon_st_adapter/in_rst_0</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>rst_translator/clk</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>mm_interconnect_0/dma_control_0_Resetn_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>rst_translator/in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ep_g3x8_avmm256.rst_translator</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">avalon_st_adapter_001</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>inBitsPerSymbol</name>
            <value>160</value>
          </parameter>
          <parameter>
            <name>inChannelWidth</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inDataWidth</name>
            <value>160</value>
          </parameter>
          <parameter>
            <name>inEmptyWidth</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>inErrorDescriptor</name>
            <value></value>
          </parameter>
          <parameter>
            <name>inErrorWidth</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inMaxChannel</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inReadyLatency</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inUseEmptyPort</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inUsePackets</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inUseReady</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>inUseValid</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>outChannelWidth</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>outDataWidth</name>
            <value>160</value>
          </parameter>
          <parameter>
            <name>outEmptyWidth</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>outErrorDescriptor</name>
            <value></value>
          </parameter>
          <parameter>
            <name>outErrorWidth</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>outMaxChannel</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>outReadyLatency</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>outUseEmptyPort</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>outUseReady</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>outUseValid</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_avalon_st_adapter</className>
        <version>17.1</version>
        <name>avalon_st_adapter_001</name>
        <uniqueName>ep_g3x8_avmm256_altera_avalon_st_adapter_171_5moluky</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>17.1</version>
            <end>DUT/wr_ast_rx</end>
            <start>avalon_st_adapter_001/out_0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>avalon_st_adapter_001/in_clk_0</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>avalon_st_adapter_001/in_rst_0</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>17.1</version>
            <end>avalon_st_adapter_001/in_0</end>
            <start>dma_control_0/WrDMA_Tx</start>
          </incidentConnection>
        </incidentConnections>
        <path>ep_g3x8_avmm256.avalon_st_adapter_001</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">rst_bridge_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>17.1</version>
            <name>rst_bridge_0</name>
            <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                <end>rst_bridge_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>rst_bridge_0.out_reset/timing_adapter_0.reset</name>
                <end>timing_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.avalon_st_adapter_001.rst_bridge_0</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">timing_adapter_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>160</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inSymbolsPerBeat</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inUseEmpty</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>NO</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>inUseReady</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>inUseValid</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>outReadyLatency</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>outUseReady</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>outUseValid</name>
                <value>true</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>timing_adapter</className>
            <version>17.1</version>
            <name>timing_adapter_0</name>
            <uniqueName>ep_g3x8_avmm256_timing_adapter_171_cjew6aq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>rst_bridge_0.out_reset/timing_adapter_0.reset</name>
                <end>timing_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>clk_bridge_0.out_clk/timing_adapter_0.clk</name>
                <end>timing_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.avalon_st_adapter_001.timing_adapter_0</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">clk_bridge_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>17.1</version>
            <name>clk_bridge_0</name>
            <uniqueName>ep_g3x8_avmm256_altera_clock_bridge_171_3753pdi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                <end>rst_bridge_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>clk_bridge_0.out_clk/timing_adapter_0.clk</name>
                <end>timing_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.avalon_st_adapter_001.clk_bridge_0</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">dma_control_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>MsiInterface</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>MsiInterface_i</name>
                        <role>msi_intfc</role>
                        <direction>Input</direction>
                        <width>82</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>RdDCM_Master</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>RdDCMAddress_o</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>RdDCMWrite_o</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>RdDCMWriteData_o</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>RdDCMRead_o</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>RdDCMByteEnable_o</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>RdDCMWaitRequest_i</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>RdDCMReadData_i</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>RdDCMReadDataValid_i</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>Resetn</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>RdDCS_slave</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>RdDCSChipSelect_i</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>RdDCSWrite_i</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>RdDCSAddress_i</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>RdDCSWriteData_i</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>RdDCSByteEnable_i</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>RdDCSWaitRequest_o</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>RdDCSRead_i</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>RdDCSReadData_o</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>256</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>Resetn</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>RdDMA_Rx</name>
                <type>avalon_streaming</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>RdDmaRxData_i</name>
                        <role>data</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>RdDmaRxValid_i</name>
                        <role>valid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>Resetn</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>RdDMA_Tx</name>
                <type>avalon_streaming</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>RdDmaTxData_o</name>
                        <role>data</role>
                        <direction>Output</direction>
                        <width>160</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>RdDmaTxValid_o</name>
                        <role>valid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>RdDmaTxReady_i</name>
                        <role>ready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>Resetn</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>160</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>RdDTS_slave</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>RdDTSChipSelect_i</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>RdDTSWrite_i</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>RdDTSBurstCount_i</name>
                        <role>burstcount</role>
                        <direction>Input</direction>
                        <width>5</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>RdDTSAddress_i</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>RdDTSWriteData_i</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>RdDTSWaitRequest_o</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>8192</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>Resetn</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>Resetn</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>Rstn_i</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>BOTH</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>WrDCM_Master</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>WrDCMAddress_o</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>WrDCMWrite_o</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>WrDCMWriteData_o</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>WrDCMRead_o</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>WrDCMByteEnable_o</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>WrDCMWaitRequest_i</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>WrDCMReadDataValid_i</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>WrDCMReadData_i</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>Resetn</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>WrDCS_slave</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>WrDCSChipSelect_i</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>WrDCSWrite_i</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>WrDCSAddress_i</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>WrDCSWriteData_i</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>WrDCSByteEnable_i</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>WrDCSWaitRequest_o</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>WrDCSRead_i</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>WrDCSReadData_o</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>256</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>Resetn</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>WrDMA_Rx</name>
                <type>avalon_streaming</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>WrDmaRxData_i</name>
                        <role>data</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>WrDmaRxValid_i</name>
                        <role>valid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>Resetn</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>WrDMA_Tx</name>
                <type>avalon_streaming</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>WrDmaTxData_o</name>
                        <role>data</role>
                        <direction>Output</direction>
                        <width>160</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>WrDmaTxValid_o</name>
                        <role>valid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>WrDmaTxReady_i</name>
                        <role>ready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>Resetn</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>160</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>WrDTS_slave</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>WrDTSChipSelect_i</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>WrDTSWrite_i</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>WrDTSBurstCount_i</name>
                        <role>burstcount</role>
                        <direction>Input</direction>
                        <width>5</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>WrDTSAddress_i</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>WrDTSWriteData_i</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>WrDTSWaitRequest_o</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>8192</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>Resetn</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clock</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>Clk_i</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>250000000</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>dma_control</className>
        <version>17.1</version>
        <displayName>Example : DMA Descriptor Controller for PCI Express</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>RdDCS_slave</key>
                <value>
                    <connectionPointName>RdDCS_slave</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='RdDCS_slave' start='0x0' end='0x100' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>RdDTS_slave</key>
                <value>
                    <connectionPointName>RdDTS_slave</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='RdDTS_slave' start='0x0' end='0x2000' datawidth='256' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>13</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>256</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>WrDCS_slave</key>
                <value>
                    <connectionPointName>WrDCS_slave</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='WrDCS_slave' start='0x0' end='0x100' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>WrDTS_slave</key>
                <value>
                    <connectionPointName>WrDTS_slave</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='WrDTS_slave' start='0x0' end='0x2000' datawidth='256' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>13</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>256</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>ep_g3x8_avmm256_dma_control_0</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>ep_g3x8_avmm256_dma_control_0</fileSetName>
            <fileSetFixedName>ep_g3x8_avmm256_dma_control_0</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ep_g3x8_avmm256_dma_control_0</fileSetName>
            <fileSetFixedName>ep_g3x8_avmm256_dma_control_0</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ep_g3x8_avmm256_dma_control_0</fileSetName>
            <fileSetFixedName>ep_g3x8_avmm256_dma_control_0</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ep_g3x8_avmm256/ep_g3x8_avmm256_dma_control_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>dma_control_0</name>
        <uniqueName>ep_g3x8_avmm256_dma_control_0</uniqueName>
        <fixedName>ep_g3x8_avmm256_dma_control_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>dma_control_0/clock</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>dma_control_0/Resetn</end>
            <start>DUT/app_nreset_status</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>mm_interconnect_0/dma_control_0_RdDCM_Master</end>
            <start>dma_control_0/RdDCM_Master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>dma_control_0/MsiInterface</end>
            <start>DUT/msi_intfc</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>17.1</version>
            <end>dma_control_0/WrDMA_Rx</end>
            <start>DUT/wr_ast_tx</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>17.1</version>
            <end>avalon_st_adapter_001/in_0</end>
            <start>dma_control_0/WrDMA_Tx</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>dma_control_0/RdDTS_slave</end>
            <start>mm_interconnect_1/dma_control_0_RdDTS_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>dma_control_0/WrDTS_slave</end>
            <start>mm_interconnect_1/dma_control_0_WrDTS_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>17.1</version>
            <end>avalon_st_adapter/in_0</end>
            <start>dma_control_0/RdDMA_Tx</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>17.1</version>
            <end>dma_control_0/RdDMA_Rx</end>
            <start>DUT/rd_ast_tx</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>mm_interconnect_0/dma_control_0_WrDCM_Master</end>
            <start>dma_control_0/WrDCM_Master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>dma_control_0/WrDCS_slave</end>
            <start>mm_interconnect_3/dma_control_0_WrDCS_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>dma_control_0/RdDCS_slave</end>
            <start>mm_interconnect_3/dma_control_0_RdDCS_slave</start>
          </incidentConnection>
        </incidentConnections>
        <path>ep_g3x8_avmm256.dma_control_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">DUT</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_RXM_IRQ_INTERRUPTS_USED</name>
            <value>-1</value>
          </parameter>
          <parameter>
            <name>base_device</name>
            <value>NIGHTFURY5</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>app_nreset_status</name>
                <type>reset</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>app_nreset_status</name>
                        <role>reset_n</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedDirectReset</key>
                        </entry>
                        <entry>
                            <key>associatedResetSinks</key>
                            <value>none</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>BOTH</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>coreclkout_hip</name>
                <type>clock</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>coreclkout_hip</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedDirectClock</key>
                        </entry>
                        <entry>
                            <key>clockRate</key>
                            <value>250000000</value>
                        </entry>
                        <entry>
                            <key>clockRateKnown</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>cra</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>cra_chipselect_i</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>cra_address_i</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>14</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>cra_byteenable_i</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>cra_read_i</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>cra_readdata_o</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>cra_write_i</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>cra_writedata_i</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>cra_waitrequest_o</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>16384</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>dma_rd_master</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>rd_dma_address_o</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rd_dma_write_o</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rd_dma_write_data_o</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rd_dma_wait_request_i</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rd_dma_burst_count_o</name>
                        <role>burstcount</role>
                        <direction>Output</direction>
                        <width>5</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rd_dma_byte_enable_o</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>64</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>dma_wr_master</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>wr_dma_address_o</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>wr_dma_read_o</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>wr_dma_read_data_i</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>wr_dma_wait_request_i</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>wr_dma_burst_count_o</name>
                        <role>burstcount</role>
                        <direction>Output</direction>
                        <width>5</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>wr_dma_read_data_valid_i</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>64</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>hip_ctrl</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>test_in</name>
                        <role>test_in</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>simu_mode_pipe</name>
                        <role>simu_mode_pipe</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>hip_pipe</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sim_pipe_pclk_in</name>
                        <role>sim_pipe_pclk_in</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>sim_pipe_rate</name>
                        <role>sim_pipe_rate</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>sim_ltssmstate</name>
                        <role>sim_ltssmstate</role>
                        <direction>Output</direction>
                        <width>5</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>eidleinfersel0</name>
                        <role>eidleinfersel0</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>eidleinfersel1</name>
                        <role>eidleinfersel1</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>eidleinfersel2</name>
                        <role>eidleinfersel2</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>eidleinfersel3</name>
                        <role>eidleinfersel3</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>eidleinfersel4</name>
                        <role>eidleinfersel4</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>eidleinfersel5</name>
                        <role>eidleinfersel5</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>eidleinfersel6</name>
                        <role>eidleinfersel6</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>eidleinfersel7</name>
                        <role>eidleinfersel7</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>powerdown0</name>
                        <role>powerdown0</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>powerdown1</name>
                        <role>powerdown1</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>powerdown2</name>
                        <role>powerdown2</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>powerdown3</name>
                        <role>powerdown3</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>powerdown4</name>
                        <role>powerdown4</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>powerdown5</name>
                        <role>powerdown5</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>powerdown6</name>
                        <role>powerdown6</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>powerdown7</name>
                        <role>powerdown7</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxpolarity0</name>
                        <role>rxpolarity0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxpolarity1</name>
                        <role>rxpolarity1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxpolarity2</name>
                        <role>rxpolarity2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxpolarity3</name>
                        <role>rxpolarity3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxpolarity4</name>
                        <role>rxpolarity4</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxpolarity5</name>
                        <role>rxpolarity5</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxpolarity6</name>
                        <role>rxpolarity6</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxpolarity7</name>
                        <role>rxpolarity7</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txcompl0</name>
                        <role>txcompl0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txcompl1</name>
                        <role>txcompl1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txcompl2</name>
                        <role>txcompl2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txcompl3</name>
                        <role>txcompl3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txcompl4</name>
                        <role>txcompl4</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txcompl5</name>
                        <role>txcompl5</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txcompl6</name>
                        <role>txcompl6</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txcompl7</name>
                        <role>txcompl7</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdata0</name>
                        <role>txdata0</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdata1</name>
                        <role>txdata1</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdata2</name>
                        <role>txdata2</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdata3</name>
                        <role>txdata3</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdata4</name>
                        <role>txdata4</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdata5</name>
                        <role>txdata5</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdata6</name>
                        <role>txdata6</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdata7</name>
                        <role>txdata7</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdatak0</name>
                        <role>txdatak0</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdatak1</name>
                        <role>txdatak1</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdatak2</name>
                        <role>txdatak2</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdatak3</name>
                        <role>txdatak3</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdatak4</name>
                        <role>txdatak4</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdatak5</name>
                        <role>txdatak5</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdatak6</name>
                        <role>txdatak6</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdatak7</name>
                        <role>txdatak7</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txdetectrx0</name>
                        <role>txdetectrx0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdetectrx1</name>
                        <role>txdetectrx1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdetectrx2</name>
                        <role>txdetectrx2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdetectrx3</name>
                        <role>txdetectrx3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdetectrx4</name>
                        <role>txdetectrx4</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdetectrx5</name>
                        <role>txdetectrx5</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdetectrx6</name>
                        <role>txdetectrx6</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdetectrx7</name>
                        <role>txdetectrx7</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txelecidle0</name>
                        <role>txelecidle0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txelecidle1</name>
                        <role>txelecidle1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txelecidle2</name>
                        <role>txelecidle2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txelecidle3</name>
                        <role>txelecidle3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txelecidle4</name>
                        <role>txelecidle4</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txelecidle5</name>
                        <role>txelecidle5</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txelecidle6</name>
                        <role>txelecidle6</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txelecidle7</name>
                        <role>txelecidle7</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdeemph0</name>
                        <role>txdeemph0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdeemph1</name>
                        <role>txdeemph1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdeemph2</name>
                        <role>txdeemph2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdeemph3</name>
                        <role>txdeemph3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdeemph4</name>
                        <role>txdeemph4</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdeemph5</name>
                        <role>txdeemph5</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdeemph6</name>
                        <role>txdeemph6</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdeemph7</name>
                        <role>txdeemph7</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txmargin0</name>
                        <role>txmargin0</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txmargin1</name>
                        <role>txmargin1</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txmargin2</name>
                        <role>txmargin2</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txmargin3</name>
                        <role>txmargin3</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txmargin4</name>
                        <role>txmargin4</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txmargin5</name>
                        <role>txmargin5</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txmargin6</name>
                        <role>txmargin6</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txmargin7</name>
                        <role>txmargin7</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txswing0</name>
                        <role>txswing0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txswing1</name>
                        <role>txswing1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txswing2</name>
                        <role>txswing2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txswing3</name>
                        <role>txswing3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txswing4</name>
                        <role>txswing4</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txswing5</name>
                        <role>txswing5</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txswing6</name>
                        <role>txswing6</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txswing7</name>
                        <role>txswing7</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>phystatus0</name>
                        <role>phystatus0</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>phystatus1</name>
                        <role>phystatus1</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>phystatus2</name>
                        <role>phystatus2</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>phystatus3</name>
                        <role>phystatus3</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>phystatus4</name>
                        <role>phystatus4</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>phystatus5</name>
                        <role>phystatus5</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>phystatus6</name>
                        <role>phystatus6</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>phystatus7</name>
                        <role>phystatus7</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxdata0</name>
                        <role>rxdata0</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdata1</name>
                        <role>rxdata1</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdata2</name>
                        <role>rxdata2</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdata3</name>
                        <role>rxdata3</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdata4</name>
                        <role>rxdata4</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdata5</name>
                        <role>rxdata5</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdata6</name>
                        <role>rxdata6</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdata7</name>
                        <role>rxdata7</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdatak0</name>
                        <role>rxdatak0</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdatak1</name>
                        <role>rxdatak1</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdatak2</name>
                        <role>rxdatak2</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdatak3</name>
                        <role>rxdatak3</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdatak4</name>
                        <role>rxdatak4</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdatak5</name>
                        <role>rxdatak5</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdatak6</name>
                        <role>rxdatak6</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxdatak7</name>
                        <role>rxdatak7</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxelecidle0</name>
                        <role>rxelecidle0</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxelecidle1</name>
                        <role>rxelecidle1</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxelecidle2</name>
                        <role>rxelecidle2</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxelecidle3</name>
                        <role>rxelecidle3</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxelecidle4</name>
                        <role>rxelecidle4</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxelecidle5</name>
                        <role>rxelecidle5</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxelecidle6</name>
                        <role>rxelecidle6</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxelecidle7</name>
                        <role>rxelecidle7</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxstatus0</name>
                        <role>rxstatus0</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxstatus1</name>
                        <role>rxstatus1</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxstatus2</name>
                        <role>rxstatus2</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxstatus3</name>
                        <role>rxstatus3</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxstatus4</name>
                        <role>rxstatus4</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxstatus5</name>
                        <role>rxstatus5</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxstatus6</name>
                        <role>rxstatus6</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxstatus7</name>
                        <role>rxstatus7</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxvalid0</name>
                        <role>rxvalid0</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxvalid1</name>
                        <role>rxvalid1</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxvalid2</name>
                        <role>rxvalid2</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxvalid3</name>
                        <role>rxvalid3</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxvalid4</name>
                        <role>rxvalid4</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxvalid5</name>
                        <role>rxvalid5</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxvalid6</name>
                        <role>rxvalid6</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxvalid7</name>
                        <role>rxvalid7</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxdataskip0</name>
                        <role>rxdataskip0</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxdataskip1</name>
                        <role>rxdataskip1</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxdataskip2</name>
                        <role>rxdataskip2</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxdataskip3</name>
                        <role>rxdataskip3</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxdataskip4</name>
                        <role>rxdataskip4</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxdataskip5</name>
                        <role>rxdataskip5</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxdataskip6</name>
                        <role>rxdataskip6</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxdataskip7</name>
                        <role>rxdataskip7</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxblkst0</name>
                        <role>rxblkst0</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxblkst1</name>
                        <role>rxblkst1</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxblkst2</name>
                        <role>rxblkst2</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxblkst3</name>
                        <role>rxblkst3</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxblkst4</name>
                        <role>rxblkst4</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxblkst5</name>
                        <role>rxblkst5</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxblkst6</name>
                        <role>rxblkst6</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxblkst7</name>
                        <role>rxblkst7</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxsynchd0</name>
                        <role>rxsynchd0</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxsynchd1</name>
                        <role>rxsynchd1</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxsynchd2</name>
                        <role>rxsynchd2</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxsynchd3</name>
                        <role>rxsynchd3</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxsynchd4</name>
                        <role>rxsynchd4</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxsynchd5</name>
                        <role>rxsynchd5</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxsynchd6</name>
                        <role>rxsynchd6</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxsynchd7</name>
                        <role>rxsynchd7</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentcoeff0</name>
                        <role>currentcoeff0</role>
                        <direction>Output</direction>
                        <width>18</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentcoeff1</name>
                        <role>currentcoeff1</role>
                        <direction>Output</direction>
                        <width>18</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentcoeff2</name>
                        <role>currentcoeff2</role>
                        <direction>Output</direction>
                        <width>18</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentcoeff3</name>
                        <role>currentcoeff3</role>
                        <direction>Output</direction>
                        <width>18</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentcoeff4</name>
                        <role>currentcoeff4</role>
                        <direction>Output</direction>
                        <width>18</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentcoeff5</name>
                        <role>currentcoeff5</role>
                        <direction>Output</direction>
                        <width>18</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentcoeff6</name>
                        <role>currentcoeff6</role>
                        <direction>Output</direction>
                        <width>18</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentcoeff7</name>
                        <role>currentcoeff7</role>
                        <direction>Output</direction>
                        <width>18</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentrxpreset0</name>
                        <role>currentrxpreset0</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentrxpreset1</name>
                        <role>currentrxpreset1</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentrxpreset2</name>
                        <role>currentrxpreset2</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentrxpreset3</name>
                        <role>currentrxpreset3</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentrxpreset4</name>
                        <role>currentrxpreset4</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentrxpreset5</name>
                        <role>currentrxpreset5</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentrxpreset6</name>
                        <role>currentrxpreset6</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>currentrxpreset7</name>
                        <role>currentrxpreset7</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txsynchd0</name>
                        <role>txsynchd0</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txsynchd1</name>
                        <role>txsynchd1</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txsynchd2</name>
                        <role>txsynchd2</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txsynchd3</name>
                        <role>txsynchd3</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txsynchd4</name>
                        <role>txsynchd4</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txsynchd5</name>
                        <role>txsynchd5</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txsynchd6</name>
                        <role>txsynchd6</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txsynchd7</name>
                        <role>txsynchd7</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txblkst0</name>
                        <role>txblkst0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txblkst1</name>
                        <role>txblkst1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txblkst2</name>
                        <role>txblkst2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txblkst3</name>
                        <role>txblkst3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txblkst4</name>
                        <role>txblkst4</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txblkst5</name>
                        <role>txblkst5</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txblkst6</name>
                        <role>txblkst6</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txblkst7</name>
                        <role>txblkst7</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdataskip0</name>
                        <role>txdataskip0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdataskip1</name>
                        <role>txdataskip1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdataskip2</name>
                        <role>txdataskip2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdataskip3</name>
                        <role>txdataskip3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdataskip4</name>
                        <role>txdataskip4</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdataskip5</name>
                        <role>txdataskip5</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdataskip6</name>
                        <role>txdataskip6</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txdataskip7</name>
                        <role>txdataskip7</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rate0</name>
                        <role>rate0</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rate1</name>
                        <role>rate1</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rate2</name>
                        <role>rate2</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rate3</name>
                        <role>rate3</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rate4</name>
                        <role>rate4</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rate5</name>
                        <role>rate5</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rate6</name>
                        <role>rate6</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rate7</name>
                        <role>rate7</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>hip_serial</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_in0</name>
                        <role>rx_in0</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rx_in1</name>
                        <role>rx_in1</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rx_in2</name>
                        <role>rx_in2</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rx_in3</name>
                        <role>rx_in3</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rx_in4</name>
                        <role>rx_in4</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rx_in5</name>
                        <role>rx_in5</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rx_in6</name>
                        <role>rx_in6</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rx_in7</name>
                        <role>rx_in7</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>tx_out0</name>
                        <role>tx_out0</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>tx_out1</name>
                        <role>tx_out1</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>tx_out2</name>
                        <role>tx_out2</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>tx_out3</name>
                        <role>tx_out3</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>tx_out4</name>
                        <role>tx_out4</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>tx_out5</name>
                        <role>tx_out5</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>tx_out6</name>
                        <role>tx_out6</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>tx_out7</name>
                        <role>tx_out7</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>intx_intfc</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>intx_req_i</name>
                        <role>intx_req</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>intx_ack_o</name>
                        <role>intx_ack</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>msi_control</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>msi_control_o</name>
                        <role>msi_control</role>
                        <direction>Output</direction>
                        <width>16</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>msi_intfc</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>msi_intfc_o</name>
                        <role>msi_intfc</role>
                        <direction>Output</direction>
                        <width>82</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>msix_intfc</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>msix_intfc_o</name>
                        <role>msix_intfc</role>
                        <direction>Output</direction>
                        <width>16</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>npor</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>npor</name>
                        <role>npor</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>pin_perst</name>
                        <role>pin_perst</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rd_ast_rx</name>
                <type>avalon_streaming</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rd_ast_rx_valid_i</name>
                        <role>valid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rd_ast_rx_data_i</name>
                        <role>data</role>
                        <direction>Input</direction>
                        <width>160</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rd_ast_rx_ready_o</name>
                        <role>ready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>160</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>3</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rd_ast_tx</name>
                <type>avalon_streaming</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>rd_ast_tx_valid_o</name>
                        <role>valid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rd_ast_tx_data_o</name>
                        <role>data</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>refclk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>refclk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>100000000</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rxm_bar0</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>rxm_bar0_address_o</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_byteenable_o</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_readdata_i</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_writedata_o</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_read_o</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_write_o</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_readdatavalid_i</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar0_waitrequest_i</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>64</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rxm_bar4</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>rxm_bar4_address_o</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar4_byteenable_o</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar4_readdata_i</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar4_writedata_o</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar4_read_o</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar4_write_o</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar4_readdatavalid_i</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>rxm_bar4_waitrequest_i</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>4</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>64</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>txs</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>txs_address_i</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txs_chipselect_i</name>
                        <role>chipselect</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txs_byteenable_i</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txs_readdata_o</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txs_writedata_i</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>txs_read_i</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txs_write_i</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txs_readdatavalid_o</name>
                        <role>readdatavalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>txs_waitrequest_o</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>4294967296</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumReadLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumResponseLatency</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>waitrequestAllowance</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>wr_ast_rx</name>
                <type>avalon_streaming</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>wr_ast_rx_valid_i</name>
                        <role>valid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>wr_ast_rx_data_i</name>
                        <role>data</role>
                        <direction>Input</direction>
                        <width>160</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>wr_ast_rx_ready_o</name>
                        <role>ready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>160</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>3</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>wr_ast_tx</name>
                <type>avalon_streaming</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>wr_ast_tx_valid_o</name>
                        <role>valid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>wr_ast_tx_data_o</name>
                        <role>data</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>coreclkout_hip</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>app_nreset_status</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_pcie_a10_hip</className>
        <version>17.1</version>
        <displayName>Arria 10/ Cyclone 10 Hard IP for PCI Express</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>-1</parameterDefaultValue>
                <parameterName>AUTO_RXM_IRQ_INTERRUPTS_USED</parameterName>
                <parameterType>java.math.BigInteger</parameterType>
                <systemInfoArgs>rxm_irq</systemInfoArgs>
                <systemInfotype>INTERRUPTS_USED</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>Unknown</parameterDefaultValue>
                <parameterName>base_device</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>BASE_DEVICE</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>design_environment_hwtcl</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DESIGN_ENVIRONMENT</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>device_family</parameterDefaultValue>
                <parameterName>device_family</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>Unknown</parameterDefaultValue>
                <parameterName>part_trait_device</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>DEVICE</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>slave_address_map_0_hwtcl</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>rxm_bar0</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>slave_address_map_1_hwtcl</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>rxm_bar1</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>slave_address_map_2_hprxm_hwtcl</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>hprxm</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>slave_address_map_2_hwtcl</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>rxm_bar2</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>slave_address_map_3_hwtcl</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>rxm_bar3</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>slave_address_map_4_hwtcl</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>rxm_bar4</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>slave_address_map_5_hwtcl</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>rxm_bar5</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>coreclkout_hip</key>
                <value>
                    <connectionPointName>coreclkout_hip</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>250000000</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>cra</key>
                <value>
                    <connectionPointName>cra</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='cra' start='0x0' end='0x4000' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>14</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>rxm_bar0</key>
                <value>
                    <connectionPointName>rxm_bar0</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>9</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>rxm_bar4</key>
                <value>
                    <connectionPointName>rxm_bar4</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>15</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>txs</key>
                <value>
                    <connectionPointName>txs</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='txs' start='0x0' end='0x100000000' datawidth='32' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>32</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>design_environment_hwtcl</name>
            <value></value>
          </parameter>
          <parameter>
            <name>device_family</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>ep_g3x8_avmm256_DUT</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>ep_g3x8_avmm256_DUT</fileSetName>
            <fileSetFixedName>ep_g3x8_avmm256_DUT</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ep_g3x8_avmm256_DUT</fileSetName>
            <fileSetFixedName>ep_g3x8_avmm256_DUT</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ep_g3x8_avmm256_DUT</fileSetName>
            <fileSetFixedName>ep_g3x8_avmm256_DUT</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap>
        <entry>
            <key>testbench.partner.map.hip_ctrl</key>
            <value>pcie_tb.hip_ctrl</value>
        </entry>
        <entry>
            <key>testbench.partner.map.hip_pipe</key>
            <value>pcie_tb.hip_pipe</value>
        </entry>
        <entry>
            <key>testbench.partner.map.hip_serial</key>
            <value>pcie_tb.hip_serial</value>
        </entry>
        <entry>
            <key>testbench.partner.map.npor</key>
            <value>pcie_tb.npor</value>
        </entry>
        <entry>
            <key>testbench.partner.map.refclk</key>
            <value>pcie_tb.refclk</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.class</key>
            <value>altera_pcie_a10_tbed</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.apps_type_hwtcl</key>
            <value>6</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.bfm_drive_interface_clk_hwtcl</key>
            <value>1</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.bfm_drive_interface_control_hwtcl</key>
            <value>1</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.bfm_drive_interface_npor_hwtcl</key>
            <value>1</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.bfm_drive_interface_pipe_hwtcl</key>
            <value>1</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.enable_pipe32_phyip_ser_driver_hwtcl</key>
            <value>0</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.gen123_lane_rate_mode_hwtcl</key>
            <value>Gen3 (8.0 Gbps)</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.lane_mask_hwtcl</key>
            <value>x8</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.pll_refclk_freq_hwtcl</key>
            <value>100 MHz</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.port_type_hwtcl</key>
            <value>Native endpoint</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.parameter.serial_sim_hwtcl</key>
            <value>1</value>
        </entry>
        <entry>
            <key>testbench.partner.pcie_tb.version</key>
            <value>17.1</value>
        </entry>
    </assignmentValueMap>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>part_trait_device</name>
            <value>10AT115S2F45E2SG</value>
          </parameter>
          <parameter>
            <name>slave_address_map_0_hwtcl</name>
            <value>9</value>
          </parameter>
          <parameter>
            <name>slave_address_map_1_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slave_address_map_2_hprxm_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slave_address_map_2_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slave_address_map_3_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>slave_address_map_4_hwtcl</name>
            <value>15</value>
          </parameter>
          <parameter>
            <name>slave_address_map_5_hwtcl</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>DUT</name>
        <uniqueName>ep_g3x8_avmm256_DUT</uniqueName>
        <fixedName>ep_g3x8_avmm256_DUT</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>DUT/txs</end>
            <start>mm_interconnect_0/DUT_txs</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>mm_interconnect_2/DUT_dma_wr_master</end>
            <start>DUT/dma_wr_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>rst_controller/clk</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>dma_control_0/clock</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>dma_control_0/Resetn</end>
            <start>DUT/app_nreset_status</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>rst_controller/reset_in0</end>
            <start>DUT/app_nreset_status</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>dma_control_0/MsiInterface</end>
            <start>DUT/msi_intfc</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>17.1</version>
            <end>dma_control_0/WrDMA_Rx</end>
            <start>DUT/wr_ast_tx</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>avalon_st_adapter/in_clk_0</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>mm_interconnect_0/DUT_coreclkout_hip</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>mm_interconnect_1/DUT_dma_rd_master</end>
            <start>DUT/dma_rd_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>17.1</version>
            <end>DUT/wr_ast_rx</end>
            <start>avalon_st_adapter_001/out_0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>mm_interconnect_1/DUT_coreclkout_hip</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>mm_interconnect_2/DUT_coreclkout_hip</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>avalon_st_adapter_001/in_clk_0</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>17.1</version>
            <end>dma_control_0/RdDMA_Rx</end>
            <start>DUT/rd_ast_tx</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>rst_translator/clk</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>mm_interconnect_3/DUT_coreclkout_hip</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>mm_interconnect_3/DUT_rxm_bar0</end>
            <start>DUT/rxm_bar0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>onchip_memory2_0/clk1</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>17.1</version>
            <end>DUT/rd_ast_rx</end>
            <start>avalon_st_adapter/out_0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>mm_interconnect_1/DUT_rxm_bar4</end>
            <start>DUT/rxm_bar4</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>onchip_memory2_0/clk2</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
        </incidentConnections>
        <path>ep_g3x8_avmm256.DUT</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">clk_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk</name>
                <type>clock</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>clk_out</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedDirectClock</key>
                            <value>clk_in</value>
                        </entry>
                        <entry>
                            <key>clockRate</key>
                            <value>100000000</value>
                        </entry>
                        <entry>
                            <key>clockRateKnown</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clk_in</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>qsys.ui.export_name</key>
                            <value>clk</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>100000000</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clk_in_reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>qsys.ui.export_name</key>
                            <value>reset</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clk_reset</name>
                <type>reset</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>reset_n_out</name>
                        <role>reset_n</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedDirectReset</key>
                            <value>clk_in_reset</value>
                        </entry>
                        <entry>
                            <key>associatedResetSinks</key>
                            <value>clk_in_reset</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>clock_source</className>
        <displayName>Clock Source</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>inputClockFrequency</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>clk_in</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>clk</key>
                <value>
                    <connectionPointName>clk</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>100000000</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>clk_in</key>
                <value>
                    <connectionPointName>clk_in</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>0</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>ep_g3x8_avmm256_clk_0</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>ep_g3x8_avmm256_clk_0</fileSetName>
            <fileSetFixedName>ep_g3x8_avmm256_clk_0</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ep_g3x8_avmm256_clk_0</fileSetName>
            <fileSetFixedName>ep_g3x8_avmm256_clk_0</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ep_g3x8_avmm256_clk_0</fileSetName>
            <fileSetFixedName>ep_g3x8_avmm256_clk_0</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>inputClockFrequency</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ep_g3x8_avmm256/ep_g3x8_avmm256_clk_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clk_0</name>
        <uniqueName>ep_g3x8_avmm256_clk_0</uniqueName>
        <fixedName>ep_g3x8_avmm256_clk_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections></incidentConnections>
        <path>ep_g3x8_avmm256.clk_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value><![CDATA[add_instance {dma_control_0_RdDCM_Master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_READ} {1};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator} {SYNC_RESET} {0};add_instance {dma_control_0_WrDCM_Master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_READ} {1};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_translator} {SYNC_RESET} {0};add_instance {DUT_txs_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DUT_txs_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {DUT_txs_translator} {AV_DATA_W} {32};set_instance_parameter_value {DUT_txs_translator} {UAV_DATA_W} {32};set_instance_parameter_value {DUT_txs_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {DUT_txs_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DUT_txs_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {DUT_txs_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_txs_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_txs_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_txs_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_txs_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {DUT_txs_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_txs_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_txs_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DUT_txs_translator} {USE_READDATA} {1};set_instance_parameter_value {DUT_txs_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_txs_translator} {USE_READ} {1};set_instance_parameter_value {DUT_txs_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_txs_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_txs_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_txs_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DUT_txs_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {DUT_txs_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_txs_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {DUT_txs_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DUT_txs_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_txs_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DUT_txs_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_txs_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DUT_txs_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DUT_txs_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DUT_txs_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_txs_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_txs_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_txs_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DUT_txs_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_txs_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_txs_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_txs_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DUT_txs_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {DUT_txs_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_txs_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_txs_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_txs_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_txs_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_txs_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_txs_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_txs_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_control_0_RdDCM_Master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_QOS_H} {118};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_QOS_L} {118};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_DATA_SIDEBAND_H} {116};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_DATA_SIDEBAND_L} {116};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_ADDR_SIDEBAND_H} {115};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_ADDR_SIDEBAND_L} {115};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_BURST_TYPE_H} {114};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_BURST_TYPE_L} {113};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_CACHE_H} {128};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_CACHE_L} {125};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_THREAD_ID_H} {121};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_THREAD_ID_L} {121};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {ST_DATA_W} {134};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {ADDR_MAP} {<?xml version="1.0" encoding="UTF-8"?>
<address_map>
 <slave
   id="0"
   name="DUT_txs_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000100000000"
   responds="1"
   user_default="0" />
</address_map>
};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {ID} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_control_0_WrDCM_Master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_QOS_H} {118};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_QOS_L} {118};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_DATA_SIDEBAND_H} {116};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_DATA_SIDEBAND_L} {116};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_ADDR_SIDEBAND_H} {115};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_ADDR_SIDEBAND_L} {115};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_BURST_TYPE_H} {114};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_BURST_TYPE_L} {113};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_CACHE_H} {128};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_CACHE_L} {125};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_THREAD_ID_H} {121};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_THREAD_ID_L} {121};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {ST_DATA_W} {134};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {ADDR_MAP} {<?xml version="1.0" encoding="UTF-8"?>
<address_map>
 <slave
   id="0"
   name="DUT_txs_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000100000000"
   responds="1"
   user_default="0" />
</address_map>
};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {ID} {1};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_0_WrDCM_Master_agent} {USE_WRITERESPONSE} {0};add_instance {DUT_txs_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DUT_txs_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {DUT_txs_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {DUT_txs_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {DUT_txs_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {DUT_txs_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {DUT_txs_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {DUT_txs_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {DUT_txs_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {DUT_txs_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {DUT_txs_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {DUT_txs_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {DUT_txs_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {DUT_txs_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_txs_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {DUT_txs_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_txs_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {DUT_txs_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DUT_txs_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_txs_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_txs_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_txs_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {DUT_txs_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {DUT_txs_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {DUT_txs_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {DUT_txs_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DUT_txs_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {DUT_txs_agent} {ST_DATA_W} {134};set_instance_parameter_value {DUT_txs_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_txs_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_txs_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_txs_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_txs_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DUT_txs_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DUT_txs_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {DUT_txs_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DUT_txs_agent} {ID} {0};set_instance_parameter_value {DUT_txs_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_txs_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_txs_agent} {ECC_ENABLE} {0};add_instance {DUT_txs_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DUT_txs_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {99};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router} {PKT_TRANS_READ} {103};set_instance_parameter_value {router} {ST_DATA_W} {134};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x100000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {99};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_001} {ST_DATA_W} {134};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {99};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_002} {ST_DATA_W} {134};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {134};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {134};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {134};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {134};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {134};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {134};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {dma_control_0_Resetn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_control_0_Resetn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_control_0_Resetn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_control_0_Resetn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_control_0_Resetn_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {dma_control_0_RdDCM_Master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_control_0_RdDCM_Master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {DUT_coreclkout_hip_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_control_0_RdDCM_Master_translator.avalon_universal_master_0} {dma_control_0_RdDCM_Master_agent.av} {avalon};set_connection_parameter_value {dma_control_0_RdDCM_Master_translator.avalon_universal_master_0/dma_control_0_RdDCM_Master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_control_0_RdDCM_Master_translator.avalon_universal_master_0/dma_control_0_RdDCM_Master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_control_0_RdDCM_Master_translator.avalon_universal_master_0/dma_control_0_RdDCM_Master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_control_0_RdDCM_Master_translator.avalon_universal_master_0/dma_control_0_RdDCM_Master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_control_0_RdDCM_Master_translator.avalon_universal_master_0/dma_control_0_RdDCM_Master_agent.av} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_control_0_RdDCM_Master_translator.avalon_universal_master_0/dma_control_0_RdDCM_Master_agent.av} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_control_0_RdDCM_Master_translator.avalon_universal_master_0/dma_control_0_RdDCM_Master_agent.av} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_control_0_RdDCM_Master_translator.avalon_universal_master_0/dma_control_0_RdDCM_Master_agent.av} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_control_0_RdDCM_Master_translator.avalon_universal_master_0/dma_control_0_RdDCM_Master_agent.av} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_control_0_RdDCM_Master_translator.avalon_universal_master_0/dma_control_0_RdDCM_Master_agent.av} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_control_0_RdDCM_Master_translator.avalon_universal_master_0/dma_control_0_RdDCM_Master_agent.av} {interconnectType} {STANDARD};add_connection {rsp_mux.src} {dma_control_0_RdDCM_Master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/dma_control_0_RdDCM_Master_agent.rp} {qsys_mm.response};add_connection {dma_control_0_WrDCM_Master_translator.avalon_universal_master_0} {dma_control_0_WrDCM_Master_agent.av} {avalon};set_connection_parameter_value {dma_control_0_WrDCM_Master_translator.avalon_universal_master_0/dma_control_0_WrDCM_Master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_control_0_WrDCM_Master_translator.avalon_universal_master_0/dma_control_0_WrDCM_Master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_control_0_WrDCM_Master_translator.avalon_universal_master_0/dma_control_0_WrDCM_Master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_control_0_WrDCM_Master_translator.avalon_universal_master_0/dma_control_0_WrDCM_Master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_control_0_WrDCM_Master_translator.avalon_universal_master_0/dma_control_0_WrDCM_Master_agent.av} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_control_0_WrDCM_Master_translator.avalon_universal_master_0/dma_control_0_WrDCM_Master_agent.av} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_control_0_WrDCM_Master_translator.avalon_universal_master_0/dma_control_0_WrDCM_Master_agent.av} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_control_0_WrDCM_Master_translator.avalon_universal_master_0/dma_control_0_WrDCM_Master_agent.av} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_control_0_WrDCM_Master_translator.avalon_universal_master_0/dma_control_0_WrDCM_Master_agent.av} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_control_0_WrDCM_Master_translator.avalon_universal_master_0/dma_control_0_WrDCM_Master_agent.av} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_control_0_WrDCM_Master_translator.avalon_universal_master_0/dma_control_0_WrDCM_Master_agent.av} {interconnectType} {STANDARD};add_connection {rsp_mux_001.src} {dma_control_0_WrDCM_Master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/dma_control_0_WrDCM_Master_agent.rp} {qsys_mm.response};add_connection {DUT_txs_agent.m0} {DUT_txs_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};add_connection {DUT_txs_agent.rf_source} {DUT_txs_agent_rsp_fifo.in} {avalon_streaming};add_connection {DUT_txs_agent_rsp_fifo.out} {DUT_txs_agent.rf_sink} {avalon_streaming};add_connection {DUT_txs_agent.rdata_fifo_src} {DUT_txs_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {DUT_txs_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/DUT_txs_agent.cp} {qsys_mm.command};add_connection {dma_control_0_RdDCM_Master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {dma_control_0_RdDCM_Master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {dma_control_0_WrDCM_Master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {dma_control_0_WrDCM_Master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {DUT_txs_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {DUT_txs_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {dma_control_0_RdDCM_Master_translator.reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {dma_control_0_WrDCM_Master_translator.reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {DUT_txs_translator.reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {dma_control_0_RdDCM_Master_agent.clk_reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {dma_control_0_WrDCM_Master_agent.clk_reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {DUT_txs_agent.clk_reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {DUT_txs_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_RdDCM_Master_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_WrDCM_Master_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_txs_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_RdDCM_Master_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_WrDCM_Master_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_txs_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_txs_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_Resetn_reset_bridge.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.clk} {clock};add_interface {DUT_coreclkout_hip} {clock} {slave};set_interface_property {DUT_coreclkout_hip} {EXPORT_OF} {DUT_coreclkout_hip_clock_bridge.in_clk};add_interface {DUT_txs} {avalon} {master};set_interface_property {DUT_txs} {EXPORT_OF} {DUT_txs_translator.avalon_anti_slave_0};add_interface {dma_control_0_RdDCM_Master} {avalon} {slave};set_interface_property {dma_control_0_RdDCM_Master} {EXPORT_OF} {dma_control_0_RdDCM_Master_translator.avalon_anti_master_0};add_interface {dma_control_0_RdDCM_Master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_control_0_RdDCM_Master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_control_0_RdDCM_Master_translator_reset_reset_bridge.in_reset};add_interface {dma_control_0_Resetn_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_control_0_Resetn_reset_bridge_in_reset} {EXPORT_OF} {dma_control_0_Resetn_reset_bridge.in_reset};add_interface {dma_control_0_WrDCM_Master} {avalon} {slave};set_interface_property {dma_control_0_WrDCM_Master} {EXPORT_OF} {dma_control_0_WrDCM_Master_translator.avalon_anti_master_0};set_module_assignment {interconnect_id.DUT.txs} {0};set_module_assignment {interconnect_id.dma_control_0.RdDCM_Master} {0};set_module_assignment {interconnect_id.dma_control_0.WrDCM_Master} {1};]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>17.1</version>
        <name>mm_interconnect_0</name>
        <uniqueName>ep_g3x8_avmm256_altera_mm_interconnect_171_7t36psq</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>DUT/txs</end>
            <start>mm_interconnect_0/DUT_txs</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>mm_interconnect_0/dma_control_0_RdDCM_Master</end>
            <start>dma_control_0/RdDCM_Master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>mm_interconnect_0/dma_control_0_RdDCM_Master_translator_reset_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>mm_interconnect_0/dma_control_0_WrDCM_Master</end>
            <start>dma_control_0/WrDCM_Master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>mm_interconnect_0/dma_control_0_Resetn_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>mm_interconnect_0/DUT_coreclkout_hip</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
        </incidentConnections>
        <path>ep_g3x8_avmm256.mm_interconnect_0</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">DUT_txs_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>9</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>17.1</version>
            <name>DUT_txs_agent_rsp_fifo</name>
            <uniqueName>altera_avalon_sc_fifo</uniqueName>
            <fixedName>altera_avalon_sc_fifo</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_txs_agent_rsp_fifo.out/DUT_txs_agent.rf_sink</name>
                <end>DUT_txs_agent/rf_sink</end>
                <start>DUT_txs_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/DUT_txs_agent_rsp_fifo.clk_reset</name>
                <end>DUT_txs_agent_rsp_fifo/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_txs_agent.rf_source/DUT_txs_agent_rsp_fifo.in</name>
                <end>DUT_txs_agent_rsp_fifo/in</end>
                <start>DUT_txs_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_txs_agent_rsp_fifo.clk</name>
                <end>DUT_txs_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.DUT_txs_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x100000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x100000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>17.1</version>
            <name>router_001</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_router_171_23jcmrq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_WrDCM_Master_agent.cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>dma_control_0_WrDCM_Master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_WrDCM_Master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value><![CDATA[<?xml version="1.0" encoding="UTF-8"?>
<address_map>
 <slave
   id="0"
   name="DUT_txs_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000100000000"
   responds="1"
   user_default="0" />
</address_map>
]]></value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>17.1</version>
            <name>dma_control_0_WrDCM_Master_agent</name>
            <uniqueName>altera_merlin_master_agent</uniqueName>
            <fixedName>altera_merlin_master_agent</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>dma_control_0_WrDCM_Master_translator.avalon_universal_master_0/dma_control_0_WrDCM_Master_agent.av</name>
                <end>dma_control_0_WrDCM_Master_agent/av</end>
                <start>dma_control_0_WrDCM_Master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_WrDCM_Master_agent.cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>dma_control_0_WrDCM_Master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDCM_Master_agent.clk</name>
                <end>dma_control_0_WrDCM_Master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/dma_control_0_WrDCM_Master_agent.clk_reset</name>
                <end>dma_control_0_WrDCM_Master_agent/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_mux_001.src/dma_control_0_WrDCM_Master_agent.rp</name>
                <end>dma_control_0_WrDCM_Master_agent/rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.dma_control_0_WrDCM_Master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_Resetn_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>17.1</version>
            <name>dma_control_0_Resetn_reset_bridge</name>
            <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_Resetn_reset_bridge.clk</name>
                <end>dma_control_0_Resetn_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.dma_control_0_Resetn_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>17.1</version>
            <name>cmd_demux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_demultiplexer_171_xojy6ca</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>17.1</version>
            <name>rsp_demux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_demultiplexer_171_bdho4xy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_002.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux.src1/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_txs_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>17.1</version>
            <name>DUT_txs_translator</name>
            <uniqueName>altera_merlin_slave_translator</uniqueName>
            <fixedName>altera_merlin_slave_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/DUT_txs_translator.reset</name>
                <end>DUT_txs_translator/reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_txs_translator.clk</name>
                <end>DUT_txs_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0</name>
                <end>DUT_txs_translator/avalon_universal_slave_0</end>
                <start>DUT_txs_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.DUT_txs_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">avalon_st_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inDataWidth</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>inEmptyWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUseReady</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inUseValid</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outDataWidth</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>outEmptyWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>outErrorWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseEmptyPort</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseReady</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outUseValid</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments>
              <interconnectAssignment>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </interconnectAssignment>
              <interconnectAssignment>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>0</value>
              </interconnectAssignment>
            </interconnectAssignments>
            <className>altera_avalon_st_adapter</className>
            <version>17.1</version>
            <name>avalon_st_adapter</name>
            <uniqueName>ep_g3x8_avmm256_altera_avalon_st_adapter_171_yxzsrmq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_0</end>
                <start>DUT_txs_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_rst_0</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_clk_0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>DUT_txs_agent/rdata_fifo_sink</end>
                <start>avalon_st_adapter/out_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.avalon_st_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">clk_bridge_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>DERIVED_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_CLOCK_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_clock_bridge</className>
                <version>17.1</version>
                <name>clk_bridge_0</name>
                <uniqueName>ep_g3x8_avmm256_altera_clock_bridge_171_3753pdi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                    <end>rst_bridge_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                    <end>error_adapter_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_0.avalon_st_adapter.clk_bridge_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">rst_bridge_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ACTIVE_LOW_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNCHRONOUS_EDGES</name>
                    <value>deassert</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_bridge</className>
                <version>17.1</version>
                <name>rst_bridge_0</name>
                <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                    <end>rst_bridge_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>17.1</version>
                    <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                    <end>error_adapter_0/reset</end>
                    <start>rst_bridge_0/out_reset</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_0.avalon_st_adapter.rst_bridge_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">error_adapter_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>inBitsPerSymbol</name>
                    <value>34</value>
                  </parameter>
                  <parameter>
                    <name>inChannelWidth</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inErrorDescriptor</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>inErrorWidth</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inMaxChannel</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inReadyLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inSymbolsPerBeat</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>inUseEmpty</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>inUseEmptyPort</name>
                    <value>NO</value>
                  </parameter>
                  <parameter>
                    <name>inUsePackets</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>inUseReady</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>outErrorDescriptor</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>outErrorWidth</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>error_adapter</className>
                <version>17.1</version>
                <name>error_adapter_0</name>
                <uniqueName>ep_g3x8_avmm256_error_adapter_171_nt3czwq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>17.1</version>
                    <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                    <end>error_adapter_0/reset</end>
                    <start>rst_bridge_0/out_reset</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                    <end>error_adapter_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_0.avalon_st_adapter.error_adapter_0</path>
              </instanceData>
              <children></children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x100000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x100000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>17.1</version>
            <name>router</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_router_171_23jcmrq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>dma_control_0_RdDCM_Master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>17.1</version>
            <name>cmd_mux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_multiplexer_171_iamyjly</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux_001.src0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_mux.src/DUT_txs_agent.cp</name>
                <end>DUT_txs_agent/cp</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_RdDCM_Master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>17.1</version>
            <name>dma_control_0_RdDCM_Master_translator</name>
            <uniqueName>altera_merlin_master_translator</uniqueName>
            <fixedName>altera_merlin_master_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDCM_Master_translator.clk</name>
                <end>dma_control_0_RdDCM_Master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/dma_control_0_RdDCM_Master_translator.reset</name>
                <end>dma_control_0_RdDCM_Master_translator/reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator.avalon_universal_master_0/dma_control_0_RdDCM_Master_agent.av</name>
                <end>dma_control_0_RdDCM_Master_agent/av</end>
                <start>dma_control_0_RdDCM_Master_translator/avalon_universal_master_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.dma_control_0_RdDCM_Master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>17.1</version>
            <name>router_002</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_router_171_vyttjzq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_002.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_txs_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>DUT_txs_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>17.1</version>
            <name>cmd_demux_001</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_demultiplexer_171_xojy6ca</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux_001.src0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.cmd_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>17.1</version>
            <name>rsp_mux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_multiplexer_171_lgwlboa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_mux.src/dma_control_0_RdDCM_Master_agent.rp</name>
                <end>dma_control_0_RdDCM_Master_agent/rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_coreclkout_hip_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>17.1</version>
            <name>DUT_coreclkout_hip_clock_bridge</name>
            <uniqueName>ep_g3x8_avmm256_altera_clock_bridge_171_3753pdi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_txs_translator.clk</name>
                <end>DUT_txs_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_Resetn_reset_bridge.clk</name>
                <end>dma_control_0_Resetn_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_clk_0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDCM_Master_translator_reset_reset_bridge.clk</name>
                <end>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDCM_Master_translator.clk</name>
                <end>dma_control_0_WrDCM_Master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_txs_agent_rsp_fifo.clk</name>
                <end>DUT_txs_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDCM_Master_agent.clk</name>
                <end>dma_control_0_WrDCM_Master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDCM_Master_agent.clk</name>
                <end>dma_control_0_RdDCM_Master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_txs_agent.clk</name>
                <end>DUT_txs_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDCM_Master_translator.clk</name>
                <end>dma_control_0_RdDCM_Master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.DUT_coreclkout_hip_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_WrDCM_Master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>17.1</version>
            <name>dma_control_0_WrDCM_Master_translator</name>
            <uniqueName>altera_merlin_master_translator</uniqueName>
            <fixedName>altera_merlin_master_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/dma_control_0_WrDCM_Master_translator.reset</name>
                <end>dma_control_0_WrDCM_Master_translator/reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>dma_control_0_WrDCM_Master_translator.avalon_universal_master_0/dma_control_0_WrDCM_Master_agent.av</name>
                <end>dma_control_0_WrDCM_Master_agent/av</end>
                <start>dma_control_0_WrDCM_Master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDCM_Master_translator.clk</name>
                <end>dma_control_0_WrDCM_Master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.dma_control_0_WrDCM_Master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_RdDCM_Master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value><![CDATA[<?xml version="1.0" encoding="UTF-8"?>
<address_map>
 <slave
   id="0"
   name="DUT_txs_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000100000000"
   responds="1"
   user_default="0" />
</address_map>
]]></value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>17.1</version>
            <name>dma_control_0_RdDCM_Master_agent</name>
            <uniqueName>altera_merlin_master_agent</uniqueName>
            <fixedName>altera_merlin_master_agent</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDCM_Master_agent.clk</name>
                <end>dma_control_0_RdDCM_Master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/dma_control_0_RdDCM_Master_agent.clk_reset</name>
                <end>dma_control_0_RdDCM_Master_agent/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_mux.src/dma_control_0_RdDCM_Master_agent.rp</name>
                <end>dma_control_0_RdDCM_Master_agent/rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>dma_control_0_RdDCM_Master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator.avalon_universal_master_0/dma_control_0_RdDCM_Master_agent.av</name>
                <end>dma_control_0_RdDCM_Master_agent/av</end>
                <start>dma_control_0_RdDCM_Master_translator/avalon_universal_master_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.dma_control_0_RdDCM_Master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_txs_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>17.1</version>
            <name>DUT_txs_agent</name>
            <uniqueName>altera_merlin_slave_agent</uniqueName>
            <fixedName>altera_merlin_slave_agent</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_0</end>
                <start>DUT_txs_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_txs_agent_rsp_fifo.out/DUT_txs_agent.rf_sink</name>
                <end>DUT_txs_agent/rf_sink</end>
                <start>DUT_txs_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_txs_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>DUT_txs_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_txs_agent.rf_source/DUT_txs_agent_rsp_fifo.in</name>
                <end>DUT_txs_agent_rsp_fifo/in</end>
                <start>DUT_txs_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_txs_agent.clk</name>
                <end>DUT_txs_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/DUT_txs_agent.clk_reset</name>
                <end>DUT_txs_agent/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_mux.src/DUT_txs_agent.cp</name>
                <end>DUT_txs_agent/cp</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>DUT_txs_agent/rdata_fifo_sink</end>
                <start>avalon_st_adapter/out_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>DUT_txs_agent.m0/DUT_txs_translator.avalon_universal_slave_0</name>
                <end>DUT_txs_translator/avalon_universal_slave_0</end>
                <start>DUT_txs_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.DUT_txs_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>17.1</version>
            <name>rsp_mux_001</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_multiplexer_171_lgwlboa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux.src1/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_mux_001.src/dma_control_0_WrDCM_Master_agent.rp</name>
                <end>dma_control_0_WrDCM_Master_agent/rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.rsp_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_RdDCM_Master_translator_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>17.1</version>
            <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge</name>
            <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/DUT_txs_agent_rsp_fifo.clk_reset</name>
                <end>DUT_txs_agent_rsp_fifo/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_rst_0</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDCM_Master_translator_reset_reset_bridge.clk</name>
                <end>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/dma_control_0_WrDCM_Master_translator.reset</name>
                <end>dma_control_0_WrDCM_Master_translator/reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/DUT_txs_translator.reset</name>
                <end>DUT_txs_translator/reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/dma_control_0_RdDCM_Master_agent.clk_reset</name>
                <end>dma_control_0_RdDCM_Master_agent/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/DUT_txs_agent.clk_reset</name>
                <end>DUT_txs_agent/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/dma_control_0_WrDCM_Master_agent.clk_reset</name>
                <end>dma_control_0_WrDCM_Master_agent/clk_reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>dma_control_0_RdDCM_Master_translator_reset_reset_bridge.out_reset/dma_control_0_RdDCM_Master_translator.reset</name>
                <end>dma_control_0_RdDCM_Master_translator/reset</end>
                <start>dma_control_0_RdDCM_Master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_0.dma_control_0_RdDCM_Master_translator_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_2</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value><![CDATA[add_instance {DUT_dma_wr_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_DATA_W} {256};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {DUT_dma_wr_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_dma_wr_master_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_READDATA} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_READ} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_WRITE} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {DUT_dma_wr_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_dma_wr_master_translator} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {DUT_dma_wr_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ORI_BURST_SIZE_H} {392};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ORI_BURST_SIZE_L} {390};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_RESPONSE_STATUS_H} {389};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_RESPONSE_STATUS_L} {388};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_QOS_H} {377};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_QOS_L} {377};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DATA_SIDEBAND_H} {375};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DATA_SIDEBAND_L} {375};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ADDR_SIDEBAND_H} {374};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ADDR_SIDEBAND_L} {374};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURST_TYPE_H} {373};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURST_TYPE_L} {372};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_CACHE_H} {387};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_CACHE_L} {384};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_THREAD_ID_H} {380};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_THREAD_ID_L} {380};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURST_SIZE_H} {371};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURST_SIZE_L} {369};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BEGIN_BURST} {376};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_PROTECTION_H} {383};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_PROTECTION_L} {381};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURSTWRAP_H} {368};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BURSTWRAP_L} {368};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BYTE_CNT_H} {367};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DATA_H} {255};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_SRC_ID_H} {378};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_SRC_ID_L} {378};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DEST_ID_H} {379};set_instance_parameter_value {DUT_dma_wr_master_agent} {PKT_DEST_ID_L} {379};set_instance_parameter_value {DUT_dma_wr_master_agent} {ST_DATA_W} {393};set_instance_parameter_value {DUT_dma_wr_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {DUT_dma_wr_master_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_dma_wr_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_dma_wr_master_agent} {ADDR_MAP} {<?xml version="1.0" encoding="UTF-8"?>
<address_map>
 <slave
   id="0"
   name="onchip_memory2_0_s2_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000008000"
   responds="1"
   user_default="0" />
</address_map>
};set_instance_parameter_value {DUT_dma_wr_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {ID} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {DUT_dma_wr_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {DUT_dma_wr_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_dma_wr_master_agent} {USE_WRITERESPONSE} {0};add_instance {onchip_memory2_0_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ORI_BURST_SIZE_H} {392};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ORI_BURST_SIZE_L} {390};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_RESPONSE_STATUS_H} {389};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_RESPONSE_STATUS_L} {388};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURST_SIZE_H} {371};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURST_SIZE_L} {369};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BEGIN_BURST} {376};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_PROTECTION_H} {383};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_PROTECTION_L} {381};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURSTWRAP_H} {368};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURSTWRAP_L} {368};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTE_CNT_H} {367};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DATA_H} {255};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SRC_ID_H} {378};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SRC_ID_L} {378};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DEST_ID_H} {379};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DEST_ID_L} {379};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ST_DATA_W} {393};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ID} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {394};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {351};set_instance_parameter_value {router} {PKT_ADDR_L} {288};set_instance_parameter_value {router} {PKT_PROTECTION_H} {383};set_instance_parameter_value {router} {PKT_PROTECTION_L} {381};set_instance_parameter_value {router} {PKT_DEST_ID_H} {379};set_instance_parameter_value {router} {PKT_DEST_ID_L} {379};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router} {PKT_TRANS_READ} {355};set_instance_parameter_value {router} {ST_DATA_W} {393};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {351};set_instance_parameter_value {router_001} {PKT_ADDR_L} {288};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {383};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {381};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {379};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {379};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_001} {ST_DATA_W} {393};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};add_instance {onchip_memory2_0_s2_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BEGIN_BURST} {376};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTE_CNT_H} {367};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_SIZE_H} {371};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_SIZE_L} {369};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_TYPE_H} {373};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_TYPE_L} {372};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURSTWRAP_H} {368};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURSTWRAP_L} {368};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ST_DATA_W} {393};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_BYTE_CNT_H} {363};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_BURSTWRAP_H} {368};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {393};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {393};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {393};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {393};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {onchip_memory2_0_reset2_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {DUT_coreclkout_hip_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {DUT_dma_wr_master_translator.avalon_universal_master_0} {DUT_dma_wr_master_agent.av} {avalon};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {domainAlias} {};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {maximumAdditionalLatency} {0};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {enableEccProtection} {FALSE};set_connection_parameter_value {DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av} {interconnectType} {STANDARD};add_connection {rsp_mux.src} {DUT_dma_wr_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/DUT_dma_wr_master_agent.rp} {qsys_mm.response};add_connection {onchip_memory2_0_s2_agent.m0} {onchip_memory2_0_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};add_connection {onchip_memory2_0_s2_agent.rf_source} {onchip_memory2_0_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s2_agent_rsp_fifo.out} {onchip_memory2_0_s2_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s2_agent.rdata_fifo_src} {onchip_memory2_0_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {DUT_dma_wr_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {DUT_dma_wr_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {onchip_memory2_0_s2_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s2_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {onchip_memory2_0_s2_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/onchip_memory2_0_s2_burst_adapter.sink0} {qsys_mm.command};add_connection {onchip_memory2_0_s2_burst_adapter.source0} {onchip_memory2_0_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s2_burst_adapter.source0/onchip_memory2_0_s2_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_wr_master_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s2_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {DUT_dma_wr_master_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s2_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s2_burst_adapter.cr0_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_wr_master_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s2_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_wr_master_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s2_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s2_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s2_burst_adapter.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_reset2_reset_bridge.clk} {clock};add_interface {DUT_coreclkout_hip} {clock} {slave};set_interface_property {DUT_coreclkout_hip} {EXPORT_OF} {DUT_coreclkout_hip_clock_bridge.in_clk};add_interface {DUT_dma_wr_master} {avalon} {slave};set_interface_property {DUT_dma_wr_master} {EXPORT_OF} {DUT_dma_wr_master_translator.avalon_anti_master_0};add_interface {onchip_memory2_0_reset2_reset_bridge_in_reset} {reset} {slave};set_interface_property {onchip_memory2_0_reset2_reset_bridge_in_reset} {EXPORT_OF} {onchip_memory2_0_reset2_reset_bridge.in_reset};add_interface {onchip_memory2_0_s2} {avalon} {master};set_interface_property {onchip_memory2_0_s2} {EXPORT_OF} {onchip_memory2_0_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.DUT.dma_wr_master} {0};set_module_assignment {interconnect_id.onchip_memory2_0.s2} {0};]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>17.1</version>
        <name>mm_interconnect_2</name>
        <uniqueName>ep_g3x8_avmm256_altera_mm_interconnect_171_glb5asi</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>mm_interconnect_2/DUT_dma_wr_master</end>
            <start>DUT/dma_wr_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>mm_interconnect_2/DUT_coreclkout_hip</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>mm_interconnect_2/onchip_memory2_0_reset2_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>onchip_memory2_0/s2</end>
            <start>mm_interconnect_2/onchip_memory2_0_s2</start>
          </incidentConnection>
        </incidentConnections>
        <path>ep_g3x8_avmm256.mm_interconnect_2</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>393</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>17.1</version>
            <name>cmd_mux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_multiplexer_171_frt5vea</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_mux.src/onchip_memory2_0_s2_burst_adapter.sink0</name>
                <end>onchip_memory2_0_s2_burst_adapter/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s2_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>363</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>369</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>373</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>367</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>393</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>17.1</version>
            <name>onchip_memory2_0_s2_burst_adapter</name>
            <uniqueName>altera_merlin_burst_adapter</uniqueName>
            <fixedName>altera_merlin_burst_adapter</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_burst_adapter.cr0_reset</name>
                <end>onchip_memory2_0_s2_burst_adapter/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_mux.src/onchip_memory2_0_s2_burst_adapter.sink0</name>
                <end>onchip_memory2_0_s2_burst_adapter/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_burst_adapter.cr0</name>
                <end>onchip_memory2_0_s2_burst_adapter/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s2_burst_adapter.source0/onchip_memory2_0_s2_agent.cp</name>
                <end>onchip_memory2_0_s2_agent/cp</end>
                <start>onchip_memory2_0_s2_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.onchip_memory2_0_s2_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s2_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>17.1</version>
            <name>onchip_memory2_0_s2_translator</name>
            <uniqueName>altera_merlin_slave_translator</uniqueName>
            <fixedName>altera_merlin_slave_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_translator.reset</name>
                <end>onchip_memory2_0_s2_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_translator.clk</name>
                <end>onchip_memory2_0_s2_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0</name>
                <end>onchip_memory2_0_s2_translator/avalon_universal_slave_0</end>
                <start>onchip_memory2_0_s2_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.onchip_memory2_0_s2_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s2_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>394</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>17.1</version>
            <name>onchip_memory2_0_s2_agent_rsp_fifo</name>
            <uniqueName>altera_avalon_sc_fifo</uniqueName>
            <fixedName>altera_avalon_sc_fifo</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s2_agent.rf_source/onchip_memory2_0_s2_agent_rsp_fifo.in</name>
                <end>onchip_memory2_0_s2_agent_rsp_fifo/in</end>
                <start>onchip_memory2_0_s2_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s2_agent_rsp_fifo.out/onchip_memory2_0_s2_agent.rf_sink</name>
                <end>onchip_memory2_0_s2_agent/rf_sink</end>
                <start>onchip_memory2_0_s2_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_agent_rsp_fifo.clk_reset</name>
                <end>onchip_memory2_0_s2_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_agent_rsp_fifo.clk</name>
                <end>onchip_memory2_0_s2_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.onchip_memory2_0_s2_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_coreclkout_hip_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>17.1</version>
            <name>DUT_coreclkout_hip_clock_bridge</name>
            <uniqueName>ep_g3x8_avmm256_altera_clock_bridge_171_3753pdi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_reset2_reset_bridge.clk</name>
                <end>onchip_memory2_0_reset2_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_burst_adapter.cr0</name>
                <end>onchip_memory2_0_s2_burst_adapter/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_clk_0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_agent.clk</name>
                <end>onchip_memory2_0_s2_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_translator.clk</name>
                <end>onchip_memory2_0_s2_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_wr_master_translator.clk</name>
                <end>DUT_dma_wr_master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_agent_rsp_fifo.clk</name>
                <end>onchip_memory2_0_s2_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_wr_master_agent.clk</name>
                <end>DUT_dma_wr_master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.DUT_coreclkout_hip_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>393</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>17.1</version>
            <name>cmd_demux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_demultiplexer_171_zgmngca</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_dma_wr_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>17.1</version>
            <name>DUT_dma_wr_master_translator</name>
            <uniqueName>altera_merlin_master_translator</uniqueName>
            <fixedName>altera_merlin_master_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av</name>
                <end>DUT_dma_wr_master_agent/av</end>
                <start>DUT_dma_wr_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_wr_master_translator.reset</name>
                <end>DUT_dma_wr_master_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_wr_master_translator.clk</name>
                <end>DUT_dma_wr_master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.DUT_dma_wr_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s2_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>369</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>367</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>392</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>389</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>393</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>17.1</version>
            <name>onchip_memory2_0_s2_agent</name>
            <uniqueName>altera_merlin_slave_agent</uniqueName>
            <fixedName>altera_merlin_slave_agent</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_agent.clk_reset</name>
                <end>onchip_memory2_0_s2_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s2_agent.rf_source/onchip_memory2_0_s2_agent_rsp_fifo.in</name>
                <end>onchip_memory2_0_s2_agent_rsp_fifo/in</end>
                <start>onchip_memory2_0_s2_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s2_burst_adapter.source0/onchip_memory2_0_s2_agent.cp</name>
                <end>onchip_memory2_0_s2_agent/cp</end>
                <start>onchip_memory2_0_s2_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_0</end>
                <start>onchip_memory2_0_s2_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s2_agent.clk</name>
                <end>onchip_memory2_0_s2_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s2_agent_rsp_fifo.out/onchip_memory2_0_s2_agent.rf_sink</name>
                <end>onchip_memory2_0_s2_agent/rf_sink</end>
                <start>onchip_memory2_0_s2_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>onchip_memory2_0_s2_agent/rdata_fifo_sink</end>
                <start>avalon_st_adapter/out_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0</name>
                <end>onchip_memory2_0_s2_translator/avalon_universal_slave_0</end>
                <start>onchip_memory2_0_s2_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s2_agent.rp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>onchip_memory2_0_s2_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.onchip_memory2_0_s2_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_dma_wr_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value><![CDATA[<?xml version="1.0" encoding="UTF-8"?>
<address_map>
 <slave
   id="0"
   name="onchip_memory2_0_s2_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000008000"
   responds="1"
   user_default="0" />
</address_map>
]]></value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>369</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>373</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>367</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>387</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>392</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>377</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>377</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>389</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>393</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>17.1</version>
            <name>DUT_dma_wr_master_agent</name>
            <uniqueName>altera_merlin_master_agent</uniqueName>
            <fixedName>altera_merlin_master_agent</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_wr_master_agent.clk_reset</name>
                <end>DUT_dma_wr_master_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_dma_wr_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>DUT_dma_wr_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>DUT_dma_wr_master_translator.avalon_universal_master_0/DUT_dma_wr_master_agent.av</name>
                <end>DUT_dma_wr_master_agent/av</end>
                <start>DUT_dma_wr_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_mux.src/DUT_dma_wr_master_agent.rp</name>
                <end>DUT_dma_wr_master_agent/rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_wr_master_agent.clk</name>
                <end>DUT_dma_wr_master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.DUT_dma_wr_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_reset2_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>17.1</version>
            <name>onchip_memory2_0_reset2_reset_bridge</name>
            <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_reset2_reset_bridge.clk</name>
                <end>onchip_memory2_0_reset2_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_rst_0</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_agent_rsp_fifo.clk_reset</name>
                <end>onchip_memory2_0_s2_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_translator.reset</name>
                <end>onchip_memory2_0_s2_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_agent.clk_reset</name>
                <end>onchip_memory2_0_s2_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/onchip_memory2_0_s2_burst_adapter.cr0_reset</name>
                <end>onchip_memory2_0_s2_burst_adapter/cr0_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_wr_master_agent.clk_reset</name>
                <end>DUT_dma_wr_master_agent/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/DUT_dma_wr_master_translator.reset</name>
                <end>DUT_dma_wr_master_translator/reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.onchip_memory2_0_reset2_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">avalon_st_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>258</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inDataWidth</name>
                <value>258</value>
              </parameter>
              <parameter>
                <name>inEmptyWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUseReady</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inUseValid</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outDataWidth</name>
                <value>258</value>
              </parameter>
              <parameter>
                <name>outEmptyWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>outErrorWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseEmptyPort</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseReady</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outUseValid</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments>
              <interconnectAssignment>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </interconnectAssignment>
              <interconnectAssignment>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>0</value>
              </interconnectAssignment>
            </interconnectAssignments>
            <className>altera_avalon_st_adapter</className>
            <version>17.1</version>
            <name>avalon_st_adapter</name>
            <uniqueName>ep_g3x8_avmm256_altera_avalon_st_adapter_171_l5ksb3y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_clk_0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_rst_0</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_0</end>
                <start>onchip_memory2_0_s2_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>onchip_memory2_0_s2_agent/rdata_fifo_sink</end>
                <start>avalon_st_adapter/out_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.avalon_st_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">rst_bridge_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ACTIVE_LOW_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNCHRONOUS_EDGES</name>
                    <value>deassert</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_bridge</className>
                <version>17.1</version>
                <name>rst_bridge_0</name>
                <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                    <end>rst_bridge_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>17.1</version>
                    <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                    <end>error_adapter_0/reset</end>
                    <start>rst_bridge_0/out_reset</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_2.avalon_st_adapter.rst_bridge_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">error_adapter_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>inBitsPerSymbol</name>
                    <value>258</value>
                  </parameter>
                  <parameter>
                    <name>inChannelWidth</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inErrorDescriptor</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>inErrorWidth</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inMaxChannel</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inReadyLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inSymbolsPerBeat</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>inUseEmpty</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>inUseEmptyPort</name>
                    <value>NO</value>
                  </parameter>
                  <parameter>
                    <name>inUsePackets</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>inUseReady</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>outErrorDescriptor</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>outErrorWidth</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>error_adapter</className>
                <version>17.1</version>
                <name>error_adapter_0</name>
                <uniqueName>ep_g3x8_avmm256_error_adapter_171_t2hnnza</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                    <end>error_adapter_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>17.1</version>
                    <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                    <end>error_adapter_0/reset</end>
                    <start>rst_bridge_0/out_reset</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_2.avalon_st_adapter.error_adapter_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">clk_bridge_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>DERIVED_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_CLOCK_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_clock_bridge</className>
                <version>17.1</version>
                <name>clk_bridge_0</name>
                <uniqueName>ep_g3x8_avmm256_altera_clock_bridge_171_3753pdi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                    <end>rst_bridge_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                    <end>error_adapter_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_2.avalon_st_adapter.clk_bridge_0</path>
              </instanceData>
              <children></children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>393</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>17.1</version>
            <name>rsp_mux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_multiplexer_171_mhqksua</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_mux.src/DUT_dma_wr_master_agent.rp</name>
                <end>DUT_dma_wr_master_agent/rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>393</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>17.1</version>
            <name>router_001</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_router_171_fpb3wlq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_001.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s2_agent.rp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>onchip_memory2_0_s2_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x8000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x8000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>393</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>17.1</version>
            <name>router</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_router_171_eb7dply</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_dma_wr_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>DUT_dma_wr_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(392:390) response_status(389:388) cache(387:384) protection(383:381) thread_id(380) dest_id(379) src_id(378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>393</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>17.1</version>
            <name>rsp_demux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_demultiplexer_171_zgmngca</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_001.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset2_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>onchip_memory2_0_reset2_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_2.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">avalon_st_adapter</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>inBitsPerSymbol</name>
            <value>160</value>
          </parameter>
          <parameter>
            <name>inChannelWidth</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inDataWidth</name>
            <value>160</value>
          </parameter>
          <parameter>
            <name>inEmptyWidth</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>inErrorDescriptor</name>
            <value></value>
          </parameter>
          <parameter>
            <name>inErrorWidth</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inMaxChannel</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inReadyLatency</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inUseEmptyPort</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inUsePackets</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>inUseReady</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>inUseValid</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>outChannelWidth</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>outDataWidth</name>
            <value>160</value>
          </parameter>
          <parameter>
            <name>outEmptyWidth</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>outErrorDescriptor</name>
            <value></value>
          </parameter>
          <parameter>
            <name>outErrorWidth</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>outMaxChannel</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>outReadyLatency</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>outUseEmptyPort</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>outUseReady</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>outUseValid</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_avalon_st_adapter</className>
        <version>17.1</version>
        <name>avalon_st_adapter</name>
        <uniqueName>ep_g3x8_avmm256_altera_avalon_st_adapter_171_5moluky</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>17.1</version>
            <end>avalon_st_adapter/in_0</end>
            <start>dma_control_0/RdDMA_Tx</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>avalon_st_adapter/in_rst_0</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>avalon_st_adapter/in_clk_0</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>17.1</version>
            <end>DUT/rd_ast_rx</end>
            <start>avalon_st_adapter/out_0</start>
          </incidentConnection>
        </incidentConnections>
        <path>ep_g3x8_avmm256.avalon_st_adapter</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">timing_adapter_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>160</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inSymbolsPerBeat</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inUseEmpty</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>NO</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>inUseReady</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>inUseValid</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>outReadyLatency</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>outUseReady</name>
                <value>true</value>
              </parameter>
              <parameter>
                <name>outUseValid</name>
                <value>true</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>timing_adapter</className>
            <version>17.1</version>
            <name>timing_adapter_0</name>
            <uniqueName>ep_g3x8_avmm256_timing_adapter_171_cjew6aq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>rst_bridge_0.out_reset/timing_adapter_0.reset</name>
                <end>timing_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>clk_bridge_0.out_clk/timing_adapter_0.clk</name>
                <end>timing_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.avalon_st_adapter.timing_adapter_0</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">clk_bridge_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>17.1</version>
            <name>clk_bridge_0</name>
            <uniqueName>ep_g3x8_avmm256_altera_clock_bridge_171_3753pdi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                <end>rst_bridge_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>clk_bridge_0.out_clk/timing_adapter_0.clk</name>
                <end>timing_adapter_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.avalon_st_adapter.clk_bridge_0</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rst_bridge_0</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>17.1</version>
            <name>rst_bridge_0</name>
            <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                <end>rst_bridge_0/clk</end>
                <start>clk_bridge_0/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>rst_bridge_0.out_reset/timing_adapter_0.reset</name>
                <end>timing_adapter_0/reset</end>
                <start>rst_bridge_0/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.avalon_st_adapter.rst_bridge_0</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_1</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value><![CDATA[add_instance {DUT_dma_rd_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_DATA_W} {256};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {DUT_dma_rd_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_dma_rd_master_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_READDATA} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_READ} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {DUT_dma_rd_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_dma_rd_master_translator} {SYNC_RESET} {0};add_instance {DUT_rxm_bar4_translator} {altera_merlin_master_translator};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_DATA_W} {32};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DUT_rxm_bar4_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {DUT_rxm_bar4_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_READDATA} {1};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_READ} {1};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_WRITE} {1};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_CLKEN} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_LOCK} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DUT_rxm_bar4_translator} {SYNC_RESET} {0};add_instance {dma_control_0_RdDTS_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_control_0_WrDTS_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {DUT_dma_rd_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ORI_BURST_SIZE_H} {394};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ORI_BURST_SIZE_L} {392};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_RESPONSE_STATUS_H} {391};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_RESPONSE_STATUS_L} {390};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_QOS_H} {377};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_QOS_L} {377};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DATA_SIDEBAND_H} {375};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DATA_SIDEBAND_L} {375};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ADDR_SIDEBAND_H} {374};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ADDR_SIDEBAND_L} {374};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURST_TYPE_H} {373};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURST_TYPE_L} {372};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_CACHE_H} {389};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_CACHE_L} {386};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_THREAD_ID_H} {382};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_THREAD_ID_L} {382};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURST_SIZE_H} {371};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURST_SIZE_L} {369};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BEGIN_BURST} {376};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_PROTECTION_H} {385};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_PROTECTION_L} {383};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURSTWRAP_H} {368};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BURSTWRAP_L} {368};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BYTE_CNT_H} {367};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DATA_H} {255};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_SRC_ID_H} {379};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_SRC_ID_L} {378};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DEST_ID_H} {381};set_instance_parameter_value {DUT_dma_rd_master_agent} {PKT_DEST_ID_L} {380};set_instance_parameter_value {DUT_dma_rd_master_agent} {ST_DATA_W} {395};set_instance_parameter_value {DUT_dma_rd_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {DUT_dma_rd_master_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {DUT_dma_rd_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_dma_rd_master_agent} {ADDR_MAP} {<?xml version="1.0" encoding="UTF-8"?>
<address_map>
 <slave
   id="0"
   name="dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0"
   start="0x0000000001000000"
   end="0x00000000001002000"
   responds="0"
   user_default="0" />
 <slave
   id="1"
   name="dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0"
   start="0x0000000001002000"
   end="0x00000000001004000"
   responds="0"
   user_default="0" />
 <slave
   id="2"
   name="onchip_memory2_0_s1_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000008000"
   responds="1"
   user_default="0" />
</address_map>
};set_instance_parameter_value {DUT_dma_rd_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {ID} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {DUT_dma_rd_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {DUT_dma_rd_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_dma_rd_master_agent} {USE_WRITERESPONSE} {0};add_instance {DUT_rxm_bar4_agent} {altera_merlin_master_agent};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_ORI_BURST_SIZE_H} {142};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_ORI_BURST_SIZE_L} {140};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_RESPONSE_STATUS_H} {139};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_RESPONSE_STATUS_L} {138};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_QOS_H} {125};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_QOS_L} {125};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_DATA_SIDEBAND_H} {123};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_DATA_SIDEBAND_L} {123};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_ADDR_SIDEBAND_H} {122};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_ADDR_SIDEBAND_L} {122};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_BURST_TYPE_H} {121};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_BURST_TYPE_L} {120};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_CACHE_H} {137};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_CACHE_L} {134};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_THREAD_ID_H} {130};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_THREAD_ID_L} {130};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_BURST_SIZE_H} {119};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_BURST_SIZE_L} {117};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_BEGIN_BURST} {124};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_PROTECTION_H} {133};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_PROTECTION_L} {131};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_BURSTWRAP_H} {116};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_BURSTWRAP_L} {116};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_BYTE_CNT_H} {115};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_SRC_ID_H} {127};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_SRC_ID_L} {126};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_DEST_ID_H} {129};set_instance_parameter_value {DUT_rxm_bar4_agent} {PKT_DEST_ID_L} {128};set_instance_parameter_value {DUT_rxm_bar4_agent} {ST_DATA_W} {143};set_instance_parameter_value {DUT_rxm_bar4_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {DUT_rxm_bar4_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {DUT_rxm_bar4_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DUT_rxm_bar4_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DUT_rxm_bar4_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:128) src_id(127:126) qos(125) begin_burst(124) data_sideband(123) addr_sideband(122) burst_type(121:120) burst_size(119:117) burstwrap(116) byte_cnt(115:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rxm_bar4_agent} {ADDR_MAP} {<?xml version="1.0" encoding="UTF-8"?>
<address_map>
 <slave
   id="2"
   name="onchip_memory2_0_s1_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000008000"
   responds="1"
   user_default="0" />
</address_map>
};set_instance_parameter_value {DUT_rxm_bar4_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {DUT_rxm_bar4_agent} {ID} {1};set_instance_parameter_value {DUT_rxm_bar4_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {DUT_rxm_bar4_agent} {CACHE_VALUE} {0};set_instance_parameter_value {DUT_rxm_bar4_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {DUT_rxm_bar4_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DUT_rxm_bar4_agent} {USE_WRITERESPONSE} {0};add_instance {dma_control_0_RdDTS_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_ORI_BURST_SIZE_H} {394};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_ORI_BURST_SIZE_L} {392};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_RESPONSE_STATUS_H} {391};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_RESPONSE_STATUS_L} {390};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_BURST_SIZE_H} {371};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_BURST_SIZE_L} {369};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_BEGIN_BURST} {376};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_PROTECTION_H} {385};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_PROTECTION_L} {383};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_BURSTWRAP_H} {368};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_BURSTWRAP_L} {368};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_BYTE_CNT_H} {367};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_SRC_ID_H} {379};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_SRC_ID_L} {378};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_DEST_ID_H} {381};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_DEST_ID_L} {380};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {ST_DATA_W} {395};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {ID} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent} {ECC_ENABLE} {0};add_instance {dma_control_0_RdDTS_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {396};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_control_0_RdDTS_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_control_0_WrDTS_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_ORI_BURST_SIZE_H} {394};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_ORI_BURST_SIZE_L} {392};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_RESPONSE_STATUS_H} {391};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_RESPONSE_STATUS_L} {390};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_BURST_SIZE_H} {371};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_BURST_SIZE_L} {369};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_BEGIN_BURST} {376};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_PROTECTION_H} {385};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_PROTECTION_L} {383};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_BURSTWRAP_H} {368};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_BURSTWRAP_L} {368};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_BYTE_CNT_H} {367};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_SRC_ID_H} {379};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_SRC_ID_L} {378};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_DEST_ID_H} {381};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_DEST_ID_L} {380};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {ST_DATA_W} {395};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {ID} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent} {ECC_ENABLE} {0};add_instance {dma_control_0_WrDTS_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {396};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_control_0_WrDTS_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {394};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {392};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {391};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {390};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {369};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {376};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {385};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {383};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {368};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {368};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {367};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {255};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {379};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {378};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {381};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {380};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {395};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {396};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {100 001 010 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both write write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x1000000 0x1002000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000 0x1002000 0x1004000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {351};set_instance_parameter_value {router} {PKT_ADDR_L} {288};set_instance_parameter_value {router} {PKT_PROTECTION_H} {385};set_instance_parameter_value {router} {PKT_PROTECTION_L} {383};set_instance_parameter_value {router} {PKT_DEST_ID_H} {381};set_instance_parameter_value {router} {PKT_DEST_ID_L} {380};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router} {PKT_TRANS_READ} {355};set_instance_parameter_value {router} {ST_DATA_W} {395};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {99};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {133};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {131};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {129};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {128};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_001} {ST_DATA_W} {143};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:128) src_id(127:126) qos(125) begin_burst(124) data_sideband(123) addr_sideband(122) burst_type(121:120) burst_size(119:117) burstwrap(116) byte_cnt(115:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {351};set_instance_parameter_value {router_002} {PKT_ADDR_L} {288};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {385};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {383};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {381};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {380};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_002} {ST_DATA_W} {395};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {351};set_instance_parameter_value {router_003} {PKT_ADDR_L} {288};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {385};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {383};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {381};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {380};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_003} {ST_DATA_W} {395};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {write both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {351};set_instance_parameter_value {router_004} {PKT_ADDR_L} {288};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {385};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {383};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {381};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {380};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_004} {ST_DATA_W} {395};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};add_instance {onchip_memory2_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BEGIN_BURST} {376};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {367};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {369};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {373};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {372};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {368};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {368};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_DATA_W} {395};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {363};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {368};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {395};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {395};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {395};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {395};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {395};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {395};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {395};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {395};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {395};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {395};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {DUT_rxm_bar4_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {367};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {368};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {368};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {371};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {369};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {391};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {390};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {373};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {372};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {392};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {394};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_ST_DATA_W} {395};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_ADDR_H} {99};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {115};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {119};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {117};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {139};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {138};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {121};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {120};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {140};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {142};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_ST_DATA_W} {143};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:128) src_id(127:126) qos(125) begin_burst(124) data_sideband(123) addr_sideband(122) burst_type(121:120) burst_size(119:117) burstwrap(116) byte_cnt(115:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DUT_rxm_bar4_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {DUT_rxm_bar4_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_ADDR_H} {99};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {115};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {102};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {116};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {116};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {119};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {117};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {139};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {138};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {121};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {120};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {140};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {142};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_ST_DATA_W} {143};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {367};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {371};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {369};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {391};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {390};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {373};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {372};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {392};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {394};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_ST_DATA_W} {395};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:128) src_id(127:126) qos(125) begin_burst(124) data_sideband(123) addr_sideband(122) burst_type(121:120) burst_size(119:117) burstwrap(116) byte_cnt(115:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DUT_rxm_bar4_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_control_0_Resetn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_control_0_Resetn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_control_0_Resetn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_control_0_Resetn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_control_0_Resetn_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {onchip_memory2_0_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {DUT_coreclkout_hip_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {DUT_coreclkout_hip_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {DUT_dma_rd_master_translator.avalon_universal_master_0} {DUT_dma_rd_master_agent.av} {avalon};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {domainAlias} {};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {maximumAdditionalLatency} {0};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {enableEccProtection} {FALSE};set_connection_parameter_value {DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av} {interconnectType} {STANDARD};add_connection {rsp_mux.src} {DUT_dma_rd_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/DUT_dma_rd_master_agent.rp} {qsys_mm.response};add_connection {DUT_rxm_bar4_translator.avalon_universal_master_0} {DUT_rxm_bar4_agent.av} {avalon};set_connection_parameter_value {DUT_rxm_bar4_translator.avalon_universal_master_0/DUT_rxm_bar4_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {DUT_rxm_bar4_translator.avalon_universal_master_0/DUT_rxm_bar4_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {DUT_rxm_bar4_translator.avalon_universal_master_0/DUT_rxm_bar4_agent.av} {defaultConnection} {false};set_connection_parameter_value {DUT_rxm_bar4_translator.avalon_universal_master_0/DUT_rxm_bar4_agent.av} {domainAlias} {};set_connection_parameter_value {DUT_rxm_bar4_translator.avalon_universal_master_0/DUT_rxm_bar4_agent.av} {maximumAdditionalLatency} {0};set_connection_parameter_value {DUT_rxm_bar4_translator.avalon_universal_master_0/DUT_rxm_bar4_agent.av} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {DUT_rxm_bar4_translator.avalon_universal_master_0/DUT_rxm_bar4_agent.av} {insertDefaultSlave} {FALSE};set_connection_parameter_value {DUT_rxm_bar4_translator.avalon_universal_master_0/DUT_rxm_bar4_agent.av} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {DUT_rxm_bar4_translator.avalon_universal_master_0/DUT_rxm_bar4_agent.av} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {DUT_rxm_bar4_translator.avalon_universal_master_0/DUT_rxm_bar4_agent.av} {enableEccProtection} {FALSE};set_connection_parameter_value {DUT_rxm_bar4_translator.avalon_universal_master_0/DUT_rxm_bar4_agent.av} {interconnectType} {STANDARD};add_connection {dma_control_0_RdDTS_slave_agent.m0} {dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_control_0_RdDTS_slave_agent.m0/dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_control_0_RdDTS_slave_agent.m0/dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_control_0_RdDTS_slave_agent.m0/dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_control_0_RdDTS_slave_agent.m0/dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_control_0_RdDTS_slave_agent.m0/dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_control_0_RdDTS_slave_agent.m0/dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_control_0_RdDTS_slave_agent.m0/dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_control_0_RdDTS_slave_agent.m0/dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_control_0_RdDTS_slave_agent.m0/dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_control_0_RdDTS_slave_agent.m0/dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_control_0_RdDTS_slave_agent.m0/dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};add_connection {dma_control_0_RdDTS_slave_agent.rf_source} {dma_control_0_RdDTS_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_control_0_RdDTS_slave_agent_rsp_fifo.out} {dma_control_0_RdDTS_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_control_0_RdDTS_slave_agent.rdata_fifo_src} {dma_control_0_RdDTS_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {dma_control_0_RdDTS_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/dma_control_0_RdDTS_slave_agent.cp} {qsys_mm.command};add_connection {dma_control_0_WrDTS_slave_agent.m0} {dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_control_0_WrDTS_slave_agent.m0/dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_control_0_WrDTS_slave_agent.m0/dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_control_0_WrDTS_slave_agent.m0/dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_control_0_WrDTS_slave_agent.m0/dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_control_0_WrDTS_slave_agent.m0/dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {dma_control_0_WrDTS_slave_agent.m0/dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {dma_control_0_WrDTS_slave_agent.m0/dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_control_0_WrDTS_slave_agent.m0/dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_control_0_WrDTS_slave_agent.m0/dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_control_0_WrDTS_slave_agent.m0/dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {dma_control_0_WrDTS_slave_agent.m0/dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};add_connection {dma_control_0_WrDTS_slave_agent.rf_source} {dma_control_0_WrDTS_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_control_0_WrDTS_slave_agent_rsp_fifo.out} {dma_control_0_WrDTS_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_control_0_WrDTS_slave_agent.rdata_fifo_src} {dma_control_0_WrDTS_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {dma_control_0_WrDTS_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/dma_control_0_WrDTS_slave_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {DUT_dma_rd_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {DUT_dma_rd_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {DUT_rxm_bar4_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar4_agent.cp/router_001.sink} {qsys_mm.command};add_connection {dma_control_0_RdDTS_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {dma_control_0_RdDTS_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {dma_control_0_WrDTS_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {dma_control_0_WrDTS_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cmd_mux_002.src} {onchip_memory2_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/onchip_memory2_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {onchip_memory2_0_s1_burst_adapter.source0} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_burst_adapter.source0/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_mux_001.src} {DUT_rxm_bar4_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/DUT_rxm_bar4_rsp_width_adapter.sink} {qsys_mm.response};add_connection {DUT_rxm_bar4_rsp_width_adapter.src} {DUT_rxm_bar4_agent.rp} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar4_rsp_width_adapter.src/DUT_rxm_bar4_agent.rp} {qsys_mm.response};add_connection {router_001.src} {DUT_rxm_bar4_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/DUT_rxm_bar4_cmd_width_adapter.sink} {qsys_mm.command};add_connection {DUT_rxm_bar4_cmd_width_adapter.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {DUT_rxm_bar4_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {DUT_dma_rd_master_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {DUT_rxm_bar4_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {dma_control_0_RdDTS_slave_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {dma_control_0_WrDTS_slave_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {DUT_dma_rd_master_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {DUT_rxm_bar4_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {dma_control_0_RdDTS_slave_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {dma_control_0_RdDTS_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {dma_control_0_WrDTS_slave_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {dma_control_0_WrDTS_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_burst_adapter.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {DUT_rxm_bar4_rsp_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {DUT_rxm_bar4_cmd_width_adapter.clk_reset} {reset};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_rd_master_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar4_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_RdDTS_slave_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_WrDTS_slave_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_dma_rd_master_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar4_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_RdDTS_slave_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_RdDTS_slave_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_WrDTS_slave_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_WrDTS_slave_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_s1_burst_adapter.cr0} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar4_rsp_width_adapter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {DUT_rxm_bar4_cmd_width_adapter.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {dma_control_0_Resetn_reset_bridge.clk} {clock};add_connection {DUT_coreclkout_hip_clock_bridge.out_clk} {onchip_memory2_0_reset1_reset_bridge.clk} {clock};add_interface {DUT_coreclkout_hip} {clock} {slave};set_interface_property {DUT_coreclkout_hip} {EXPORT_OF} {DUT_coreclkout_hip_clock_bridge.in_clk};add_interface {DUT_dma_rd_master} {avalon} {slave};set_interface_property {DUT_dma_rd_master} {EXPORT_OF} {DUT_dma_rd_master_translator.avalon_anti_master_0};add_interface {DUT_rxm_bar4} {avalon} {slave};set_interface_property {DUT_rxm_bar4} {EXPORT_OF} {DUT_rxm_bar4_translator.avalon_anti_master_0};add_interface {dma_control_0_RdDTS_slave} {avalon} {master};set_interface_property {dma_control_0_RdDTS_slave} {EXPORT_OF} {dma_control_0_RdDTS_slave_translator.avalon_anti_slave_0};add_interface {dma_control_0_Resetn_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_control_0_Resetn_reset_bridge_in_reset} {EXPORT_OF} {dma_control_0_Resetn_reset_bridge.in_reset};add_interface {dma_control_0_WrDTS_slave} {avalon} {master};set_interface_property {dma_control_0_WrDTS_slave} {EXPORT_OF} {dma_control_0_WrDTS_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {onchip_memory2_0_reset1_reset_bridge_in_reset} {EXPORT_OF} {onchip_memory2_0_reset1_reset_bridge.in_reset};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.DUT.dma_rd_master} {0};set_module_assignment {interconnect_id.DUT.rxm_bar4} {1};set_module_assignment {interconnect_id.dma_control_0.RdDTS_slave} {0};set_module_assignment {interconnect_id.dma_control_0.WrDTS_slave} {1};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {2};]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>17.1</version>
        <name>mm_interconnect_1</name>
        <uniqueName>ep_g3x8_avmm256_altera_mm_interconnect_171_m6w4bsa</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>mm_interconnect_1/onchip_memory2_0_reset1_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>17.1</version>
            <end>mm_interconnect_1/DUT_coreclkout_hip</end>
            <start>DUT/coreclkout_hip</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>17.1</version>
            <end>mm_interconnect_1/dma_control_0_Resetn_reset_bridge_in_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>onchip_memory2_0/s1</end>
            <start>mm_interconnect_1/onchip_memory2_0_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>dma_control_0/RdDTS_slave</end>
            <start>mm_interconnect_1/dma_control_0_RdDTS_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>dma_control_0/WrDTS_slave</end>
            <start>mm_interconnect_1/dma_control_0_WrDTS_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>mm_interconnect_1/DUT_rxm_bar4</end>
            <start>DUT/rxm_bar4</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>maximumAdditionalLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>clockCrossingAdapter</name>
                <value>AUTO</value>
              </parameter>
              <parameter>
                <name>burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>interconnectType</name>
                <value>STANDARD</value>
              </parameter>
              <parameter>
                <name>enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>17.1</version>
            <end>mm_interconnect_1/DUT_dma_rd_master</end>
            <start>DUT/dma_rd_master</start>
          </incidentConnection>
        </incidentConnections>
        <path>ep_g3x8_avmm256.mm_interconnect_1</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>17.1</version>
            <name>cmd_demux_001</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_demultiplexer_171_uehjzdy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux_001.src0/cmd_mux_002.sink1</name>
                <end>cmd_mux_002/sink1</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_rxm_bar4_cmd_width_adapter.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>DUT_rxm_bar4_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.cmd_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_coreclkout_hip_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>17.1</version>
            <name>DUT_coreclkout_hip_clock_bridge</name>
            <uniqueName>ep_g3x8_avmm256_altera_clock_bridge_171_3753pdi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDTS_slave_translator.clk</name>
                <end>dma_control_0_RdDTS_slave_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_agent_rsp_fifo.clk</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_agent.clk</name>
                <end>onchip_memory2_0_s1_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar4_rsp_width_adapter.clk</name>
                <end>DUT_rxm_bar4_rsp_width_adapter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_translator.clk</name>
                <end>onchip_memory2_0_s1_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDTS_slave_agent.clk</name>
                <end>dma_control_0_WrDTS_slave_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDTS_slave_translator.clk</name>
                <end>dma_control_0_WrDTS_slave_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar4_agent.clk</name>
                <end>DUT_rxm_bar4_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_burst_adapter.cr0</name>
                <end>onchip_memory2_0_s1_burst_adapter/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <end>avalon_st_adapter_001/in_clk_0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDTS_slave_agent_rsp_fifo.clk</name>
                <end>dma_control_0_WrDTS_slave_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <end>avalon_st_adapter_002/in_clk_0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_Resetn_reset_bridge.clk</name>
                <end>dma_control_0_Resetn_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_clk_0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_reset1_reset_bridge.clk</name>
                <end>onchip_memory2_0_reset1_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDTS_slave_agent_rsp_fifo.clk</name>
                <end>dma_control_0_RdDTS_slave_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDTS_slave_agent.clk</name>
                <end>dma_control_0_RdDTS_slave_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_rd_master_agent.clk</name>
                <end>DUT_dma_rd_master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_rd_master_translator.clk</name>
                <end>DUT_dma_rd_master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar4_cmd_width_adapter.clk</name>
                <end>DUT_rxm_bar4_cmd_width_adapter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar4_translator.clk</name>
                <end>DUT_rxm_bar4_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.DUT_coreclkout_hip_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">avalon_st_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>258</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inDataWidth</name>
                <value>258</value>
              </parameter>
              <parameter>
                <name>inEmptyWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUseReady</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inUseValid</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outDataWidth</name>
                <value>258</value>
              </parameter>
              <parameter>
                <name>outEmptyWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>outErrorWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseEmptyPort</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseReady</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outUseValid</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments>
              <interconnectAssignment>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </interconnectAssignment>
              <interconnectAssignment>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>0</value>
              </interconnectAssignment>
            </interconnectAssignments>
            <className>altera_avalon_st_adapter</className>
            <version>17.1</version>
            <name>avalon_st_adapter</name>
            <uniqueName>ep_g3x8_avmm256_altera_avalon_st_adapter_171_l5ksb3y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_0</end>
                <start>dma_control_0_RdDTS_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_clk_0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>dma_control_0_RdDTS_slave_agent/rdata_fifo_sink</end>
                <start>avalon_st_adapter/out_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_rst_0</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.avalon_st_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">error_adapter_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>inBitsPerSymbol</name>
                    <value>258</value>
                  </parameter>
                  <parameter>
                    <name>inChannelWidth</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inErrorDescriptor</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>inErrorWidth</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inMaxChannel</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inReadyLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inSymbolsPerBeat</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>inUseEmpty</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>inUseEmptyPort</name>
                    <value>NO</value>
                  </parameter>
                  <parameter>
                    <name>inUsePackets</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>inUseReady</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>outErrorDescriptor</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>outErrorWidth</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>error_adapter</className>
                <version>17.1</version>
                <name>error_adapter_0</name>
                <uniqueName>ep_g3x8_avmm256_error_adapter_171_t2hnnza</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                    <end>error_adapter_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>17.1</version>
                    <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                    <end>error_adapter_0/reset</end>
                    <start>rst_bridge_0/out_reset</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_1.avalon_st_adapter.error_adapter_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">clk_bridge_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>DERIVED_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_CLOCK_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_clock_bridge</className>
                <version>17.1</version>
                <name>clk_bridge_0</name>
                <uniqueName>ep_g3x8_avmm256_altera_clock_bridge_171_3753pdi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                    <end>rst_bridge_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                    <end>error_adapter_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_1.avalon_st_adapter.clk_bridge_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">rst_bridge_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ACTIVE_LOW_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNCHRONOUS_EDGES</name>
                    <value>deassert</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_bridge</className>
                <version>17.1</version>
                <name>rst_bridge_0</name>
                <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                    <end>rst_bridge_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>17.1</version>
                    <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                    <end>error_adapter_0/reset</end>
                    <start>rst_bridge_0/out_reset</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_1.avalon_st_adapter.rst_bridge_0</path>
              </instanceData>
              <children></children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_dma_rd_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>17.1</version>
            <name>DUT_dma_rd_master_translator</name>
            <uniqueName>altera_merlin_master_translator</uniqueName>
            <fixedName>altera_merlin_master_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_rd_master_translator.clk</name>
                <end>DUT_dma_rd_master_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av</name>
                <end>DUT_dma_rd_master_agent/av</end>
                <start>DUT_dma_rd_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/DUT_dma_rd_master_translator.reset</name>
                <end>DUT_dma_rd_master_translator/reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.DUT_dma_rd_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>363</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>369</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>373</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>367</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>17.1</version>
            <name>onchip_memory2_0_s1_burst_adapter</name>
            <uniqueName>altera_merlin_burst_adapter</uniqueName>
            <fixedName>altera_merlin_burst_adapter</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_mux_002.src/onchip_memory2_0_s1_burst_adapter.sink0</name>
                <end>onchip_memory2_0_s1_burst_adapter/sink0</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_burst_adapter.cr0</name>
                <end>onchip_memory2_0_s1_burst_adapter/cr0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s1_burst_adapter.source0/onchip_memory2_0_s1_agent.cp</name>
                <end>onchip_memory2_0_s1_agent/cp</end>
                <start>onchip_memory2_0_s1_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/onchip_memory2_0_s1_burst_adapter.cr0_reset</name>
                <end>onchip_memory2_0_s1_burst_adapter/cr0_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.onchip_memory2_0_s1_burst_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>17.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_demultiplexer_171_uehjzdy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux_001.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_003.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>17.1</version>
            <name>rsp_demux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_demultiplexer_171_uehjzdy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_002.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>17.1</version>
            <name>rsp_mux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_multiplexer_171_wyhqm3q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_mux.src/DUT_dma_rd_master_agent.rp</name>
                <end>DUT_dma_rd_master_agent/rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux_001.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux_002.src0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_Resetn_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>17.1</version>
            <name>dma_control_0_Resetn_reset_bridge</name>
            <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_Resetn_reset_bridge.clk</name>
                <end>dma_control_0_Resetn_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.dma_control_0_Resetn_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>385</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>17.1</version>
            <name>router_002</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_router_171_tdiu6gq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_002.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_RdDTS_slave_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>dma_control_0_RdDTS_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rxm_bar4_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>17.1</version>
            <name>DUT_rxm_bar4_translator</name>
            <uniqueName>altera_merlin_master_translator</uniqueName>
            <fixedName>altera_merlin_master_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar4_translator.clk</name>
                <end>DUT_rxm_bar4_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/DUT_rxm_bar4_translator.reset</name>
                <end>DUT_rxm_bar4_translator/reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>DUT_rxm_bar4_translator.avalon_universal_master_0/DUT_rxm_bar4_agent.av</name>
                <end>DUT_rxm_bar4_agent/av</end>
                <start>DUT_rxm_bar4_translator/avalon_universal_master_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.DUT_rxm_bar4_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>17.1</version>
            <name>cmd_mux_002</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_multiplexer_171_cckx4ta</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_mux_002.src/onchip_memory2_0_s1_burst_adapter.sink0</name>
                <end>onchip_memory2_0_s1_burst_adapter/sink0</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux_001.src0/cmd_mux_002.sink1</name>
                <end>cmd_mux_002/sink1</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux.src2/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.cmd_mux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_reset1_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>17.1</version>
            <name>onchip_memory2_0_reset1_reset_bridge</name>
            <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/onchip_memory2_0_s1_agent.clk_reset</name>
                <end>onchip_memory2_0_s1_agent/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/dma_control_0_RdDTS_slave_translator.reset</name>
                <end>dma_control_0_RdDTS_slave_translator/reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/DUT_rxm_bar4_rsp_width_adapter.clk_reset</name>
                <end>DUT_rxm_bar4_rsp_width_adapter/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <end>avalon_st_adapter_002/in_rst_0</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/dma_control_0_WrDTS_slave_translator.reset</name>
                <end>dma_control_0_WrDTS_slave_translator/reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/DUT_rxm_bar4_agent.clk_reset</name>
                <end>DUT_rxm_bar4_agent/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/dma_control_0_RdDTS_slave_agent.clk_reset</name>
                <end>dma_control_0_RdDTS_slave_agent/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_reset1_reset_bridge.clk</name>
                <end>onchip_memory2_0_reset1_reset_bridge/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/onchip_memory2_0_s1_translator.reset</name>
                <end>onchip_memory2_0_s1_translator/reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/onchip_memory2_0_s1_burst_adapter.cr0_reset</name>
                <end>onchip_memory2_0_s1_burst_adapter/cr0_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/onchip_memory2_0_s1_agent_rsp_fifo.clk_reset</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/DUT_rxm_bar4_cmd_width_adapter.clk_reset</name>
                <end>DUT_rxm_bar4_cmd_width_adapter/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <end>avalon_st_adapter_001/in_rst_0</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/dma_control_0_WrDTS_slave_agent_rsp_fifo.clk_reset</name>
                <end>dma_control_0_WrDTS_slave_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/dma_control_0_RdDTS_slave_agent_rsp_fifo.clk_reset</name>
                <end>dma_control_0_RdDTS_slave_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/dma_control_0_WrDTS_slave_agent.clk_reset</name>
                <end>dma_control_0_WrDTS_slave_agent/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/DUT_dma_rd_master_agent.clk_reset</name>
                <end>DUT_dma_rd_master_agent/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/DUT_dma_rd_master_translator.reset</name>
                <end>DUT_dma_rd_master_translator/reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/DUT_rxm_bar4_translator.reset</name>
                <end>DUT_rxm_bar4_translator/reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_rst_0</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.onchip_memory2_0_reset1_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rxm_bar4_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>369</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>373</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>367</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>394</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>392</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:128) src_id(127:126) qos(125) begin_burst(124) data_sideband(123) addr_sideband(122) burst_type(121:120) burst_size(119:117) burstwrap(116) byte_cnt(115:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>17.1</version>
            <name>DUT_rxm_bar4_rsp_width_adapter</name>
            <uniqueName>altera_merlin_width_adapter</uniqueName>
            <fixedName>altera_merlin_width_adapter</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar4_rsp_width_adapter.clk</name>
                <end>DUT_rxm_bar4_rsp_width_adapter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/DUT_rxm_bar4_rsp_width_adapter.clk_reset</name>
                <end>DUT_rxm_bar4_rsp_width_adapter/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_mux_001.src/DUT_rxm_bar4_rsp_width_adapter.sink</name>
                <end>DUT_rxm_bar4_rsp_width_adapter/sink</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_rxm_bar4_rsp_width_adapter.src/DUT_rxm_bar4_agent.rp</name>
                <end>DUT_rxm_bar4_agent/rp</end>
                <start>DUT_rxm_bar4_rsp_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.DUT_rxm_bar4_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_WrDTS_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>17.1</version>
            <name>dma_control_0_WrDTS_slave_translator</name>
            <uniqueName>altera_merlin_slave_translator</uniqueName>
            <fixedName>altera_merlin_slave_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/dma_control_0_WrDTS_slave_translator.reset</name>
                <end>dma_control_0_WrDTS_slave_translator/reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDTS_slave_translator.clk</name>
                <end>dma_control_0_WrDTS_slave_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>dma_control_0_WrDTS_slave_agent.m0/dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0</name>
                <end>dma_control_0_WrDTS_slave_translator/avalon_universal_slave_0</end>
                <start>dma_control_0_WrDTS_slave_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.dma_control_0_WrDTS_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>17.1</version>
            <name>cmd_demux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_demultiplexer_171_eqvhaxq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux.src2/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux.src1/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>17.1</version>
            <name>onchip_memory2_0_s1_translator</name>
            <uniqueName>altera_merlin_slave_translator</uniqueName>
            <fixedName>altera_merlin_slave_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0</name>
                <end>onchip_memory2_0_s1_translator/avalon_universal_slave_0</end>
                <start>onchip_memory2_0_s1_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_translator.clk</name>
                <end>onchip_memory2_0_s1_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/onchip_memory2_0_s1_translator.reset</name>
                <end>onchip_memory2_0_s1_translator/reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.onchip_memory2_0_s1_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>385</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:write:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>17.1</version>
            <name>router_004</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_router_171_ts3z7ji</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_004.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s1_agent.rp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>onchip_memory2_0_s1_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.router_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_RdDTS_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>250000000</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>17.1</version>
            <name>dma_control_0_RdDTS_slave_translator</name>
            <uniqueName>altera_merlin_slave_translator</uniqueName>
            <fixedName>altera_merlin_slave_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDTS_slave_translator.clk</name>
                <end>dma_control_0_RdDTS_slave_translator/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/dma_control_0_RdDTS_slave_translator.reset</name>
                <end>dma_control_0_RdDTS_slave_translator/reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>dma_control_0_RdDTS_slave_agent.m0/dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0</name>
                <end>dma_control_0_RdDTS_slave_translator/avalon_universal_slave_0</end>
                <start>dma_control_0_RdDTS_slave_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.dma_control_0_RdDTS_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>100,001,010</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>2,0,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x8000,0x1002000,0x1004000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>385</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>2:100:0x0:0x8000:both:1:0:0:1,0:001:0x1000000:0x1002000:write:1:0:0:1,1:010:0x1002000:0x1004000:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x1000000,0x1002000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,write,write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>17.1</version>
            <name>router</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_router_171_gwxgora</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_dma_rd_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>DUT_dma_rd_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>17.1</version>
            <name>cmd_mux_001</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_multiplexer_171_sdxk4oa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_mux_001.src/dma_control_0_WrDTS_slave_agent.cp</name>
                <end>dma_control_0_WrDTS_slave_agent/cp</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux.src1/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>17.1</version>
            <name>rsp_demux_002</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_demultiplexer_171_3kxwkza</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_004.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux_002.src1/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux_002/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux_002.src0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.rsp_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_dma_rd_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value><![CDATA[<?xml version="1.0" encoding="UTF-8"?>
<address_map>
 <slave
   id="0"
   name="dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0"
   start="0x0000000001000000"
   end="0x00000000001002000"
   responds="0"
   user_default="0" />
 <slave
   id="1"
   name="dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0"
   start="0x0000000001002000"
   end="0x00000000001004000"
   responds="0"
   user_default="0" />
 <slave
   id="2"
   name="onchip_memory2_0_s1_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000008000"
   responds="1"
   user_default="0" />
</address_map>
]]></value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>369</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>373</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>367</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>389</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>386</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>394</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>392</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>385</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>377</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>377</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>382</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>382</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>17.1</version>
            <name>DUT_dma_rd_master_agent</name>
            <uniqueName>altera_merlin_master_agent</uniqueName>
            <fixedName>altera_merlin_master_agent</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_dma_rd_master_agent.clk</name>
                <end>DUT_dma_rd_master_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_mux.src/DUT_dma_rd_master_agent.rp</name>
                <end>DUT_dma_rd_master_agent/rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>DUT_dma_rd_master_translator.avalon_universal_master_0/DUT_dma_rd_master_agent.av</name>
                <end>DUT_dma_rd_master_agent/av</end>
                <start>DUT_dma_rd_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/DUT_dma_rd_master_agent.clk_reset</name>
                <end>DUT_dma_rd_master_agent/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_dma_rd_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>DUT_dma_rd_master_agent/cp</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.DUT_dma_rd_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">avalon_st_adapter_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>258</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inDataWidth</name>
                <value>258</value>
              </parameter>
              <parameter>
                <name>inEmptyWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUseReady</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inUseValid</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outDataWidth</name>
                <value>258</value>
              </parameter>
              <parameter>
                <name>outEmptyWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>outErrorWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseEmptyPort</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseReady</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outUseValid</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments>
              <interconnectAssignment>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </interconnectAssignment>
              <interconnectAssignment>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>0</value>
              </interconnectAssignment>
            </interconnectAssignments>
            <className>altera_avalon_st_adapter</className>
            <version>17.1</version>
            <name>avalon_st_adapter_002</name>
            <uniqueName>ep_g3x8_avmm256_altera_avalon_st_adapter_171_l5ksb3y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>onchip_memory2_0_s1_agent/rdata_fifo_sink</end>
                <start>avalon_st_adapter_002/out_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <end>avalon_st_adapter_002/in_clk_0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>avalon_st_adapter_002/in_0</end>
                <start>onchip_memory2_0_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <end>avalon_st_adapter_002/in_rst_0</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.avalon_st_adapter_002</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">error_adapter_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>inBitsPerSymbol</name>
                    <value>258</value>
                  </parameter>
                  <parameter>
                    <name>inChannelWidth</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inErrorDescriptor</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>inErrorWidth</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inMaxChannel</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inReadyLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inSymbolsPerBeat</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>inUseEmpty</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>inUseEmptyPort</name>
                    <value>NO</value>
                  </parameter>
                  <parameter>
                    <name>inUsePackets</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>inUseReady</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>outErrorDescriptor</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>outErrorWidth</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>error_adapter</className>
                <version>17.1</version>
                <name>error_adapter_0</name>
                <uniqueName>ep_g3x8_avmm256_error_adapter_171_t2hnnza</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>17.1</version>
                    <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                    <end>error_adapter_0/reset</end>
                    <start>rst_bridge_0/out_reset</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                    <end>error_adapter_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">clk_bridge_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>DERIVED_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_CLOCK_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_clock_bridge</className>
                <version>17.1</version>
                <name>clk_bridge_0</name>
                <uniqueName>ep_g3x8_avmm256_altera_clock_bridge_171_3753pdi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                    <end>rst_bridge_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                    <end>error_adapter_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_1.avalon_st_adapter_002.clk_bridge_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">rst_bridge_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ACTIVE_LOW_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNCHRONOUS_EDGES</name>
                    <value>deassert</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_bridge</className>
                <version>17.1</version>
                <name>rst_bridge_0</name>
                <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                    <end>rst_bridge_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>17.1</version>
                    <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                    <end>error_adapter_0/reset</end>
                    <start>rst_bridge_0/out_reset</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_1.avalon_st_adapter_002.rst_bridge_0</path>
              </instanceData>
              <children></children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>369</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>367</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>394</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>392</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>385</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>17.1</version>
            <name>onchip_memory2_0_s1_agent</name>
            <uniqueName>altera_merlin_slave_agent</uniqueName>
            <fixedName>altera_merlin_slave_agent</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>onchip_memory2_0_s1_agent/rdata_fifo_sink</end>
                <start>avalon_st_adapter_002/out_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/onchip_memory2_0_s1_agent.clk_reset</name>
                <end>onchip_memory2_0_s1_agent/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_agent.clk</name>
                <end>onchip_memory2_0_s1_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0</name>
                <end>onchip_memory2_0_s1_translator/avalon_universal_slave_0</end>
                <start>onchip_memory2_0_s1_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s1_agent.rp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>onchip_memory2_0_s1_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s1_burst_adapter.source0/onchip_memory2_0_s1_agent.cp</name>
                <end>onchip_memory2_0_s1_agent/cp</end>
                <start>onchip_memory2_0_s1_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>avalon_st_adapter_002/in_0</end>
                <start>onchip_memory2_0_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s1_agent.rf_source/onchip_memory2_0_s1_agent_rsp_fifo.in</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/in</end>
                <start>onchip_memory2_0_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s1_agent_rsp_fifo.out/onchip_memory2_0_s1_agent.rf_sink</name>
                <end>onchip_memory2_0_s1_agent/rf_sink</end>
                <start>onchip_memory2_0_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.onchip_memory2_0_s1_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_WrDTS_slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>17.1</version>
            <name>dma_control_0_WrDTS_slave_agent_rsp_fifo</name>
            <uniqueName>altera_avalon_sc_fifo</uniqueName>
            <fixedName>altera_avalon_sc_fifo</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_WrDTS_slave_agent.rf_source/dma_control_0_WrDTS_slave_agent_rsp_fifo.in</name>
                <end>dma_control_0_WrDTS_slave_agent_rsp_fifo/in</end>
                <start>dma_control_0_WrDTS_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/dma_control_0_WrDTS_slave_agent_rsp_fifo.clk_reset</name>
                <end>dma_control_0_WrDTS_slave_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_WrDTS_slave_agent_rsp_fifo.out/dma_control_0_WrDTS_slave_agent.rf_sink</name>
                <end>dma_control_0_WrDTS_slave_agent/rf_sink</end>
                <start>dma_control_0_WrDTS_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDTS_slave_agent_rsp_fifo.clk</name>
                <end>dma_control_0_WrDTS_slave_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.dma_control_0_WrDTS_slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_RdDTS_slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>369</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>367</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>394</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>392</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>385</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>17.1</version>
            <name>dma_control_0_RdDTS_slave_agent</name>
            <uniqueName>altera_merlin_slave_agent</uniqueName>
            <fixedName>altera_merlin_slave_agent</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_mux.src/dma_control_0_RdDTS_slave_agent.cp</name>
                <end>dma_control_0_RdDTS_slave_agent/cp</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_RdDTS_slave_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>dma_control_0_RdDTS_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>avalon_st_adapter/in_0</end>
                <start>dma_control_0_RdDTS_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_RdDTS_slave_agent_rsp_fifo.out/dma_control_0_RdDTS_slave_agent.rf_sink</name>
                <end>dma_control_0_RdDTS_slave_agent/rf_sink</end>
                <start>dma_control_0_RdDTS_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>dma_control_0_RdDTS_slave_agent/rdata_fifo_sink</end>
                <start>avalon_st_adapter/out_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/dma_control_0_RdDTS_slave_agent.clk_reset</name>
                <end>dma_control_0_RdDTS_slave_agent/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>dma_control_0_RdDTS_slave_agent.m0/dma_control_0_RdDTS_slave_translator.avalon_universal_slave_0</name>
                <end>dma_control_0_RdDTS_slave_translator/avalon_universal_slave_0</end>
                <start>dma_control_0_RdDTS_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_RdDTS_slave_agent.rf_source/dma_control_0_RdDTS_slave_agent_rsp_fifo.in</name>
                <end>dma_control_0_RdDTS_slave_agent_rsp_fifo/in</end>
                <start>dma_control_0_RdDTS_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDTS_slave_agent.clk</name>
                <end>dma_control_0_RdDTS_slave_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.dma_control_0_RdDTS_slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">avalon_st_adapter_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>inBitsPerSymbol</name>
                <value>258</value>
              </parameter>
              <parameter>
                <name>inChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inDataWidth</name>
                <value>258</value>
              </parameter>
              <parameter>
                <name>inEmptyWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>inErrorWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUseEmptyPort</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUsePackets</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>inUseReady</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>inUseValid</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outChannelWidth</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outDataWidth</name>
                <value>258</value>
              </parameter>
              <parameter>
                <name>outEmptyWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outErrorDescriptor</name>
                <value></value>
              </parameter>
              <parameter>
                <name>outErrorWidth</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outMaxChannel</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outReadyLatency</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseEmptyPort</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>outUseReady</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>outUseValid</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments>
              <interconnectAssignment>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </interconnectAssignment>
              <interconnectAssignment>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>0</value>
              </interconnectAssignment>
            </interconnectAssignments>
            <className>altera_avalon_st_adapter</className>
            <version>17.1</version>
            <name>avalon_st_adapter_001</name>
            <uniqueName>ep_g3x8_avmm256_altera_avalon_st_adapter_171_l5ksb3y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>avalon_st_adapter_001/in_0</end>
                <start>dma_control_0_WrDTS_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <end>avalon_st_adapter_001/in_rst_0</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <end>avalon_st_adapter_001/in_clk_0</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>dma_control_0_WrDTS_slave_agent/rdata_fifo_sink</end>
                <start>avalon_st_adapter_001/out_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.avalon_st_adapter_001</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">clk_bridge_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>DERIVED_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_CLOCK_RATE</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_CLOCK_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_clock_bridge</className>
                <version>17.1</version>
                <name>clk_bridge_0</name>
                <uniqueName>ep_g3x8_avmm256_altera_clock_bridge_171_3753pdi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                    <end>rst_bridge_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                    <end>error_adapter_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_1.avalon_st_adapter_001.clk_bridge_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">rst_bridge_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>ACTIVE_LOW_RESET</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>NUM_RESET_OUTPUTS</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNCHRONOUS_EDGES</name>
                    <value>deassert</value>
                  </parameter>
                  <parameter>
                    <name>USE_RESET_REQUEST</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_reset_bridge</className>
                <version>17.1</version>
                <name>rst_bridge_0</name>
                <uniqueName>ep_g3x8_avmm256_altera_reset_bridge_171_fpmukdy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/rst_bridge_0.clk</name>
                    <end>rst_bridge_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>17.1</version>
                    <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                    <end>error_adapter_0/reset</end>
                    <start>rst_bridge_0/out_reset</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_1.avalon_st_adapter_001.rst_bridge_0</path>
              </instanceData>
              <children></children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">error_adapter_0</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>inBitsPerSymbol</name>
                    <value>258</value>
                  </parameter>
                  <parameter>
                    <name>inChannelWidth</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inErrorDescriptor</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>inErrorWidth</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inMaxChannel</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inReadyLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>inSymbolsPerBeat</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>inUseEmpty</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>inUseEmptyPort</name>
                    <value>NO</value>
                  </parameter>
                  <parameter>
                    <name>inUsePackets</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>inUseReady</name>
                    <value>true</value>
                  </parameter>
                  <parameter>
                    <name>outErrorDescriptor</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>outErrorWidth</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>error_adapter</className>
                <version>17.1</version>
                <name>error_adapter_0</name>
                <uniqueName>ep_g3x8_avmm256_error_adapter_171_t2hnnza</uniqueName>
                <nonce>0</nonce>
                <incidentConnections>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>reset</className>
                    <version>17.1</version>
                    <name>rst_bridge_0.out_reset/error_adapter_0.reset</name>
                    <end>error_adapter_0/reset</end>
                    <start>rst_bridge_0/out_reset</start>
                  </incidentConnection>
                  <incidentConnection>
                    <parameters></parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>clock</className>
                    <version>17.1</version>
                    <name>clk_bridge_0.out_clk/error_adapter_0.clk</name>
                    <end>error_adapter_0/clk</end>
                    <start>clk_bridge_0/out_clk</start>
                  </incidentConnection>
                </incidentConnections>
                <path>ep_g3x8_avmm256.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0</path>
              </instanceData>
              <children></children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_WrDTS_slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>369</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>367</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>394</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>392</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>385</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>379</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>378</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>17.1</version>
            <name>dma_control_0_WrDTS_slave_agent</name>
            <uniqueName>altera_merlin_slave_agent</uniqueName>
            <fixedName>altera_merlin_slave_agent</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>avalon_st_adapter_001/in_0</end>
                <start>dma_control_0_WrDTS_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_WrDTS_slave_agent.rf_source/dma_control_0_WrDTS_slave_agent_rsp_fifo.in</name>
                <end>dma_control_0_WrDTS_slave_agent_rsp_fifo/in</end>
                <start>dma_control_0_WrDTS_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_mux_001.src/dma_control_0_WrDTS_slave_agent.cp</name>
                <end>dma_control_0_WrDTS_slave_agent/cp</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_WrDTS_slave_agent_rsp_fifo.out/dma_control_0_WrDTS_slave_agent.rf_sink</name>
                <end>dma_control_0_WrDTS_slave_agent/rf_sink</end>
                <start>dma_control_0_WrDTS_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/dma_control_0_WrDTS_slave_agent.clk_reset</name>
                <end>dma_control_0_WrDTS_slave_agent/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_WrDTS_slave_agent.rp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>dma_control_0_WrDTS_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <end>dma_control_0_WrDTS_slave_agent/rdata_fifo_sink</end>
                <start>avalon_st_adapter_001/out_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_WrDTS_slave_agent.clk</name>
                <end>dma_control_0_WrDTS_slave_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>dma_control_0_WrDTS_slave_agent.m0/dma_control_0_WrDTS_slave_translator.avalon_universal_slave_0</name>
                <end>dma_control_0_WrDTS_slave_translator/avalon_universal_slave_0</end>
                <start>dma_control_0_WrDTS_slave_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.dma_control_0_WrDTS_slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_memory2_0_s1_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>17.1</version>
            <name>onchip_memory2_0_s1_agent_rsp_fifo</name>
            <uniqueName>altera_avalon_sc_fifo</uniqueName>
            <fixedName>altera_avalon_sc_fifo</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/onchip_memory2_0_s1_agent_rsp_fifo.clk</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s1_agent.rf_source/onchip_memory2_0_s1_agent_rsp_fifo.in</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/in</end>
                <start>onchip_memory2_0_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/onchip_memory2_0_s1_agent_rsp_fifo.clk_reset</name>
                <end>onchip_memory2_0_s1_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>onchip_memory2_0_s1_agent_rsp_fifo.out/onchip_memory2_0_s1_agent.rf_sink</name>
                <end>onchip_memory2_0_s1_agent/rf_sink</end>
                <start>onchip_memory2_0_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.onchip_memory2_0_s1_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rxm_bar4_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:128) src_id(127:126) qos(125) begin_burst(124) data_sideband(123) addr_sideband(122) burst_type(121:120) burst_size(119:117) burstwrap(116) byte_cnt(115:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>369</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>373</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>372</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>367</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>358</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>394</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>392</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>357</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>17.1</version>
            <name>DUT_rxm_bar4_cmd_width_adapter</name>
            <uniqueName>altera_merlin_width_adapter</uniqueName>
            <fixedName>altera_merlin_width_adapter</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_rxm_bar4_cmd_width_adapter.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>DUT_rxm_bar4_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar4_cmd_width_adapter.clk</name>
                <end>DUT_rxm_bar4_cmd_width_adapter/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/DUT_rxm_bar4_cmd_width_adapter.clk_reset</name>
                <end>DUT_rxm_bar4_cmd_width_adapter/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_001.src/DUT_rxm_bar4_cmd_width_adapter.sink</name>
                <end>DUT_rxm_bar4_cmd_width_adapter/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.DUT_rxm_bar4_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x8000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:128) src_id(127:126) qos(125) begin_burst(124) data_sideband(123) addr_sideband(122) burst_type(121:120) burst_size(119:117) burstwrap(116) byte_cnt(115:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>2:1:0x0:0x8000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>17.1</version>
            <name>router_001</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_router_171_g6qpmsi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_rxm_bar4_agent.cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>DUT_rxm_bar4_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_001.src/DUT_rxm_bar4_cmd_width_adapter.sink</name>
                <end>DUT_rxm_bar4_cmd_width_adapter/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>380</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>385</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>383</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>17.1</version>
            <name>router_003</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_router_171_tdiu6gq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_WrDTS_slave_agent.rp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>dma_control_0_WrDTS_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>router_003.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.router_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">DUT_rxm_bar4_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value><![CDATA[<?xml version="1.0" encoding="UTF-8"?>
<address_map>
 <slave
   id="2"
   name="onchip_memory2_0_s1_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000008000"
   responds="1"
   user_default="0" />
</address_map>
]]></value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(142:140) response_status(139:138) cache(137:134) protection(133:131) thread_id(130) dest_id(129:128) src_id(127:126) qos(125) begin_burst(124) data_sideband(123) addr_sideband(122) burst_type(121:120) burst_size(119:117) burstwrap(116) byte_cnt(115:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>17.1</version>
            <name>DUT_rxm_bar4_agent</name>
            <uniqueName>altera_merlin_master_agent</uniqueName>
            <fixedName>altera_merlin_master_agent</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/DUT_rxm_bar4_agent.clk</name>
                <end>DUT_rxm_bar4_agent/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/DUT_rxm_bar4_agent.clk_reset</name>
                <end>DUT_rxm_bar4_agent/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_rxm_bar4_agent.cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>DUT_rxm_bar4_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>maximumAdditionalLatency</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>clockCrossingAdapter</name>
                    <value>AUTO</value>
                  </parameter>
                  <parameter>
                    <name>burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                  <parameter>
                    <name>enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>17.1</version>
                <name>DUT_rxm_bar4_translator.avalon_universal_master_0/DUT_rxm_bar4_agent.av</name>
                <end>DUT_rxm_bar4_agent/av</end>
                <start>DUT_rxm_bar4_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>DUT_rxm_bar4_rsp_width_adapter.src/DUT_rxm_bar4_agent.rp</name>
                <end>DUT_rxm_bar4_agent/rp</end>
                <start>DUT_rxm_bar4_rsp_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.DUT_rxm_bar4_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">dma_control_0_RdDTS_slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>17.1</version>
            <name>dma_control_0_RdDTS_slave_agent_rsp_fifo</name>
            <uniqueName>altera_avalon_sc_fifo</uniqueName>
            <fixedName>altera_avalon_sc_fifo</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/dma_control_0_RdDTS_slave_agent_rsp_fifo.clk_reset</name>
                <end>dma_control_0_RdDTS_slave_agent_rsp_fifo/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_RdDTS_slave_agent_rsp_fifo.out/dma_control_0_RdDTS_slave_agent.rf_sink</name>
                <end>dma_control_0_RdDTS_slave_agent/rf_sink</end>
                <start>dma_control_0_RdDTS_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>dma_control_0_RdDTS_slave_agent.rf_source/dma_control_0_RdDTS_slave_agent_rsp_fifo.in</name>
                <end>dma_control_0_RdDTS_slave_agent_rsp_fifo/in</end>
                <start>dma_control_0_RdDTS_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/dma_control_0_RdDTS_slave_agent_rsp_fifo.clk</name>
                <end>dma_control_0_RdDTS_slave_agent_rsp_fifo/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.dma_control_0_RdDTS_slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>17.1</version>
            <name>cmd_mux</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_multiplexer_171_sdxk4oa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_mux.src/dma_control_0_RdDTS_slave_agent.cp</name>
                <end>dma_control_0_RdDTS_slave_agent/cp</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381:380) src_id(379:378) qos(377) begin_burst(376) data_sideband(375) addr_sideband(374) burst_type(373:372) burst_size(371:369) burstwrap(368) byte_cnt(367:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>356</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>17.1</version>
            <name>rsp_mux_001</name>
            <uniqueName>ep_g3x8_avmm256_altera_merlin_multiplexer_171_36d27bi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>17.1</version>
                <name>onchip_memory2_0_reset1_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>onchip_memory2_0_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_demux_002.src1/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux_002/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>17.1</version>
                <name>DUT_coreclkout_hip_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>DUT_coreclkout_hip_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>17.1</version>
                <name>rsp_mux_001.src/DUT_rxm_bar4_rsp_width_adapter.sink</name>
                <end>DUT_rxm_bar4_rsp_width_adapter/sink</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ep_g3x8_avmm256.mm_interconnect_1.rsp_mux_001</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
  </children>
</node>