
Proiect_Stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d544  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c4  0800d608  0800d608  0000e608  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ddcc  0800ddcc  0000f1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ddcc  0800ddcc  0000edcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ddd4  0800ddd4  0000f1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ddd4  0800ddd4  0000edd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ddd8  0800ddd8  0000edd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800dddc  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000179c  200001dc  0800dfb8  0000f1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001978  0800dfb8  0000f978  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000f1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000198d0  00000000  00000000  0000f204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039cb  00000000  00000000  00028ad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001730  00000000  00000000  0002c4a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001206  00000000  00000000  0002dbd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004e84  00000000  00000000  0002edd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b383  00000000  00000000  00033c5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c60e  00000000  00000000  0004efdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000db5eb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065cc  00000000  00000000  000db630  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000e1bfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800d5ec 	.word	0x0800d5ec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	0800d5ec 	.word	0x0800d5ec

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f921 	bl	8001684 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f865 	bl	800151c <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f913 	bl	8001684 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f909 	bl	8001684 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f88f 	bl	80015a4 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f885 	bl	80015a4 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_ldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d115      	bne.n	80004d8 <__aeabi_ldivmod+0x30>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d113      	bne.n	80004d8 <__aeabi_ldivmod+0x30>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	db06      	blt.n	80004c2 <__aeabi_ldivmod+0x1a>
 80004b4:	dc01      	bgt.n	80004ba <__aeabi_ldivmod+0x12>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d006      	beq.n	80004c8 <__aeabi_ldivmod+0x20>
 80004ba:	2000      	movs	r0, #0
 80004bc:	43c0      	mvns	r0, r0
 80004be:	0841      	lsrs	r1, r0, #1
 80004c0:	e002      	b.n	80004c8 <__aeabi_ldivmod+0x20>
 80004c2:	2180      	movs	r1, #128	@ 0x80
 80004c4:	0609      	lsls	r1, r1, #24
 80004c6:	2000      	movs	r0, #0
 80004c8:	b407      	push	{r0, r1, r2}
 80004ca:	4802      	ldr	r0, [pc, #8]	@ (80004d4 <__aeabi_ldivmod+0x2c>)
 80004cc:	a101      	add	r1, pc, #4	@ (adr r1, 80004d4 <__aeabi_ldivmod+0x2c>)
 80004ce:	1840      	adds	r0, r0, r1
 80004d0:	9002      	str	r0, [sp, #8]
 80004d2:	bd03      	pop	{r0, r1, pc}
 80004d4:	ffffff55 	.word	0xffffff55
 80004d8:	b403      	push	{r0, r1}
 80004da:	4668      	mov	r0, sp
 80004dc:	b501      	push	{r0, lr}
 80004de:	9802      	ldr	r0, [sp, #8]
 80004e0:	f000 f920 	bl	8000724 <__gnu_ldivmod_helper>
 80004e4:	9b01      	ldr	r3, [sp, #4]
 80004e6:	469e      	mov	lr, r3
 80004e8:	b002      	add	sp, #8
 80004ea:	bc0c      	pop	{r2, r3}
 80004ec:	4770      	bx	lr
 80004ee:	46c0      	nop			@ (mov r8, r8)

080004f0 <__aeabi_uldivmod>:
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d111      	bne.n	8000518 <__aeabi_uldivmod+0x28>
 80004f4:	2a00      	cmp	r2, #0
 80004f6:	d10f      	bne.n	8000518 <__aeabi_uldivmod+0x28>
 80004f8:	2900      	cmp	r1, #0
 80004fa:	d100      	bne.n	80004fe <__aeabi_uldivmod+0xe>
 80004fc:	2800      	cmp	r0, #0
 80004fe:	d002      	beq.n	8000506 <__aeabi_uldivmod+0x16>
 8000500:	2100      	movs	r1, #0
 8000502:	43c9      	mvns	r1, r1
 8000504:	0008      	movs	r0, r1
 8000506:	b407      	push	{r0, r1, r2}
 8000508:	4802      	ldr	r0, [pc, #8]	@ (8000514 <__aeabi_uldivmod+0x24>)
 800050a:	a102      	add	r1, pc, #8	@ (adr r1, 8000514 <__aeabi_uldivmod+0x24>)
 800050c:	1840      	adds	r0, r0, r1
 800050e:	9002      	str	r0, [sp, #8]
 8000510:	bd03      	pop	{r0, r1, pc}
 8000512:	46c0      	nop			@ (mov r8, r8)
 8000514:	ffffff15 	.word	0xffffff15
 8000518:	b403      	push	{r0, r1}
 800051a:	4668      	mov	r0, sp
 800051c:	b501      	push	{r0, lr}
 800051e:	9802      	ldr	r0, [sp, #8]
 8000520:	f000 f834 	bl	800058c <__udivmoddi4>
 8000524:	9b01      	ldr	r3, [sp, #4]
 8000526:	469e      	mov	lr, r3
 8000528:	b002      	add	sp, #8
 800052a:	bc0c      	pop	{r2, r3}
 800052c:	4770      	bx	lr
 800052e:	46c0      	nop			@ (mov r8, r8)

08000530 <__aeabi_lmul>:
 8000530:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000532:	46ce      	mov	lr, r9
 8000534:	4699      	mov	r9, r3
 8000536:	0c03      	lsrs	r3, r0, #16
 8000538:	469c      	mov	ip, r3
 800053a:	0413      	lsls	r3, r2, #16
 800053c:	4647      	mov	r7, r8
 800053e:	0c1b      	lsrs	r3, r3, #16
 8000540:	001d      	movs	r5, r3
 8000542:	000e      	movs	r6, r1
 8000544:	4661      	mov	r1, ip
 8000546:	0404      	lsls	r4, r0, #16
 8000548:	0c24      	lsrs	r4, r4, #16
 800054a:	b580      	push	{r7, lr}
 800054c:	0007      	movs	r7, r0
 800054e:	0c10      	lsrs	r0, r2, #16
 8000550:	434b      	muls	r3, r1
 8000552:	4365      	muls	r5, r4
 8000554:	4341      	muls	r1, r0
 8000556:	4360      	muls	r0, r4
 8000558:	0c2c      	lsrs	r4, r5, #16
 800055a:	18c0      	adds	r0, r0, r3
 800055c:	1824      	adds	r4, r4, r0
 800055e:	468c      	mov	ip, r1
 8000560:	42a3      	cmp	r3, r4
 8000562:	d903      	bls.n	800056c <__aeabi_lmul+0x3c>
 8000564:	2380      	movs	r3, #128	@ 0x80
 8000566:	025b      	lsls	r3, r3, #9
 8000568:	4698      	mov	r8, r3
 800056a:	44c4      	add	ip, r8
 800056c:	4649      	mov	r1, r9
 800056e:	4379      	muls	r1, r7
 8000570:	4356      	muls	r6, r2
 8000572:	0c23      	lsrs	r3, r4, #16
 8000574:	042d      	lsls	r5, r5, #16
 8000576:	0c2d      	lsrs	r5, r5, #16
 8000578:	1989      	adds	r1, r1, r6
 800057a:	4463      	add	r3, ip
 800057c:	0424      	lsls	r4, r4, #16
 800057e:	1960      	adds	r0, r4, r5
 8000580:	18c9      	adds	r1, r1, r3
 8000582:	bcc0      	pop	{r6, r7}
 8000584:	46b9      	mov	r9, r7
 8000586:	46b0      	mov	r8, r6
 8000588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800058a:	46c0      	nop			@ (mov r8, r8)

0800058c <__udivmoddi4>:
 800058c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800058e:	4657      	mov	r7, sl
 8000590:	464e      	mov	r6, r9
 8000592:	4645      	mov	r5, r8
 8000594:	46de      	mov	lr, fp
 8000596:	b5e0      	push	{r5, r6, r7, lr}
 8000598:	0004      	movs	r4, r0
 800059a:	000d      	movs	r5, r1
 800059c:	4692      	mov	sl, r2
 800059e:	4699      	mov	r9, r3
 80005a0:	b083      	sub	sp, #12
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d830      	bhi.n	8000608 <__udivmoddi4+0x7c>
 80005a6:	d02d      	beq.n	8000604 <__udivmoddi4+0x78>
 80005a8:	4649      	mov	r1, r9
 80005aa:	4650      	mov	r0, sl
 80005ac:	f002 f896 	bl	80026dc <__clzdi2>
 80005b0:	0029      	movs	r1, r5
 80005b2:	0006      	movs	r6, r0
 80005b4:	0020      	movs	r0, r4
 80005b6:	f002 f891 	bl	80026dc <__clzdi2>
 80005ba:	1a33      	subs	r3, r6, r0
 80005bc:	4698      	mov	r8, r3
 80005be:	3b20      	subs	r3, #32
 80005c0:	d434      	bmi.n	800062c <__udivmoddi4+0xa0>
 80005c2:	469b      	mov	fp, r3
 80005c4:	4653      	mov	r3, sl
 80005c6:	465a      	mov	r2, fp
 80005c8:	4093      	lsls	r3, r2
 80005ca:	4642      	mov	r2, r8
 80005cc:	001f      	movs	r7, r3
 80005ce:	4653      	mov	r3, sl
 80005d0:	4093      	lsls	r3, r2
 80005d2:	001e      	movs	r6, r3
 80005d4:	42af      	cmp	r7, r5
 80005d6:	d83b      	bhi.n	8000650 <__udivmoddi4+0xc4>
 80005d8:	42af      	cmp	r7, r5
 80005da:	d100      	bne.n	80005de <__udivmoddi4+0x52>
 80005dc:	e079      	b.n	80006d2 <__udivmoddi4+0x146>
 80005de:	465b      	mov	r3, fp
 80005e0:	1ba4      	subs	r4, r4, r6
 80005e2:	41bd      	sbcs	r5, r7
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	da00      	bge.n	80005ea <__udivmoddi4+0x5e>
 80005e8:	e076      	b.n	80006d8 <__udivmoddi4+0x14c>
 80005ea:	2200      	movs	r2, #0
 80005ec:	2300      	movs	r3, #0
 80005ee:	9200      	str	r2, [sp, #0]
 80005f0:	9301      	str	r3, [sp, #4]
 80005f2:	2301      	movs	r3, #1
 80005f4:	465a      	mov	r2, fp
 80005f6:	4093      	lsls	r3, r2
 80005f8:	9301      	str	r3, [sp, #4]
 80005fa:	2301      	movs	r3, #1
 80005fc:	4642      	mov	r2, r8
 80005fe:	4093      	lsls	r3, r2
 8000600:	9300      	str	r3, [sp, #0]
 8000602:	e029      	b.n	8000658 <__udivmoddi4+0xcc>
 8000604:	4282      	cmp	r2, r0
 8000606:	d9cf      	bls.n	80005a8 <__udivmoddi4+0x1c>
 8000608:	2200      	movs	r2, #0
 800060a:	2300      	movs	r3, #0
 800060c:	9200      	str	r2, [sp, #0]
 800060e:	9301      	str	r3, [sp, #4]
 8000610:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <__udivmoddi4+0x8e>
 8000616:	601c      	str	r4, [r3, #0]
 8000618:	605d      	str	r5, [r3, #4]
 800061a:	9800      	ldr	r0, [sp, #0]
 800061c:	9901      	ldr	r1, [sp, #4]
 800061e:	b003      	add	sp, #12
 8000620:	bcf0      	pop	{r4, r5, r6, r7}
 8000622:	46bb      	mov	fp, r7
 8000624:	46b2      	mov	sl, r6
 8000626:	46a9      	mov	r9, r5
 8000628:	46a0      	mov	r8, r4
 800062a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800062c:	4642      	mov	r2, r8
 800062e:	469b      	mov	fp, r3
 8000630:	2320      	movs	r3, #32
 8000632:	1a9b      	subs	r3, r3, r2
 8000634:	4652      	mov	r2, sl
 8000636:	40da      	lsrs	r2, r3
 8000638:	4641      	mov	r1, r8
 800063a:	0013      	movs	r3, r2
 800063c:	464a      	mov	r2, r9
 800063e:	408a      	lsls	r2, r1
 8000640:	0017      	movs	r7, r2
 8000642:	4642      	mov	r2, r8
 8000644:	431f      	orrs	r7, r3
 8000646:	4653      	mov	r3, sl
 8000648:	4093      	lsls	r3, r2
 800064a:	001e      	movs	r6, r3
 800064c:	42af      	cmp	r7, r5
 800064e:	d9c3      	bls.n	80005d8 <__udivmoddi4+0x4c>
 8000650:	2200      	movs	r2, #0
 8000652:	2300      	movs	r3, #0
 8000654:	9200      	str	r2, [sp, #0]
 8000656:	9301      	str	r3, [sp, #4]
 8000658:	4643      	mov	r3, r8
 800065a:	2b00      	cmp	r3, #0
 800065c:	d0d8      	beq.n	8000610 <__udivmoddi4+0x84>
 800065e:	07fb      	lsls	r3, r7, #31
 8000660:	0872      	lsrs	r2, r6, #1
 8000662:	431a      	orrs	r2, r3
 8000664:	4646      	mov	r6, r8
 8000666:	087b      	lsrs	r3, r7, #1
 8000668:	e00e      	b.n	8000688 <__udivmoddi4+0xfc>
 800066a:	42ab      	cmp	r3, r5
 800066c:	d101      	bne.n	8000672 <__udivmoddi4+0xe6>
 800066e:	42a2      	cmp	r2, r4
 8000670:	d80c      	bhi.n	800068c <__udivmoddi4+0x100>
 8000672:	1aa4      	subs	r4, r4, r2
 8000674:	419d      	sbcs	r5, r3
 8000676:	2001      	movs	r0, #1
 8000678:	1924      	adds	r4, r4, r4
 800067a:	416d      	adcs	r5, r5
 800067c:	2100      	movs	r1, #0
 800067e:	3e01      	subs	r6, #1
 8000680:	1824      	adds	r4, r4, r0
 8000682:	414d      	adcs	r5, r1
 8000684:	2e00      	cmp	r6, #0
 8000686:	d006      	beq.n	8000696 <__udivmoddi4+0x10a>
 8000688:	42ab      	cmp	r3, r5
 800068a:	d9ee      	bls.n	800066a <__udivmoddi4+0xde>
 800068c:	3e01      	subs	r6, #1
 800068e:	1924      	adds	r4, r4, r4
 8000690:	416d      	adcs	r5, r5
 8000692:	2e00      	cmp	r6, #0
 8000694:	d1f8      	bne.n	8000688 <__udivmoddi4+0xfc>
 8000696:	9800      	ldr	r0, [sp, #0]
 8000698:	9901      	ldr	r1, [sp, #4]
 800069a:	465b      	mov	r3, fp
 800069c:	1900      	adds	r0, r0, r4
 800069e:	4169      	adcs	r1, r5
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	db24      	blt.n	80006ee <__udivmoddi4+0x162>
 80006a4:	002b      	movs	r3, r5
 80006a6:	465a      	mov	r2, fp
 80006a8:	4644      	mov	r4, r8
 80006aa:	40d3      	lsrs	r3, r2
 80006ac:	002a      	movs	r2, r5
 80006ae:	40e2      	lsrs	r2, r4
 80006b0:	001c      	movs	r4, r3
 80006b2:	465b      	mov	r3, fp
 80006b4:	0015      	movs	r5, r2
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	db2a      	blt.n	8000710 <__udivmoddi4+0x184>
 80006ba:	0026      	movs	r6, r4
 80006bc:	409e      	lsls	r6, r3
 80006be:	0033      	movs	r3, r6
 80006c0:	0026      	movs	r6, r4
 80006c2:	4647      	mov	r7, r8
 80006c4:	40be      	lsls	r6, r7
 80006c6:	0032      	movs	r2, r6
 80006c8:	1a80      	subs	r0, r0, r2
 80006ca:	4199      	sbcs	r1, r3
 80006cc:	9000      	str	r0, [sp, #0]
 80006ce:	9101      	str	r1, [sp, #4]
 80006d0:	e79e      	b.n	8000610 <__udivmoddi4+0x84>
 80006d2:	42a3      	cmp	r3, r4
 80006d4:	d8bc      	bhi.n	8000650 <__udivmoddi4+0xc4>
 80006d6:	e782      	b.n	80005de <__udivmoddi4+0x52>
 80006d8:	4642      	mov	r2, r8
 80006da:	2320      	movs	r3, #32
 80006dc:	2100      	movs	r1, #0
 80006de:	1a9b      	subs	r3, r3, r2
 80006e0:	2200      	movs	r2, #0
 80006e2:	9100      	str	r1, [sp, #0]
 80006e4:	9201      	str	r2, [sp, #4]
 80006e6:	2201      	movs	r2, #1
 80006e8:	40da      	lsrs	r2, r3
 80006ea:	9201      	str	r2, [sp, #4]
 80006ec:	e785      	b.n	80005fa <__udivmoddi4+0x6e>
 80006ee:	4642      	mov	r2, r8
 80006f0:	2320      	movs	r3, #32
 80006f2:	1a9b      	subs	r3, r3, r2
 80006f4:	002a      	movs	r2, r5
 80006f6:	4646      	mov	r6, r8
 80006f8:	409a      	lsls	r2, r3
 80006fa:	0023      	movs	r3, r4
 80006fc:	40f3      	lsrs	r3, r6
 80006fe:	4644      	mov	r4, r8
 8000700:	4313      	orrs	r3, r2
 8000702:	002a      	movs	r2, r5
 8000704:	40e2      	lsrs	r2, r4
 8000706:	001c      	movs	r4, r3
 8000708:	465b      	mov	r3, fp
 800070a:	0015      	movs	r5, r2
 800070c:	2b00      	cmp	r3, #0
 800070e:	dad4      	bge.n	80006ba <__udivmoddi4+0x12e>
 8000710:	4642      	mov	r2, r8
 8000712:	002f      	movs	r7, r5
 8000714:	2320      	movs	r3, #32
 8000716:	0026      	movs	r6, r4
 8000718:	4097      	lsls	r7, r2
 800071a:	1a9b      	subs	r3, r3, r2
 800071c:	40de      	lsrs	r6, r3
 800071e:	003b      	movs	r3, r7
 8000720:	4333      	orrs	r3, r6
 8000722:	e7cd      	b.n	80006c0 <__udivmoddi4+0x134>

08000724 <__gnu_ldivmod_helper>:
 8000724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000726:	46ce      	mov	lr, r9
 8000728:	4647      	mov	r7, r8
 800072a:	b580      	push	{r7, lr}
 800072c:	4691      	mov	r9, r2
 800072e:	4698      	mov	r8, r3
 8000730:	0004      	movs	r4, r0
 8000732:	000d      	movs	r5, r1
 8000734:	f001 ffde 	bl	80026f4 <__divdi3>
 8000738:	0007      	movs	r7, r0
 800073a:	000e      	movs	r6, r1
 800073c:	0002      	movs	r2, r0
 800073e:	000b      	movs	r3, r1
 8000740:	4648      	mov	r0, r9
 8000742:	4641      	mov	r1, r8
 8000744:	f7ff fef4 	bl	8000530 <__aeabi_lmul>
 8000748:	1a24      	subs	r4, r4, r0
 800074a:	418d      	sbcs	r5, r1
 800074c:	9b08      	ldr	r3, [sp, #32]
 800074e:	0038      	movs	r0, r7
 8000750:	0031      	movs	r1, r6
 8000752:	601c      	str	r4, [r3, #0]
 8000754:	605d      	str	r5, [r3, #4]
 8000756:	bcc0      	pop	{r6, r7}
 8000758:	46b9      	mov	r9, r7
 800075a:	46b0      	mov	r8, r6
 800075c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800075e:	46c0      	nop			@ (mov r8, r8)

08000760 <__aeabi_dadd>:
 8000760:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000762:	464f      	mov	r7, r9
 8000764:	4646      	mov	r6, r8
 8000766:	46d6      	mov	lr, sl
 8000768:	b5c0      	push	{r6, r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	9000      	str	r0, [sp, #0]
 800076e:	9101      	str	r1, [sp, #4]
 8000770:	030e      	lsls	r6, r1, #12
 8000772:	004c      	lsls	r4, r1, #1
 8000774:	0fcd      	lsrs	r5, r1, #31
 8000776:	0a71      	lsrs	r1, r6, #9
 8000778:	9e00      	ldr	r6, [sp, #0]
 800077a:	005f      	lsls	r7, r3, #1
 800077c:	0f76      	lsrs	r6, r6, #29
 800077e:	430e      	orrs	r6, r1
 8000780:	9900      	ldr	r1, [sp, #0]
 8000782:	9200      	str	r2, [sp, #0]
 8000784:	9301      	str	r3, [sp, #4]
 8000786:	00c9      	lsls	r1, r1, #3
 8000788:	4689      	mov	r9, r1
 800078a:	0319      	lsls	r1, r3, #12
 800078c:	0d7b      	lsrs	r3, r7, #21
 800078e:	4698      	mov	r8, r3
 8000790:	9b01      	ldr	r3, [sp, #4]
 8000792:	0a49      	lsrs	r1, r1, #9
 8000794:	0fdb      	lsrs	r3, r3, #31
 8000796:	469c      	mov	ip, r3
 8000798:	9b00      	ldr	r3, [sp, #0]
 800079a:	9a00      	ldr	r2, [sp, #0]
 800079c:	0f5b      	lsrs	r3, r3, #29
 800079e:	430b      	orrs	r3, r1
 80007a0:	4641      	mov	r1, r8
 80007a2:	0d64      	lsrs	r4, r4, #21
 80007a4:	00d2      	lsls	r2, r2, #3
 80007a6:	1a61      	subs	r1, r4, r1
 80007a8:	4565      	cmp	r5, ip
 80007aa:	d100      	bne.n	80007ae <__aeabi_dadd+0x4e>
 80007ac:	e0a6      	b.n	80008fc <__aeabi_dadd+0x19c>
 80007ae:	2900      	cmp	r1, #0
 80007b0:	dd72      	ble.n	8000898 <__aeabi_dadd+0x138>
 80007b2:	4647      	mov	r7, r8
 80007b4:	2f00      	cmp	r7, #0
 80007b6:	d100      	bne.n	80007ba <__aeabi_dadd+0x5a>
 80007b8:	e0dd      	b.n	8000976 <__aeabi_dadd+0x216>
 80007ba:	4fcc      	ldr	r7, [pc, #816]	@ (8000aec <__aeabi_dadd+0x38c>)
 80007bc:	42bc      	cmp	r4, r7
 80007be:	d100      	bne.n	80007c2 <__aeabi_dadd+0x62>
 80007c0:	e19a      	b.n	8000af8 <__aeabi_dadd+0x398>
 80007c2:	2701      	movs	r7, #1
 80007c4:	2938      	cmp	r1, #56	@ 0x38
 80007c6:	dc17      	bgt.n	80007f8 <__aeabi_dadd+0x98>
 80007c8:	2780      	movs	r7, #128	@ 0x80
 80007ca:	043f      	lsls	r7, r7, #16
 80007cc:	433b      	orrs	r3, r7
 80007ce:	291f      	cmp	r1, #31
 80007d0:	dd00      	ble.n	80007d4 <__aeabi_dadd+0x74>
 80007d2:	e1dd      	b.n	8000b90 <__aeabi_dadd+0x430>
 80007d4:	2720      	movs	r7, #32
 80007d6:	1a78      	subs	r0, r7, r1
 80007d8:	001f      	movs	r7, r3
 80007da:	4087      	lsls	r7, r0
 80007dc:	46ba      	mov	sl, r7
 80007de:	0017      	movs	r7, r2
 80007e0:	40cf      	lsrs	r7, r1
 80007e2:	4684      	mov	ip, r0
 80007e4:	0038      	movs	r0, r7
 80007e6:	4657      	mov	r7, sl
 80007e8:	4307      	orrs	r7, r0
 80007ea:	4660      	mov	r0, ip
 80007ec:	4082      	lsls	r2, r0
 80007ee:	40cb      	lsrs	r3, r1
 80007f0:	1e50      	subs	r0, r2, #1
 80007f2:	4182      	sbcs	r2, r0
 80007f4:	1af6      	subs	r6, r6, r3
 80007f6:	4317      	orrs	r7, r2
 80007f8:	464b      	mov	r3, r9
 80007fa:	1bdf      	subs	r7, r3, r7
 80007fc:	45b9      	cmp	r9, r7
 80007fe:	4180      	sbcs	r0, r0
 8000800:	4240      	negs	r0, r0
 8000802:	1a36      	subs	r6, r6, r0
 8000804:	0233      	lsls	r3, r6, #8
 8000806:	d400      	bmi.n	800080a <__aeabi_dadd+0xaa>
 8000808:	e0ff      	b.n	8000a0a <__aeabi_dadd+0x2aa>
 800080a:	0276      	lsls	r6, r6, #9
 800080c:	0a76      	lsrs	r6, r6, #9
 800080e:	2e00      	cmp	r6, #0
 8000810:	d100      	bne.n	8000814 <__aeabi_dadd+0xb4>
 8000812:	e13c      	b.n	8000a8e <__aeabi_dadd+0x32e>
 8000814:	0030      	movs	r0, r6
 8000816:	f001 ff43 	bl	80026a0 <__clzsi2>
 800081a:	0003      	movs	r3, r0
 800081c:	3b08      	subs	r3, #8
 800081e:	2120      	movs	r1, #32
 8000820:	0038      	movs	r0, r7
 8000822:	1aca      	subs	r2, r1, r3
 8000824:	40d0      	lsrs	r0, r2
 8000826:	409e      	lsls	r6, r3
 8000828:	0002      	movs	r2, r0
 800082a:	409f      	lsls	r7, r3
 800082c:	4332      	orrs	r2, r6
 800082e:	429c      	cmp	r4, r3
 8000830:	dd00      	ble.n	8000834 <__aeabi_dadd+0xd4>
 8000832:	e1a6      	b.n	8000b82 <__aeabi_dadd+0x422>
 8000834:	1b18      	subs	r0, r3, r4
 8000836:	3001      	adds	r0, #1
 8000838:	1a09      	subs	r1, r1, r0
 800083a:	003e      	movs	r6, r7
 800083c:	408f      	lsls	r7, r1
 800083e:	40c6      	lsrs	r6, r0
 8000840:	1e7b      	subs	r3, r7, #1
 8000842:	419f      	sbcs	r7, r3
 8000844:	0013      	movs	r3, r2
 8000846:	408b      	lsls	r3, r1
 8000848:	4337      	orrs	r7, r6
 800084a:	431f      	orrs	r7, r3
 800084c:	40c2      	lsrs	r2, r0
 800084e:	003b      	movs	r3, r7
 8000850:	0016      	movs	r6, r2
 8000852:	2400      	movs	r4, #0
 8000854:	4313      	orrs	r3, r2
 8000856:	d100      	bne.n	800085a <__aeabi_dadd+0xfa>
 8000858:	e1df      	b.n	8000c1a <__aeabi_dadd+0x4ba>
 800085a:	077b      	lsls	r3, r7, #29
 800085c:	d100      	bne.n	8000860 <__aeabi_dadd+0x100>
 800085e:	e332      	b.n	8000ec6 <__aeabi_dadd+0x766>
 8000860:	230f      	movs	r3, #15
 8000862:	003a      	movs	r2, r7
 8000864:	403b      	ands	r3, r7
 8000866:	2b04      	cmp	r3, #4
 8000868:	d004      	beq.n	8000874 <__aeabi_dadd+0x114>
 800086a:	1d3a      	adds	r2, r7, #4
 800086c:	42ba      	cmp	r2, r7
 800086e:	41bf      	sbcs	r7, r7
 8000870:	427f      	negs	r7, r7
 8000872:	19f6      	adds	r6, r6, r7
 8000874:	0233      	lsls	r3, r6, #8
 8000876:	d400      	bmi.n	800087a <__aeabi_dadd+0x11a>
 8000878:	e323      	b.n	8000ec2 <__aeabi_dadd+0x762>
 800087a:	4b9c      	ldr	r3, [pc, #624]	@ (8000aec <__aeabi_dadd+0x38c>)
 800087c:	3401      	adds	r4, #1
 800087e:	429c      	cmp	r4, r3
 8000880:	d100      	bne.n	8000884 <__aeabi_dadd+0x124>
 8000882:	e0b4      	b.n	80009ee <__aeabi_dadd+0x28e>
 8000884:	4b9a      	ldr	r3, [pc, #616]	@ (8000af0 <__aeabi_dadd+0x390>)
 8000886:	0564      	lsls	r4, r4, #21
 8000888:	401e      	ands	r6, r3
 800088a:	0d64      	lsrs	r4, r4, #21
 800088c:	0777      	lsls	r7, r6, #29
 800088e:	08d2      	lsrs	r2, r2, #3
 8000890:	0276      	lsls	r6, r6, #9
 8000892:	4317      	orrs	r7, r2
 8000894:	0b36      	lsrs	r6, r6, #12
 8000896:	e0ac      	b.n	80009f2 <__aeabi_dadd+0x292>
 8000898:	2900      	cmp	r1, #0
 800089a:	d100      	bne.n	800089e <__aeabi_dadd+0x13e>
 800089c:	e07e      	b.n	800099c <__aeabi_dadd+0x23c>
 800089e:	4641      	mov	r1, r8
 80008a0:	1b09      	subs	r1, r1, r4
 80008a2:	2c00      	cmp	r4, #0
 80008a4:	d000      	beq.n	80008a8 <__aeabi_dadd+0x148>
 80008a6:	e160      	b.n	8000b6a <__aeabi_dadd+0x40a>
 80008a8:	0034      	movs	r4, r6
 80008aa:	4648      	mov	r0, r9
 80008ac:	4304      	orrs	r4, r0
 80008ae:	d100      	bne.n	80008b2 <__aeabi_dadd+0x152>
 80008b0:	e1c9      	b.n	8000c46 <__aeabi_dadd+0x4e6>
 80008b2:	1e4c      	subs	r4, r1, #1
 80008b4:	2901      	cmp	r1, #1
 80008b6:	d100      	bne.n	80008ba <__aeabi_dadd+0x15a>
 80008b8:	e22e      	b.n	8000d18 <__aeabi_dadd+0x5b8>
 80008ba:	4d8c      	ldr	r5, [pc, #560]	@ (8000aec <__aeabi_dadd+0x38c>)
 80008bc:	42a9      	cmp	r1, r5
 80008be:	d100      	bne.n	80008c2 <__aeabi_dadd+0x162>
 80008c0:	e224      	b.n	8000d0c <__aeabi_dadd+0x5ac>
 80008c2:	2701      	movs	r7, #1
 80008c4:	2c38      	cmp	r4, #56	@ 0x38
 80008c6:	dc11      	bgt.n	80008ec <__aeabi_dadd+0x18c>
 80008c8:	0021      	movs	r1, r4
 80008ca:	291f      	cmp	r1, #31
 80008cc:	dd00      	ble.n	80008d0 <__aeabi_dadd+0x170>
 80008ce:	e20b      	b.n	8000ce8 <__aeabi_dadd+0x588>
 80008d0:	2420      	movs	r4, #32
 80008d2:	0037      	movs	r7, r6
 80008d4:	4648      	mov	r0, r9
 80008d6:	1a64      	subs	r4, r4, r1
 80008d8:	40a7      	lsls	r7, r4
 80008da:	40c8      	lsrs	r0, r1
 80008dc:	4307      	orrs	r7, r0
 80008de:	4648      	mov	r0, r9
 80008e0:	40a0      	lsls	r0, r4
 80008e2:	40ce      	lsrs	r6, r1
 80008e4:	1e44      	subs	r4, r0, #1
 80008e6:	41a0      	sbcs	r0, r4
 80008e8:	1b9b      	subs	r3, r3, r6
 80008ea:	4307      	orrs	r7, r0
 80008ec:	1bd7      	subs	r7, r2, r7
 80008ee:	42ba      	cmp	r2, r7
 80008f0:	4192      	sbcs	r2, r2
 80008f2:	4252      	negs	r2, r2
 80008f4:	4665      	mov	r5, ip
 80008f6:	4644      	mov	r4, r8
 80008f8:	1a9e      	subs	r6, r3, r2
 80008fa:	e783      	b.n	8000804 <__aeabi_dadd+0xa4>
 80008fc:	2900      	cmp	r1, #0
 80008fe:	dc00      	bgt.n	8000902 <__aeabi_dadd+0x1a2>
 8000900:	e09c      	b.n	8000a3c <__aeabi_dadd+0x2dc>
 8000902:	4647      	mov	r7, r8
 8000904:	2f00      	cmp	r7, #0
 8000906:	d167      	bne.n	80009d8 <__aeabi_dadd+0x278>
 8000908:	001f      	movs	r7, r3
 800090a:	4317      	orrs	r7, r2
 800090c:	d100      	bne.n	8000910 <__aeabi_dadd+0x1b0>
 800090e:	e0e4      	b.n	8000ada <__aeabi_dadd+0x37a>
 8000910:	1e48      	subs	r0, r1, #1
 8000912:	2901      	cmp	r1, #1
 8000914:	d100      	bne.n	8000918 <__aeabi_dadd+0x1b8>
 8000916:	e19b      	b.n	8000c50 <__aeabi_dadd+0x4f0>
 8000918:	4f74      	ldr	r7, [pc, #464]	@ (8000aec <__aeabi_dadd+0x38c>)
 800091a:	42b9      	cmp	r1, r7
 800091c:	d100      	bne.n	8000920 <__aeabi_dadd+0x1c0>
 800091e:	e0eb      	b.n	8000af8 <__aeabi_dadd+0x398>
 8000920:	2701      	movs	r7, #1
 8000922:	0001      	movs	r1, r0
 8000924:	2838      	cmp	r0, #56	@ 0x38
 8000926:	dc11      	bgt.n	800094c <__aeabi_dadd+0x1ec>
 8000928:	291f      	cmp	r1, #31
 800092a:	dd00      	ble.n	800092e <__aeabi_dadd+0x1ce>
 800092c:	e1c7      	b.n	8000cbe <__aeabi_dadd+0x55e>
 800092e:	2720      	movs	r7, #32
 8000930:	1a78      	subs	r0, r7, r1
 8000932:	001f      	movs	r7, r3
 8000934:	4684      	mov	ip, r0
 8000936:	4087      	lsls	r7, r0
 8000938:	0010      	movs	r0, r2
 800093a:	40c8      	lsrs	r0, r1
 800093c:	4307      	orrs	r7, r0
 800093e:	4660      	mov	r0, ip
 8000940:	4082      	lsls	r2, r0
 8000942:	40cb      	lsrs	r3, r1
 8000944:	1e50      	subs	r0, r2, #1
 8000946:	4182      	sbcs	r2, r0
 8000948:	18f6      	adds	r6, r6, r3
 800094a:	4317      	orrs	r7, r2
 800094c:	444f      	add	r7, r9
 800094e:	454f      	cmp	r7, r9
 8000950:	4180      	sbcs	r0, r0
 8000952:	4240      	negs	r0, r0
 8000954:	1836      	adds	r6, r6, r0
 8000956:	0233      	lsls	r3, r6, #8
 8000958:	d557      	bpl.n	8000a0a <__aeabi_dadd+0x2aa>
 800095a:	4b64      	ldr	r3, [pc, #400]	@ (8000aec <__aeabi_dadd+0x38c>)
 800095c:	3401      	adds	r4, #1
 800095e:	429c      	cmp	r4, r3
 8000960:	d045      	beq.n	80009ee <__aeabi_dadd+0x28e>
 8000962:	2101      	movs	r1, #1
 8000964:	4b62      	ldr	r3, [pc, #392]	@ (8000af0 <__aeabi_dadd+0x390>)
 8000966:	087a      	lsrs	r2, r7, #1
 8000968:	401e      	ands	r6, r3
 800096a:	4039      	ands	r1, r7
 800096c:	430a      	orrs	r2, r1
 800096e:	07f7      	lsls	r7, r6, #31
 8000970:	4317      	orrs	r7, r2
 8000972:	0876      	lsrs	r6, r6, #1
 8000974:	e771      	b.n	800085a <__aeabi_dadd+0xfa>
 8000976:	001f      	movs	r7, r3
 8000978:	4317      	orrs	r7, r2
 800097a:	d100      	bne.n	800097e <__aeabi_dadd+0x21e>
 800097c:	e0ad      	b.n	8000ada <__aeabi_dadd+0x37a>
 800097e:	1e4f      	subs	r7, r1, #1
 8000980:	46bc      	mov	ip, r7
 8000982:	2901      	cmp	r1, #1
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x228>
 8000986:	e182      	b.n	8000c8e <__aeabi_dadd+0x52e>
 8000988:	4f58      	ldr	r7, [pc, #352]	@ (8000aec <__aeabi_dadd+0x38c>)
 800098a:	42b9      	cmp	r1, r7
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x230>
 800098e:	e190      	b.n	8000cb2 <__aeabi_dadd+0x552>
 8000990:	4661      	mov	r1, ip
 8000992:	2701      	movs	r7, #1
 8000994:	2938      	cmp	r1, #56	@ 0x38
 8000996:	dd00      	ble.n	800099a <__aeabi_dadd+0x23a>
 8000998:	e72e      	b.n	80007f8 <__aeabi_dadd+0x98>
 800099a:	e718      	b.n	80007ce <__aeabi_dadd+0x6e>
 800099c:	4f55      	ldr	r7, [pc, #340]	@ (8000af4 <__aeabi_dadd+0x394>)
 800099e:	1c61      	adds	r1, r4, #1
 80009a0:	4239      	tst	r1, r7
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x246>
 80009a4:	e0d0      	b.n	8000b48 <__aeabi_dadd+0x3e8>
 80009a6:	0031      	movs	r1, r6
 80009a8:	4648      	mov	r0, r9
 80009aa:	001f      	movs	r7, r3
 80009ac:	4301      	orrs	r1, r0
 80009ae:	4317      	orrs	r7, r2
 80009b0:	2c00      	cmp	r4, #0
 80009b2:	d000      	beq.n	80009b6 <__aeabi_dadd+0x256>
 80009b4:	e13d      	b.n	8000c32 <__aeabi_dadd+0x4d2>
 80009b6:	2900      	cmp	r1, #0
 80009b8:	d100      	bne.n	80009bc <__aeabi_dadd+0x25c>
 80009ba:	e1bc      	b.n	8000d36 <__aeabi_dadd+0x5d6>
 80009bc:	2f00      	cmp	r7, #0
 80009be:	d000      	beq.n	80009c2 <__aeabi_dadd+0x262>
 80009c0:	e1bf      	b.n	8000d42 <__aeabi_dadd+0x5e2>
 80009c2:	464b      	mov	r3, r9
 80009c4:	2100      	movs	r1, #0
 80009c6:	08d8      	lsrs	r0, r3, #3
 80009c8:	0777      	lsls	r7, r6, #29
 80009ca:	4307      	orrs	r7, r0
 80009cc:	08f0      	lsrs	r0, r6, #3
 80009ce:	0306      	lsls	r6, r0, #12
 80009d0:	054c      	lsls	r4, r1, #21
 80009d2:	0b36      	lsrs	r6, r6, #12
 80009d4:	0d64      	lsrs	r4, r4, #21
 80009d6:	e00c      	b.n	80009f2 <__aeabi_dadd+0x292>
 80009d8:	4f44      	ldr	r7, [pc, #272]	@ (8000aec <__aeabi_dadd+0x38c>)
 80009da:	42bc      	cmp	r4, r7
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x280>
 80009de:	e08b      	b.n	8000af8 <__aeabi_dadd+0x398>
 80009e0:	2701      	movs	r7, #1
 80009e2:	2938      	cmp	r1, #56	@ 0x38
 80009e4:	dcb2      	bgt.n	800094c <__aeabi_dadd+0x1ec>
 80009e6:	2780      	movs	r7, #128	@ 0x80
 80009e8:	043f      	lsls	r7, r7, #16
 80009ea:	433b      	orrs	r3, r7
 80009ec:	e79c      	b.n	8000928 <__aeabi_dadd+0x1c8>
 80009ee:	2600      	movs	r6, #0
 80009f0:	2700      	movs	r7, #0
 80009f2:	0524      	lsls	r4, r4, #20
 80009f4:	4334      	orrs	r4, r6
 80009f6:	07ed      	lsls	r5, r5, #31
 80009f8:	432c      	orrs	r4, r5
 80009fa:	0038      	movs	r0, r7
 80009fc:	0021      	movs	r1, r4
 80009fe:	b002      	add	sp, #8
 8000a00:	bce0      	pop	{r5, r6, r7}
 8000a02:	46ba      	mov	sl, r7
 8000a04:	46b1      	mov	r9, r6
 8000a06:	46a8      	mov	r8, r5
 8000a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a0a:	077b      	lsls	r3, r7, #29
 8000a0c:	d004      	beq.n	8000a18 <__aeabi_dadd+0x2b8>
 8000a0e:	230f      	movs	r3, #15
 8000a10:	403b      	ands	r3, r7
 8000a12:	2b04      	cmp	r3, #4
 8000a14:	d000      	beq.n	8000a18 <__aeabi_dadd+0x2b8>
 8000a16:	e728      	b.n	800086a <__aeabi_dadd+0x10a>
 8000a18:	08f8      	lsrs	r0, r7, #3
 8000a1a:	4b34      	ldr	r3, [pc, #208]	@ (8000aec <__aeabi_dadd+0x38c>)
 8000a1c:	0777      	lsls	r7, r6, #29
 8000a1e:	4307      	orrs	r7, r0
 8000a20:	08f0      	lsrs	r0, r6, #3
 8000a22:	429c      	cmp	r4, r3
 8000a24:	d000      	beq.n	8000a28 <__aeabi_dadd+0x2c8>
 8000a26:	e24a      	b.n	8000ebe <__aeabi_dadd+0x75e>
 8000a28:	003b      	movs	r3, r7
 8000a2a:	4303      	orrs	r3, r0
 8000a2c:	d059      	beq.n	8000ae2 <__aeabi_dadd+0x382>
 8000a2e:	2680      	movs	r6, #128	@ 0x80
 8000a30:	0336      	lsls	r6, r6, #12
 8000a32:	4306      	orrs	r6, r0
 8000a34:	0336      	lsls	r6, r6, #12
 8000a36:	4c2d      	ldr	r4, [pc, #180]	@ (8000aec <__aeabi_dadd+0x38c>)
 8000a38:	0b36      	lsrs	r6, r6, #12
 8000a3a:	e7da      	b.n	80009f2 <__aeabi_dadd+0x292>
 8000a3c:	2900      	cmp	r1, #0
 8000a3e:	d061      	beq.n	8000b04 <__aeabi_dadd+0x3a4>
 8000a40:	4641      	mov	r1, r8
 8000a42:	1b09      	subs	r1, r1, r4
 8000a44:	2c00      	cmp	r4, #0
 8000a46:	d100      	bne.n	8000a4a <__aeabi_dadd+0x2ea>
 8000a48:	e0b9      	b.n	8000bbe <__aeabi_dadd+0x45e>
 8000a4a:	4c28      	ldr	r4, [pc, #160]	@ (8000aec <__aeabi_dadd+0x38c>)
 8000a4c:	45a0      	cmp	r8, r4
 8000a4e:	d100      	bne.n	8000a52 <__aeabi_dadd+0x2f2>
 8000a50:	e1a5      	b.n	8000d9e <__aeabi_dadd+0x63e>
 8000a52:	2701      	movs	r7, #1
 8000a54:	2938      	cmp	r1, #56	@ 0x38
 8000a56:	dc13      	bgt.n	8000a80 <__aeabi_dadd+0x320>
 8000a58:	2480      	movs	r4, #128	@ 0x80
 8000a5a:	0424      	lsls	r4, r4, #16
 8000a5c:	4326      	orrs	r6, r4
 8000a5e:	291f      	cmp	r1, #31
 8000a60:	dd00      	ble.n	8000a64 <__aeabi_dadd+0x304>
 8000a62:	e1c8      	b.n	8000df6 <__aeabi_dadd+0x696>
 8000a64:	2420      	movs	r4, #32
 8000a66:	0037      	movs	r7, r6
 8000a68:	4648      	mov	r0, r9
 8000a6a:	1a64      	subs	r4, r4, r1
 8000a6c:	40a7      	lsls	r7, r4
 8000a6e:	40c8      	lsrs	r0, r1
 8000a70:	4307      	orrs	r7, r0
 8000a72:	4648      	mov	r0, r9
 8000a74:	40a0      	lsls	r0, r4
 8000a76:	40ce      	lsrs	r6, r1
 8000a78:	1e44      	subs	r4, r0, #1
 8000a7a:	41a0      	sbcs	r0, r4
 8000a7c:	199b      	adds	r3, r3, r6
 8000a7e:	4307      	orrs	r7, r0
 8000a80:	18bf      	adds	r7, r7, r2
 8000a82:	4297      	cmp	r7, r2
 8000a84:	4192      	sbcs	r2, r2
 8000a86:	4252      	negs	r2, r2
 8000a88:	4644      	mov	r4, r8
 8000a8a:	18d6      	adds	r6, r2, r3
 8000a8c:	e763      	b.n	8000956 <__aeabi_dadd+0x1f6>
 8000a8e:	0038      	movs	r0, r7
 8000a90:	f001 fe06 	bl	80026a0 <__clzsi2>
 8000a94:	0003      	movs	r3, r0
 8000a96:	3318      	adds	r3, #24
 8000a98:	2b1f      	cmp	r3, #31
 8000a9a:	dc00      	bgt.n	8000a9e <__aeabi_dadd+0x33e>
 8000a9c:	e6bf      	b.n	800081e <__aeabi_dadd+0xbe>
 8000a9e:	003a      	movs	r2, r7
 8000aa0:	3808      	subs	r0, #8
 8000aa2:	4082      	lsls	r2, r0
 8000aa4:	429c      	cmp	r4, r3
 8000aa6:	dd00      	ble.n	8000aaa <__aeabi_dadd+0x34a>
 8000aa8:	e083      	b.n	8000bb2 <__aeabi_dadd+0x452>
 8000aaa:	1b1b      	subs	r3, r3, r4
 8000aac:	1c58      	adds	r0, r3, #1
 8000aae:	281f      	cmp	r0, #31
 8000ab0:	dc00      	bgt.n	8000ab4 <__aeabi_dadd+0x354>
 8000ab2:	e1b4      	b.n	8000e1e <__aeabi_dadd+0x6be>
 8000ab4:	0017      	movs	r7, r2
 8000ab6:	3b1f      	subs	r3, #31
 8000ab8:	40df      	lsrs	r7, r3
 8000aba:	2820      	cmp	r0, #32
 8000abc:	d005      	beq.n	8000aca <__aeabi_dadd+0x36a>
 8000abe:	2340      	movs	r3, #64	@ 0x40
 8000ac0:	1a1b      	subs	r3, r3, r0
 8000ac2:	409a      	lsls	r2, r3
 8000ac4:	1e53      	subs	r3, r2, #1
 8000ac6:	419a      	sbcs	r2, r3
 8000ac8:	4317      	orrs	r7, r2
 8000aca:	2400      	movs	r4, #0
 8000acc:	2f00      	cmp	r7, #0
 8000ace:	d00a      	beq.n	8000ae6 <__aeabi_dadd+0x386>
 8000ad0:	077b      	lsls	r3, r7, #29
 8000ad2:	d000      	beq.n	8000ad6 <__aeabi_dadd+0x376>
 8000ad4:	e6c4      	b.n	8000860 <__aeabi_dadd+0x100>
 8000ad6:	0026      	movs	r6, r4
 8000ad8:	e79e      	b.n	8000a18 <__aeabi_dadd+0x2b8>
 8000ada:	464b      	mov	r3, r9
 8000adc:	000c      	movs	r4, r1
 8000ade:	08d8      	lsrs	r0, r3, #3
 8000ae0:	e79b      	b.n	8000a1a <__aeabi_dadd+0x2ba>
 8000ae2:	2700      	movs	r7, #0
 8000ae4:	4c01      	ldr	r4, [pc, #4]	@ (8000aec <__aeabi_dadd+0x38c>)
 8000ae6:	2600      	movs	r6, #0
 8000ae8:	e783      	b.n	80009f2 <__aeabi_dadd+0x292>
 8000aea:	46c0      	nop			@ (mov r8, r8)
 8000aec:	000007ff 	.word	0x000007ff
 8000af0:	ff7fffff 	.word	0xff7fffff
 8000af4:	000007fe 	.word	0x000007fe
 8000af8:	464b      	mov	r3, r9
 8000afa:	0777      	lsls	r7, r6, #29
 8000afc:	08d8      	lsrs	r0, r3, #3
 8000afe:	4307      	orrs	r7, r0
 8000b00:	08f0      	lsrs	r0, r6, #3
 8000b02:	e791      	b.n	8000a28 <__aeabi_dadd+0x2c8>
 8000b04:	4fcd      	ldr	r7, [pc, #820]	@ (8000e3c <__aeabi_dadd+0x6dc>)
 8000b06:	1c61      	adds	r1, r4, #1
 8000b08:	4239      	tst	r1, r7
 8000b0a:	d16b      	bne.n	8000be4 <__aeabi_dadd+0x484>
 8000b0c:	0031      	movs	r1, r6
 8000b0e:	4648      	mov	r0, r9
 8000b10:	4301      	orrs	r1, r0
 8000b12:	2c00      	cmp	r4, #0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x3b8>
 8000b16:	e14b      	b.n	8000db0 <__aeabi_dadd+0x650>
 8000b18:	001f      	movs	r7, r3
 8000b1a:	4317      	orrs	r7, r2
 8000b1c:	2900      	cmp	r1, #0
 8000b1e:	d100      	bne.n	8000b22 <__aeabi_dadd+0x3c2>
 8000b20:	e181      	b.n	8000e26 <__aeabi_dadd+0x6c6>
 8000b22:	2f00      	cmp	r7, #0
 8000b24:	d100      	bne.n	8000b28 <__aeabi_dadd+0x3c8>
 8000b26:	e74c      	b.n	80009c2 <__aeabi_dadd+0x262>
 8000b28:	444a      	add	r2, r9
 8000b2a:	454a      	cmp	r2, r9
 8000b2c:	4180      	sbcs	r0, r0
 8000b2e:	18f6      	adds	r6, r6, r3
 8000b30:	4240      	negs	r0, r0
 8000b32:	1836      	adds	r6, r6, r0
 8000b34:	0233      	lsls	r3, r6, #8
 8000b36:	d500      	bpl.n	8000b3a <__aeabi_dadd+0x3da>
 8000b38:	e1b0      	b.n	8000e9c <__aeabi_dadd+0x73c>
 8000b3a:	0017      	movs	r7, r2
 8000b3c:	4691      	mov	r9, r2
 8000b3e:	4337      	orrs	r7, r6
 8000b40:	d000      	beq.n	8000b44 <__aeabi_dadd+0x3e4>
 8000b42:	e73e      	b.n	80009c2 <__aeabi_dadd+0x262>
 8000b44:	2600      	movs	r6, #0
 8000b46:	e754      	b.n	80009f2 <__aeabi_dadd+0x292>
 8000b48:	4649      	mov	r1, r9
 8000b4a:	1a89      	subs	r1, r1, r2
 8000b4c:	4688      	mov	r8, r1
 8000b4e:	45c1      	cmp	r9, r8
 8000b50:	41bf      	sbcs	r7, r7
 8000b52:	1af1      	subs	r1, r6, r3
 8000b54:	427f      	negs	r7, r7
 8000b56:	1bc9      	subs	r1, r1, r7
 8000b58:	020f      	lsls	r7, r1, #8
 8000b5a:	d461      	bmi.n	8000c20 <__aeabi_dadd+0x4c0>
 8000b5c:	4647      	mov	r7, r8
 8000b5e:	430f      	orrs	r7, r1
 8000b60:	d100      	bne.n	8000b64 <__aeabi_dadd+0x404>
 8000b62:	e0bd      	b.n	8000ce0 <__aeabi_dadd+0x580>
 8000b64:	000e      	movs	r6, r1
 8000b66:	4647      	mov	r7, r8
 8000b68:	e651      	b.n	800080e <__aeabi_dadd+0xae>
 8000b6a:	4cb5      	ldr	r4, [pc, #724]	@ (8000e40 <__aeabi_dadd+0x6e0>)
 8000b6c:	45a0      	cmp	r8, r4
 8000b6e:	d100      	bne.n	8000b72 <__aeabi_dadd+0x412>
 8000b70:	e100      	b.n	8000d74 <__aeabi_dadd+0x614>
 8000b72:	2701      	movs	r7, #1
 8000b74:	2938      	cmp	r1, #56	@ 0x38
 8000b76:	dd00      	ble.n	8000b7a <__aeabi_dadd+0x41a>
 8000b78:	e6b8      	b.n	80008ec <__aeabi_dadd+0x18c>
 8000b7a:	2480      	movs	r4, #128	@ 0x80
 8000b7c:	0424      	lsls	r4, r4, #16
 8000b7e:	4326      	orrs	r6, r4
 8000b80:	e6a3      	b.n	80008ca <__aeabi_dadd+0x16a>
 8000b82:	4eb0      	ldr	r6, [pc, #704]	@ (8000e44 <__aeabi_dadd+0x6e4>)
 8000b84:	1ae4      	subs	r4, r4, r3
 8000b86:	4016      	ands	r6, r2
 8000b88:	077b      	lsls	r3, r7, #29
 8000b8a:	d000      	beq.n	8000b8e <__aeabi_dadd+0x42e>
 8000b8c:	e73f      	b.n	8000a0e <__aeabi_dadd+0x2ae>
 8000b8e:	e743      	b.n	8000a18 <__aeabi_dadd+0x2b8>
 8000b90:	000f      	movs	r7, r1
 8000b92:	0018      	movs	r0, r3
 8000b94:	3f20      	subs	r7, #32
 8000b96:	40f8      	lsrs	r0, r7
 8000b98:	4684      	mov	ip, r0
 8000b9a:	2920      	cmp	r1, #32
 8000b9c:	d003      	beq.n	8000ba6 <__aeabi_dadd+0x446>
 8000b9e:	2740      	movs	r7, #64	@ 0x40
 8000ba0:	1a79      	subs	r1, r7, r1
 8000ba2:	408b      	lsls	r3, r1
 8000ba4:	431a      	orrs	r2, r3
 8000ba6:	1e53      	subs	r3, r2, #1
 8000ba8:	419a      	sbcs	r2, r3
 8000baa:	4663      	mov	r3, ip
 8000bac:	0017      	movs	r7, r2
 8000bae:	431f      	orrs	r7, r3
 8000bb0:	e622      	b.n	80007f8 <__aeabi_dadd+0x98>
 8000bb2:	48a4      	ldr	r0, [pc, #656]	@ (8000e44 <__aeabi_dadd+0x6e4>)
 8000bb4:	1ae1      	subs	r1, r4, r3
 8000bb6:	4010      	ands	r0, r2
 8000bb8:	0747      	lsls	r7, r0, #29
 8000bba:	08c0      	lsrs	r0, r0, #3
 8000bbc:	e707      	b.n	80009ce <__aeabi_dadd+0x26e>
 8000bbe:	0034      	movs	r4, r6
 8000bc0:	4648      	mov	r0, r9
 8000bc2:	4304      	orrs	r4, r0
 8000bc4:	d100      	bne.n	8000bc8 <__aeabi_dadd+0x468>
 8000bc6:	e0fa      	b.n	8000dbe <__aeabi_dadd+0x65e>
 8000bc8:	1e4c      	subs	r4, r1, #1
 8000bca:	2901      	cmp	r1, #1
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_dadd+0x470>
 8000bce:	e0d7      	b.n	8000d80 <__aeabi_dadd+0x620>
 8000bd0:	4f9b      	ldr	r7, [pc, #620]	@ (8000e40 <__aeabi_dadd+0x6e0>)
 8000bd2:	42b9      	cmp	r1, r7
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_dadd+0x478>
 8000bd6:	e0e2      	b.n	8000d9e <__aeabi_dadd+0x63e>
 8000bd8:	2701      	movs	r7, #1
 8000bda:	2c38      	cmp	r4, #56	@ 0x38
 8000bdc:	dd00      	ble.n	8000be0 <__aeabi_dadd+0x480>
 8000bde:	e74f      	b.n	8000a80 <__aeabi_dadd+0x320>
 8000be0:	0021      	movs	r1, r4
 8000be2:	e73c      	b.n	8000a5e <__aeabi_dadd+0x2fe>
 8000be4:	4c96      	ldr	r4, [pc, #600]	@ (8000e40 <__aeabi_dadd+0x6e0>)
 8000be6:	42a1      	cmp	r1, r4
 8000be8:	d100      	bne.n	8000bec <__aeabi_dadd+0x48c>
 8000bea:	e0dd      	b.n	8000da8 <__aeabi_dadd+0x648>
 8000bec:	444a      	add	r2, r9
 8000bee:	454a      	cmp	r2, r9
 8000bf0:	4180      	sbcs	r0, r0
 8000bf2:	18f3      	adds	r3, r6, r3
 8000bf4:	4240      	negs	r0, r0
 8000bf6:	1818      	adds	r0, r3, r0
 8000bf8:	07c7      	lsls	r7, r0, #31
 8000bfa:	0852      	lsrs	r2, r2, #1
 8000bfc:	4317      	orrs	r7, r2
 8000bfe:	0846      	lsrs	r6, r0, #1
 8000c00:	0752      	lsls	r2, r2, #29
 8000c02:	d005      	beq.n	8000c10 <__aeabi_dadd+0x4b0>
 8000c04:	220f      	movs	r2, #15
 8000c06:	000c      	movs	r4, r1
 8000c08:	403a      	ands	r2, r7
 8000c0a:	2a04      	cmp	r2, #4
 8000c0c:	d000      	beq.n	8000c10 <__aeabi_dadd+0x4b0>
 8000c0e:	e62c      	b.n	800086a <__aeabi_dadd+0x10a>
 8000c10:	0776      	lsls	r6, r6, #29
 8000c12:	08ff      	lsrs	r7, r7, #3
 8000c14:	4337      	orrs	r7, r6
 8000c16:	0900      	lsrs	r0, r0, #4
 8000c18:	e6d9      	b.n	80009ce <__aeabi_dadd+0x26e>
 8000c1a:	2700      	movs	r7, #0
 8000c1c:	2600      	movs	r6, #0
 8000c1e:	e6e8      	b.n	80009f2 <__aeabi_dadd+0x292>
 8000c20:	4649      	mov	r1, r9
 8000c22:	1a57      	subs	r7, r2, r1
 8000c24:	42ba      	cmp	r2, r7
 8000c26:	4192      	sbcs	r2, r2
 8000c28:	1b9e      	subs	r6, r3, r6
 8000c2a:	4252      	negs	r2, r2
 8000c2c:	4665      	mov	r5, ip
 8000c2e:	1ab6      	subs	r6, r6, r2
 8000c30:	e5ed      	b.n	800080e <__aeabi_dadd+0xae>
 8000c32:	2900      	cmp	r1, #0
 8000c34:	d000      	beq.n	8000c38 <__aeabi_dadd+0x4d8>
 8000c36:	e0c6      	b.n	8000dc6 <__aeabi_dadd+0x666>
 8000c38:	2f00      	cmp	r7, #0
 8000c3a:	d167      	bne.n	8000d0c <__aeabi_dadd+0x5ac>
 8000c3c:	2680      	movs	r6, #128	@ 0x80
 8000c3e:	2500      	movs	r5, #0
 8000c40:	4c7f      	ldr	r4, [pc, #508]	@ (8000e40 <__aeabi_dadd+0x6e0>)
 8000c42:	0336      	lsls	r6, r6, #12
 8000c44:	e6d5      	b.n	80009f2 <__aeabi_dadd+0x292>
 8000c46:	4665      	mov	r5, ip
 8000c48:	000c      	movs	r4, r1
 8000c4a:	001e      	movs	r6, r3
 8000c4c:	08d0      	lsrs	r0, r2, #3
 8000c4e:	e6e4      	b.n	8000a1a <__aeabi_dadd+0x2ba>
 8000c50:	444a      	add	r2, r9
 8000c52:	454a      	cmp	r2, r9
 8000c54:	4180      	sbcs	r0, r0
 8000c56:	18f3      	adds	r3, r6, r3
 8000c58:	4240      	negs	r0, r0
 8000c5a:	1818      	adds	r0, r3, r0
 8000c5c:	0011      	movs	r1, r2
 8000c5e:	0203      	lsls	r3, r0, #8
 8000c60:	d400      	bmi.n	8000c64 <__aeabi_dadd+0x504>
 8000c62:	e096      	b.n	8000d92 <__aeabi_dadd+0x632>
 8000c64:	4b77      	ldr	r3, [pc, #476]	@ (8000e44 <__aeabi_dadd+0x6e4>)
 8000c66:	0849      	lsrs	r1, r1, #1
 8000c68:	4018      	ands	r0, r3
 8000c6a:	07c3      	lsls	r3, r0, #31
 8000c6c:	430b      	orrs	r3, r1
 8000c6e:	0844      	lsrs	r4, r0, #1
 8000c70:	0749      	lsls	r1, r1, #29
 8000c72:	d100      	bne.n	8000c76 <__aeabi_dadd+0x516>
 8000c74:	e129      	b.n	8000eca <__aeabi_dadd+0x76a>
 8000c76:	220f      	movs	r2, #15
 8000c78:	401a      	ands	r2, r3
 8000c7a:	2a04      	cmp	r2, #4
 8000c7c:	d100      	bne.n	8000c80 <__aeabi_dadd+0x520>
 8000c7e:	e0ea      	b.n	8000e56 <__aeabi_dadd+0x6f6>
 8000c80:	1d1f      	adds	r7, r3, #4
 8000c82:	429f      	cmp	r7, r3
 8000c84:	41b6      	sbcs	r6, r6
 8000c86:	4276      	negs	r6, r6
 8000c88:	1936      	adds	r6, r6, r4
 8000c8a:	2402      	movs	r4, #2
 8000c8c:	e6c4      	b.n	8000a18 <__aeabi_dadd+0x2b8>
 8000c8e:	4649      	mov	r1, r9
 8000c90:	1a8f      	subs	r7, r1, r2
 8000c92:	45b9      	cmp	r9, r7
 8000c94:	4180      	sbcs	r0, r0
 8000c96:	1af6      	subs	r6, r6, r3
 8000c98:	4240      	negs	r0, r0
 8000c9a:	1a36      	subs	r6, r6, r0
 8000c9c:	0233      	lsls	r3, r6, #8
 8000c9e:	d406      	bmi.n	8000cae <__aeabi_dadd+0x54e>
 8000ca0:	0773      	lsls	r3, r6, #29
 8000ca2:	08ff      	lsrs	r7, r7, #3
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	431f      	orrs	r7, r3
 8000ca8:	08f0      	lsrs	r0, r6, #3
 8000caa:	e690      	b.n	80009ce <__aeabi_dadd+0x26e>
 8000cac:	4665      	mov	r5, ip
 8000cae:	2401      	movs	r4, #1
 8000cb0:	e5ab      	b.n	800080a <__aeabi_dadd+0xaa>
 8000cb2:	464b      	mov	r3, r9
 8000cb4:	0777      	lsls	r7, r6, #29
 8000cb6:	08d8      	lsrs	r0, r3, #3
 8000cb8:	4307      	orrs	r7, r0
 8000cba:	08f0      	lsrs	r0, r6, #3
 8000cbc:	e6b4      	b.n	8000a28 <__aeabi_dadd+0x2c8>
 8000cbe:	000f      	movs	r7, r1
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	3f20      	subs	r7, #32
 8000cc4:	40f8      	lsrs	r0, r7
 8000cc6:	4684      	mov	ip, r0
 8000cc8:	2920      	cmp	r1, #32
 8000cca:	d003      	beq.n	8000cd4 <__aeabi_dadd+0x574>
 8000ccc:	2740      	movs	r7, #64	@ 0x40
 8000cce:	1a79      	subs	r1, r7, r1
 8000cd0:	408b      	lsls	r3, r1
 8000cd2:	431a      	orrs	r2, r3
 8000cd4:	1e53      	subs	r3, r2, #1
 8000cd6:	419a      	sbcs	r2, r3
 8000cd8:	4663      	mov	r3, ip
 8000cda:	0017      	movs	r7, r2
 8000cdc:	431f      	orrs	r7, r3
 8000cde:	e635      	b.n	800094c <__aeabi_dadd+0x1ec>
 8000ce0:	2500      	movs	r5, #0
 8000ce2:	2400      	movs	r4, #0
 8000ce4:	2600      	movs	r6, #0
 8000ce6:	e684      	b.n	80009f2 <__aeabi_dadd+0x292>
 8000ce8:	000c      	movs	r4, r1
 8000cea:	0035      	movs	r5, r6
 8000cec:	3c20      	subs	r4, #32
 8000cee:	40e5      	lsrs	r5, r4
 8000cf0:	2920      	cmp	r1, #32
 8000cf2:	d005      	beq.n	8000d00 <__aeabi_dadd+0x5a0>
 8000cf4:	2440      	movs	r4, #64	@ 0x40
 8000cf6:	1a61      	subs	r1, r4, r1
 8000cf8:	408e      	lsls	r6, r1
 8000cfa:	4649      	mov	r1, r9
 8000cfc:	4331      	orrs	r1, r6
 8000cfe:	4689      	mov	r9, r1
 8000d00:	4648      	mov	r0, r9
 8000d02:	1e41      	subs	r1, r0, #1
 8000d04:	4188      	sbcs	r0, r1
 8000d06:	0007      	movs	r7, r0
 8000d08:	432f      	orrs	r7, r5
 8000d0a:	e5ef      	b.n	80008ec <__aeabi_dadd+0x18c>
 8000d0c:	08d2      	lsrs	r2, r2, #3
 8000d0e:	075f      	lsls	r7, r3, #29
 8000d10:	4665      	mov	r5, ip
 8000d12:	4317      	orrs	r7, r2
 8000d14:	08d8      	lsrs	r0, r3, #3
 8000d16:	e687      	b.n	8000a28 <__aeabi_dadd+0x2c8>
 8000d18:	1a17      	subs	r7, r2, r0
 8000d1a:	42ba      	cmp	r2, r7
 8000d1c:	4192      	sbcs	r2, r2
 8000d1e:	1b9e      	subs	r6, r3, r6
 8000d20:	4252      	negs	r2, r2
 8000d22:	1ab6      	subs	r6, r6, r2
 8000d24:	0233      	lsls	r3, r6, #8
 8000d26:	d4c1      	bmi.n	8000cac <__aeabi_dadd+0x54c>
 8000d28:	0773      	lsls	r3, r6, #29
 8000d2a:	08ff      	lsrs	r7, r7, #3
 8000d2c:	4665      	mov	r5, ip
 8000d2e:	2101      	movs	r1, #1
 8000d30:	431f      	orrs	r7, r3
 8000d32:	08f0      	lsrs	r0, r6, #3
 8000d34:	e64b      	b.n	80009ce <__aeabi_dadd+0x26e>
 8000d36:	2f00      	cmp	r7, #0
 8000d38:	d07b      	beq.n	8000e32 <__aeabi_dadd+0x6d2>
 8000d3a:	4665      	mov	r5, ip
 8000d3c:	001e      	movs	r6, r3
 8000d3e:	4691      	mov	r9, r2
 8000d40:	e63f      	b.n	80009c2 <__aeabi_dadd+0x262>
 8000d42:	1a81      	subs	r1, r0, r2
 8000d44:	4688      	mov	r8, r1
 8000d46:	45c1      	cmp	r9, r8
 8000d48:	41a4      	sbcs	r4, r4
 8000d4a:	1af1      	subs	r1, r6, r3
 8000d4c:	4264      	negs	r4, r4
 8000d4e:	1b09      	subs	r1, r1, r4
 8000d50:	2480      	movs	r4, #128	@ 0x80
 8000d52:	0424      	lsls	r4, r4, #16
 8000d54:	4221      	tst	r1, r4
 8000d56:	d077      	beq.n	8000e48 <__aeabi_dadd+0x6e8>
 8000d58:	1a10      	subs	r0, r2, r0
 8000d5a:	4282      	cmp	r2, r0
 8000d5c:	4192      	sbcs	r2, r2
 8000d5e:	0007      	movs	r7, r0
 8000d60:	1b9e      	subs	r6, r3, r6
 8000d62:	4252      	negs	r2, r2
 8000d64:	1ab6      	subs	r6, r6, r2
 8000d66:	4337      	orrs	r7, r6
 8000d68:	d000      	beq.n	8000d6c <__aeabi_dadd+0x60c>
 8000d6a:	e0a0      	b.n	8000eae <__aeabi_dadd+0x74e>
 8000d6c:	4665      	mov	r5, ip
 8000d6e:	2400      	movs	r4, #0
 8000d70:	2600      	movs	r6, #0
 8000d72:	e63e      	b.n	80009f2 <__aeabi_dadd+0x292>
 8000d74:	075f      	lsls	r7, r3, #29
 8000d76:	08d2      	lsrs	r2, r2, #3
 8000d78:	4665      	mov	r5, ip
 8000d7a:	4317      	orrs	r7, r2
 8000d7c:	08d8      	lsrs	r0, r3, #3
 8000d7e:	e653      	b.n	8000a28 <__aeabi_dadd+0x2c8>
 8000d80:	1881      	adds	r1, r0, r2
 8000d82:	4291      	cmp	r1, r2
 8000d84:	4192      	sbcs	r2, r2
 8000d86:	18f0      	adds	r0, r6, r3
 8000d88:	4252      	negs	r2, r2
 8000d8a:	1880      	adds	r0, r0, r2
 8000d8c:	0203      	lsls	r3, r0, #8
 8000d8e:	d500      	bpl.n	8000d92 <__aeabi_dadd+0x632>
 8000d90:	e768      	b.n	8000c64 <__aeabi_dadd+0x504>
 8000d92:	0747      	lsls	r7, r0, #29
 8000d94:	08c9      	lsrs	r1, r1, #3
 8000d96:	430f      	orrs	r7, r1
 8000d98:	08c0      	lsrs	r0, r0, #3
 8000d9a:	2101      	movs	r1, #1
 8000d9c:	e617      	b.n	80009ce <__aeabi_dadd+0x26e>
 8000d9e:	08d2      	lsrs	r2, r2, #3
 8000da0:	075f      	lsls	r7, r3, #29
 8000da2:	4317      	orrs	r7, r2
 8000da4:	08d8      	lsrs	r0, r3, #3
 8000da6:	e63f      	b.n	8000a28 <__aeabi_dadd+0x2c8>
 8000da8:	000c      	movs	r4, r1
 8000daa:	2600      	movs	r6, #0
 8000dac:	2700      	movs	r7, #0
 8000dae:	e620      	b.n	80009f2 <__aeabi_dadd+0x292>
 8000db0:	2900      	cmp	r1, #0
 8000db2:	d156      	bne.n	8000e62 <__aeabi_dadd+0x702>
 8000db4:	075f      	lsls	r7, r3, #29
 8000db6:	08d2      	lsrs	r2, r2, #3
 8000db8:	4317      	orrs	r7, r2
 8000dba:	08d8      	lsrs	r0, r3, #3
 8000dbc:	e634      	b.n	8000a28 <__aeabi_dadd+0x2c8>
 8000dbe:	000c      	movs	r4, r1
 8000dc0:	001e      	movs	r6, r3
 8000dc2:	08d0      	lsrs	r0, r2, #3
 8000dc4:	e629      	b.n	8000a1a <__aeabi_dadd+0x2ba>
 8000dc6:	08c1      	lsrs	r1, r0, #3
 8000dc8:	0770      	lsls	r0, r6, #29
 8000dca:	4301      	orrs	r1, r0
 8000dcc:	08f0      	lsrs	r0, r6, #3
 8000dce:	2f00      	cmp	r7, #0
 8000dd0:	d062      	beq.n	8000e98 <__aeabi_dadd+0x738>
 8000dd2:	2480      	movs	r4, #128	@ 0x80
 8000dd4:	0324      	lsls	r4, r4, #12
 8000dd6:	4220      	tst	r0, r4
 8000dd8:	d007      	beq.n	8000dea <__aeabi_dadd+0x68a>
 8000dda:	08de      	lsrs	r6, r3, #3
 8000ddc:	4226      	tst	r6, r4
 8000dde:	d104      	bne.n	8000dea <__aeabi_dadd+0x68a>
 8000de0:	4665      	mov	r5, ip
 8000de2:	0030      	movs	r0, r6
 8000de4:	08d1      	lsrs	r1, r2, #3
 8000de6:	075b      	lsls	r3, r3, #29
 8000de8:	4319      	orrs	r1, r3
 8000dea:	0f4f      	lsrs	r7, r1, #29
 8000dec:	00c9      	lsls	r1, r1, #3
 8000dee:	08c9      	lsrs	r1, r1, #3
 8000df0:	077f      	lsls	r7, r7, #29
 8000df2:	430f      	orrs	r7, r1
 8000df4:	e618      	b.n	8000a28 <__aeabi_dadd+0x2c8>
 8000df6:	000c      	movs	r4, r1
 8000df8:	0030      	movs	r0, r6
 8000dfa:	3c20      	subs	r4, #32
 8000dfc:	40e0      	lsrs	r0, r4
 8000dfe:	4684      	mov	ip, r0
 8000e00:	2920      	cmp	r1, #32
 8000e02:	d005      	beq.n	8000e10 <__aeabi_dadd+0x6b0>
 8000e04:	2440      	movs	r4, #64	@ 0x40
 8000e06:	1a61      	subs	r1, r4, r1
 8000e08:	408e      	lsls	r6, r1
 8000e0a:	4649      	mov	r1, r9
 8000e0c:	4331      	orrs	r1, r6
 8000e0e:	4689      	mov	r9, r1
 8000e10:	4648      	mov	r0, r9
 8000e12:	1e41      	subs	r1, r0, #1
 8000e14:	4188      	sbcs	r0, r1
 8000e16:	4661      	mov	r1, ip
 8000e18:	0007      	movs	r7, r0
 8000e1a:	430f      	orrs	r7, r1
 8000e1c:	e630      	b.n	8000a80 <__aeabi_dadd+0x320>
 8000e1e:	2120      	movs	r1, #32
 8000e20:	2700      	movs	r7, #0
 8000e22:	1a09      	subs	r1, r1, r0
 8000e24:	e50e      	b.n	8000844 <__aeabi_dadd+0xe4>
 8000e26:	001e      	movs	r6, r3
 8000e28:	2f00      	cmp	r7, #0
 8000e2a:	d000      	beq.n	8000e2e <__aeabi_dadd+0x6ce>
 8000e2c:	e522      	b.n	8000874 <__aeabi_dadd+0x114>
 8000e2e:	2400      	movs	r4, #0
 8000e30:	e758      	b.n	8000ce4 <__aeabi_dadd+0x584>
 8000e32:	2500      	movs	r5, #0
 8000e34:	2400      	movs	r4, #0
 8000e36:	2600      	movs	r6, #0
 8000e38:	e5db      	b.n	80009f2 <__aeabi_dadd+0x292>
 8000e3a:	46c0      	nop			@ (mov r8, r8)
 8000e3c:	000007fe 	.word	0x000007fe
 8000e40:	000007ff 	.word	0x000007ff
 8000e44:	ff7fffff 	.word	0xff7fffff
 8000e48:	4647      	mov	r7, r8
 8000e4a:	430f      	orrs	r7, r1
 8000e4c:	d100      	bne.n	8000e50 <__aeabi_dadd+0x6f0>
 8000e4e:	e747      	b.n	8000ce0 <__aeabi_dadd+0x580>
 8000e50:	000e      	movs	r6, r1
 8000e52:	46c1      	mov	r9, r8
 8000e54:	e5b5      	b.n	80009c2 <__aeabi_dadd+0x262>
 8000e56:	08df      	lsrs	r7, r3, #3
 8000e58:	0764      	lsls	r4, r4, #29
 8000e5a:	2102      	movs	r1, #2
 8000e5c:	4327      	orrs	r7, r4
 8000e5e:	0900      	lsrs	r0, r0, #4
 8000e60:	e5b5      	b.n	80009ce <__aeabi_dadd+0x26e>
 8000e62:	0019      	movs	r1, r3
 8000e64:	08c0      	lsrs	r0, r0, #3
 8000e66:	0777      	lsls	r7, r6, #29
 8000e68:	4307      	orrs	r7, r0
 8000e6a:	4311      	orrs	r1, r2
 8000e6c:	08f0      	lsrs	r0, r6, #3
 8000e6e:	2900      	cmp	r1, #0
 8000e70:	d100      	bne.n	8000e74 <__aeabi_dadd+0x714>
 8000e72:	e5d9      	b.n	8000a28 <__aeabi_dadd+0x2c8>
 8000e74:	2180      	movs	r1, #128	@ 0x80
 8000e76:	0309      	lsls	r1, r1, #12
 8000e78:	4208      	tst	r0, r1
 8000e7a:	d007      	beq.n	8000e8c <__aeabi_dadd+0x72c>
 8000e7c:	08dc      	lsrs	r4, r3, #3
 8000e7e:	420c      	tst	r4, r1
 8000e80:	d104      	bne.n	8000e8c <__aeabi_dadd+0x72c>
 8000e82:	08d2      	lsrs	r2, r2, #3
 8000e84:	075b      	lsls	r3, r3, #29
 8000e86:	431a      	orrs	r2, r3
 8000e88:	0017      	movs	r7, r2
 8000e8a:	0020      	movs	r0, r4
 8000e8c:	0f7b      	lsrs	r3, r7, #29
 8000e8e:	00ff      	lsls	r7, r7, #3
 8000e90:	08ff      	lsrs	r7, r7, #3
 8000e92:	075b      	lsls	r3, r3, #29
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e5c7      	b.n	8000a28 <__aeabi_dadd+0x2c8>
 8000e98:	000f      	movs	r7, r1
 8000e9a:	e5c5      	b.n	8000a28 <__aeabi_dadd+0x2c8>
 8000e9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ee8 <__aeabi_dadd+0x788>)
 8000e9e:	08d2      	lsrs	r2, r2, #3
 8000ea0:	4033      	ands	r3, r6
 8000ea2:	075f      	lsls	r7, r3, #29
 8000ea4:	025b      	lsls	r3, r3, #9
 8000ea6:	2401      	movs	r4, #1
 8000ea8:	4317      	orrs	r7, r2
 8000eaa:	0b1e      	lsrs	r6, r3, #12
 8000eac:	e5a1      	b.n	80009f2 <__aeabi_dadd+0x292>
 8000eae:	4226      	tst	r6, r4
 8000eb0:	d012      	beq.n	8000ed8 <__aeabi_dadd+0x778>
 8000eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee8 <__aeabi_dadd+0x788>)
 8000eb4:	4665      	mov	r5, ip
 8000eb6:	0002      	movs	r2, r0
 8000eb8:	2401      	movs	r4, #1
 8000eba:	401e      	ands	r6, r3
 8000ebc:	e4e6      	b.n	800088c <__aeabi_dadd+0x12c>
 8000ebe:	0021      	movs	r1, r4
 8000ec0:	e585      	b.n	80009ce <__aeabi_dadd+0x26e>
 8000ec2:	0017      	movs	r7, r2
 8000ec4:	e5a8      	b.n	8000a18 <__aeabi_dadd+0x2b8>
 8000ec6:	003a      	movs	r2, r7
 8000ec8:	e4d4      	b.n	8000874 <__aeabi_dadd+0x114>
 8000eca:	08db      	lsrs	r3, r3, #3
 8000ecc:	0764      	lsls	r4, r4, #29
 8000ece:	431c      	orrs	r4, r3
 8000ed0:	0027      	movs	r7, r4
 8000ed2:	2102      	movs	r1, #2
 8000ed4:	0900      	lsrs	r0, r0, #4
 8000ed6:	e57a      	b.n	80009ce <__aeabi_dadd+0x26e>
 8000ed8:	08c0      	lsrs	r0, r0, #3
 8000eda:	0777      	lsls	r7, r6, #29
 8000edc:	4307      	orrs	r7, r0
 8000ede:	4665      	mov	r5, ip
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	08f0      	lsrs	r0, r6, #3
 8000ee4:	e573      	b.n	80009ce <__aeabi_dadd+0x26e>
 8000ee6:	46c0      	nop			@ (mov r8, r8)
 8000ee8:	ff7fffff 	.word	0xff7fffff

08000eec <__aeabi_ddiv>:
 8000eec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eee:	46de      	mov	lr, fp
 8000ef0:	4645      	mov	r5, r8
 8000ef2:	4657      	mov	r7, sl
 8000ef4:	464e      	mov	r6, r9
 8000ef6:	b5e0      	push	{r5, r6, r7, lr}
 8000ef8:	b087      	sub	sp, #28
 8000efa:	9200      	str	r2, [sp, #0]
 8000efc:	9301      	str	r3, [sp, #4]
 8000efe:	030b      	lsls	r3, r1, #12
 8000f00:	0b1b      	lsrs	r3, r3, #12
 8000f02:	469b      	mov	fp, r3
 8000f04:	0fca      	lsrs	r2, r1, #31
 8000f06:	004b      	lsls	r3, r1, #1
 8000f08:	0004      	movs	r4, r0
 8000f0a:	4680      	mov	r8, r0
 8000f0c:	0d5b      	lsrs	r3, r3, #21
 8000f0e:	9202      	str	r2, [sp, #8]
 8000f10:	d100      	bne.n	8000f14 <__aeabi_ddiv+0x28>
 8000f12:	e098      	b.n	8001046 <__aeabi_ddiv+0x15a>
 8000f14:	4a7c      	ldr	r2, [pc, #496]	@ (8001108 <__aeabi_ddiv+0x21c>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d037      	beq.n	8000f8a <__aeabi_ddiv+0x9e>
 8000f1a:	4659      	mov	r1, fp
 8000f1c:	0f42      	lsrs	r2, r0, #29
 8000f1e:	00c9      	lsls	r1, r1, #3
 8000f20:	430a      	orrs	r2, r1
 8000f22:	2180      	movs	r1, #128	@ 0x80
 8000f24:	0409      	lsls	r1, r1, #16
 8000f26:	4311      	orrs	r1, r2
 8000f28:	00c2      	lsls	r2, r0, #3
 8000f2a:	4690      	mov	r8, r2
 8000f2c:	4a77      	ldr	r2, [pc, #476]	@ (800110c <__aeabi_ddiv+0x220>)
 8000f2e:	4689      	mov	r9, r1
 8000f30:	4692      	mov	sl, r2
 8000f32:	449a      	add	sl, r3
 8000f34:	2300      	movs	r3, #0
 8000f36:	2400      	movs	r4, #0
 8000f38:	9303      	str	r3, [sp, #12]
 8000f3a:	9e00      	ldr	r6, [sp, #0]
 8000f3c:	9f01      	ldr	r7, [sp, #4]
 8000f3e:	033b      	lsls	r3, r7, #12
 8000f40:	0b1b      	lsrs	r3, r3, #12
 8000f42:	469b      	mov	fp, r3
 8000f44:	007b      	lsls	r3, r7, #1
 8000f46:	0030      	movs	r0, r6
 8000f48:	0d5b      	lsrs	r3, r3, #21
 8000f4a:	0ffd      	lsrs	r5, r7, #31
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d059      	beq.n	8001004 <__aeabi_ddiv+0x118>
 8000f50:	4a6d      	ldr	r2, [pc, #436]	@ (8001108 <__aeabi_ddiv+0x21c>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d048      	beq.n	8000fe8 <__aeabi_ddiv+0xfc>
 8000f56:	4659      	mov	r1, fp
 8000f58:	0f72      	lsrs	r2, r6, #29
 8000f5a:	00c9      	lsls	r1, r1, #3
 8000f5c:	430a      	orrs	r2, r1
 8000f5e:	2180      	movs	r1, #128	@ 0x80
 8000f60:	0409      	lsls	r1, r1, #16
 8000f62:	4311      	orrs	r1, r2
 8000f64:	468b      	mov	fp, r1
 8000f66:	4969      	ldr	r1, [pc, #420]	@ (800110c <__aeabi_ddiv+0x220>)
 8000f68:	00f2      	lsls	r2, r6, #3
 8000f6a:	468c      	mov	ip, r1
 8000f6c:	4651      	mov	r1, sl
 8000f6e:	4463      	add	r3, ip
 8000f70:	1acb      	subs	r3, r1, r3
 8000f72:	469a      	mov	sl, r3
 8000f74:	2100      	movs	r1, #0
 8000f76:	9e02      	ldr	r6, [sp, #8]
 8000f78:	406e      	eors	r6, r5
 8000f7a:	b2f6      	uxtb	r6, r6
 8000f7c:	2c0f      	cmp	r4, #15
 8000f7e:	d900      	bls.n	8000f82 <__aeabi_ddiv+0x96>
 8000f80:	e0ce      	b.n	8001120 <__aeabi_ddiv+0x234>
 8000f82:	4b63      	ldr	r3, [pc, #396]	@ (8001110 <__aeabi_ddiv+0x224>)
 8000f84:	00a4      	lsls	r4, r4, #2
 8000f86:	591b      	ldr	r3, [r3, r4]
 8000f88:	469f      	mov	pc, r3
 8000f8a:	465a      	mov	r2, fp
 8000f8c:	4302      	orrs	r2, r0
 8000f8e:	4691      	mov	r9, r2
 8000f90:	d000      	beq.n	8000f94 <__aeabi_ddiv+0xa8>
 8000f92:	e090      	b.n	80010b6 <__aeabi_ddiv+0x1ca>
 8000f94:	469a      	mov	sl, r3
 8000f96:	2302      	movs	r3, #2
 8000f98:	4690      	mov	r8, r2
 8000f9a:	2408      	movs	r4, #8
 8000f9c:	9303      	str	r3, [sp, #12]
 8000f9e:	e7cc      	b.n	8000f3a <__aeabi_ddiv+0x4e>
 8000fa0:	46cb      	mov	fp, r9
 8000fa2:	4642      	mov	r2, r8
 8000fa4:	9d02      	ldr	r5, [sp, #8]
 8000fa6:	9903      	ldr	r1, [sp, #12]
 8000fa8:	2902      	cmp	r1, #2
 8000faa:	d100      	bne.n	8000fae <__aeabi_ddiv+0xc2>
 8000fac:	e1de      	b.n	800136c <__aeabi_ddiv+0x480>
 8000fae:	2903      	cmp	r1, #3
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_ddiv+0xc8>
 8000fb2:	e08d      	b.n	80010d0 <__aeabi_ddiv+0x1e4>
 8000fb4:	2901      	cmp	r1, #1
 8000fb6:	d000      	beq.n	8000fba <__aeabi_ddiv+0xce>
 8000fb8:	e179      	b.n	80012ae <__aeabi_ddiv+0x3c2>
 8000fba:	002e      	movs	r6, r5
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	2400      	movs	r4, #0
 8000fc2:	4690      	mov	r8, r2
 8000fc4:	051b      	lsls	r3, r3, #20
 8000fc6:	4323      	orrs	r3, r4
 8000fc8:	07f6      	lsls	r6, r6, #31
 8000fca:	4333      	orrs	r3, r6
 8000fcc:	4640      	mov	r0, r8
 8000fce:	0019      	movs	r1, r3
 8000fd0:	b007      	add	sp, #28
 8000fd2:	bcf0      	pop	{r4, r5, r6, r7}
 8000fd4:	46bb      	mov	fp, r7
 8000fd6:	46b2      	mov	sl, r6
 8000fd8:	46a9      	mov	r9, r5
 8000fda:	46a0      	mov	r8, r4
 8000fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2400      	movs	r4, #0
 8000fe2:	4690      	mov	r8, r2
 8000fe4:	4b48      	ldr	r3, [pc, #288]	@ (8001108 <__aeabi_ddiv+0x21c>)
 8000fe6:	e7ed      	b.n	8000fc4 <__aeabi_ddiv+0xd8>
 8000fe8:	465a      	mov	r2, fp
 8000fea:	9b00      	ldr	r3, [sp, #0]
 8000fec:	431a      	orrs	r2, r3
 8000fee:	4b49      	ldr	r3, [pc, #292]	@ (8001114 <__aeabi_ddiv+0x228>)
 8000ff0:	469c      	mov	ip, r3
 8000ff2:	44e2      	add	sl, ip
 8000ff4:	2a00      	cmp	r2, #0
 8000ff6:	d159      	bne.n	80010ac <__aeabi_ddiv+0x1c0>
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	431c      	orrs	r4, r3
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	2102      	movs	r1, #2
 8001000:	469b      	mov	fp, r3
 8001002:	e7b8      	b.n	8000f76 <__aeabi_ddiv+0x8a>
 8001004:	465a      	mov	r2, fp
 8001006:	9b00      	ldr	r3, [sp, #0]
 8001008:	431a      	orrs	r2, r3
 800100a:	d049      	beq.n	80010a0 <__aeabi_ddiv+0x1b4>
 800100c:	465b      	mov	r3, fp
 800100e:	2b00      	cmp	r3, #0
 8001010:	d100      	bne.n	8001014 <__aeabi_ddiv+0x128>
 8001012:	e19c      	b.n	800134e <__aeabi_ddiv+0x462>
 8001014:	4658      	mov	r0, fp
 8001016:	f001 fb43 	bl	80026a0 <__clzsi2>
 800101a:	0002      	movs	r2, r0
 800101c:	0003      	movs	r3, r0
 800101e:	3a0b      	subs	r2, #11
 8001020:	271d      	movs	r7, #29
 8001022:	9e00      	ldr	r6, [sp, #0]
 8001024:	1aba      	subs	r2, r7, r2
 8001026:	0019      	movs	r1, r3
 8001028:	4658      	mov	r0, fp
 800102a:	40d6      	lsrs	r6, r2
 800102c:	3908      	subs	r1, #8
 800102e:	4088      	lsls	r0, r1
 8001030:	0032      	movs	r2, r6
 8001032:	4302      	orrs	r2, r0
 8001034:	4693      	mov	fp, r2
 8001036:	9a00      	ldr	r2, [sp, #0]
 8001038:	408a      	lsls	r2, r1
 800103a:	4937      	ldr	r1, [pc, #220]	@ (8001118 <__aeabi_ddiv+0x22c>)
 800103c:	4453      	add	r3, sl
 800103e:	468a      	mov	sl, r1
 8001040:	2100      	movs	r1, #0
 8001042:	449a      	add	sl, r3
 8001044:	e797      	b.n	8000f76 <__aeabi_ddiv+0x8a>
 8001046:	465b      	mov	r3, fp
 8001048:	4303      	orrs	r3, r0
 800104a:	4699      	mov	r9, r3
 800104c:	d021      	beq.n	8001092 <__aeabi_ddiv+0x1a6>
 800104e:	465b      	mov	r3, fp
 8001050:	2b00      	cmp	r3, #0
 8001052:	d100      	bne.n	8001056 <__aeabi_ddiv+0x16a>
 8001054:	e169      	b.n	800132a <__aeabi_ddiv+0x43e>
 8001056:	4658      	mov	r0, fp
 8001058:	f001 fb22 	bl	80026a0 <__clzsi2>
 800105c:	230b      	movs	r3, #11
 800105e:	425b      	negs	r3, r3
 8001060:	469c      	mov	ip, r3
 8001062:	0002      	movs	r2, r0
 8001064:	4484      	add	ip, r0
 8001066:	4666      	mov	r6, ip
 8001068:	231d      	movs	r3, #29
 800106a:	1b9b      	subs	r3, r3, r6
 800106c:	0026      	movs	r6, r4
 800106e:	0011      	movs	r1, r2
 8001070:	4658      	mov	r0, fp
 8001072:	40de      	lsrs	r6, r3
 8001074:	3908      	subs	r1, #8
 8001076:	4088      	lsls	r0, r1
 8001078:	0033      	movs	r3, r6
 800107a:	4303      	orrs	r3, r0
 800107c:	4699      	mov	r9, r3
 800107e:	0023      	movs	r3, r4
 8001080:	408b      	lsls	r3, r1
 8001082:	4698      	mov	r8, r3
 8001084:	4b25      	ldr	r3, [pc, #148]	@ (800111c <__aeabi_ddiv+0x230>)
 8001086:	2400      	movs	r4, #0
 8001088:	1a9b      	subs	r3, r3, r2
 800108a:	469a      	mov	sl, r3
 800108c:	2300      	movs	r3, #0
 800108e:	9303      	str	r3, [sp, #12]
 8001090:	e753      	b.n	8000f3a <__aeabi_ddiv+0x4e>
 8001092:	2300      	movs	r3, #0
 8001094:	4698      	mov	r8, r3
 8001096:	469a      	mov	sl, r3
 8001098:	3301      	adds	r3, #1
 800109a:	2404      	movs	r4, #4
 800109c:	9303      	str	r3, [sp, #12]
 800109e:	e74c      	b.n	8000f3a <__aeabi_ddiv+0x4e>
 80010a0:	2301      	movs	r3, #1
 80010a2:	431c      	orrs	r4, r3
 80010a4:	2300      	movs	r3, #0
 80010a6:	2101      	movs	r1, #1
 80010a8:	469b      	mov	fp, r3
 80010aa:	e764      	b.n	8000f76 <__aeabi_ddiv+0x8a>
 80010ac:	2303      	movs	r3, #3
 80010ae:	0032      	movs	r2, r6
 80010b0:	2103      	movs	r1, #3
 80010b2:	431c      	orrs	r4, r3
 80010b4:	e75f      	b.n	8000f76 <__aeabi_ddiv+0x8a>
 80010b6:	469a      	mov	sl, r3
 80010b8:	2303      	movs	r3, #3
 80010ba:	46d9      	mov	r9, fp
 80010bc:	240c      	movs	r4, #12
 80010be:	9303      	str	r3, [sp, #12]
 80010c0:	e73b      	b.n	8000f3a <__aeabi_ddiv+0x4e>
 80010c2:	2300      	movs	r3, #0
 80010c4:	2480      	movs	r4, #128	@ 0x80
 80010c6:	4698      	mov	r8, r3
 80010c8:	2600      	movs	r6, #0
 80010ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001108 <__aeabi_ddiv+0x21c>)
 80010cc:	0324      	lsls	r4, r4, #12
 80010ce:	e779      	b.n	8000fc4 <__aeabi_ddiv+0xd8>
 80010d0:	2480      	movs	r4, #128	@ 0x80
 80010d2:	465b      	mov	r3, fp
 80010d4:	0324      	lsls	r4, r4, #12
 80010d6:	431c      	orrs	r4, r3
 80010d8:	0324      	lsls	r4, r4, #12
 80010da:	002e      	movs	r6, r5
 80010dc:	4690      	mov	r8, r2
 80010de:	4b0a      	ldr	r3, [pc, #40]	@ (8001108 <__aeabi_ddiv+0x21c>)
 80010e0:	0b24      	lsrs	r4, r4, #12
 80010e2:	e76f      	b.n	8000fc4 <__aeabi_ddiv+0xd8>
 80010e4:	2480      	movs	r4, #128	@ 0x80
 80010e6:	464b      	mov	r3, r9
 80010e8:	0324      	lsls	r4, r4, #12
 80010ea:	4223      	tst	r3, r4
 80010ec:	d002      	beq.n	80010f4 <__aeabi_ddiv+0x208>
 80010ee:	465b      	mov	r3, fp
 80010f0:	4223      	tst	r3, r4
 80010f2:	d0f0      	beq.n	80010d6 <__aeabi_ddiv+0x1ea>
 80010f4:	2480      	movs	r4, #128	@ 0x80
 80010f6:	464b      	mov	r3, r9
 80010f8:	0324      	lsls	r4, r4, #12
 80010fa:	431c      	orrs	r4, r3
 80010fc:	0324      	lsls	r4, r4, #12
 80010fe:	9e02      	ldr	r6, [sp, #8]
 8001100:	4b01      	ldr	r3, [pc, #4]	@ (8001108 <__aeabi_ddiv+0x21c>)
 8001102:	0b24      	lsrs	r4, r4, #12
 8001104:	e75e      	b.n	8000fc4 <__aeabi_ddiv+0xd8>
 8001106:	46c0      	nop			@ (mov r8, r8)
 8001108:	000007ff 	.word	0x000007ff
 800110c:	fffffc01 	.word	0xfffffc01
 8001110:	0800d900 	.word	0x0800d900
 8001114:	fffff801 	.word	0xfffff801
 8001118:	000003f3 	.word	0x000003f3
 800111c:	fffffc0d 	.word	0xfffffc0d
 8001120:	45cb      	cmp	fp, r9
 8001122:	d200      	bcs.n	8001126 <__aeabi_ddiv+0x23a>
 8001124:	e0f8      	b.n	8001318 <__aeabi_ddiv+0x42c>
 8001126:	d100      	bne.n	800112a <__aeabi_ddiv+0x23e>
 8001128:	e0f3      	b.n	8001312 <__aeabi_ddiv+0x426>
 800112a:	2301      	movs	r3, #1
 800112c:	425b      	negs	r3, r3
 800112e:	469c      	mov	ip, r3
 8001130:	4644      	mov	r4, r8
 8001132:	4648      	mov	r0, r9
 8001134:	2500      	movs	r5, #0
 8001136:	44e2      	add	sl, ip
 8001138:	465b      	mov	r3, fp
 800113a:	0e17      	lsrs	r7, r2, #24
 800113c:	021b      	lsls	r3, r3, #8
 800113e:	431f      	orrs	r7, r3
 8001140:	0c19      	lsrs	r1, r3, #16
 8001142:	043b      	lsls	r3, r7, #16
 8001144:	0212      	lsls	r2, r2, #8
 8001146:	9700      	str	r7, [sp, #0]
 8001148:	0c1f      	lsrs	r7, r3, #16
 800114a:	4691      	mov	r9, r2
 800114c:	9102      	str	r1, [sp, #8]
 800114e:	9703      	str	r7, [sp, #12]
 8001150:	f7ff f87c 	bl	800024c <__aeabi_uidivmod>
 8001154:	0002      	movs	r2, r0
 8001156:	437a      	muls	r2, r7
 8001158:	040b      	lsls	r3, r1, #16
 800115a:	0c21      	lsrs	r1, r4, #16
 800115c:	4680      	mov	r8, r0
 800115e:	4319      	orrs	r1, r3
 8001160:	428a      	cmp	r2, r1
 8001162:	d909      	bls.n	8001178 <__aeabi_ddiv+0x28c>
 8001164:	9f00      	ldr	r7, [sp, #0]
 8001166:	2301      	movs	r3, #1
 8001168:	46bc      	mov	ip, r7
 800116a:	425b      	negs	r3, r3
 800116c:	4461      	add	r1, ip
 800116e:	469c      	mov	ip, r3
 8001170:	44e0      	add	r8, ip
 8001172:	428f      	cmp	r7, r1
 8001174:	d800      	bhi.n	8001178 <__aeabi_ddiv+0x28c>
 8001176:	e15c      	b.n	8001432 <__aeabi_ddiv+0x546>
 8001178:	1a88      	subs	r0, r1, r2
 800117a:	9902      	ldr	r1, [sp, #8]
 800117c:	f7ff f866 	bl	800024c <__aeabi_uidivmod>
 8001180:	9a03      	ldr	r2, [sp, #12]
 8001182:	0424      	lsls	r4, r4, #16
 8001184:	4342      	muls	r2, r0
 8001186:	0409      	lsls	r1, r1, #16
 8001188:	0c24      	lsrs	r4, r4, #16
 800118a:	0003      	movs	r3, r0
 800118c:	430c      	orrs	r4, r1
 800118e:	42a2      	cmp	r2, r4
 8001190:	d906      	bls.n	80011a0 <__aeabi_ddiv+0x2b4>
 8001192:	9900      	ldr	r1, [sp, #0]
 8001194:	3b01      	subs	r3, #1
 8001196:	468c      	mov	ip, r1
 8001198:	4464      	add	r4, ip
 800119a:	42a1      	cmp	r1, r4
 800119c:	d800      	bhi.n	80011a0 <__aeabi_ddiv+0x2b4>
 800119e:	e142      	b.n	8001426 <__aeabi_ddiv+0x53a>
 80011a0:	1aa0      	subs	r0, r4, r2
 80011a2:	4642      	mov	r2, r8
 80011a4:	0412      	lsls	r2, r2, #16
 80011a6:	431a      	orrs	r2, r3
 80011a8:	4693      	mov	fp, r2
 80011aa:	464b      	mov	r3, r9
 80011ac:	4659      	mov	r1, fp
 80011ae:	0c1b      	lsrs	r3, r3, #16
 80011b0:	001f      	movs	r7, r3
 80011b2:	9304      	str	r3, [sp, #16]
 80011b4:	040b      	lsls	r3, r1, #16
 80011b6:	4649      	mov	r1, r9
 80011b8:	0409      	lsls	r1, r1, #16
 80011ba:	0c09      	lsrs	r1, r1, #16
 80011bc:	000c      	movs	r4, r1
 80011be:	0c1b      	lsrs	r3, r3, #16
 80011c0:	435c      	muls	r4, r3
 80011c2:	0c12      	lsrs	r2, r2, #16
 80011c4:	437b      	muls	r3, r7
 80011c6:	4688      	mov	r8, r1
 80011c8:	4351      	muls	r1, r2
 80011ca:	437a      	muls	r2, r7
 80011cc:	0c27      	lsrs	r7, r4, #16
 80011ce:	46bc      	mov	ip, r7
 80011d0:	185b      	adds	r3, r3, r1
 80011d2:	4463      	add	r3, ip
 80011d4:	4299      	cmp	r1, r3
 80011d6:	d903      	bls.n	80011e0 <__aeabi_ddiv+0x2f4>
 80011d8:	2180      	movs	r1, #128	@ 0x80
 80011da:	0249      	lsls	r1, r1, #9
 80011dc:	468c      	mov	ip, r1
 80011de:	4462      	add	r2, ip
 80011e0:	0c19      	lsrs	r1, r3, #16
 80011e2:	0424      	lsls	r4, r4, #16
 80011e4:	041b      	lsls	r3, r3, #16
 80011e6:	0c24      	lsrs	r4, r4, #16
 80011e8:	188a      	adds	r2, r1, r2
 80011ea:	191c      	adds	r4, r3, r4
 80011ec:	4290      	cmp	r0, r2
 80011ee:	d302      	bcc.n	80011f6 <__aeabi_ddiv+0x30a>
 80011f0:	d116      	bne.n	8001220 <__aeabi_ddiv+0x334>
 80011f2:	42a5      	cmp	r5, r4
 80011f4:	d214      	bcs.n	8001220 <__aeabi_ddiv+0x334>
 80011f6:	465b      	mov	r3, fp
 80011f8:	9f00      	ldr	r7, [sp, #0]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	444d      	add	r5, r9
 80011fe:	9305      	str	r3, [sp, #20]
 8001200:	454d      	cmp	r5, r9
 8001202:	419b      	sbcs	r3, r3
 8001204:	46bc      	mov	ip, r7
 8001206:	425b      	negs	r3, r3
 8001208:	4463      	add	r3, ip
 800120a:	18c0      	adds	r0, r0, r3
 800120c:	4287      	cmp	r7, r0
 800120e:	d300      	bcc.n	8001212 <__aeabi_ddiv+0x326>
 8001210:	e102      	b.n	8001418 <__aeabi_ddiv+0x52c>
 8001212:	4282      	cmp	r2, r0
 8001214:	d900      	bls.n	8001218 <__aeabi_ddiv+0x32c>
 8001216:	e129      	b.n	800146c <__aeabi_ddiv+0x580>
 8001218:	d100      	bne.n	800121c <__aeabi_ddiv+0x330>
 800121a:	e124      	b.n	8001466 <__aeabi_ddiv+0x57a>
 800121c:	9b05      	ldr	r3, [sp, #20]
 800121e:	469b      	mov	fp, r3
 8001220:	1b2c      	subs	r4, r5, r4
 8001222:	42a5      	cmp	r5, r4
 8001224:	41ad      	sbcs	r5, r5
 8001226:	9b00      	ldr	r3, [sp, #0]
 8001228:	1a80      	subs	r0, r0, r2
 800122a:	426d      	negs	r5, r5
 800122c:	1b40      	subs	r0, r0, r5
 800122e:	4283      	cmp	r3, r0
 8001230:	d100      	bne.n	8001234 <__aeabi_ddiv+0x348>
 8001232:	e10f      	b.n	8001454 <__aeabi_ddiv+0x568>
 8001234:	9902      	ldr	r1, [sp, #8]
 8001236:	f7ff f809 	bl	800024c <__aeabi_uidivmod>
 800123a:	9a03      	ldr	r2, [sp, #12]
 800123c:	040b      	lsls	r3, r1, #16
 800123e:	4342      	muls	r2, r0
 8001240:	0c21      	lsrs	r1, r4, #16
 8001242:	0005      	movs	r5, r0
 8001244:	4319      	orrs	r1, r3
 8001246:	428a      	cmp	r2, r1
 8001248:	d900      	bls.n	800124c <__aeabi_ddiv+0x360>
 800124a:	e0cb      	b.n	80013e4 <__aeabi_ddiv+0x4f8>
 800124c:	1a88      	subs	r0, r1, r2
 800124e:	9902      	ldr	r1, [sp, #8]
 8001250:	f7fe fffc 	bl	800024c <__aeabi_uidivmod>
 8001254:	9a03      	ldr	r2, [sp, #12]
 8001256:	0424      	lsls	r4, r4, #16
 8001258:	4342      	muls	r2, r0
 800125a:	0409      	lsls	r1, r1, #16
 800125c:	0c24      	lsrs	r4, r4, #16
 800125e:	0003      	movs	r3, r0
 8001260:	430c      	orrs	r4, r1
 8001262:	42a2      	cmp	r2, r4
 8001264:	d900      	bls.n	8001268 <__aeabi_ddiv+0x37c>
 8001266:	e0ca      	b.n	80013fe <__aeabi_ddiv+0x512>
 8001268:	4641      	mov	r1, r8
 800126a:	1aa4      	subs	r4, r4, r2
 800126c:	042a      	lsls	r2, r5, #16
 800126e:	431a      	orrs	r2, r3
 8001270:	9f04      	ldr	r7, [sp, #16]
 8001272:	0413      	lsls	r3, r2, #16
 8001274:	0c1b      	lsrs	r3, r3, #16
 8001276:	4359      	muls	r1, r3
 8001278:	4640      	mov	r0, r8
 800127a:	437b      	muls	r3, r7
 800127c:	469c      	mov	ip, r3
 800127e:	0c15      	lsrs	r5, r2, #16
 8001280:	4368      	muls	r0, r5
 8001282:	0c0b      	lsrs	r3, r1, #16
 8001284:	4484      	add	ip, r0
 8001286:	4463      	add	r3, ip
 8001288:	437d      	muls	r5, r7
 800128a:	4298      	cmp	r0, r3
 800128c:	d903      	bls.n	8001296 <__aeabi_ddiv+0x3aa>
 800128e:	2080      	movs	r0, #128	@ 0x80
 8001290:	0240      	lsls	r0, r0, #9
 8001292:	4684      	mov	ip, r0
 8001294:	4465      	add	r5, ip
 8001296:	0c18      	lsrs	r0, r3, #16
 8001298:	0409      	lsls	r1, r1, #16
 800129a:	041b      	lsls	r3, r3, #16
 800129c:	0c09      	lsrs	r1, r1, #16
 800129e:	1940      	adds	r0, r0, r5
 80012a0:	185b      	adds	r3, r3, r1
 80012a2:	4284      	cmp	r4, r0
 80012a4:	d327      	bcc.n	80012f6 <__aeabi_ddiv+0x40a>
 80012a6:	d023      	beq.n	80012f0 <__aeabi_ddiv+0x404>
 80012a8:	2301      	movs	r3, #1
 80012aa:	0035      	movs	r5, r6
 80012ac:	431a      	orrs	r2, r3
 80012ae:	4b94      	ldr	r3, [pc, #592]	@ (8001500 <__aeabi_ddiv+0x614>)
 80012b0:	4453      	add	r3, sl
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	dd60      	ble.n	8001378 <__aeabi_ddiv+0x48c>
 80012b6:	0751      	lsls	r1, r2, #29
 80012b8:	d000      	beq.n	80012bc <__aeabi_ddiv+0x3d0>
 80012ba:	e086      	b.n	80013ca <__aeabi_ddiv+0x4de>
 80012bc:	002e      	movs	r6, r5
 80012be:	08d1      	lsrs	r1, r2, #3
 80012c0:	465a      	mov	r2, fp
 80012c2:	01d2      	lsls	r2, r2, #7
 80012c4:	d506      	bpl.n	80012d4 <__aeabi_ddiv+0x3e8>
 80012c6:	465a      	mov	r2, fp
 80012c8:	4b8e      	ldr	r3, [pc, #568]	@ (8001504 <__aeabi_ddiv+0x618>)
 80012ca:	401a      	ands	r2, r3
 80012cc:	2380      	movs	r3, #128	@ 0x80
 80012ce:	4693      	mov	fp, r2
 80012d0:	00db      	lsls	r3, r3, #3
 80012d2:	4453      	add	r3, sl
 80012d4:	4a8c      	ldr	r2, [pc, #560]	@ (8001508 <__aeabi_ddiv+0x61c>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	dd00      	ble.n	80012dc <__aeabi_ddiv+0x3f0>
 80012da:	e680      	b.n	8000fde <__aeabi_ddiv+0xf2>
 80012dc:	465a      	mov	r2, fp
 80012de:	0752      	lsls	r2, r2, #29
 80012e0:	430a      	orrs	r2, r1
 80012e2:	4690      	mov	r8, r2
 80012e4:	465a      	mov	r2, fp
 80012e6:	055b      	lsls	r3, r3, #21
 80012e8:	0254      	lsls	r4, r2, #9
 80012ea:	0b24      	lsrs	r4, r4, #12
 80012ec:	0d5b      	lsrs	r3, r3, #21
 80012ee:	e669      	b.n	8000fc4 <__aeabi_ddiv+0xd8>
 80012f0:	0035      	movs	r5, r6
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d0db      	beq.n	80012ae <__aeabi_ddiv+0x3c2>
 80012f6:	9d00      	ldr	r5, [sp, #0]
 80012f8:	1e51      	subs	r1, r2, #1
 80012fa:	46ac      	mov	ip, r5
 80012fc:	4464      	add	r4, ip
 80012fe:	42ac      	cmp	r4, r5
 8001300:	d200      	bcs.n	8001304 <__aeabi_ddiv+0x418>
 8001302:	e09e      	b.n	8001442 <__aeabi_ddiv+0x556>
 8001304:	4284      	cmp	r4, r0
 8001306:	d200      	bcs.n	800130a <__aeabi_ddiv+0x41e>
 8001308:	e0e1      	b.n	80014ce <__aeabi_ddiv+0x5e2>
 800130a:	d100      	bne.n	800130e <__aeabi_ddiv+0x422>
 800130c:	e0ee      	b.n	80014ec <__aeabi_ddiv+0x600>
 800130e:	000a      	movs	r2, r1
 8001310:	e7ca      	b.n	80012a8 <__aeabi_ddiv+0x3bc>
 8001312:	4542      	cmp	r2, r8
 8001314:	d900      	bls.n	8001318 <__aeabi_ddiv+0x42c>
 8001316:	e708      	b.n	800112a <__aeabi_ddiv+0x23e>
 8001318:	464b      	mov	r3, r9
 800131a:	07dc      	lsls	r4, r3, #31
 800131c:	0858      	lsrs	r0, r3, #1
 800131e:	4643      	mov	r3, r8
 8001320:	085b      	lsrs	r3, r3, #1
 8001322:	431c      	orrs	r4, r3
 8001324:	4643      	mov	r3, r8
 8001326:	07dd      	lsls	r5, r3, #31
 8001328:	e706      	b.n	8001138 <__aeabi_ddiv+0x24c>
 800132a:	f001 f9b9 	bl	80026a0 <__clzsi2>
 800132e:	2315      	movs	r3, #21
 8001330:	469c      	mov	ip, r3
 8001332:	4484      	add	ip, r0
 8001334:	0002      	movs	r2, r0
 8001336:	4663      	mov	r3, ip
 8001338:	3220      	adds	r2, #32
 800133a:	2b1c      	cmp	r3, #28
 800133c:	dc00      	bgt.n	8001340 <__aeabi_ddiv+0x454>
 800133e:	e692      	b.n	8001066 <__aeabi_ddiv+0x17a>
 8001340:	0023      	movs	r3, r4
 8001342:	3808      	subs	r0, #8
 8001344:	4083      	lsls	r3, r0
 8001346:	4699      	mov	r9, r3
 8001348:	2300      	movs	r3, #0
 800134a:	4698      	mov	r8, r3
 800134c:	e69a      	b.n	8001084 <__aeabi_ddiv+0x198>
 800134e:	f001 f9a7 	bl	80026a0 <__clzsi2>
 8001352:	0002      	movs	r2, r0
 8001354:	0003      	movs	r3, r0
 8001356:	3215      	adds	r2, #21
 8001358:	3320      	adds	r3, #32
 800135a:	2a1c      	cmp	r2, #28
 800135c:	dc00      	bgt.n	8001360 <__aeabi_ddiv+0x474>
 800135e:	e65f      	b.n	8001020 <__aeabi_ddiv+0x134>
 8001360:	9900      	ldr	r1, [sp, #0]
 8001362:	3808      	subs	r0, #8
 8001364:	4081      	lsls	r1, r0
 8001366:	2200      	movs	r2, #0
 8001368:	468b      	mov	fp, r1
 800136a:	e666      	b.n	800103a <__aeabi_ddiv+0x14e>
 800136c:	2200      	movs	r2, #0
 800136e:	002e      	movs	r6, r5
 8001370:	2400      	movs	r4, #0
 8001372:	4690      	mov	r8, r2
 8001374:	4b65      	ldr	r3, [pc, #404]	@ (800150c <__aeabi_ddiv+0x620>)
 8001376:	e625      	b.n	8000fc4 <__aeabi_ddiv+0xd8>
 8001378:	002e      	movs	r6, r5
 800137a:	2101      	movs	r1, #1
 800137c:	1ac9      	subs	r1, r1, r3
 800137e:	2938      	cmp	r1, #56	@ 0x38
 8001380:	dd00      	ble.n	8001384 <__aeabi_ddiv+0x498>
 8001382:	e61b      	b.n	8000fbc <__aeabi_ddiv+0xd0>
 8001384:	291f      	cmp	r1, #31
 8001386:	dc7e      	bgt.n	8001486 <__aeabi_ddiv+0x59a>
 8001388:	4861      	ldr	r0, [pc, #388]	@ (8001510 <__aeabi_ddiv+0x624>)
 800138a:	0014      	movs	r4, r2
 800138c:	4450      	add	r0, sl
 800138e:	465b      	mov	r3, fp
 8001390:	4082      	lsls	r2, r0
 8001392:	4083      	lsls	r3, r0
 8001394:	40cc      	lsrs	r4, r1
 8001396:	1e50      	subs	r0, r2, #1
 8001398:	4182      	sbcs	r2, r0
 800139a:	4323      	orrs	r3, r4
 800139c:	431a      	orrs	r2, r3
 800139e:	465b      	mov	r3, fp
 80013a0:	40cb      	lsrs	r3, r1
 80013a2:	0751      	lsls	r1, r2, #29
 80013a4:	d009      	beq.n	80013ba <__aeabi_ddiv+0x4ce>
 80013a6:	210f      	movs	r1, #15
 80013a8:	4011      	ands	r1, r2
 80013aa:	2904      	cmp	r1, #4
 80013ac:	d005      	beq.n	80013ba <__aeabi_ddiv+0x4ce>
 80013ae:	1d11      	adds	r1, r2, #4
 80013b0:	4291      	cmp	r1, r2
 80013b2:	4192      	sbcs	r2, r2
 80013b4:	4252      	negs	r2, r2
 80013b6:	189b      	adds	r3, r3, r2
 80013b8:	000a      	movs	r2, r1
 80013ba:	0219      	lsls	r1, r3, #8
 80013bc:	d400      	bmi.n	80013c0 <__aeabi_ddiv+0x4d4>
 80013be:	e09b      	b.n	80014f8 <__aeabi_ddiv+0x60c>
 80013c0:	2200      	movs	r2, #0
 80013c2:	2301      	movs	r3, #1
 80013c4:	2400      	movs	r4, #0
 80013c6:	4690      	mov	r8, r2
 80013c8:	e5fc      	b.n	8000fc4 <__aeabi_ddiv+0xd8>
 80013ca:	210f      	movs	r1, #15
 80013cc:	4011      	ands	r1, r2
 80013ce:	2904      	cmp	r1, #4
 80013d0:	d100      	bne.n	80013d4 <__aeabi_ddiv+0x4e8>
 80013d2:	e773      	b.n	80012bc <__aeabi_ddiv+0x3d0>
 80013d4:	1d11      	adds	r1, r2, #4
 80013d6:	4291      	cmp	r1, r2
 80013d8:	4192      	sbcs	r2, r2
 80013da:	4252      	negs	r2, r2
 80013dc:	002e      	movs	r6, r5
 80013de:	08c9      	lsrs	r1, r1, #3
 80013e0:	4493      	add	fp, r2
 80013e2:	e76d      	b.n	80012c0 <__aeabi_ddiv+0x3d4>
 80013e4:	9b00      	ldr	r3, [sp, #0]
 80013e6:	3d01      	subs	r5, #1
 80013e8:	469c      	mov	ip, r3
 80013ea:	4461      	add	r1, ip
 80013ec:	428b      	cmp	r3, r1
 80013ee:	d900      	bls.n	80013f2 <__aeabi_ddiv+0x506>
 80013f0:	e72c      	b.n	800124c <__aeabi_ddiv+0x360>
 80013f2:	428a      	cmp	r2, r1
 80013f4:	d800      	bhi.n	80013f8 <__aeabi_ddiv+0x50c>
 80013f6:	e729      	b.n	800124c <__aeabi_ddiv+0x360>
 80013f8:	1e85      	subs	r5, r0, #2
 80013fa:	4461      	add	r1, ip
 80013fc:	e726      	b.n	800124c <__aeabi_ddiv+0x360>
 80013fe:	9900      	ldr	r1, [sp, #0]
 8001400:	3b01      	subs	r3, #1
 8001402:	468c      	mov	ip, r1
 8001404:	4464      	add	r4, ip
 8001406:	42a1      	cmp	r1, r4
 8001408:	d900      	bls.n	800140c <__aeabi_ddiv+0x520>
 800140a:	e72d      	b.n	8001268 <__aeabi_ddiv+0x37c>
 800140c:	42a2      	cmp	r2, r4
 800140e:	d800      	bhi.n	8001412 <__aeabi_ddiv+0x526>
 8001410:	e72a      	b.n	8001268 <__aeabi_ddiv+0x37c>
 8001412:	1e83      	subs	r3, r0, #2
 8001414:	4464      	add	r4, ip
 8001416:	e727      	b.n	8001268 <__aeabi_ddiv+0x37c>
 8001418:	4287      	cmp	r7, r0
 800141a:	d000      	beq.n	800141e <__aeabi_ddiv+0x532>
 800141c:	e6fe      	b.n	800121c <__aeabi_ddiv+0x330>
 800141e:	45a9      	cmp	r9, r5
 8001420:	d900      	bls.n	8001424 <__aeabi_ddiv+0x538>
 8001422:	e6fb      	b.n	800121c <__aeabi_ddiv+0x330>
 8001424:	e6f5      	b.n	8001212 <__aeabi_ddiv+0x326>
 8001426:	42a2      	cmp	r2, r4
 8001428:	d800      	bhi.n	800142c <__aeabi_ddiv+0x540>
 800142a:	e6b9      	b.n	80011a0 <__aeabi_ddiv+0x2b4>
 800142c:	1e83      	subs	r3, r0, #2
 800142e:	4464      	add	r4, ip
 8001430:	e6b6      	b.n	80011a0 <__aeabi_ddiv+0x2b4>
 8001432:	428a      	cmp	r2, r1
 8001434:	d800      	bhi.n	8001438 <__aeabi_ddiv+0x54c>
 8001436:	e69f      	b.n	8001178 <__aeabi_ddiv+0x28c>
 8001438:	46bc      	mov	ip, r7
 800143a:	1e83      	subs	r3, r0, #2
 800143c:	4698      	mov	r8, r3
 800143e:	4461      	add	r1, ip
 8001440:	e69a      	b.n	8001178 <__aeabi_ddiv+0x28c>
 8001442:	000a      	movs	r2, r1
 8001444:	4284      	cmp	r4, r0
 8001446:	d000      	beq.n	800144a <__aeabi_ddiv+0x55e>
 8001448:	e72e      	b.n	80012a8 <__aeabi_ddiv+0x3bc>
 800144a:	454b      	cmp	r3, r9
 800144c:	d000      	beq.n	8001450 <__aeabi_ddiv+0x564>
 800144e:	e72b      	b.n	80012a8 <__aeabi_ddiv+0x3bc>
 8001450:	0035      	movs	r5, r6
 8001452:	e72c      	b.n	80012ae <__aeabi_ddiv+0x3c2>
 8001454:	4b2a      	ldr	r3, [pc, #168]	@ (8001500 <__aeabi_ddiv+0x614>)
 8001456:	4a2f      	ldr	r2, [pc, #188]	@ (8001514 <__aeabi_ddiv+0x628>)
 8001458:	4453      	add	r3, sl
 800145a:	4592      	cmp	sl, r2
 800145c:	db43      	blt.n	80014e6 <__aeabi_ddiv+0x5fa>
 800145e:	2201      	movs	r2, #1
 8001460:	2100      	movs	r1, #0
 8001462:	4493      	add	fp, r2
 8001464:	e72c      	b.n	80012c0 <__aeabi_ddiv+0x3d4>
 8001466:	42ac      	cmp	r4, r5
 8001468:	d800      	bhi.n	800146c <__aeabi_ddiv+0x580>
 800146a:	e6d7      	b.n	800121c <__aeabi_ddiv+0x330>
 800146c:	2302      	movs	r3, #2
 800146e:	425b      	negs	r3, r3
 8001470:	469c      	mov	ip, r3
 8001472:	9900      	ldr	r1, [sp, #0]
 8001474:	444d      	add	r5, r9
 8001476:	454d      	cmp	r5, r9
 8001478:	419b      	sbcs	r3, r3
 800147a:	44e3      	add	fp, ip
 800147c:	468c      	mov	ip, r1
 800147e:	425b      	negs	r3, r3
 8001480:	4463      	add	r3, ip
 8001482:	18c0      	adds	r0, r0, r3
 8001484:	e6cc      	b.n	8001220 <__aeabi_ddiv+0x334>
 8001486:	201f      	movs	r0, #31
 8001488:	4240      	negs	r0, r0
 800148a:	1ac3      	subs	r3, r0, r3
 800148c:	4658      	mov	r0, fp
 800148e:	40d8      	lsrs	r0, r3
 8001490:	2920      	cmp	r1, #32
 8001492:	d004      	beq.n	800149e <__aeabi_ddiv+0x5b2>
 8001494:	4659      	mov	r1, fp
 8001496:	4b20      	ldr	r3, [pc, #128]	@ (8001518 <__aeabi_ddiv+0x62c>)
 8001498:	4453      	add	r3, sl
 800149a:	4099      	lsls	r1, r3
 800149c:	430a      	orrs	r2, r1
 800149e:	1e53      	subs	r3, r2, #1
 80014a0:	419a      	sbcs	r2, r3
 80014a2:	2307      	movs	r3, #7
 80014a4:	0019      	movs	r1, r3
 80014a6:	4302      	orrs	r2, r0
 80014a8:	2400      	movs	r4, #0
 80014aa:	4011      	ands	r1, r2
 80014ac:	4213      	tst	r3, r2
 80014ae:	d009      	beq.n	80014c4 <__aeabi_ddiv+0x5d8>
 80014b0:	3308      	adds	r3, #8
 80014b2:	4013      	ands	r3, r2
 80014b4:	2b04      	cmp	r3, #4
 80014b6:	d01d      	beq.n	80014f4 <__aeabi_ddiv+0x608>
 80014b8:	1d13      	adds	r3, r2, #4
 80014ba:	4293      	cmp	r3, r2
 80014bc:	4189      	sbcs	r1, r1
 80014be:	001a      	movs	r2, r3
 80014c0:	4249      	negs	r1, r1
 80014c2:	0749      	lsls	r1, r1, #29
 80014c4:	08d2      	lsrs	r2, r2, #3
 80014c6:	430a      	orrs	r2, r1
 80014c8:	4690      	mov	r8, r2
 80014ca:	2300      	movs	r3, #0
 80014cc:	e57a      	b.n	8000fc4 <__aeabi_ddiv+0xd8>
 80014ce:	4649      	mov	r1, r9
 80014d0:	9f00      	ldr	r7, [sp, #0]
 80014d2:	004d      	lsls	r5, r1, #1
 80014d4:	454d      	cmp	r5, r9
 80014d6:	4189      	sbcs	r1, r1
 80014d8:	46bc      	mov	ip, r7
 80014da:	4249      	negs	r1, r1
 80014dc:	4461      	add	r1, ip
 80014de:	46a9      	mov	r9, r5
 80014e0:	3a02      	subs	r2, #2
 80014e2:	1864      	adds	r4, r4, r1
 80014e4:	e7ae      	b.n	8001444 <__aeabi_ddiv+0x558>
 80014e6:	2201      	movs	r2, #1
 80014e8:	4252      	negs	r2, r2
 80014ea:	e746      	b.n	800137a <__aeabi_ddiv+0x48e>
 80014ec:	4599      	cmp	r9, r3
 80014ee:	d3ee      	bcc.n	80014ce <__aeabi_ddiv+0x5e2>
 80014f0:	000a      	movs	r2, r1
 80014f2:	e7aa      	b.n	800144a <__aeabi_ddiv+0x55e>
 80014f4:	2100      	movs	r1, #0
 80014f6:	e7e5      	b.n	80014c4 <__aeabi_ddiv+0x5d8>
 80014f8:	0759      	lsls	r1, r3, #29
 80014fa:	025b      	lsls	r3, r3, #9
 80014fc:	0b1c      	lsrs	r4, r3, #12
 80014fe:	e7e1      	b.n	80014c4 <__aeabi_ddiv+0x5d8>
 8001500:	000003ff 	.word	0x000003ff
 8001504:	feffffff 	.word	0xfeffffff
 8001508:	000007fe 	.word	0x000007fe
 800150c:	000007ff 	.word	0x000007ff
 8001510:	0000041e 	.word	0x0000041e
 8001514:	fffffc02 	.word	0xfffffc02
 8001518:	0000043e 	.word	0x0000043e

0800151c <__eqdf2>:
 800151c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800151e:	4657      	mov	r7, sl
 8001520:	46de      	mov	lr, fp
 8001522:	464e      	mov	r6, r9
 8001524:	4645      	mov	r5, r8
 8001526:	b5e0      	push	{r5, r6, r7, lr}
 8001528:	000d      	movs	r5, r1
 800152a:	0004      	movs	r4, r0
 800152c:	0fe8      	lsrs	r0, r5, #31
 800152e:	4683      	mov	fp, r0
 8001530:	0309      	lsls	r1, r1, #12
 8001532:	0fd8      	lsrs	r0, r3, #31
 8001534:	0b09      	lsrs	r1, r1, #12
 8001536:	4682      	mov	sl, r0
 8001538:	4819      	ldr	r0, [pc, #100]	@ (80015a0 <__eqdf2+0x84>)
 800153a:	468c      	mov	ip, r1
 800153c:	031f      	lsls	r7, r3, #12
 800153e:	0069      	lsls	r1, r5, #1
 8001540:	005e      	lsls	r6, r3, #1
 8001542:	0d49      	lsrs	r1, r1, #21
 8001544:	0b3f      	lsrs	r7, r7, #12
 8001546:	0d76      	lsrs	r6, r6, #21
 8001548:	4281      	cmp	r1, r0
 800154a:	d018      	beq.n	800157e <__eqdf2+0x62>
 800154c:	4286      	cmp	r6, r0
 800154e:	d00f      	beq.n	8001570 <__eqdf2+0x54>
 8001550:	2001      	movs	r0, #1
 8001552:	42b1      	cmp	r1, r6
 8001554:	d10d      	bne.n	8001572 <__eqdf2+0x56>
 8001556:	45bc      	cmp	ip, r7
 8001558:	d10b      	bne.n	8001572 <__eqdf2+0x56>
 800155a:	4294      	cmp	r4, r2
 800155c:	d109      	bne.n	8001572 <__eqdf2+0x56>
 800155e:	45d3      	cmp	fp, sl
 8001560:	d01c      	beq.n	800159c <__eqdf2+0x80>
 8001562:	2900      	cmp	r1, #0
 8001564:	d105      	bne.n	8001572 <__eqdf2+0x56>
 8001566:	4660      	mov	r0, ip
 8001568:	4320      	orrs	r0, r4
 800156a:	1e43      	subs	r3, r0, #1
 800156c:	4198      	sbcs	r0, r3
 800156e:	e000      	b.n	8001572 <__eqdf2+0x56>
 8001570:	2001      	movs	r0, #1
 8001572:	bcf0      	pop	{r4, r5, r6, r7}
 8001574:	46bb      	mov	fp, r7
 8001576:	46b2      	mov	sl, r6
 8001578:	46a9      	mov	r9, r5
 800157a:	46a0      	mov	r8, r4
 800157c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800157e:	2001      	movs	r0, #1
 8001580:	428e      	cmp	r6, r1
 8001582:	d1f6      	bne.n	8001572 <__eqdf2+0x56>
 8001584:	4661      	mov	r1, ip
 8001586:	4339      	orrs	r1, r7
 8001588:	000f      	movs	r7, r1
 800158a:	4317      	orrs	r7, r2
 800158c:	4327      	orrs	r7, r4
 800158e:	d1f0      	bne.n	8001572 <__eqdf2+0x56>
 8001590:	465b      	mov	r3, fp
 8001592:	4652      	mov	r2, sl
 8001594:	1a98      	subs	r0, r3, r2
 8001596:	1e43      	subs	r3, r0, #1
 8001598:	4198      	sbcs	r0, r3
 800159a:	e7ea      	b.n	8001572 <__eqdf2+0x56>
 800159c:	2000      	movs	r0, #0
 800159e:	e7e8      	b.n	8001572 <__eqdf2+0x56>
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__gedf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4657      	mov	r7, sl
 80015a8:	464e      	mov	r6, r9
 80015aa:	4645      	mov	r5, r8
 80015ac:	46de      	mov	lr, fp
 80015ae:	b5e0      	push	{r5, r6, r7, lr}
 80015b0:	000d      	movs	r5, r1
 80015b2:	030e      	lsls	r6, r1, #12
 80015b4:	0049      	lsls	r1, r1, #1
 80015b6:	0d49      	lsrs	r1, r1, #21
 80015b8:	468a      	mov	sl, r1
 80015ba:	0fdf      	lsrs	r7, r3, #31
 80015bc:	0fe9      	lsrs	r1, r5, #31
 80015be:	46bc      	mov	ip, r7
 80015c0:	b083      	sub	sp, #12
 80015c2:	4f2f      	ldr	r7, [pc, #188]	@ (8001680 <__gedf2+0xdc>)
 80015c4:	0004      	movs	r4, r0
 80015c6:	4680      	mov	r8, r0
 80015c8:	9101      	str	r1, [sp, #4]
 80015ca:	0058      	lsls	r0, r3, #1
 80015cc:	0319      	lsls	r1, r3, #12
 80015ce:	4691      	mov	r9, r2
 80015d0:	0b36      	lsrs	r6, r6, #12
 80015d2:	0b09      	lsrs	r1, r1, #12
 80015d4:	0d40      	lsrs	r0, r0, #21
 80015d6:	45ba      	cmp	sl, r7
 80015d8:	d01d      	beq.n	8001616 <__gedf2+0x72>
 80015da:	42b8      	cmp	r0, r7
 80015dc:	d00d      	beq.n	80015fa <__gedf2+0x56>
 80015de:	4657      	mov	r7, sl
 80015e0:	2f00      	cmp	r7, #0
 80015e2:	d12a      	bne.n	800163a <__gedf2+0x96>
 80015e4:	4334      	orrs	r4, r6
 80015e6:	2800      	cmp	r0, #0
 80015e8:	d124      	bne.n	8001634 <__gedf2+0x90>
 80015ea:	430a      	orrs	r2, r1
 80015ec:	d036      	beq.n	800165c <__gedf2+0xb8>
 80015ee:	2c00      	cmp	r4, #0
 80015f0:	d141      	bne.n	8001676 <__gedf2+0xd2>
 80015f2:	4663      	mov	r3, ip
 80015f4:	0058      	lsls	r0, r3, #1
 80015f6:	3801      	subs	r0, #1
 80015f8:	e015      	b.n	8001626 <__gedf2+0x82>
 80015fa:	4311      	orrs	r1, r2
 80015fc:	d138      	bne.n	8001670 <__gedf2+0xcc>
 80015fe:	4653      	mov	r3, sl
 8001600:	2b00      	cmp	r3, #0
 8001602:	d101      	bne.n	8001608 <__gedf2+0x64>
 8001604:	4326      	orrs	r6, r4
 8001606:	d0f4      	beq.n	80015f2 <__gedf2+0x4e>
 8001608:	9b01      	ldr	r3, [sp, #4]
 800160a:	4563      	cmp	r3, ip
 800160c:	d107      	bne.n	800161e <__gedf2+0x7a>
 800160e:	9b01      	ldr	r3, [sp, #4]
 8001610:	0058      	lsls	r0, r3, #1
 8001612:	3801      	subs	r0, #1
 8001614:	e007      	b.n	8001626 <__gedf2+0x82>
 8001616:	4326      	orrs	r6, r4
 8001618:	d12a      	bne.n	8001670 <__gedf2+0xcc>
 800161a:	4550      	cmp	r0, sl
 800161c:	d021      	beq.n	8001662 <__gedf2+0xbe>
 800161e:	2001      	movs	r0, #1
 8001620:	9b01      	ldr	r3, [sp, #4]
 8001622:	425f      	negs	r7, r3
 8001624:	4338      	orrs	r0, r7
 8001626:	b003      	add	sp, #12
 8001628:	bcf0      	pop	{r4, r5, r6, r7}
 800162a:	46bb      	mov	fp, r7
 800162c:	46b2      	mov	sl, r6
 800162e:	46a9      	mov	r9, r5
 8001630:	46a0      	mov	r8, r4
 8001632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001634:	2c00      	cmp	r4, #0
 8001636:	d0dc      	beq.n	80015f2 <__gedf2+0x4e>
 8001638:	e7e6      	b.n	8001608 <__gedf2+0x64>
 800163a:	2800      	cmp	r0, #0
 800163c:	d0ef      	beq.n	800161e <__gedf2+0x7a>
 800163e:	9b01      	ldr	r3, [sp, #4]
 8001640:	4563      	cmp	r3, ip
 8001642:	d1ec      	bne.n	800161e <__gedf2+0x7a>
 8001644:	4582      	cmp	sl, r0
 8001646:	dcea      	bgt.n	800161e <__gedf2+0x7a>
 8001648:	dbe1      	blt.n	800160e <__gedf2+0x6a>
 800164a:	428e      	cmp	r6, r1
 800164c:	d8e7      	bhi.n	800161e <__gedf2+0x7a>
 800164e:	d1de      	bne.n	800160e <__gedf2+0x6a>
 8001650:	45c8      	cmp	r8, r9
 8001652:	d8e4      	bhi.n	800161e <__gedf2+0x7a>
 8001654:	2000      	movs	r0, #0
 8001656:	45c8      	cmp	r8, r9
 8001658:	d2e5      	bcs.n	8001626 <__gedf2+0x82>
 800165a:	e7d8      	b.n	800160e <__gedf2+0x6a>
 800165c:	2c00      	cmp	r4, #0
 800165e:	d0e2      	beq.n	8001626 <__gedf2+0x82>
 8001660:	e7dd      	b.n	800161e <__gedf2+0x7a>
 8001662:	4311      	orrs	r1, r2
 8001664:	d104      	bne.n	8001670 <__gedf2+0xcc>
 8001666:	9b01      	ldr	r3, [sp, #4]
 8001668:	4563      	cmp	r3, ip
 800166a:	d1d8      	bne.n	800161e <__gedf2+0x7a>
 800166c:	2000      	movs	r0, #0
 800166e:	e7da      	b.n	8001626 <__gedf2+0x82>
 8001670:	2002      	movs	r0, #2
 8001672:	4240      	negs	r0, r0
 8001674:	e7d7      	b.n	8001626 <__gedf2+0x82>
 8001676:	9b01      	ldr	r3, [sp, #4]
 8001678:	4563      	cmp	r3, ip
 800167a:	d0e6      	beq.n	800164a <__gedf2+0xa6>
 800167c:	e7cf      	b.n	800161e <__gedf2+0x7a>
 800167e:	46c0      	nop			@ (mov r8, r8)
 8001680:	000007ff 	.word	0x000007ff

08001684 <__ledf2>:
 8001684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001686:	4657      	mov	r7, sl
 8001688:	464e      	mov	r6, r9
 800168a:	4645      	mov	r5, r8
 800168c:	46de      	mov	lr, fp
 800168e:	b5e0      	push	{r5, r6, r7, lr}
 8001690:	000d      	movs	r5, r1
 8001692:	030e      	lsls	r6, r1, #12
 8001694:	0049      	lsls	r1, r1, #1
 8001696:	0d49      	lsrs	r1, r1, #21
 8001698:	468a      	mov	sl, r1
 800169a:	0fdf      	lsrs	r7, r3, #31
 800169c:	0fe9      	lsrs	r1, r5, #31
 800169e:	46bc      	mov	ip, r7
 80016a0:	b083      	sub	sp, #12
 80016a2:	4f2e      	ldr	r7, [pc, #184]	@ (800175c <__ledf2+0xd8>)
 80016a4:	0004      	movs	r4, r0
 80016a6:	4680      	mov	r8, r0
 80016a8:	9101      	str	r1, [sp, #4]
 80016aa:	0058      	lsls	r0, r3, #1
 80016ac:	0319      	lsls	r1, r3, #12
 80016ae:	4691      	mov	r9, r2
 80016b0:	0b36      	lsrs	r6, r6, #12
 80016b2:	0b09      	lsrs	r1, r1, #12
 80016b4:	0d40      	lsrs	r0, r0, #21
 80016b6:	45ba      	cmp	sl, r7
 80016b8:	d01e      	beq.n	80016f8 <__ledf2+0x74>
 80016ba:	42b8      	cmp	r0, r7
 80016bc:	d00d      	beq.n	80016da <__ledf2+0x56>
 80016be:	4657      	mov	r7, sl
 80016c0:	2f00      	cmp	r7, #0
 80016c2:	d127      	bne.n	8001714 <__ledf2+0x90>
 80016c4:	4334      	orrs	r4, r6
 80016c6:	2800      	cmp	r0, #0
 80016c8:	d133      	bne.n	8001732 <__ledf2+0xae>
 80016ca:	430a      	orrs	r2, r1
 80016cc:	d034      	beq.n	8001738 <__ledf2+0xb4>
 80016ce:	2c00      	cmp	r4, #0
 80016d0:	d140      	bne.n	8001754 <__ledf2+0xd0>
 80016d2:	4663      	mov	r3, ip
 80016d4:	0058      	lsls	r0, r3, #1
 80016d6:	3801      	subs	r0, #1
 80016d8:	e015      	b.n	8001706 <__ledf2+0x82>
 80016da:	4311      	orrs	r1, r2
 80016dc:	d112      	bne.n	8001704 <__ledf2+0x80>
 80016de:	4653      	mov	r3, sl
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d101      	bne.n	80016e8 <__ledf2+0x64>
 80016e4:	4326      	orrs	r6, r4
 80016e6:	d0f4      	beq.n	80016d2 <__ledf2+0x4e>
 80016e8:	9b01      	ldr	r3, [sp, #4]
 80016ea:	4563      	cmp	r3, ip
 80016ec:	d01d      	beq.n	800172a <__ledf2+0xa6>
 80016ee:	2001      	movs	r0, #1
 80016f0:	9b01      	ldr	r3, [sp, #4]
 80016f2:	425f      	negs	r7, r3
 80016f4:	4338      	orrs	r0, r7
 80016f6:	e006      	b.n	8001706 <__ledf2+0x82>
 80016f8:	4326      	orrs	r6, r4
 80016fa:	d103      	bne.n	8001704 <__ledf2+0x80>
 80016fc:	4550      	cmp	r0, sl
 80016fe:	d1f6      	bne.n	80016ee <__ledf2+0x6a>
 8001700:	4311      	orrs	r1, r2
 8001702:	d01c      	beq.n	800173e <__ledf2+0xba>
 8001704:	2002      	movs	r0, #2
 8001706:	b003      	add	sp, #12
 8001708:	bcf0      	pop	{r4, r5, r6, r7}
 800170a:	46bb      	mov	fp, r7
 800170c:	46b2      	mov	sl, r6
 800170e:	46a9      	mov	r9, r5
 8001710:	46a0      	mov	r8, r4
 8001712:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001714:	2800      	cmp	r0, #0
 8001716:	d0ea      	beq.n	80016ee <__ledf2+0x6a>
 8001718:	9b01      	ldr	r3, [sp, #4]
 800171a:	4563      	cmp	r3, ip
 800171c:	d1e7      	bne.n	80016ee <__ledf2+0x6a>
 800171e:	4582      	cmp	sl, r0
 8001720:	dce5      	bgt.n	80016ee <__ledf2+0x6a>
 8001722:	db02      	blt.n	800172a <__ledf2+0xa6>
 8001724:	428e      	cmp	r6, r1
 8001726:	d8e2      	bhi.n	80016ee <__ledf2+0x6a>
 8001728:	d00e      	beq.n	8001748 <__ledf2+0xc4>
 800172a:	9b01      	ldr	r3, [sp, #4]
 800172c:	0058      	lsls	r0, r3, #1
 800172e:	3801      	subs	r0, #1
 8001730:	e7e9      	b.n	8001706 <__ledf2+0x82>
 8001732:	2c00      	cmp	r4, #0
 8001734:	d0cd      	beq.n	80016d2 <__ledf2+0x4e>
 8001736:	e7d7      	b.n	80016e8 <__ledf2+0x64>
 8001738:	2c00      	cmp	r4, #0
 800173a:	d0e4      	beq.n	8001706 <__ledf2+0x82>
 800173c:	e7d7      	b.n	80016ee <__ledf2+0x6a>
 800173e:	9b01      	ldr	r3, [sp, #4]
 8001740:	2000      	movs	r0, #0
 8001742:	4563      	cmp	r3, ip
 8001744:	d0df      	beq.n	8001706 <__ledf2+0x82>
 8001746:	e7d2      	b.n	80016ee <__ledf2+0x6a>
 8001748:	45c8      	cmp	r8, r9
 800174a:	d8d0      	bhi.n	80016ee <__ledf2+0x6a>
 800174c:	2000      	movs	r0, #0
 800174e:	45c8      	cmp	r8, r9
 8001750:	d2d9      	bcs.n	8001706 <__ledf2+0x82>
 8001752:	e7ea      	b.n	800172a <__ledf2+0xa6>
 8001754:	9b01      	ldr	r3, [sp, #4]
 8001756:	4563      	cmp	r3, ip
 8001758:	d0e4      	beq.n	8001724 <__ledf2+0xa0>
 800175a:	e7c8      	b.n	80016ee <__ledf2+0x6a>
 800175c:	000007ff 	.word	0x000007ff

08001760 <__aeabi_dmul>:
 8001760:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001762:	4657      	mov	r7, sl
 8001764:	464e      	mov	r6, r9
 8001766:	46de      	mov	lr, fp
 8001768:	4645      	mov	r5, r8
 800176a:	b5e0      	push	{r5, r6, r7, lr}
 800176c:	001f      	movs	r7, r3
 800176e:	030b      	lsls	r3, r1, #12
 8001770:	0b1b      	lsrs	r3, r3, #12
 8001772:	0016      	movs	r6, r2
 8001774:	469a      	mov	sl, r3
 8001776:	0fca      	lsrs	r2, r1, #31
 8001778:	004b      	lsls	r3, r1, #1
 800177a:	0004      	movs	r4, r0
 800177c:	4691      	mov	r9, r2
 800177e:	b085      	sub	sp, #20
 8001780:	0d5b      	lsrs	r3, r3, #21
 8001782:	d100      	bne.n	8001786 <__aeabi_dmul+0x26>
 8001784:	e1cf      	b.n	8001b26 <__aeabi_dmul+0x3c6>
 8001786:	4acd      	ldr	r2, [pc, #820]	@ (8001abc <__aeabi_dmul+0x35c>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d055      	beq.n	8001838 <__aeabi_dmul+0xd8>
 800178c:	4651      	mov	r1, sl
 800178e:	0f42      	lsrs	r2, r0, #29
 8001790:	00c9      	lsls	r1, r1, #3
 8001792:	430a      	orrs	r2, r1
 8001794:	2180      	movs	r1, #128	@ 0x80
 8001796:	0409      	lsls	r1, r1, #16
 8001798:	4311      	orrs	r1, r2
 800179a:	00c2      	lsls	r2, r0, #3
 800179c:	4690      	mov	r8, r2
 800179e:	4ac8      	ldr	r2, [pc, #800]	@ (8001ac0 <__aeabi_dmul+0x360>)
 80017a0:	468a      	mov	sl, r1
 80017a2:	4693      	mov	fp, r2
 80017a4:	449b      	add	fp, r3
 80017a6:	2300      	movs	r3, #0
 80017a8:	2500      	movs	r5, #0
 80017aa:	9302      	str	r3, [sp, #8]
 80017ac:	033c      	lsls	r4, r7, #12
 80017ae:	007b      	lsls	r3, r7, #1
 80017b0:	0ffa      	lsrs	r2, r7, #31
 80017b2:	9601      	str	r6, [sp, #4]
 80017b4:	0b24      	lsrs	r4, r4, #12
 80017b6:	0d5b      	lsrs	r3, r3, #21
 80017b8:	9200      	str	r2, [sp, #0]
 80017ba:	d100      	bne.n	80017be <__aeabi_dmul+0x5e>
 80017bc:	e188      	b.n	8001ad0 <__aeabi_dmul+0x370>
 80017be:	4abf      	ldr	r2, [pc, #764]	@ (8001abc <__aeabi_dmul+0x35c>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d100      	bne.n	80017c6 <__aeabi_dmul+0x66>
 80017c4:	e092      	b.n	80018ec <__aeabi_dmul+0x18c>
 80017c6:	4abe      	ldr	r2, [pc, #760]	@ (8001ac0 <__aeabi_dmul+0x360>)
 80017c8:	4694      	mov	ip, r2
 80017ca:	4463      	add	r3, ip
 80017cc:	449b      	add	fp, r3
 80017ce:	2d0a      	cmp	r5, #10
 80017d0:	dc42      	bgt.n	8001858 <__aeabi_dmul+0xf8>
 80017d2:	00e4      	lsls	r4, r4, #3
 80017d4:	0f73      	lsrs	r3, r6, #29
 80017d6:	4323      	orrs	r3, r4
 80017d8:	2480      	movs	r4, #128	@ 0x80
 80017da:	4649      	mov	r1, r9
 80017dc:	0424      	lsls	r4, r4, #16
 80017de:	431c      	orrs	r4, r3
 80017e0:	00f3      	lsls	r3, r6, #3
 80017e2:	9301      	str	r3, [sp, #4]
 80017e4:	9b00      	ldr	r3, [sp, #0]
 80017e6:	2000      	movs	r0, #0
 80017e8:	4059      	eors	r1, r3
 80017ea:	b2cb      	uxtb	r3, r1
 80017ec:	9303      	str	r3, [sp, #12]
 80017ee:	2d02      	cmp	r5, #2
 80017f0:	dc00      	bgt.n	80017f4 <__aeabi_dmul+0x94>
 80017f2:	e094      	b.n	800191e <__aeabi_dmul+0x1be>
 80017f4:	2301      	movs	r3, #1
 80017f6:	40ab      	lsls	r3, r5
 80017f8:	001d      	movs	r5, r3
 80017fa:	23a6      	movs	r3, #166	@ 0xa6
 80017fc:	002a      	movs	r2, r5
 80017fe:	00db      	lsls	r3, r3, #3
 8001800:	401a      	ands	r2, r3
 8001802:	421d      	tst	r5, r3
 8001804:	d000      	beq.n	8001808 <__aeabi_dmul+0xa8>
 8001806:	e229      	b.n	8001c5c <__aeabi_dmul+0x4fc>
 8001808:	2390      	movs	r3, #144	@ 0x90
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	421d      	tst	r5, r3
 800180e:	d100      	bne.n	8001812 <__aeabi_dmul+0xb2>
 8001810:	e24d      	b.n	8001cae <__aeabi_dmul+0x54e>
 8001812:	2300      	movs	r3, #0
 8001814:	2480      	movs	r4, #128	@ 0x80
 8001816:	4699      	mov	r9, r3
 8001818:	0324      	lsls	r4, r4, #12
 800181a:	4ba8      	ldr	r3, [pc, #672]	@ (8001abc <__aeabi_dmul+0x35c>)
 800181c:	0010      	movs	r0, r2
 800181e:	464a      	mov	r2, r9
 8001820:	051b      	lsls	r3, r3, #20
 8001822:	4323      	orrs	r3, r4
 8001824:	07d2      	lsls	r2, r2, #31
 8001826:	4313      	orrs	r3, r2
 8001828:	0019      	movs	r1, r3
 800182a:	b005      	add	sp, #20
 800182c:	bcf0      	pop	{r4, r5, r6, r7}
 800182e:	46bb      	mov	fp, r7
 8001830:	46b2      	mov	sl, r6
 8001832:	46a9      	mov	r9, r5
 8001834:	46a0      	mov	r8, r4
 8001836:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001838:	4652      	mov	r2, sl
 800183a:	4302      	orrs	r2, r0
 800183c:	4690      	mov	r8, r2
 800183e:	d000      	beq.n	8001842 <__aeabi_dmul+0xe2>
 8001840:	e1ac      	b.n	8001b9c <__aeabi_dmul+0x43c>
 8001842:	469b      	mov	fp, r3
 8001844:	2302      	movs	r3, #2
 8001846:	4692      	mov	sl, r2
 8001848:	2508      	movs	r5, #8
 800184a:	9302      	str	r3, [sp, #8]
 800184c:	e7ae      	b.n	80017ac <__aeabi_dmul+0x4c>
 800184e:	9b00      	ldr	r3, [sp, #0]
 8001850:	46a2      	mov	sl, r4
 8001852:	4699      	mov	r9, r3
 8001854:	9b01      	ldr	r3, [sp, #4]
 8001856:	4698      	mov	r8, r3
 8001858:	9b02      	ldr	r3, [sp, #8]
 800185a:	2b02      	cmp	r3, #2
 800185c:	d100      	bne.n	8001860 <__aeabi_dmul+0x100>
 800185e:	e1ca      	b.n	8001bf6 <__aeabi_dmul+0x496>
 8001860:	2b03      	cmp	r3, #3
 8001862:	d100      	bne.n	8001866 <__aeabi_dmul+0x106>
 8001864:	e192      	b.n	8001b8c <__aeabi_dmul+0x42c>
 8001866:	2b01      	cmp	r3, #1
 8001868:	d110      	bne.n	800188c <__aeabi_dmul+0x12c>
 800186a:	2300      	movs	r3, #0
 800186c:	2400      	movs	r4, #0
 800186e:	2200      	movs	r2, #0
 8001870:	e7d4      	b.n	800181c <__aeabi_dmul+0xbc>
 8001872:	2201      	movs	r2, #1
 8001874:	087b      	lsrs	r3, r7, #1
 8001876:	403a      	ands	r2, r7
 8001878:	4313      	orrs	r3, r2
 800187a:	4652      	mov	r2, sl
 800187c:	07d2      	lsls	r2, r2, #31
 800187e:	4313      	orrs	r3, r2
 8001880:	4698      	mov	r8, r3
 8001882:	4653      	mov	r3, sl
 8001884:	085b      	lsrs	r3, r3, #1
 8001886:	469a      	mov	sl, r3
 8001888:	9b03      	ldr	r3, [sp, #12]
 800188a:	4699      	mov	r9, r3
 800188c:	465b      	mov	r3, fp
 800188e:	1c58      	adds	r0, r3, #1
 8001890:	2380      	movs	r3, #128	@ 0x80
 8001892:	00db      	lsls	r3, r3, #3
 8001894:	445b      	add	r3, fp
 8001896:	2b00      	cmp	r3, #0
 8001898:	dc00      	bgt.n	800189c <__aeabi_dmul+0x13c>
 800189a:	e1b1      	b.n	8001c00 <__aeabi_dmul+0x4a0>
 800189c:	4642      	mov	r2, r8
 800189e:	0752      	lsls	r2, r2, #29
 80018a0:	d00b      	beq.n	80018ba <__aeabi_dmul+0x15a>
 80018a2:	220f      	movs	r2, #15
 80018a4:	4641      	mov	r1, r8
 80018a6:	400a      	ands	r2, r1
 80018a8:	2a04      	cmp	r2, #4
 80018aa:	d006      	beq.n	80018ba <__aeabi_dmul+0x15a>
 80018ac:	4642      	mov	r2, r8
 80018ae:	1d11      	adds	r1, r2, #4
 80018b0:	4541      	cmp	r1, r8
 80018b2:	4192      	sbcs	r2, r2
 80018b4:	4688      	mov	r8, r1
 80018b6:	4252      	negs	r2, r2
 80018b8:	4492      	add	sl, r2
 80018ba:	4652      	mov	r2, sl
 80018bc:	01d2      	lsls	r2, r2, #7
 80018be:	d506      	bpl.n	80018ce <__aeabi_dmul+0x16e>
 80018c0:	4652      	mov	r2, sl
 80018c2:	4b80      	ldr	r3, [pc, #512]	@ (8001ac4 <__aeabi_dmul+0x364>)
 80018c4:	401a      	ands	r2, r3
 80018c6:	2380      	movs	r3, #128	@ 0x80
 80018c8:	4692      	mov	sl, r2
 80018ca:	00db      	lsls	r3, r3, #3
 80018cc:	18c3      	adds	r3, r0, r3
 80018ce:	4a7e      	ldr	r2, [pc, #504]	@ (8001ac8 <__aeabi_dmul+0x368>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	dd00      	ble.n	80018d6 <__aeabi_dmul+0x176>
 80018d4:	e18f      	b.n	8001bf6 <__aeabi_dmul+0x496>
 80018d6:	4642      	mov	r2, r8
 80018d8:	08d1      	lsrs	r1, r2, #3
 80018da:	4652      	mov	r2, sl
 80018dc:	0752      	lsls	r2, r2, #29
 80018de:	430a      	orrs	r2, r1
 80018e0:	4651      	mov	r1, sl
 80018e2:	055b      	lsls	r3, r3, #21
 80018e4:	024c      	lsls	r4, r1, #9
 80018e6:	0b24      	lsrs	r4, r4, #12
 80018e8:	0d5b      	lsrs	r3, r3, #21
 80018ea:	e797      	b.n	800181c <__aeabi_dmul+0xbc>
 80018ec:	4b73      	ldr	r3, [pc, #460]	@ (8001abc <__aeabi_dmul+0x35c>)
 80018ee:	4326      	orrs	r6, r4
 80018f0:	469c      	mov	ip, r3
 80018f2:	44e3      	add	fp, ip
 80018f4:	2e00      	cmp	r6, #0
 80018f6:	d100      	bne.n	80018fa <__aeabi_dmul+0x19a>
 80018f8:	e16f      	b.n	8001bda <__aeabi_dmul+0x47a>
 80018fa:	2303      	movs	r3, #3
 80018fc:	4649      	mov	r1, r9
 80018fe:	431d      	orrs	r5, r3
 8001900:	9b00      	ldr	r3, [sp, #0]
 8001902:	4059      	eors	r1, r3
 8001904:	b2cb      	uxtb	r3, r1
 8001906:	9303      	str	r3, [sp, #12]
 8001908:	2d0a      	cmp	r5, #10
 800190a:	dd00      	ble.n	800190e <__aeabi_dmul+0x1ae>
 800190c:	e133      	b.n	8001b76 <__aeabi_dmul+0x416>
 800190e:	2301      	movs	r3, #1
 8001910:	40ab      	lsls	r3, r5
 8001912:	001d      	movs	r5, r3
 8001914:	2303      	movs	r3, #3
 8001916:	9302      	str	r3, [sp, #8]
 8001918:	2288      	movs	r2, #136	@ 0x88
 800191a:	422a      	tst	r2, r5
 800191c:	d197      	bne.n	800184e <__aeabi_dmul+0xee>
 800191e:	4642      	mov	r2, r8
 8001920:	4643      	mov	r3, r8
 8001922:	0412      	lsls	r2, r2, #16
 8001924:	0c12      	lsrs	r2, r2, #16
 8001926:	0016      	movs	r6, r2
 8001928:	9801      	ldr	r0, [sp, #4]
 800192a:	0c1d      	lsrs	r5, r3, #16
 800192c:	0c03      	lsrs	r3, r0, #16
 800192e:	0400      	lsls	r0, r0, #16
 8001930:	0c00      	lsrs	r0, r0, #16
 8001932:	4346      	muls	r6, r0
 8001934:	46b4      	mov	ip, r6
 8001936:	001e      	movs	r6, r3
 8001938:	436e      	muls	r6, r5
 800193a:	9600      	str	r6, [sp, #0]
 800193c:	0016      	movs	r6, r2
 800193e:	0007      	movs	r7, r0
 8001940:	435e      	muls	r6, r3
 8001942:	4661      	mov	r1, ip
 8001944:	46b0      	mov	r8, r6
 8001946:	436f      	muls	r7, r5
 8001948:	0c0e      	lsrs	r6, r1, #16
 800194a:	44b8      	add	r8, r7
 800194c:	4446      	add	r6, r8
 800194e:	42b7      	cmp	r7, r6
 8001950:	d905      	bls.n	800195e <__aeabi_dmul+0x1fe>
 8001952:	2180      	movs	r1, #128	@ 0x80
 8001954:	0249      	lsls	r1, r1, #9
 8001956:	4688      	mov	r8, r1
 8001958:	9f00      	ldr	r7, [sp, #0]
 800195a:	4447      	add	r7, r8
 800195c:	9700      	str	r7, [sp, #0]
 800195e:	4661      	mov	r1, ip
 8001960:	0409      	lsls	r1, r1, #16
 8001962:	0c09      	lsrs	r1, r1, #16
 8001964:	0c37      	lsrs	r7, r6, #16
 8001966:	0436      	lsls	r6, r6, #16
 8001968:	468c      	mov	ip, r1
 800196a:	0031      	movs	r1, r6
 800196c:	4461      	add	r1, ip
 800196e:	9101      	str	r1, [sp, #4]
 8001970:	0011      	movs	r1, r2
 8001972:	0c26      	lsrs	r6, r4, #16
 8001974:	0424      	lsls	r4, r4, #16
 8001976:	0c24      	lsrs	r4, r4, #16
 8001978:	4361      	muls	r1, r4
 800197a:	468c      	mov	ip, r1
 800197c:	0021      	movs	r1, r4
 800197e:	4369      	muls	r1, r5
 8001980:	4689      	mov	r9, r1
 8001982:	4661      	mov	r1, ip
 8001984:	0c09      	lsrs	r1, r1, #16
 8001986:	4688      	mov	r8, r1
 8001988:	4372      	muls	r2, r6
 800198a:	444a      	add	r2, r9
 800198c:	4442      	add	r2, r8
 800198e:	4375      	muls	r5, r6
 8001990:	4591      	cmp	r9, r2
 8001992:	d903      	bls.n	800199c <__aeabi_dmul+0x23c>
 8001994:	2180      	movs	r1, #128	@ 0x80
 8001996:	0249      	lsls	r1, r1, #9
 8001998:	4688      	mov	r8, r1
 800199a:	4445      	add	r5, r8
 800199c:	0c11      	lsrs	r1, r2, #16
 800199e:	4688      	mov	r8, r1
 80019a0:	4661      	mov	r1, ip
 80019a2:	0409      	lsls	r1, r1, #16
 80019a4:	0c09      	lsrs	r1, r1, #16
 80019a6:	468c      	mov	ip, r1
 80019a8:	0412      	lsls	r2, r2, #16
 80019aa:	4462      	add	r2, ip
 80019ac:	18b9      	adds	r1, r7, r2
 80019ae:	9102      	str	r1, [sp, #8]
 80019b0:	4651      	mov	r1, sl
 80019b2:	0c09      	lsrs	r1, r1, #16
 80019b4:	468c      	mov	ip, r1
 80019b6:	4651      	mov	r1, sl
 80019b8:	040f      	lsls	r7, r1, #16
 80019ba:	0c3f      	lsrs	r7, r7, #16
 80019bc:	0039      	movs	r1, r7
 80019be:	4341      	muls	r1, r0
 80019c0:	4445      	add	r5, r8
 80019c2:	4688      	mov	r8, r1
 80019c4:	4661      	mov	r1, ip
 80019c6:	4341      	muls	r1, r0
 80019c8:	468a      	mov	sl, r1
 80019ca:	4641      	mov	r1, r8
 80019cc:	4660      	mov	r0, ip
 80019ce:	0c09      	lsrs	r1, r1, #16
 80019d0:	4689      	mov	r9, r1
 80019d2:	4358      	muls	r0, r3
 80019d4:	437b      	muls	r3, r7
 80019d6:	4453      	add	r3, sl
 80019d8:	444b      	add	r3, r9
 80019da:	459a      	cmp	sl, r3
 80019dc:	d903      	bls.n	80019e6 <__aeabi_dmul+0x286>
 80019de:	2180      	movs	r1, #128	@ 0x80
 80019e0:	0249      	lsls	r1, r1, #9
 80019e2:	4689      	mov	r9, r1
 80019e4:	4448      	add	r0, r9
 80019e6:	0c19      	lsrs	r1, r3, #16
 80019e8:	4689      	mov	r9, r1
 80019ea:	4641      	mov	r1, r8
 80019ec:	0409      	lsls	r1, r1, #16
 80019ee:	0c09      	lsrs	r1, r1, #16
 80019f0:	4688      	mov	r8, r1
 80019f2:	0039      	movs	r1, r7
 80019f4:	4361      	muls	r1, r4
 80019f6:	041b      	lsls	r3, r3, #16
 80019f8:	4443      	add	r3, r8
 80019fa:	4688      	mov	r8, r1
 80019fc:	4661      	mov	r1, ip
 80019fe:	434c      	muls	r4, r1
 8001a00:	4371      	muls	r1, r6
 8001a02:	468c      	mov	ip, r1
 8001a04:	4641      	mov	r1, r8
 8001a06:	4377      	muls	r7, r6
 8001a08:	0c0e      	lsrs	r6, r1, #16
 8001a0a:	193f      	adds	r7, r7, r4
 8001a0c:	19f6      	adds	r6, r6, r7
 8001a0e:	4448      	add	r0, r9
 8001a10:	42b4      	cmp	r4, r6
 8001a12:	d903      	bls.n	8001a1c <__aeabi_dmul+0x2bc>
 8001a14:	2180      	movs	r1, #128	@ 0x80
 8001a16:	0249      	lsls	r1, r1, #9
 8001a18:	4689      	mov	r9, r1
 8001a1a:	44cc      	add	ip, r9
 8001a1c:	9902      	ldr	r1, [sp, #8]
 8001a1e:	9f00      	ldr	r7, [sp, #0]
 8001a20:	4689      	mov	r9, r1
 8001a22:	0431      	lsls	r1, r6, #16
 8001a24:	444f      	add	r7, r9
 8001a26:	4689      	mov	r9, r1
 8001a28:	4641      	mov	r1, r8
 8001a2a:	4297      	cmp	r7, r2
 8001a2c:	4192      	sbcs	r2, r2
 8001a2e:	040c      	lsls	r4, r1, #16
 8001a30:	0c24      	lsrs	r4, r4, #16
 8001a32:	444c      	add	r4, r9
 8001a34:	18ff      	adds	r7, r7, r3
 8001a36:	4252      	negs	r2, r2
 8001a38:	1964      	adds	r4, r4, r5
 8001a3a:	18a1      	adds	r1, r4, r2
 8001a3c:	429f      	cmp	r7, r3
 8001a3e:	419b      	sbcs	r3, r3
 8001a40:	4688      	mov	r8, r1
 8001a42:	4682      	mov	sl, r0
 8001a44:	425b      	negs	r3, r3
 8001a46:	4699      	mov	r9, r3
 8001a48:	4590      	cmp	r8, r2
 8001a4a:	4192      	sbcs	r2, r2
 8001a4c:	42ac      	cmp	r4, r5
 8001a4e:	41a4      	sbcs	r4, r4
 8001a50:	44c2      	add	sl, r8
 8001a52:	44d1      	add	r9, sl
 8001a54:	4252      	negs	r2, r2
 8001a56:	4264      	negs	r4, r4
 8001a58:	4314      	orrs	r4, r2
 8001a5a:	4599      	cmp	r9, r3
 8001a5c:	419b      	sbcs	r3, r3
 8001a5e:	4582      	cmp	sl, r0
 8001a60:	4192      	sbcs	r2, r2
 8001a62:	425b      	negs	r3, r3
 8001a64:	4252      	negs	r2, r2
 8001a66:	4313      	orrs	r3, r2
 8001a68:	464a      	mov	r2, r9
 8001a6a:	0c36      	lsrs	r6, r6, #16
 8001a6c:	19a4      	adds	r4, r4, r6
 8001a6e:	18e3      	adds	r3, r4, r3
 8001a70:	4463      	add	r3, ip
 8001a72:	025b      	lsls	r3, r3, #9
 8001a74:	0dd2      	lsrs	r2, r2, #23
 8001a76:	431a      	orrs	r2, r3
 8001a78:	9901      	ldr	r1, [sp, #4]
 8001a7a:	4692      	mov	sl, r2
 8001a7c:	027a      	lsls	r2, r7, #9
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	1e50      	subs	r0, r2, #1
 8001a82:	4182      	sbcs	r2, r0
 8001a84:	0dff      	lsrs	r7, r7, #23
 8001a86:	4317      	orrs	r7, r2
 8001a88:	464a      	mov	r2, r9
 8001a8a:	0252      	lsls	r2, r2, #9
 8001a8c:	4317      	orrs	r7, r2
 8001a8e:	46b8      	mov	r8, r7
 8001a90:	01db      	lsls	r3, r3, #7
 8001a92:	d500      	bpl.n	8001a96 <__aeabi_dmul+0x336>
 8001a94:	e6ed      	b.n	8001872 <__aeabi_dmul+0x112>
 8001a96:	4b0d      	ldr	r3, [pc, #52]	@ (8001acc <__aeabi_dmul+0x36c>)
 8001a98:	9a03      	ldr	r2, [sp, #12]
 8001a9a:	445b      	add	r3, fp
 8001a9c:	4691      	mov	r9, r2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	dc00      	bgt.n	8001aa4 <__aeabi_dmul+0x344>
 8001aa2:	e0ac      	b.n	8001bfe <__aeabi_dmul+0x49e>
 8001aa4:	003a      	movs	r2, r7
 8001aa6:	0752      	lsls	r2, r2, #29
 8001aa8:	d100      	bne.n	8001aac <__aeabi_dmul+0x34c>
 8001aaa:	e710      	b.n	80018ce <__aeabi_dmul+0x16e>
 8001aac:	220f      	movs	r2, #15
 8001aae:	4658      	mov	r0, fp
 8001ab0:	403a      	ands	r2, r7
 8001ab2:	2a04      	cmp	r2, #4
 8001ab4:	d000      	beq.n	8001ab8 <__aeabi_dmul+0x358>
 8001ab6:	e6f9      	b.n	80018ac <__aeabi_dmul+0x14c>
 8001ab8:	e709      	b.n	80018ce <__aeabi_dmul+0x16e>
 8001aba:	46c0      	nop			@ (mov r8, r8)
 8001abc:	000007ff 	.word	0x000007ff
 8001ac0:	fffffc01 	.word	0xfffffc01
 8001ac4:	feffffff 	.word	0xfeffffff
 8001ac8:	000007fe 	.word	0x000007fe
 8001acc:	000003ff 	.word	0x000003ff
 8001ad0:	0022      	movs	r2, r4
 8001ad2:	4332      	orrs	r2, r6
 8001ad4:	d06f      	beq.n	8001bb6 <__aeabi_dmul+0x456>
 8001ad6:	2c00      	cmp	r4, #0
 8001ad8:	d100      	bne.n	8001adc <__aeabi_dmul+0x37c>
 8001ada:	e0c2      	b.n	8001c62 <__aeabi_dmul+0x502>
 8001adc:	0020      	movs	r0, r4
 8001ade:	f000 fddf 	bl	80026a0 <__clzsi2>
 8001ae2:	0002      	movs	r2, r0
 8001ae4:	0003      	movs	r3, r0
 8001ae6:	3a0b      	subs	r2, #11
 8001ae8:	201d      	movs	r0, #29
 8001aea:	1a82      	subs	r2, r0, r2
 8001aec:	0030      	movs	r0, r6
 8001aee:	0019      	movs	r1, r3
 8001af0:	40d0      	lsrs	r0, r2
 8001af2:	3908      	subs	r1, #8
 8001af4:	408c      	lsls	r4, r1
 8001af6:	0002      	movs	r2, r0
 8001af8:	4322      	orrs	r2, r4
 8001afa:	0034      	movs	r4, r6
 8001afc:	408c      	lsls	r4, r1
 8001afe:	4659      	mov	r1, fp
 8001b00:	1acb      	subs	r3, r1, r3
 8001b02:	4986      	ldr	r1, [pc, #536]	@ (8001d1c <__aeabi_dmul+0x5bc>)
 8001b04:	468b      	mov	fp, r1
 8001b06:	449b      	add	fp, r3
 8001b08:	2d0a      	cmp	r5, #10
 8001b0a:	dd00      	ble.n	8001b0e <__aeabi_dmul+0x3ae>
 8001b0c:	e6a4      	b.n	8001858 <__aeabi_dmul+0xf8>
 8001b0e:	4649      	mov	r1, r9
 8001b10:	9b00      	ldr	r3, [sp, #0]
 8001b12:	9401      	str	r4, [sp, #4]
 8001b14:	4059      	eors	r1, r3
 8001b16:	b2cb      	uxtb	r3, r1
 8001b18:	0014      	movs	r4, r2
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	9303      	str	r3, [sp, #12]
 8001b1e:	2d02      	cmp	r5, #2
 8001b20:	dd00      	ble.n	8001b24 <__aeabi_dmul+0x3c4>
 8001b22:	e667      	b.n	80017f4 <__aeabi_dmul+0x94>
 8001b24:	e6fb      	b.n	800191e <__aeabi_dmul+0x1be>
 8001b26:	4653      	mov	r3, sl
 8001b28:	4303      	orrs	r3, r0
 8001b2a:	4698      	mov	r8, r3
 8001b2c:	d03c      	beq.n	8001ba8 <__aeabi_dmul+0x448>
 8001b2e:	4653      	mov	r3, sl
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d100      	bne.n	8001b36 <__aeabi_dmul+0x3d6>
 8001b34:	e0a3      	b.n	8001c7e <__aeabi_dmul+0x51e>
 8001b36:	4650      	mov	r0, sl
 8001b38:	f000 fdb2 	bl	80026a0 <__clzsi2>
 8001b3c:	230b      	movs	r3, #11
 8001b3e:	425b      	negs	r3, r3
 8001b40:	469c      	mov	ip, r3
 8001b42:	0002      	movs	r2, r0
 8001b44:	4484      	add	ip, r0
 8001b46:	0011      	movs	r1, r2
 8001b48:	4650      	mov	r0, sl
 8001b4a:	3908      	subs	r1, #8
 8001b4c:	4088      	lsls	r0, r1
 8001b4e:	231d      	movs	r3, #29
 8001b50:	4680      	mov	r8, r0
 8001b52:	4660      	mov	r0, ip
 8001b54:	1a1b      	subs	r3, r3, r0
 8001b56:	0020      	movs	r0, r4
 8001b58:	40d8      	lsrs	r0, r3
 8001b5a:	0003      	movs	r3, r0
 8001b5c:	4640      	mov	r0, r8
 8001b5e:	4303      	orrs	r3, r0
 8001b60:	469a      	mov	sl, r3
 8001b62:	0023      	movs	r3, r4
 8001b64:	408b      	lsls	r3, r1
 8001b66:	4698      	mov	r8, r3
 8001b68:	4b6c      	ldr	r3, [pc, #432]	@ (8001d1c <__aeabi_dmul+0x5bc>)
 8001b6a:	2500      	movs	r5, #0
 8001b6c:	1a9b      	subs	r3, r3, r2
 8001b6e:	469b      	mov	fp, r3
 8001b70:	2300      	movs	r3, #0
 8001b72:	9302      	str	r3, [sp, #8]
 8001b74:	e61a      	b.n	80017ac <__aeabi_dmul+0x4c>
 8001b76:	2d0f      	cmp	r5, #15
 8001b78:	d000      	beq.n	8001b7c <__aeabi_dmul+0x41c>
 8001b7a:	e0c9      	b.n	8001d10 <__aeabi_dmul+0x5b0>
 8001b7c:	2380      	movs	r3, #128	@ 0x80
 8001b7e:	4652      	mov	r2, sl
 8001b80:	031b      	lsls	r3, r3, #12
 8001b82:	421a      	tst	r2, r3
 8001b84:	d002      	beq.n	8001b8c <__aeabi_dmul+0x42c>
 8001b86:	421c      	tst	r4, r3
 8001b88:	d100      	bne.n	8001b8c <__aeabi_dmul+0x42c>
 8001b8a:	e092      	b.n	8001cb2 <__aeabi_dmul+0x552>
 8001b8c:	2480      	movs	r4, #128	@ 0x80
 8001b8e:	4653      	mov	r3, sl
 8001b90:	0324      	lsls	r4, r4, #12
 8001b92:	431c      	orrs	r4, r3
 8001b94:	0324      	lsls	r4, r4, #12
 8001b96:	4642      	mov	r2, r8
 8001b98:	0b24      	lsrs	r4, r4, #12
 8001b9a:	e63e      	b.n	800181a <__aeabi_dmul+0xba>
 8001b9c:	469b      	mov	fp, r3
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	4680      	mov	r8, r0
 8001ba2:	250c      	movs	r5, #12
 8001ba4:	9302      	str	r3, [sp, #8]
 8001ba6:	e601      	b.n	80017ac <__aeabi_dmul+0x4c>
 8001ba8:	2300      	movs	r3, #0
 8001baa:	469a      	mov	sl, r3
 8001bac:	469b      	mov	fp, r3
 8001bae:	3301      	adds	r3, #1
 8001bb0:	2504      	movs	r5, #4
 8001bb2:	9302      	str	r3, [sp, #8]
 8001bb4:	e5fa      	b.n	80017ac <__aeabi_dmul+0x4c>
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	430d      	orrs	r5, r1
 8001bba:	2d0a      	cmp	r5, #10
 8001bbc:	dd00      	ble.n	8001bc0 <__aeabi_dmul+0x460>
 8001bbe:	e64b      	b.n	8001858 <__aeabi_dmul+0xf8>
 8001bc0:	4649      	mov	r1, r9
 8001bc2:	9800      	ldr	r0, [sp, #0]
 8001bc4:	4041      	eors	r1, r0
 8001bc6:	b2c9      	uxtb	r1, r1
 8001bc8:	9103      	str	r1, [sp, #12]
 8001bca:	2d02      	cmp	r5, #2
 8001bcc:	dc00      	bgt.n	8001bd0 <__aeabi_dmul+0x470>
 8001bce:	e096      	b.n	8001cfe <__aeabi_dmul+0x59e>
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	2400      	movs	r4, #0
 8001bd4:	2001      	movs	r0, #1
 8001bd6:	9301      	str	r3, [sp, #4]
 8001bd8:	e60c      	b.n	80017f4 <__aeabi_dmul+0x94>
 8001bda:	4649      	mov	r1, r9
 8001bdc:	2302      	movs	r3, #2
 8001bde:	9a00      	ldr	r2, [sp, #0]
 8001be0:	432b      	orrs	r3, r5
 8001be2:	4051      	eors	r1, r2
 8001be4:	b2ca      	uxtb	r2, r1
 8001be6:	9203      	str	r2, [sp, #12]
 8001be8:	2b0a      	cmp	r3, #10
 8001bea:	dd00      	ble.n	8001bee <__aeabi_dmul+0x48e>
 8001bec:	e634      	b.n	8001858 <__aeabi_dmul+0xf8>
 8001bee:	2d00      	cmp	r5, #0
 8001bf0:	d157      	bne.n	8001ca2 <__aeabi_dmul+0x542>
 8001bf2:	9b03      	ldr	r3, [sp, #12]
 8001bf4:	4699      	mov	r9, r3
 8001bf6:	2400      	movs	r4, #0
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	4b49      	ldr	r3, [pc, #292]	@ (8001d20 <__aeabi_dmul+0x5c0>)
 8001bfc:	e60e      	b.n	800181c <__aeabi_dmul+0xbc>
 8001bfe:	4658      	mov	r0, fp
 8001c00:	2101      	movs	r1, #1
 8001c02:	1ac9      	subs	r1, r1, r3
 8001c04:	2938      	cmp	r1, #56	@ 0x38
 8001c06:	dd00      	ble.n	8001c0a <__aeabi_dmul+0x4aa>
 8001c08:	e62f      	b.n	800186a <__aeabi_dmul+0x10a>
 8001c0a:	291f      	cmp	r1, #31
 8001c0c:	dd56      	ble.n	8001cbc <__aeabi_dmul+0x55c>
 8001c0e:	221f      	movs	r2, #31
 8001c10:	4654      	mov	r4, sl
 8001c12:	4252      	negs	r2, r2
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	40dc      	lsrs	r4, r3
 8001c18:	2920      	cmp	r1, #32
 8001c1a:	d007      	beq.n	8001c2c <__aeabi_dmul+0x4cc>
 8001c1c:	4b41      	ldr	r3, [pc, #260]	@ (8001d24 <__aeabi_dmul+0x5c4>)
 8001c1e:	4642      	mov	r2, r8
 8001c20:	469c      	mov	ip, r3
 8001c22:	4653      	mov	r3, sl
 8001c24:	4460      	add	r0, ip
 8001c26:	4083      	lsls	r3, r0
 8001c28:	431a      	orrs	r2, r3
 8001c2a:	4690      	mov	r8, r2
 8001c2c:	4642      	mov	r2, r8
 8001c2e:	2107      	movs	r1, #7
 8001c30:	1e53      	subs	r3, r2, #1
 8001c32:	419a      	sbcs	r2, r3
 8001c34:	000b      	movs	r3, r1
 8001c36:	4322      	orrs	r2, r4
 8001c38:	4013      	ands	r3, r2
 8001c3a:	2400      	movs	r4, #0
 8001c3c:	4211      	tst	r1, r2
 8001c3e:	d009      	beq.n	8001c54 <__aeabi_dmul+0x4f4>
 8001c40:	230f      	movs	r3, #15
 8001c42:	4013      	ands	r3, r2
 8001c44:	2b04      	cmp	r3, #4
 8001c46:	d05d      	beq.n	8001d04 <__aeabi_dmul+0x5a4>
 8001c48:	1d11      	adds	r1, r2, #4
 8001c4a:	4291      	cmp	r1, r2
 8001c4c:	419b      	sbcs	r3, r3
 8001c4e:	000a      	movs	r2, r1
 8001c50:	425b      	negs	r3, r3
 8001c52:	075b      	lsls	r3, r3, #29
 8001c54:	08d2      	lsrs	r2, r2, #3
 8001c56:	431a      	orrs	r2, r3
 8001c58:	2300      	movs	r3, #0
 8001c5a:	e5df      	b.n	800181c <__aeabi_dmul+0xbc>
 8001c5c:	9b03      	ldr	r3, [sp, #12]
 8001c5e:	4699      	mov	r9, r3
 8001c60:	e5fa      	b.n	8001858 <__aeabi_dmul+0xf8>
 8001c62:	9801      	ldr	r0, [sp, #4]
 8001c64:	f000 fd1c 	bl	80026a0 <__clzsi2>
 8001c68:	0002      	movs	r2, r0
 8001c6a:	0003      	movs	r3, r0
 8001c6c:	3215      	adds	r2, #21
 8001c6e:	3320      	adds	r3, #32
 8001c70:	2a1c      	cmp	r2, #28
 8001c72:	dc00      	bgt.n	8001c76 <__aeabi_dmul+0x516>
 8001c74:	e738      	b.n	8001ae8 <__aeabi_dmul+0x388>
 8001c76:	9a01      	ldr	r2, [sp, #4]
 8001c78:	3808      	subs	r0, #8
 8001c7a:	4082      	lsls	r2, r0
 8001c7c:	e73f      	b.n	8001afe <__aeabi_dmul+0x39e>
 8001c7e:	f000 fd0f 	bl	80026a0 <__clzsi2>
 8001c82:	2315      	movs	r3, #21
 8001c84:	469c      	mov	ip, r3
 8001c86:	4484      	add	ip, r0
 8001c88:	0002      	movs	r2, r0
 8001c8a:	4663      	mov	r3, ip
 8001c8c:	3220      	adds	r2, #32
 8001c8e:	2b1c      	cmp	r3, #28
 8001c90:	dc00      	bgt.n	8001c94 <__aeabi_dmul+0x534>
 8001c92:	e758      	b.n	8001b46 <__aeabi_dmul+0x3e6>
 8001c94:	2300      	movs	r3, #0
 8001c96:	4698      	mov	r8, r3
 8001c98:	0023      	movs	r3, r4
 8001c9a:	3808      	subs	r0, #8
 8001c9c:	4083      	lsls	r3, r0
 8001c9e:	469a      	mov	sl, r3
 8001ca0:	e762      	b.n	8001b68 <__aeabi_dmul+0x408>
 8001ca2:	001d      	movs	r5, r3
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	2400      	movs	r4, #0
 8001ca8:	2002      	movs	r0, #2
 8001caa:	9301      	str	r3, [sp, #4]
 8001cac:	e5a2      	b.n	80017f4 <__aeabi_dmul+0x94>
 8001cae:	9002      	str	r0, [sp, #8]
 8001cb0:	e632      	b.n	8001918 <__aeabi_dmul+0x1b8>
 8001cb2:	431c      	orrs	r4, r3
 8001cb4:	9b00      	ldr	r3, [sp, #0]
 8001cb6:	9a01      	ldr	r2, [sp, #4]
 8001cb8:	4699      	mov	r9, r3
 8001cba:	e5ae      	b.n	800181a <__aeabi_dmul+0xba>
 8001cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8001d28 <__aeabi_dmul+0x5c8>)
 8001cbe:	4652      	mov	r2, sl
 8001cc0:	18c3      	adds	r3, r0, r3
 8001cc2:	4640      	mov	r0, r8
 8001cc4:	409a      	lsls	r2, r3
 8001cc6:	40c8      	lsrs	r0, r1
 8001cc8:	4302      	orrs	r2, r0
 8001cca:	4640      	mov	r0, r8
 8001ccc:	4098      	lsls	r0, r3
 8001cce:	0003      	movs	r3, r0
 8001cd0:	1e58      	subs	r0, r3, #1
 8001cd2:	4183      	sbcs	r3, r0
 8001cd4:	4654      	mov	r4, sl
 8001cd6:	431a      	orrs	r2, r3
 8001cd8:	40cc      	lsrs	r4, r1
 8001cda:	0753      	lsls	r3, r2, #29
 8001cdc:	d009      	beq.n	8001cf2 <__aeabi_dmul+0x592>
 8001cde:	230f      	movs	r3, #15
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	2b04      	cmp	r3, #4
 8001ce4:	d005      	beq.n	8001cf2 <__aeabi_dmul+0x592>
 8001ce6:	1d13      	adds	r3, r2, #4
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	4192      	sbcs	r2, r2
 8001cec:	4252      	negs	r2, r2
 8001cee:	18a4      	adds	r4, r4, r2
 8001cf0:	001a      	movs	r2, r3
 8001cf2:	0223      	lsls	r3, r4, #8
 8001cf4:	d508      	bpl.n	8001d08 <__aeabi_dmul+0x5a8>
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	2400      	movs	r4, #0
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	e58e      	b.n	800181c <__aeabi_dmul+0xbc>
 8001cfe:	4689      	mov	r9, r1
 8001d00:	2400      	movs	r4, #0
 8001d02:	e58b      	b.n	800181c <__aeabi_dmul+0xbc>
 8001d04:	2300      	movs	r3, #0
 8001d06:	e7a5      	b.n	8001c54 <__aeabi_dmul+0x4f4>
 8001d08:	0763      	lsls	r3, r4, #29
 8001d0a:	0264      	lsls	r4, r4, #9
 8001d0c:	0b24      	lsrs	r4, r4, #12
 8001d0e:	e7a1      	b.n	8001c54 <__aeabi_dmul+0x4f4>
 8001d10:	9b00      	ldr	r3, [sp, #0]
 8001d12:	46a2      	mov	sl, r4
 8001d14:	4699      	mov	r9, r3
 8001d16:	9b01      	ldr	r3, [sp, #4]
 8001d18:	4698      	mov	r8, r3
 8001d1a:	e737      	b.n	8001b8c <__aeabi_dmul+0x42c>
 8001d1c:	fffffc0d 	.word	0xfffffc0d
 8001d20:	000007ff 	.word	0x000007ff
 8001d24:	0000043e 	.word	0x0000043e
 8001d28:	0000041e 	.word	0x0000041e

08001d2c <__aeabi_dsub>:
 8001d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d2e:	4657      	mov	r7, sl
 8001d30:	464e      	mov	r6, r9
 8001d32:	4645      	mov	r5, r8
 8001d34:	46de      	mov	lr, fp
 8001d36:	b5e0      	push	{r5, r6, r7, lr}
 8001d38:	b083      	sub	sp, #12
 8001d3a:	9000      	str	r0, [sp, #0]
 8001d3c:	9101      	str	r1, [sp, #4]
 8001d3e:	030c      	lsls	r4, r1, #12
 8001d40:	004d      	lsls	r5, r1, #1
 8001d42:	0fce      	lsrs	r6, r1, #31
 8001d44:	0a61      	lsrs	r1, r4, #9
 8001d46:	9c00      	ldr	r4, [sp, #0]
 8001d48:	005f      	lsls	r7, r3, #1
 8001d4a:	0f64      	lsrs	r4, r4, #29
 8001d4c:	430c      	orrs	r4, r1
 8001d4e:	9900      	ldr	r1, [sp, #0]
 8001d50:	9200      	str	r2, [sp, #0]
 8001d52:	9301      	str	r3, [sp, #4]
 8001d54:	00c8      	lsls	r0, r1, #3
 8001d56:	0319      	lsls	r1, r3, #12
 8001d58:	0d7b      	lsrs	r3, r7, #21
 8001d5a:	4699      	mov	r9, r3
 8001d5c:	9b01      	ldr	r3, [sp, #4]
 8001d5e:	4fcc      	ldr	r7, [pc, #816]	@ (8002090 <__aeabi_dsub+0x364>)
 8001d60:	0fdb      	lsrs	r3, r3, #31
 8001d62:	469c      	mov	ip, r3
 8001d64:	0a4b      	lsrs	r3, r1, #9
 8001d66:	9900      	ldr	r1, [sp, #0]
 8001d68:	4680      	mov	r8, r0
 8001d6a:	0f49      	lsrs	r1, r1, #29
 8001d6c:	4319      	orrs	r1, r3
 8001d6e:	9b00      	ldr	r3, [sp, #0]
 8001d70:	468b      	mov	fp, r1
 8001d72:	00da      	lsls	r2, r3, #3
 8001d74:	4692      	mov	sl, r2
 8001d76:	0d6d      	lsrs	r5, r5, #21
 8001d78:	45b9      	cmp	r9, r7
 8001d7a:	d100      	bne.n	8001d7e <__aeabi_dsub+0x52>
 8001d7c:	e0bf      	b.n	8001efe <__aeabi_dsub+0x1d2>
 8001d7e:	2301      	movs	r3, #1
 8001d80:	4661      	mov	r1, ip
 8001d82:	4059      	eors	r1, r3
 8001d84:	464b      	mov	r3, r9
 8001d86:	468c      	mov	ip, r1
 8001d88:	1aeb      	subs	r3, r5, r3
 8001d8a:	428e      	cmp	r6, r1
 8001d8c:	d075      	beq.n	8001e7a <__aeabi_dsub+0x14e>
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	dc00      	bgt.n	8001d94 <__aeabi_dsub+0x68>
 8001d92:	e2a3      	b.n	80022dc <__aeabi_dsub+0x5b0>
 8001d94:	4649      	mov	r1, r9
 8001d96:	2900      	cmp	r1, #0
 8001d98:	d100      	bne.n	8001d9c <__aeabi_dsub+0x70>
 8001d9a:	e0ce      	b.n	8001f3a <__aeabi_dsub+0x20e>
 8001d9c:	42bd      	cmp	r5, r7
 8001d9e:	d100      	bne.n	8001da2 <__aeabi_dsub+0x76>
 8001da0:	e200      	b.n	80021a4 <__aeabi_dsub+0x478>
 8001da2:	2701      	movs	r7, #1
 8001da4:	2b38      	cmp	r3, #56	@ 0x38
 8001da6:	dc19      	bgt.n	8001ddc <__aeabi_dsub+0xb0>
 8001da8:	2780      	movs	r7, #128	@ 0x80
 8001daa:	4659      	mov	r1, fp
 8001dac:	043f      	lsls	r7, r7, #16
 8001dae:	4339      	orrs	r1, r7
 8001db0:	468b      	mov	fp, r1
 8001db2:	2b1f      	cmp	r3, #31
 8001db4:	dd00      	ble.n	8001db8 <__aeabi_dsub+0x8c>
 8001db6:	e1fa      	b.n	80021ae <__aeabi_dsub+0x482>
 8001db8:	2720      	movs	r7, #32
 8001dba:	1af9      	subs	r1, r7, r3
 8001dbc:	468c      	mov	ip, r1
 8001dbe:	4659      	mov	r1, fp
 8001dc0:	4667      	mov	r7, ip
 8001dc2:	40b9      	lsls	r1, r7
 8001dc4:	000f      	movs	r7, r1
 8001dc6:	0011      	movs	r1, r2
 8001dc8:	40d9      	lsrs	r1, r3
 8001dca:	430f      	orrs	r7, r1
 8001dcc:	4661      	mov	r1, ip
 8001dce:	408a      	lsls	r2, r1
 8001dd0:	1e51      	subs	r1, r2, #1
 8001dd2:	418a      	sbcs	r2, r1
 8001dd4:	4659      	mov	r1, fp
 8001dd6:	40d9      	lsrs	r1, r3
 8001dd8:	4317      	orrs	r7, r2
 8001dda:	1a64      	subs	r4, r4, r1
 8001ddc:	1bc7      	subs	r7, r0, r7
 8001dde:	42b8      	cmp	r0, r7
 8001de0:	4180      	sbcs	r0, r0
 8001de2:	4240      	negs	r0, r0
 8001de4:	1a24      	subs	r4, r4, r0
 8001de6:	0223      	lsls	r3, r4, #8
 8001de8:	d400      	bmi.n	8001dec <__aeabi_dsub+0xc0>
 8001dea:	e140      	b.n	800206e <__aeabi_dsub+0x342>
 8001dec:	0264      	lsls	r4, r4, #9
 8001dee:	0a64      	lsrs	r4, r4, #9
 8001df0:	2c00      	cmp	r4, #0
 8001df2:	d100      	bne.n	8001df6 <__aeabi_dsub+0xca>
 8001df4:	e154      	b.n	80020a0 <__aeabi_dsub+0x374>
 8001df6:	0020      	movs	r0, r4
 8001df8:	f000 fc52 	bl	80026a0 <__clzsi2>
 8001dfc:	0003      	movs	r3, r0
 8001dfe:	3b08      	subs	r3, #8
 8001e00:	2120      	movs	r1, #32
 8001e02:	0038      	movs	r0, r7
 8001e04:	1aca      	subs	r2, r1, r3
 8001e06:	40d0      	lsrs	r0, r2
 8001e08:	409c      	lsls	r4, r3
 8001e0a:	0002      	movs	r2, r0
 8001e0c:	409f      	lsls	r7, r3
 8001e0e:	4322      	orrs	r2, r4
 8001e10:	429d      	cmp	r5, r3
 8001e12:	dd00      	ble.n	8001e16 <__aeabi_dsub+0xea>
 8001e14:	e1a6      	b.n	8002164 <__aeabi_dsub+0x438>
 8001e16:	1b58      	subs	r0, r3, r5
 8001e18:	3001      	adds	r0, #1
 8001e1a:	1a09      	subs	r1, r1, r0
 8001e1c:	003c      	movs	r4, r7
 8001e1e:	408f      	lsls	r7, r1
 8001e20:	40c4      	lsrs	r4, r0
 8001e22:	1e7b      	subs	r3, r7, #1
 8001e24:	419f      	sbcs	r7, r3
 8001e26:	0013      	movs	r3, r2
 8001e28:	408b      	lsls	r3, r1
 8001e2a:	4327      	orrs	r7, r4
 8001e2c:	431f      	orrs	r7, r3
 8001e2e:	40c2      	lsrs	r2, r0
 8001e30:	003b      	movs	r3, r7
 8001e32:	0014      	movs	r4, r2
 8001e34:	2500      	movs	r5, #0
 8001e36:	4313      	orrs	r3, r2
 8001e38:	d100      	bne.n	8001e3c <__aeabi_dsub+0x110>
 8001e3a:	e1f7      	b.n	800222c <__aeabi_dsub+0x500>
 8001e3c:	077b      	lsls	r3, r7, #29
 8001e3e:	d100      	bne.n	8001e42 <__aeabi_dsub+0x116>
 8001e40:	e377      	b.n	8002532 <__aeabi_dsub+0x806>
 8001e42:	230f      	movs	r3, #15
 8001e44:	0038      	movs	r0, r7
 8001e46:	403b      	ands	r3, r7
 8001e48:	2b04      	cmp	r3, #4
 8001e4a:	d004      	beq.n	8001e56 <__aeabi_dsub+0x12a>
 8001e4c:	1d38      	adds	r0, r7, #4
 8001e4e:	42b8      	cmp	r0, r7
 8001e50:	41bf      	sbcs	r7, r7
 8001e52:	427f      	negs	r7, r7
 8001e54:	19e4      	adds	r4, r4, r7
 8001e56:	0223      	lsls	r3, r4, #8
 8001e58:	d400      	bmi.n	8001e5c <__aeabi_dsub+0x130>
 8001e5a:	e368      	b.n	800252e <__aeabi_dsub+0x802>
 8001e5c:	4b8c      	ldr	r3, [pc, #560]	@ (8002090 <__aeabi_dsub+0x364>)
 8001e5e:	3501      	adds	r5, #1
 8001e60:	429d      	cmp	r5, r3
 8001e62:	d100      	bne.n	8001e66 <__aeabi_dsub+0x13a>
 8001e64:	e0f4      	b.n	8002050 <__aeabi_dsub+0x324>
 8001e66:	4b8b      	ldr	r3, [pc, #556]	@ (8002094 <__aeabi_dsub+0x368>)
 8001e68:	056d      	lsls	r5, r5, #21
 8001e6a:	401c      	ands	r4, r3
 8001e6c:	0d6d      	lsrs	r5, r5, #21
 8001e6e:	0767      	lsls	r7, r4, #29
 8001e70:	08c0      	lsrs	r0, r0, #3
 8001e72:	0264      	lsls	r4, r4, #9
 8001e74:	4307      	orrs	r7, r0
 8001e76:	0b24      	lsrs	r4, r4, #12
 8001e78:	e0ec      	b.n	8002054 <__aeabi_dsub+0x328>
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	dc00      	bgt.n	8001e80 <__aeabi_dsub+0x154>
 8001e7e:	e329      	b.n	80024d4 <__aeabi_dsub+0x7a8>
 8001e80:	4649      	mov	r1, r9
 8001e82:	2900      	cmp	r1, #0
 8001e84:	d000      	beq.n	8001e88 <__aeabi_dsub+0x15c>
 8001e86:	e0d6      	b.n	8002036 <__aeabi_dsub+0x30a>
 8001e88:	4659      	mov	r1, fp
 8001e8a:	4311      	orrs	r1, r2
 8001e8c:	d100      	bne.n	8001e90 <__aeabi_dsub+0x164>
 8001e8e:	e12e      	b.n	80020ee <__aeabi_dsub+0x3c2>
 8001e90:	1e59      	subs	r1, r3, #1
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d100      	bne.n	8001e98 <__aeabi_dsub+0x16c>
 8001e96:	e1e6      	b.n	8002266 <__aeabi_dsub+0x53a>
 8001e98:	42bb      	cmp	r3, r7
 8001e9a:	d100      	bne.n	8001e9e <__aeabi_dsub+0x172>
 8001e9c:	e182      	b.n	80021a4 <__aeabi_dsub+0x478>
 8001e9e:	2701      	movs	r7, #1
 8001ea0:	000b      	movs	r3, r1
 8001ea2:	2938      	cmp	r1, #56	@ 0x38
 8001ea4:	dc14      	bgt.n	8001ed0 <__aeabi_dsub+0x1a4>
 8001ea6:	2b1f      	cmp	r3, #31
 8001ea8:	dd00      	ble.n	8001eac <__aeabi_dsub+0x180>
 8001eaa:	e23c      	b.n	8002326 <__aeabi_dsub+0x5fa>
 8001eac:	2720      	movs	r7, #32
 8001eae:	1af9      	subs	r1, r7, r3
 8001eb0:	468c      	mov	ip, r1
 8001eb2:	4659      	mov	r1, fp
 8001eb4:	4667      	mov	r7, ip
 8001eb6:	40b9      	lsls	r1, r7
 8001eb8:	000f      	movs	r7, r1
 8001eba:	0011      	movs	r1, r2
 8001ebc:	40d9      	lsrs	r1, r3
 8001ebe:	430f      	orrs	r7, r1
 8001ec0:	4661      	mov	r1, ip
 8001ec2:	408a      	lsls	r2, r1
 8001ec4:	1e51      	subs	r1, r2, #1
 8001ec6:	418a      	sbcs	r2, r1
 8001ec8:	4659      	mov	r1, fp
 8001eca:	40d9      	lsrs	r1, r3
 8001ecc:	4317      	orrs	r7, r2
 8001ece:	1864      	adds	r4, r4, r1
 8001ed0:	183f      	adds	r7, r7, r0
 8001ed2:	4287      	cmp	r7, r0
 8001ed4:	4180      	sbcs	r0, r0
 8001ed6:	4240      	negs	r0, r0
 8001ed8:	1824      	adds	r4, r4, r0
 8001eda:	0223      	lsls	r3, r4, #8
 8001edc:	d400      	bmi.n	8001ee0 <__aeabi_dsub+0x1b4>
 8001ede:	e0c6      	b.n	800206e <__aeabi_dsub+0x342>
 8001ee0:	4b6b      	ldr	r3, [pc, #428]	@ (8002090 <__aeabi_dsub+0x364>)
 8001ee2:	3501      	adds	r5, #1
 8001ee4:	429d      	cmp	r5, r3
 8001ee6:	d100      	bne.n	8001eea <__aeabi_dsub+0x1be>
 8001ee8:	e0b2      	b.n	8002050 <__aeabi_dsub+0x324>
 8001eea:	2101      	movs	r1, #1
 8001eec:	4b69      	ldr	r3, [pc, #420]	@ (8002094 <__aeabi_dsub+0x368>)
 8001eee:	087a      	lsrs	r2, r7, #1
 8001ef0:	401c      	ands	r4, r3
 8001ef2:	4039      	ands	r1, r7
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	07e7      	lsls	r7, r4, #31
 8001ef8:	4317      	orrs	r7, r2
 8001efa:	0864      	lsrs	r4, r4, #1
 8001efc:	e79e      	b.n	8001e3c <__aeabi_dsub+0x110>
 8001efe:	4b66      	ldr	r3, [pc, #408]	@ (8002098 <__aeabi_dsub+0x36c>)
 8001f00:	4311      	orrs	r1, r2
 8001f02:	468a      	mov	sl, r1
 8001f04:	18eb      	adds	r3, r5, r3
 8001f06:	2900      	cmp	r1, #0
 8001f08:	d028      	beq.n	8001f5c <__aeabi_dsub+0x230>
 8001f0a:	4566      	cmp	r6, ip
 8001f0c:	d02c      	beq.n	8001f68 <__aeabi_dsub+0x23c>
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d05b      	beq.n	8001fca <__aeabi_dsub+0x29e>
 8001f12:	2d00      	cmp	r5, #0
 8001f14:	d100      	bne.n	8001f18 <__aeabi_dsub+0x1ec>
 8001f16:	e12c      	b.n	8002172 <__aeabi_dsub+0x446>
 8001f18:	465b      	mov	r3, fp
 8001f1a:	4666      	mov	r6, ip
 8001f1c:	075f      	lsls	r7, r3, #29
 8001f1e:	08d2      	lsrs	r2, r2, #3
 8001f20:	4317      	orrs	r7, r2
 8001f22:	08dd      	lsrs	r5, r3, #3
 8001f24:	003b      	movs	r3, r7
 8001f26:	432b      	orrs	r3, r5
 8001f28:	d100      	bne.n	8001f2c <__aeabi_dsub+0x200>
 8001f2a:	e0e2      	b.n	80020f2 <__aeabi_dsub+0x3c6>
 8001f2c:	2480      	movs	r4, #128	@ 0x80
 8001f2e:	0324      	lsls	r4, r4, #12
 8001f30:	432c      	orrs	r4, r5
 8001f32:	0324      	lsls	r4, r4, #12
 8001f34:	4d56      	ldr	r5, [pc, #344]	@ (8002090 <__aeabi_dsub+0x364>)
 8001f36:	0b24      	lsrs	r4, r4, #12
 8001f38:	e08c      	b.n	8002054 <__aeabi_dsub+0x328>
 8001f3a:	4659      	mov	r1, fp
 8001f3c:	4311      	orrs	r1, r2
 8001f3e:	d100      	bne.n	8001f42 <__aeabi_dsub+0x216>
 8001f40:	e0d5      	b.n	80020ee <__aeabi_dsub+0x3c2>
 8001f42:	1e59      	subs	r1, r3, #1
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d100      	bne.n	8001f4a <__aeabi_dsub+0x21e>
 8001f48:	e1b9      	b.n	80022be <__aeabi_dsub+0x592>
 8001f4a:	42bb      	cmp	r3, r7
 8001f4c:	d100      	bne.n	8001f50 <__aeabi_dsub+0x224>
 8001f4e:	e1b1      	b.n	80022b4 <__aeabi_dsub+0x588>
 8001f50:	2701      	movs	r7, #1
 8001f52:	000b      	movs	r3, r1
 8001f54:	2938      	cmp	r1, #56	@ 0x38
 8001f56:	dd00      	ble.n	8001f5a <__aeabi_dsub+0x22e>
 8001f58:	e740      	b.n	8001ddc <__aeabi_dsub+0xb0>
 8001f5a:	e72a      	b.n	8001db2 <__aeabi_dsub+0x86>
 8001f5c:	4661      	mov	r1, ip
 8001f5e:	2701      	movs	r7, #1
 8001f60:	4079      	eors	r1, r7
 8001f62:	468c      	mov	ip, r1
 8001f64:	4566      	cmp	r6, ip
 8001f66:	d1d2      	bne.n	8001f0e <__aeabi_dsub+0x1e2>
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d100      	bne.n	8001f6e <__aeabi_dsub+0x242>
 8001f6c:	e0c5      	b.n	80020fa <__aeabi_dsub+0x3ce>
 8001f6e:	2d00      	cmp	r5, #0
 8001f70:	d000      	beq.n	8001f74 <__aeabi_dsub+0x248>
 8001f72:	e155      	b.n	8002220 <__aeabi_dsub+0x4f4>
 8001f74:	464b      	mov	r3, r9
 8001f76:	0025      	movs	r5, r4
 8001f78:	4305      	orrs	r5, r0
 8001f7a:	d100      	bne.n	8001f7e <__aeabi_dsub+0x252>
 8001f7c:	e212      	b.n	80023a4 <__aeabi_dsub+0x678>
 8001f7e:	1e59      	subs	r1, r3, #1
 8001f80:	468c      	mov	ip, r1
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dsub+0x25c>
 8001f86:	e249      	b.n	800241c <__aeabi_dsub+0x6f0>
 8001f88:	4d41      	ldr	r5, [pc, #260]	@ (8002090 <__aeabi_dsub+0x364>)
 8001f8a:	42ab      	cmp	r3, r5
 8001f8c:	d100      	bne.n	8001f90 <__aeabi_dsub+0x264>
 8001f8e:	e28f      	b.n	80024b0 <__aeabi_dsub+0x784>
 8001f90:	2701      	movs	r7, #1
 8001f92:	2938      	cmp	r1, #56	@ 0x38
 8001f94:	dc11      	bgt.n	8001fba <__aeabi_dsub+0x28e>
 8001f96:	4663      	mov	r3, ip
 8001f98:	2b1f      	cmp	r3, #31
 8001f9a:	dd00      	ble.n	8001f9e <__aeabi_dsub+0x272>
 8001f9c:	e25b      	b.n	8002456 <__aeabi_dsub+0x72a>
 8001f9e:	4661      	mov	r1, ip
 8001fa0:	2320      	movs	r3, #32
 8001fa2:	0027      	movs	r7, r4
 8001fa4:	1a5b      	subs	r3, r3, r1
 8001fa6:	0005      	movs	r5, r0
 8001fa8:	4098      	lsls	r0, r3
 8001faa:	409f      	lsls	r7, r3
 8001fac:	40cd      	lsrs	r5, r1
 8001fae:	1e43      	subs	r3, r0, #1
 8001fb0:	4198      	sbcs	r0, r3
 8001fb2:	40cc      	lsrs	r4, r1
 8001fb4:	432f      	orrs	r7, r5
 8001fb6:	4307      	orrs	r7, r0
 8001fb8:	44a3      	add	fp, r4
 8001fba:	18bf      	adds	r7, r7, r2
 8001fbc:	4297      	cmp	r7, r2
 8001fbe:	4192      	sbcs	r2, r2
 8001fc0:	4252      	negs	r2, r2
 8001fc2:	445a      	add	r2, fp
 8001fc4:	0014      	movs	r4, r2
 8001fc6:	464d      	mov	r5, r9
 8001fc8:	e787      	b.n	8001eda <__aeabi_dsub+0x1ae>
 8001fca:	4f34      	ldr	r7, [pc, #208]	@ (800209c <__aeabi_dsub+0x370>)
 8001fcc:	1c6b      	adds	r3, r5, #1
 8001fce:	423b      	tst	r3, r7
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x2a8>
 8001fd2:	e0b6      	b.n	8002142 <__aeabi_dsub+0x416>
 8001fd4:	4659      	mov	r1, fp
 8001fd6:	0023      	movs	r3, r4
 8001fd8:	4311      	orrs	r1, r2
 8001fda:	000f      	movs	r7, r1
 8001fdc:	4303      	orrs	r3, r0
 8001fde:	2d00      	cmp	r5, #0
 8001fe0:	d000      	beq.n	8001fe4 <__aeabi_dsub+0x2b8>
 8001fe2:	e126      	b.n	8002232 <__aeabi_dsub+0x506>
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d100      	bne.n	8001fea <__aeabi_dsub+0x2be>
 8001fe8:	e1c0      	b.n	800236c <__aeabi_dsub+0x640>
 8001fea:	2900      	cmp	r1, #0
 8001fec:	d100      	bne.n	8001ff0 <__aeabi_dsub+0x2c4>
 8001fee:	e0a1      	b.n	8002134 <__aeabi_dsub+0x408>
 8001ff0:	1a83      	subs	r3, r0, r2
 8001ff2:	4698      	mov	r8, r3
 8001ff4:	465b      	mov	r3, fp
 8001ff6:	4540      	cmp	r0, r8
 8001ff8:	41ad      	sbcs	r5, r5
 8001ffa:	1ae3      	subs	r3, r4, r3
 8001ffc:	426d      	negs	r5, r5
 8001ffe:	1b5b      	subs	r3, r3, r5
 8002000:	2580      	movs	r5, #128	@ 0x80
 8002002:	042d      	lsls	r5, r5, #16
 8002004:	422b      	tst	r3, r5
 8002006:	d100      	bne.n	800200a <__aeabi_dsub+0x2de>
 8002008:	e14b      	b.n	80022a2 <__aeabi_dsub+0x576>
 800200a:	465b      	mov	r3, fp
 800200c:	1a10      	subs	r0, r2, r0
 800200e:	4282      	cmp	r2, r0
 8002010:	4192      	sbcs	r2, r2
 8002012:	1b1c      	subs	r4, r3, r4
 8002014:	0007      	movs	r7, r0
 8002016:	2601      	movs	r6, #1
 8002018:	4663      	mov	r3, ip
 800201a:	4252      	negs	r2, r2
 800201c:	1aa4      	subs	r4, r4, r2
 800201e:	4327      	orrs	r7, r4
 8002020:	401e      	ands	r6, r3
 8002022:	2f00      	cmp	r7, #0
 8002024:	d100      	bne.n	8002028 <__aeabi_dsub+0x2fc>
 8002026:	e142      	b.n	80022ae <__aeabi_dsub+0x582>
 8002028:	422c      	tst	r4, r5
 800202a:	d100      	bne.n	800202e <__aeabi_dsub+0x302>
 800202c:	e26d      	b.n	800250a <__aeabi_dsub+0x7de>
 800202e:	4b19      	ldr	r3, [pc, #100]	@ (8002094 <__aeabi_dsub+0x368>)
 8002030:	2501      	movs	r5, #1
 8002032:	401c      	ands	r4, r3
 8002034:	e71b      	b.n	8001e6e <__aeabi_dsub+0x142>
 8002036:	42bd      	cmp	r5, r7
 8002038:	d100      	bne.n	800203c <__aeabi_dsub+0x310>
 800203a:	e13b      	b.n	80022b4 <__aeabi_dsub+0x588>
 800203c:	2701      	movs	r7, #1
 800203e:	2b38      	cmp	r3, #56	@ 0x38
 8002040:	dd00      	ble.n	8002044 <__aeabi_dsub+0x318>
 8002042:	e745      	b.n	8001ed0 <__aeabi_dsub+0x1a4>
 8002044:	2780      	movs	r7, #128	@ 0x80
 8002046:	4659      	mov	r1, fp
 8002048:	043f      	lsls	r7, r7, #16
 800204a:	4339      	orrs	r1, r7
 800204c:	468b      	mov	fp, r1
 800204e:	e72a      	b.n	8001ea6 <__aeabi_dsub+0x17a>
 8002050:	2400      	movs	r4, #0
 8002052:	2700      	movs	r7, #0
 8002054:	052d      	lsls	r5, r5, #20
 8002056:	4325      	orrs	r5, r4
 8002058:	07f6      	lsls	r6, r6, #31
 800205a:	4335      	orrs	r5, r6
 800205c:	0038      	movs	r0, r7
 800205e:	0029      	movs	r1, r5
 8002060:	b003      	add	sp, #12
 8002062:	bcf0      	pop	{r4, r5, r6, r7}
 8002064:	46bb      	mov	fp, r7
 8002066:	46b2      	mov	sl, r6
 8002068:	46a9      	mov	r9, r5
 800206a:	46a0      	mov	r8, r4
 800206c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800206e:	077b      	lsls	r3, r7, #29
 8002070:	d004      	beq.n	800207c <__aeabi_dsub+0x350>
 8002072:	230f      	movs	r3, #15
 8002074:	403b      	ands	r3, r7
 8002076:	2b04      	cmp	r3, #4
 8002078:	d000      	beq.n	800207c <__aeabi_dsub+0x350>
 800207a:	e6e7      	b.n	8001e4c <__aeabi_dsub+0x120>
 800207c:	002b      	movs	r3, r5
 800207e:	08f8      	lsrs	r0, r7, #3
 8002080:	4a03      	ldr	r2, [pc, #12]	@ (8002090 <__aeabi_dsub+0x364>)
 8002082:	0767      	lsls	r7, r4, #29
 8002084:	4307      	orrs	r7, r0
 8002086:	08e5      	lsrs	r5, r4, #3
 8002088:	4293      	cmp	r3, r2
 800208a:	d100      	bne.n	800208e <__aeabi_dsub+0x362>
 800208c:	e74a      	b.n	8001f24 <__aeabi_dsub+0x1f8>
 800208e:	e0a5      	b.n	80021dc <__aeabi_dsub+0x4b0>
 8002090:	000007ff 	.word	0x000007ff
 8002094:	ff7fffff 	.word	0xff7fffff
 8002098:	fffff801 	.word	0xfffff801
 800209c:	000007fe 	.word	0x000007fe
 80020a0:	0038      	movs	r0, r7
 80020a2:	f000 fafd 	bl	80026a0 <__clzsi2>
 80020a6:	0003      	movs	r3, r0
 80020a8:	3318      	adds	r3, #24
 80020aa:	2b1f      	cmp	r3, #31
 80020ac:	dc00      	bgt.n	80020b0 <__aeabi_dsub+0x384>
 80020ae:	e6a7      	b.n	8001e00 <__aeabi_dsub+0xd4>
 80020b0:	003a      	movs	r2, r7
 80020b2:	3808      	subs	r0, #8
 80020b4:	4082      	lsls	r2, r0
 80020b6:	429d      	cmp	r5, r3
 80020b8:	dd00      	ble.n	80020bc <__aeabi_dsub+0x390>
 80020ba:	e08a      	b.n	80021d2 <__aeabi_dsub+0x4a6>
 80020bc:	1b5b      	subs	r3, r3, r5
 80020be:	1c58      	adds	r0, r3, #1
 80020c0:	281f      	cmp	r0, #31
 80020c2:	dc00      	bgt.n	80020c6 <__aeabi_dsub+0x39a>
 80020c4:	e1d8      	b.n	8002478 <__aeabi_dsub+0x74c>
 80020c6:	0017      	movs	r7, r2
 80020c8:	3b1f      	subs	r3, #31
 80020ca:	40df      	lsrs	r7, r3
 80020cc:	2820      	cmp	r0, #32
 80020ce:	d005      	beq.n	80020dc <__aeabi_dsub+0x3b0>
 80020d0:	2340      	movs	r3, #64	@ 0x40
 80020d2:	1a1b      	subs	r3, r3, r0
 80020d4:	409a      	lsls	r2, r3
 80020d6:	1e53      	subs	r3, r2, #1
 80020d8:	419a      	sbcs	r2, r3
 80020da:	4317      	orrs	r7, r2
 80020dc:	2500      	movs	r5, #0
 80020de:	2f00      	cmp	r7, #0
 80020e0:	d100      	bne.n	80020e4 <__aeabi_dsub+0x3b8>
 80020e2:	e0e5      	b.n	80022b0 <__aeabi_dsub+0x584>
 80020e4:	077b      	lsls	r3, r7, #29
 80020e6:	d000      	beq.n	80020ea <__aeabi_dsub+0x3be>
 80020e8:	e6ab      	b.n	8001e42 <__aeabi_dsub+0x116>
 80020ea:	002c      	movs	r4, r5
 80020ec:	e7c6      	b.n	800207c <__aeabi_dsub+0x350>
 80020ee:	08c0      	lsrs	r0, r0, #3
 80020f0:	e7c6      	b.n	8002080 <__aeabi_dsub+0x354>
 80020f2:	2700      	movs	r7, #0
 80020f4:	2400      	movs	r4, #0
 80020f6:	4dd1      	ldr	r5, [pc, #836]	@ (800243c <__aeabi_dsub+0x710>)
 80020f8:	e7ac      	b.n	8002054 <__aeabi_dsub+0x328>
 80020fa:	4fd1      	ldr	r7, [pc, #836]	@ (8002440 <__aeabi_dsub+0x714>)
 80020fc:	1c6b      	adds	r3, r5, #1
 80020fe:	423b      	tst	r3, r7
 8002100:	d171      	bne.n	80021e6 <__aeabi_dsub+0x4ba>
 8002102:	0023      	movs	r3, r4
 8002104:	4303      	orrs	r3, r0
 8002106:	2d00      	cmp	r5, #0
 8002108:	d000      	beq.n	800210c <__aeabi_dsub+0x3e0>
 800210a:	e14e      	b.n	80023aa <__aeabi_dsub+0x67e>
 800210c:	4657      	mov	r7, sl
 800210e:	2b00      	cmp	r3, #0
 8002110:	d100      	bne.n	8002114 <__aeabi_dsub+0x3e8>
 8002112:	e1b5      	b.n	8002480 <__aeabi_dsub+0x754>
 8002114:	2f00      	cmp	r7, #0
 8002116:	d00d      	beq.n	8002134 <__aeabi_dsub+0x408>
 8002118:	1883      	adds	r3, r0, r2
 800211a:	4283      	cmp	r3, r0
 800211c:	4180      	sbcs	r0, r0
 800211e:	445c      	add	r4, fp
 8002120:	4240      	negs	r0, r0
 8002122:	1824      	adds	r4, r4, r0
 8002124:	0222      	lsls	r2, r4, #8
 8002126:	d500      	bpl.n	800212a <__aeabi_dsub+0x3fe>
 8002128:	e1c8      	b.n	80024bc <__aeabi_dsub+0x790>
 800212a:	001f      	movs	r7, r3
 800212c:	4698      	mov	r8, r3
 800212e:	4327      	orrs	r7, r4
 8002130:	d100      	bne.n	8002134 <__aeabi_dsub+0x408>
 8002132:	e0bc      	b.n	80022ae <__aeabi_dsub+0x582>
 8002134:	4643      	mov	r3, r8
 8002136:	0767      	lsls	r7, r4, #29
 8002138:	08db      	lsrs	r3, r3, #3
 800213a:	431f      	orrs	r7, r3
 800213c:	08e5      	lsrs	r5, r4, #3
 800213e:	2300      	movs	r3, #0
 8002140:	e04c      	b.n	80021dc <__aeabi_dsub+0x4b0>
 8002142:	1a83      	subs	r3, r0, r2
 8002144:	4698      	mov	r8, r3
 8002146:	465b      	mov	r3, fp
 8002148:	4540      	cmp	r0, r8
 800214a:	41bf      	sbcs	r7, r7
 800214c:	1ae3      	subs	r3, r4, r3
 800214e:	427f      	negs	r7, r7
 8002150:	1bdb      	subs	r3, r3, r7
 8002152:	021f      	lsls	r7, r3, #8
 8002154:	d47c      	bmi.n	8002250 <__aeabi_dsub+0x524>
 8002156:	4647      	mov	r7, r8
 8002158:	431f      	orrs	r7, r3
 800215a:	d100      	bne.n	800215e <__aeabi_dsub+0x432>
 800215c:	e0a6      	b.n	80022ac <__aeabi_dsub+0x580>
 800215e:	001c      	movs	r4, r3
 8002160:	4647      	mov	r7, r8
 8002162:	e645      	b.n	8001df0 <__aeabi_dsub+0xc4>
 8002164:	4cb7      	ldr	r4, [pc, #732]	@ (8002444 <__aeabi_dsub+0x718>)
 8002166:	1aed      	subs	r5, r5, r3
 8002168:	4014      	ands	r4, r2
 800216a:	077b      	lsls	r3, r7, #29
 800216c:	d000      	beq.n	8002170 <__aeabi_dsub+0x444>
 800216e:	e780      	b.n	8002072 <__aeabi_dsub+0x346>
 8002170:	e784      	b.n	800207c <__aeabi_dsub+0x350>
 8002172:	464b      	mov	r3, r9
 8002174:	0025      	movs	r5, r4
 8002176:	4305      	orrs	r5, r0
 8002178:	d066      	beq.n	8002248 <__aeabi_dsub+0x51c>
 800217a:	1e5f      	subs	r7, r3, #1
 800217c:	2b01      	cmp	r3, #1
 800217e:	d100      	bne.n	8002182 <__aeabi_dsub+0x456>
 8002180:	e0fc      	b.n	800237c <__aeabi_dsub+0x650>
 8002182:	4dae      	ldr	r5, [pc, #696]	@ (800243c <__aeabi_dsub+0x710>)
 8002184:	42ab      	cmp	r3, r5
 8002186:	d100      	bne.n	800218a <__aeabi_dsub+0x45e>
 8002188:	e15e      	b.n	8002448 <__aeabi_dsub+0x71c>
 800218a:	4666      	mov	r6, ip
 800218c:	2f38      	cmp	r7, #56	@ 0x38
 800218e:	dc00      	bgt.n	8002192 <__aeabi_dsub+0x466>
 8002190:	e0b4      	b.n	80022fc <__aeabi_dsub+0x5d0>
 8002192:	2001      	movs	r0, #1
 8002194:	1a17      	subs	r7, r2, r0
 8002196:	42ba      	cmp	r2, r7
 8002198:	4192      	sbcs	r2, r2
 800219a:	465b      	mov	r3, fp
 800219c:	4252      	negs	r2, r2
 800219e:	464d      	mov	r5, r9
 80021a0:	1a9c      	subs	r4, r3, r2
 80021a2:	e620      	b.n	8001de6 <__aeabi_dsub+0xba>
 80021a4:	0767      	lsls	r7, r4, #29
 80021a6:	08c0      	lsrs	r0, r0, #3
 80021a8:	4307      	orrs	r7, r0
 80021aa:	08e5      	lsrs	r5, r4, #3
 80021ac:	e6ba      	b.n	8001f24 <__aeabi_dsub+0x1f8>
 80021ae:	001f      	movs	r7, r3
 80021b0:	4659      	mov	r1, fp
 80021b2:	3f20      	subs	r7, #32
 80021b4:	40f9      	lsrs	r1, r7
 80021b6:	000f      	movs	r7, r1
 80021b8:	2b20      	cmp	r3, #32
 80021ba:	d005      	beq.n	80021c8 <__aeabi_dsub+0x49c>
 80021bc:	2140      	movs	r1, #64	@ 0x40
 80021be:	1acb      	subs	r3, r1, r3
 80021c0:	4659      	mov	r1, fp
 80021c2:	4099      	lsls	r1, r3
 80021c4:	430a      	orrs	r2, r1
 80021c6:	4692      	mov	sl, r2
 80021c8:	4653      	mov	r3, sl
 80021ca:	1e5a      	subs	r2, r3, #1
 80021cc:	4193      	sbcs	r3, r2
 80021ce:	431f      	orrs	r7, r3
 80021d0:	e604      	b.n	8001ddc <__aeabi_dsub+0xb0>
 80021d2:	1aeb      	subs	r3, r5, r3
 80021d4:	4d9b      	ldr	r5, [pc, #620]	@ (8002444 <__aeabi_dsub+0x718>)
 80021d6:	4015      	ands	r5, r2
 80021d8:	076f      	lsls	r7, r5, #29
 80021da:	08ed      	lsrs	r5, r5, #3
 80021dc:	032c      	lsls	r4, r5, #12
 80021de:	055d      	lsls	r5, r3, #21
 80021e0:	0b24      	lsrs	r4, r4, #12
 80021e2:	0d6d      	lsrs	r5, r5, #21
 80021e4:	e736      	b.n	8002054 <__aeabi_dsub+0x328>
 80021e6:	4d95      	ldr	r5, [pc, #596]	@ (800243c <__aeabi_dsub+0x710>)
 80021e8:	42ab      	cmp	r3, r5
 80021ea:	d100      	bne.n	80021ee <__aeabi_dsub+0x4c2>
 80021ec:	e0d6      	b.n	800239c <__aeabi_dsub+0x670>
 80021ee:	1882      	adds	r2, r0, r2
 80021f0:	0021      	movs	r1, r4
 80021f2:	4282      	cmp	r2, r0
 80021f4:	4180      	sbcs	r0, r0
 80021f6:	4459      	add	r1, fp
 80021f8:	4240      	negs	r0, r0
 80021fa:	1808      	adds	r0, r1, r0
 80021fc:	07c7      	lsls	r7, r0, #31
 80021fe:	0852      	lsrs	r2, r2, #1
 8002200:	4317      	orrs	r7, r2
 8002202:	0844      	lsrs	r4, r0, #1
 8002204:	0752      	lsls	r2, r2, #29
 8002206:	d400      	bmi.n	800220a <__aeabi_dsub+0x4de>
 8002208:	e185      	b.n	8002516 <__aeabi_dsub+0x7ea>
 800220a:	220f      	movs	r2, #15
 800220c:	001d      	movs	r5, r3
 800220e:	403a      	ands	r2, r7
 8002210:	2a04      	cmp	r2, #4
 8002212:	d000      	beq.n	8002216 <__aeabi_dsub+0x4ea>
 8002214:	e61a      	b.n	8001e4c <__aeabi_dsub+0x120>
 8002216:	08ff      	lsrs	r7, r7, #3
 8002218:	0764      	lsls	r4, r4, #29
 800221a:	4327      	orrs	r7, r4
 800221c:	0905      	lsrs	r5, r0, #4
 800221e:	e7dd      	b.n	80021dc <__aeabi_dsub+0x4b0>
 8002220:	465b      	mov	r3, fp
 8002222:	08d2      	lsrs	r2, r2, #3
 8002224:	075f      	lsls	r7, r3, #29
 8002226:	4317      	orrs	r7, r2
 8002228:	08dd      	lsrs	r5, r3, #3
 800222a:	e67b      	b.n	8001f24 <__aeabi_dsub+0x1f8>
 800222c:	2700      	movs	r7, #0
 800222e:	2400      	movs	r4, #0
 8002230:	e710      	b.n	8002054 <__aeabi_dsub+0x328>
 8002232:	2b00      	cmp	r3, #0
 8002234:	d000      	beq.n	8002238 <__aeabi_dsub+0x50c>
 8002236:	e0d6      	b.n	80023e6 <__aeabi_dsub+0x6ba>
 8002238:	2900      	cmp	r1, #0
 800223a:	d000      	beq.n	800223e <__aeabi_dsub+0x512>
 800223c:	e12f      	b.n	800249e <__aeabi_dsub+0x772>
 800223e:	2480      	movs	r4, #128	@ 0x80
 8002240:	2600      	movs	r6, #0
 8002242:	4d7e      	ldr	r5, [pc, #504]	@ (800243c <__aeabi_dsub+0x710>)
 8002244:	0324      	lsls	r4, r4, #12
 8002246:	e705      	b.n	8002054 <__aeabi_dsub+0x328>
 8002248:	4666      	mov	r6, ip
 800224a:	465c      	mov	r4, fp
 800224c:	08d0      	lsrs	r0, r2, #3
 800224e:	e717      	b.n	8002080 <__aeabi_dsub+0x354>
 8002250:	465b      	mov	r3, fp
 8002252:	1a17      	subs	r7, r2, r0
 8002254:	42ba      	cmp	r2, r7
 8002256:	4192      	sbcs	r2, r2
 8002258:	1b1c      	subs	r4, r3, r4
 800225a:	2601      	movs	r6, #1
 800225c:	4663      	mov	r3, ip
 800225e:	4252      	negs	r2, r2
 8002260:	1aa4      	subs	r4, r4, r2
 8002262:	401e      	ands	r6, r3
 8002264:	e5c4      	b.n	8001df0 <__aeabi_dsub+0xc4>
 8002266:	1883      	adds	r3, r0, r2
 8002268:	4283      	cmp	r3, r0
 800226a:	4180      	sbcs	r0, r0
 800226c:	445c      	add	r4, fp
 800226e:	4240      	negs	r0, r0
 8002270:	1825      	adds	r5, r4, r0
 8002272:	022a      	lsls	r2, r5, #8
 8002274:	d400      	bmi.n	8002278 <__aeabi_dsub+0x54c>
 8002276:	e0da      	b.n	800242e <__aeabi_dsub+0x702>
 8002278:	4a72      	ldr	r2, [pc, #456]	@ (8002444 <__aeabi_dsub+0x718>)
 800227a:	085b      	lsrs	r3, r3, #1
 800227c:	4015      	ands	r5, r2
 800227e:	07ea      	lsls	r2, r5, #31
 8002280:	431a      	orrs	r2, r3
 8002282:	0869      	lsrs	r1, r5, #1
 8002284:	075b      	lsls	r3, r3, #29
 8002286:	d400      	bmi.n	800228a <__aeabi_dsub+0x55e>
 8002288:	e14a      	b.n	8002520 <__aeabi_dsub+0x7f4>
 800228a:	230f      	movs	r3, #15
 800228c:	4013      	ands	r3, r2
 800228e:	2b04      	cmp	r3, #4
 8002290:	d100      	bne.n	8002294 <__aeabi_dsub+0x568>
 8002292:	e0fc      	b.n	800248e <__aeabi_dsub+0x762>
 8002294:	1d17      	adds	r7, r2, #4
 8002296:	4297      	cmp	r7, r2
 8002298:	41a4      	sbcs	r4, r4
 800229a:	4264      	negs	r4, r4
 800229c:	2502      	movs	r5, #2
 800229e:	1864      	adds	r4, r4, r1
 80022a0:	e6ec      	b.n	800207c <__aeabi_dsub+0x350>
 80022a2:	4647      	mov	r7, r8
 80022a4:	001c      	movs	r4, r3
 80022a6:	431f      	orrs	r7, r3
 80022a8:	d000      	beq.n	80022ac <__aeabi_dsub+0x580>
 80022aa:	e743      	b.n	8002134 <__aeabi_dsub+0x408>
 80022ac:	2600      	movs	r6, #0
 80022ae:	2500      	movs	r5, #0
 80022b0:	2400      	movs	r4, #0
 80022b2:	e6cf      	b.n	8002054 <__aeabi_dsub+0x328>
 80022b4:	08c0      	lsrs	r0, r0, #3
 80022b6:	0767      	lsls	r7, r4, #29
 80022b8:	4307      	orrs	r7, r0
 80022ba:	08e5      	lsrs	r5, r4, #3
 80022bc:	e632      	b.n	8001f24 <__aeabi_dsub+0x1f8>
 80022be:	1a87      	subs	r7, r0, r2
 80022c0:	465b      	mov	r3, fp
 80022c2:	42b8      	cmp	r0, r7
 80022c4:	4180      	sbcs	r0, r0
 80022c6:	1ae4      	subs	r4, r4, r3
 80022c8:	4240      	negs	r0, r0
 80022ca:	1a24      	subs	r4, r4, r0
 80022cc:	0223      	lsls	r3, r4, #8
 80022ce:	d428      	bmi.n	8002322 <__aeabi_dsub+0x5f6>
 80022d0:	0763      	lsls	r3, r4, #29
 80022d2:	08ff      	lsrs	r7, r7, #3
 80022d4:	431f      	orrs	r7, r3
 80022d6:	08e5      	lsrs	r5, r4, #3
 80022d8:	2301      	movs	r3, #1
 80022da:	e77f      	b.n	80021dc <__aeabi_dsub+0x4b0>
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d100      	bne.n	80022e2 <__aeabi_dsub+0x5b6>
 80022e0:	e673      	b.n	8001fca <__aeabi_dsub+0x29e>
 80022e2:	464b      	mov	r3, r9
 80022e4:	1b5f      	subs	r7, r3, r5
 80022e6:	003b      	movs	r3, r7
 80022e8:	2d00      	cmp	r5, #0
 80022ea:	d100      	bne.n	80022ee <__aeabi_dsub+0x5c2>
 80022ec:	e742      	b.n	8002174 <__aeabi_dsub+0x448>
 80022ee:	2f38      	cmp	r7, #56	@ 0x38
 80022f0:	dd00      	ble.n	80022f4 <__aeabi_dsub+0x5c8>
 80022f2:	e0ec      	b.n	80024ce <__aeabi_dsub+0x7a2>
 80022f4:	2380      	movs	r3, #128	@ 0x80
 80022f6:	000e      	movs	r6, r1
 80022f8:	041b      	lsls	r3, r3, #16
 80022fa:	431c      	orrs	r4, r3
 80022fc:	2f1f      	cmp	r7, #31
 80022fe:	dc25      	bgt.n	800234c <__aeabi_dsub+0x620>
 8002300:	2520      	movs	r5, #32
 8002302:	0023      	movs	r3, r4
 8002304:	1bed      	subs	r5, r5, r7
 8002306:	0001      	movs	r1, r0
 8002308:	40a8      	lsls	r0, r5
 800230a:	40ab      	lsls	r3, r5
 800230c:	40f9      	lsrs	r1, r7
 800230e:	1e45      	subs	r5, r0, #1
 8002310:	41a8      	sbcs	r0, r5
 8002312:	430b      	orrs	r3, r1
 8002314:	40fc      	lsrs	r4, r7
 8002316:	4318      	orrs	r0, r3
 8002318:	465b      	mov	r3, fp
 800231a:	1b1b      	subs	r3, r3, r4
 800231c:	469b      	mov	fp, r3
 800231e:	e739      	b.n	8002194 <__aeabi_dsub+0x468>
 8002320:	4666      	mov	r6, ip
 8002322:	2501      	movs	r5, #1
 8002324:	e562      	b.n	8001dec <__aeabi_dsub+0xc0>
 8002326:	001f      	movs	r7, r3
 8002328:	4659      	mov	r1, fp
 800232a:	3f20      	subs	r7, #32
 800232c:	40f9      	lsrs	r1, r7
 800232e:	468c      	mov	ip, r1
 8002330:	2b20      	cmp	r3, #32
 8002332:	d005      	beq.n	8002340 <__aeabi_dsub+0x614>
 8002334:	2740      	movs	r7, #64	@ 0x40
 8002336:	4659      	mov	r1, fp
 8002338:	1afb      	subs	r3, r7, r3
 800233a:	4099      	lsls	r1, r3
 800233c:	430a      	orrs	r2, r1
 800233e:	4692      	mov	sl, r2
 8002340:	4657      	mov	r7, sl
 8002342:	1e7b      	subs	r3, r7, #1
 8002344:	419f      	sbcs	r7, r3
 8002346:	4663      	mov	r3, ip
 8002348:	431f      	orrs	r7, r3
 800234a:	e5c1      	b.n	8001ed0 <__aeabi_dsub+0x1a4>
 800234c:	003b      	movs	r3, r7
 800234e:	0025      	movs	r5, r4
 8002350:	3b20      	subs	r3, #32
 8002352:	40dd      	lsrs	r5, r3
 8002354:	2f20      	cmp	r7, #32
 8002356:	d004      	beq.n	8002362 <__aeabi_dsub+0x636>
 8002358:	2340      	movs	r3, #64	@ 0x40
 800235a:	1bdb      	subs	r3, r3, r7
 800235c:	409c      	lsls	r4, r3
 800235e:	4320      	orrs	r0, r4
 8002360:	4680      	mov	r8, r0
 8002362:	4640      	mov	r0, r8
 8002364:	1e43      	subs	r3, r0, #1
 8002366:	4198      	sbcs	r0, r3
 8002368:	4328      	orrs	r0, r5
 800236a:	e713      	b.n	8002194 <__aeabi_dsub+0x468>
 800236c:	2900      	cmp	r1, #0
 800236e:	d09d      	beq.n	80022ac <__aeabi_dsub+0x580>
 8002370:	2601      	movs	r6, #1
 8002372:	4663      	mov	r3, ip
 8002374:	465c      	mov	r4, fp
 8002376:	4690      	mov	r8, r2
 8002378:	401e      	ands	r6, r3
 800237a:	e6db      	b.n	8002134 <__aeabi_dsub+0x408>
 800237c:	1a17      	subs	r7, r2, r0
 800237e:	465b      	mov	r3, fp
 8002380:	42ba      	cmp	r2, r7
 8002382:	4192      	sbcs	r2, r2
 8002384:	1b1c      	subs	r4, r3, r4
 8002386:	4252      	negs	r2, r2
 8002388:	1aa4      	subs	r4, r4, r2
 800238a:	0223      	lsls	r3, r4, #8
 800238c:	d4c8      	bmi.n	8002320 <__aeabi_dsub+0x5f4>
 800238e:	0763      	lsls	r3, r4, #29
 8002390:	08ff      	lsrs	r7, r7, #3
 8002392:	431f      	orrs	r7, r3
 8002394:	4666      	mov	r6, ip
 8002396:	2301      	movs	r3, #1
 8002398:	08e5      	lsrs	r5, r4, #3
 800239a:	e71f      	b.n	80021dc <__aeabi_dsub+0x4b0>
 800239c:	001d      	movs	r5, r3
 800239e:	2400      	movs	r4, #0
 80023a0:	2700      	movs	r7, #0
 80023a2:	e657      	b.n	8002054 <__aeabi_dsub+0x328>
 80023a4:	465c      	mov	r4, fp
 80023a6:	08d0      	lsrs	r0, r2, #3
 80023a8:	e66a      	b.n	8002080 <__aeabi_dsub+0x354>
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d100      	bne.n	80023b0 <__aeabi_dsub+0x684>
 80023ae:	e737      	b.n	8002220 <__aeabi_dsub+0x4f4>
 80023b0:	4653      	mov	r3, sl
 80023b2:	08c0      	lsrs	r0, r0, #3
 80023b4:	0767      	lsls	r7, r4, #29
 80023b6:	4307      	orrs	r7, r0
 80023b8:	08e5      	lsrs	r5, r4, #3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d100      	bne.n	80023c0 <__aeabi_dsub+0x694>
 80023be:	e5b1      	b.n	8001f24 <__aeabi_dsub+0x1f8>
 80023c0:	2380      	movs	r3, #128	@ 0x80
 80023c2:	031b      	lsls	r3, r3, #12
 80023c4:	421d      	tst	r5, r3
 80023c6:	d008      	beq.n	80023da <__aeabi_dsub+0x6ae>
 80023c8:	4659      	mov	r1, fp
 80023ca:	08c8      	lsrs	r0, r1, #3
 80023cc:	4218      	tst	r0, r3
 80023ce:	d104      	bne.n	80023da <__aeabi_dsub+0x6ae>
 80023d0:	08d2      	lsrs	r2, r2, #3
 80023d2:	0749      	lsls	r1, r1, #29
 80023d4:	430a      	orrs	r2, r1
 80023d6:	0017      	movs	r7, r2
 80023d8:	0005      	movs	r5, r0
 80023da:	0f7b      	lsrs	r3, r7, #29
 80023dc:	00ff      	lsls	r7, r7, #3
 80023de:	08ff      	lsrs	r7, r7, #3
 80023e0:	075b      	lsls	r3, r3, #29
 80023e2:	431f      	orrs	r7, r3
 80023e4:	e59e      	b.n	8001f24 <__aeabi_dsub+0x1f8>
 80023e6:	08c0      	lsrs	r0, r0, #3
 80023e8:	0763      	lsls	r3, r4, #29
 80023ea:	4318      	orrs	r0, r3
 80023ec:	08e5      	lsrs	r5, r4, #3
 80023ee:	2900      	cmp	r1, #0
 80023f0:	d053      	beq.n	800249a <__aeabi_dsub+0x76e>
 80023f2:	2380      	movs	r3, #128	@ 0x80
 80023f4:	031b      	lsls	r3, r3, #12
 80023f6:	421d      	tst	r5, r3
 80023f8:	d00a      	beq.n	8002410 <__aeabi_dsub+0x6e4>
 80023fa:	4659      	mov	r1, fp
 80023fc:	08cc      	lsrs	r4, r1, #3
 80023fe:	421c      	tst	r4, r3
 8002400:	d106      	bne.n	8002410 <__aeabi_dsub+0x6e4>
 8002402:	2601      	movs	r6, #1
 8002404:	4663      	mov	r3, ip
 8002406:	0025      	movs	r5, r4
 8002408:	08d0      	lsrs	r0, r2, #3
 800240a:	0749      	lsls	r1, r1, #29
 800240c:	4308      	orrs	r0, r1
 800240e:	401e      	ands	r6, r3
 8002410:	0f47      	lsrs	r7, r0, #29
 8002412:	00c0      	lsls	r0, r0, #3
 8002414:	08c0      	lsrs	r0, r0, #3
 8002416:	077f      	lsls	r7, r7, #29
 8002418:	4307      	orrs	r7, r0
 800241a:	e583      	b.n	8001f24 <__aeabi_dsub+0x1f8>
 800241c:	1883      	adds	r3, r0, r2
 800241e:	4293      	cmp	r3, r2
 8002420:	4192      	sbcs	r2, r2
 8002422:	445c      	add	r4, fp
 8002424:	4252      	negs	r2, r2
 8002426:	18a5      	adds	r5, r4, r2
 8002428:	022a      	lsls	r2, r5, #8
 800242a:	d500      	bpl.n	800242e <__aeabi_dsub+0x702>
 800242c:	e724      	b.n	8002278 <__aeabi_dsub+0x54c>
 800242e:	076f      	lsls	r7, r5, #29
 8002430:	08db      	lsrs	r3, r3, #3
 8002432:	431f      	orrs	r7, r3
 8002434:	08ed      	lsrs	r5, r5, #3
 8002436:	2301      	movs	r3, #1
 8002438:	e6d0      	b.n	80021dc <__aeabi_dsub+0x4b0>
 800243a:	46c0      	nop			@ (mov r8, r8)
 800243c:	000007ff 	.word	0x000007ff
 8002440:	000007fe 	.word	0x000007fe
 8002444:	ff7fffff 	.word	0xff7fffff
 8002448:	465b      	mov	r3, fp
 800244a:	08d2      	lsrs	r2, r2, #3
 800244c:	075f      	lsls	r7, r3, #29
 800244e:	4666      	mov	r6, ip
 8002450:	4317      	orrs	r7, r2
 8002452:	08dd      	lsrs	r5, r3, #3
 8002454:	e566      	b.n	8001f24 <__aeabi_dsub+0x1f8>
 8002456:	0025      	movs	r5, r4
 8002458:	3b20      	subs	r3, #32
 800245a:	40dd      	lsrs	r5, r3
 800245c:	4663      	mov	r3, ip
 800245e:	2b20      	cmp	r3, #32
 8002460:	d005      	beq.n	800246e <__aeabi_dsub+0x742>
 8002462:	2340      	movs	r3, #64	@ 0x40
 8002464:	4661      	mov	r1, ip
 8002466:	1a5b      	subs	r3, r3, r1
 8002468:	409c      	lsls	r4, r3
 800246a:	4320      	orrs	r0, r4
 800246c:	4680      	mov	r8, r0
 800246e:	4647      	mov	r7, r8
 8002470:	1e7b      	subs	r3, r7, #1
 8002472:	419f      	sbcs	r7, r3
 8002474:	432f      	orrs	r7, r5
 8002476:	e5a0      	b.n	8001fba <__aeabi_dsub+0x28e>
 8002478:	2120      	movs	r1, #32
 800247a:	2700      	movs	r7, #0
 800247c:	1a09      	subs	r1, r1, r0
 800247e:	e4d2      	b.n	8001e26 <__aeabi_dsub+0xfa>
 8002480:	2f00      	cmp	r7, #0
 8002482:	d100      	bne.n	8002486 <__aeabi_dsub+0x75a>
 8002484:	e713      	b.n	80022ae <__aeabi_dsub+0x582>
 8002486:	465c      	mov	r4, fp
 8002488:	0017      	movs	r7, r2
 800248a:	2500      	movs	r5, #0
 800248c:	e5f6      	b.n	800207c <__aeabi_dsub+0x350>
 800248e:	08d7      	lsrs	r7, r2, #3
 8002490:	0749      	lsls	r1, r1, #29
 8002492:	2302      	movs	r3, #2
 8002494:	430f      	orrs	r7, r1
 8002496:	092d      	lsrs	r5, r5, #4
 8002498:	e6a0      	b.n	80021dc <__aeabi_dsub+0x4b0>
 800249a:	0007      	movs	r7, r0
 800249c:	e542      	b.n	8001f24 <__aeabi_dsub+0x1f8>
 800249e:	465b      	mov	r3, fp
 80024a0:	2601      	movs	r6, #1
 80024a2:	075f      	lsls	r7, r3, #29
 80024a4:	08dd      	lsrs	r5, r3, #3
 80024a6:	4663      	mov	r3, ip
 80024a8:	08d2      	lsrs	r2, r2, #3
 80024aa:	4317      	orrs	r7, r2
 80024ac:	401e      	ands	r6, r3
 80024ae:	e539      	b.n	8001f24 <__aeabi_dsub+0x1f8>
 80024b0:	465b      	mov	r3, fp
 80024b2:	08d2      	lsrs	r2, r2, #3
 80024b4:	075f      	lsls	r7, r3, #29
 80024b6:	4317      	orrs	r7, r2
 80024b8:	08dd      	lsrs	r5, r3, #3
 80024ba:	e533      	b.n	8001f24 <__aeabi_dsub+0x1f8>
 80024bc:	4a1e      	ldr	r2, [pc, #120]	@ (8002538 <__aeabi_dsub+0x80c>)
 80024be:	08db      	lsrs	r3, r3, #3
 80024c0:	4022      	ands	r2, r4
 80024c2:	0757      	lsls	r7, r2, #29
 80024c4:	0252      	lsls	r2, r2, #9
 80024c6:	2501      	movs	r5, #1
 80024c8:	431f      	orrs	r7, r3
 80024ca:	0b14      	lsrs	r4, r2, #12
 80024cc:	e5c2      	b.n	8002054 <__aeabi_dsub+0x328>
 80024ce:	000e      	movs	r6, r1
 80024d0:	2001      	movs	r0, #1
 80024d2:	e65f      	b.n	8002194 <__aeabi_dsub+0x468>
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d00d      	beq.n	80024f4 <__aeabi_dsub+0x7c8>
 80024d8:	464b      	mov	r3, r9
 80024da:	1b5b      	subs	r3, r3, r5
 80024dc:	469c      	mov	ip, r3
 80024de:	2d00      	cmp	r5, #0
 80024e0:	d100      	bne.n	80024e4 <__aeabi_dsub+0x7b8>
 80024e2:	e548      	b.n	8001f76 <__aeabi_dsub+0x24a>
 80024e4:	2701      	movs	r7, #1
 80024e6:	2b38      	cmp	r3, #56	@ 0x38
 80024e8:	dd00      	ble.n	80024ec <__aeabi_dsub+0x7c0>
 80024ea:	e566      	b.n	8001fba <__aeabi_dsub+0x28e>
 80024ec:	2380      	movs	r3, #128	@ 0x80
 80024ee:	041b      	lsls	r3, r3, #16
 80024f0:	431c      	orrs	r4, r3
 80024f2:	e550      	b.n	8001f96 <__aeabi_dsub+0x26a>
 80024f4:	1c6b      	adds	r3, r5, #1
 80024f6:	4d11      	ldr	r5, [pc, #68]	@ (800253c <__aeabi_dsub+0x810>)
 80024f8:	422b      	tst	r3, r5
 80024fa:	d000      	beq.n	80024fe <__aeabi_dsub+0x7d2>
 80024fc:	e673      	b.n	80021e6 <__aeabi_dsub+0x4ba>
 80024fe:	4659      	mov	r1, fp
 8002500:	0023      	movs	r3, r4
 8002502:	4311      	orrs	r1, r2
 8002504:	468a      	mov	sl, r1
 8002506:	4303      	orrs	r3, r0
 8002508:	e600      	b.n	800210c <__aeabi_dsub+0x3e0>
 800250a:	0767      	lsls	r7, r4, #29
 800250c:	08c0      	lsrs	r0, r0, #3
 800250e:	2300      	movs	r3, #0
 8002510:	4307      	orrs	r7, r0
 8002512:	08e5      	lsrs	r5, r4, #3
 8002514:	e662      	b.n	80021dc <__aeabi_dsub+0x4b0>
 8002516:	0764      	lsls	r4, r4, #29
 8002518:	08ff      	lsrs	r7, r7, #3
 800251a:	4327      	orrs	r7, r4
 800251c:	0905      	lsrs	r5, r0, #4
 800251e:	e65d      	b.n	80021dc <__aeabi_dsub+0x4b0>
 8002520:	08d2      	lsrs	r2, r2, #3
 8002522:	0749      	lsls	r1, r1, #29
 8002524:	4311      	orrs	r1, r2
 8002526:	000f      	movs	r7, r1
 8002528:	2302      	movs	r3, #2
 800252a:	092d      	lsrs	r5, r5, #4
 800252c:	e656      	b.n	80021dc <__aeabi_dsub+0x4b0>
 800252e:	0007      	movs	r7, r0
 8002530:	e5a4      	b.n	800207c <__aeabi_dsub+0x350>
 8002532:	0038      	movs	r0, r7
 8002534:	e48f      	b.n	8001e56 <__aeabi_dsub+0x12a>
 8002536:	46c0      	nop			@ (mov r8, r8)
 8002538:	ff7fffff 	.word	0xff7fffff
 800253c:	000007fe 	.word	0x000007fe

08002540 <__aeabi_dcmpun>:
 8002540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002542:	46c6      	mov	lr, r8
 8002544:	031e      	lsls	r6, r3, #12
 8002546:	0b36      	lsrs	r6, r6, #12
 8002548:	46b0      	mov	r8, r6
 800254a:	4e0d      	ldr	r6, [pc, #52]	@ (8002580 <__aeabi_dcmpun+0x40>)
 800254c:	030c      	lsls	r4, r1, #12
 800254e:	004d      	lsls	r5, r1, #1
 8002550:	005f      	lsls	r7, r3, #1
 8002552:	b500      	push	{lr}
 8002554:	0b24      	lsrs	r4, r4, #12
 8002556:	0d6d      	lsrs	r5, r5, #21
 8002558:	0d7f      	lsrs	r7, r7, #21
 800255a:	42b5      	cmp	r5, r6
 800255c:	d00b      	beq.n	8002576 <__aeabi_dcmpun+0x36>
 800255e:	4908      	ldr	r1, [pc, #32]	@ (8002580 <__aeabi_dcmpun+0x40>)
 8002560:	2000      	movs	r0, #0
 8002562:	428f      	cmp	r7, r1
 8002564:	d104      	bne.n	8002570 <__aeabi_dcmpun+0x30>
 8002566:	4646      	mov	r6, r8
 8002568:	4316      	orrs	r6, r2
 800256a:	0030      	movs	r0, r6
 800256c:	1e43      	subs	r3, r0, #1
 800256e:	4198      	sbcs	r0, r3
 8002570:	bc80      	pop	{r7}
 8002572:	46b8      	mov	r8, r7
 8002574:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002576:	4304      	orrs	r4, r0
 8002578:	2001      	movs	r0, #1
 800257a:	2c00      	cmp	r4, #0
 800257c:	d1f8      	bne.n	8002570 <__aeabi_dcmpun+0x30>
 800257e:	e7ee      	b.n	800255e <__aeabi_dcmpun+0x1e>
 8002580:	000007ff 	.word	0x000007ff

08002584 <__aeabi_d2iz>:
 8002584:	000b      	movs	r3, r1
 8002586:	0002      	movs	r2, r0
 8002588:	b570      	push	{r4, r5, r6, lr}
 800258a:	4d16      	ldr	r5, [pc, #88]	@ (80025e4 <__aeabi_d2iz+0x60>)
 800258c:	030c      	lsls	r4, r1, #12
 800258e:	b082      	sub	sp, #8
 8002590:	0049      	lsls	r1, r1, #1
 8002592:	2000      	movs	r0, #0
 8002594:	9200      	str	r2, [sp, #0]
 8002596:	9301      	str	r3, [sp, #4]
 8002598:	0b24      	lsrs	r4, r4, #12
 800259a:	0d49      	lsrs	r1, r1, #21
 800259c:	0fde      	lsrs	r6, r3, #31
 800259e:	42a9      	cmp	r1, r5
 80025a0:	dd04      	ble.n	80025ac <__aeabi_d2iz+0x28>
 80025a2:	4811      	ldr	r0, [pc, #68]	@ (80025e8 <__aeabi_d2iz+0x64>)
 80025a4:	4281      	cmp	r1, r0
 80025a6:	dd03      	ble.n	80025b0 <__aeabi_d2iz+0x2c>
 80025a8:	4b10      	ldr	r3, [pc, #64]	@ (80025ec <__aeabi_d2iz+0x68>)
 80025aa:	18f0      	adds	r0, r6, r3
 80025ac:	b002      	add	sp, #8
 80025ae:	bd70      	pop	{r4, r5, r6, pc}
 80025b0:	2080      	movs	r0, #128	@ 0x80
 80025b2:	0340      	lsls	r0, r0, #13
 80025b4:	4320      	orrs	r0, r4
 80025b6:	4c0e      	ldr	r4, [pc, #56]	@ (80025f0 <__aeabi_d2iz+0x6c>)
 80025b8:	1a64      	subs	r4, r4, r1
 80025ba:	2c1f      	cmp	r4, #31
 80025bc:	dd08      	ble.n	80025d0 <__aeabi_d2iz+0x4c>
 80025be:	4b0d      	ldr	r3, [pc, #52]	@ (80025f4 <__aeabi_d2iz+0x70>)
 80025c0:	1a5b      	subs	r3, r3, r1
 80025c2:	40d8      	lsrs	r0, r3
 80025c4:	0003      	movs	r3, r0
 80025c6:	4258      	negs	r0, r3
 80025c8:	2e00      	cmp	r6, #0
 80025ca:	d1ef      	bne.n	80025ac <__aeabi_d2iz+0x28>
 80025cc:	0018      	movs	r0, r3
 80025ce:	e7ed      	b.n	80025ac <__aeabi_d2iz+0x28>
 80025d0:	4b09      	ldr	r3, [pc, #36]	@ (80025f8 <__aeabi_d2iz+0x74>)
 80025d2:	9a00      	ldr	r2, [sp, #0]
 80025d4:	469c      	mov	ip, r3
 80025d6:	0003      	movs	r3, r0
 80025d8:	4461      	add	r1, ip
 80025da:	408b      	lsls	r3, r1
 80025dc:	40e2      	lsrs	r2, r4
 80025de:	4313      	orrs	r3, r2
 80025e0:	e7f1      	b.n	80025c6 <__aeabi_d2iz+0x42>
 80025e2:	46c0      	nop			@ (mov r8, r8)
 80025e4:	000003fe 	.word	0x000003fe
 80025e8:	0000041d 	.word	0x0000041d
 80025ec:	7fffffff 	.word	0x7fffffff
 80025f0:	00000433 	.word	0x00000433
 80025f4:	00000413 	.word	0x00000413
 80025f8:	fffffbed 	.word	0xfffffbed

080025fc <__aeabi_i2d>:
 80025fc:	b570      	push	{r4, r5, r6, lr}
 80025fe:	2800      	cmp	r0, #0
 8002600:	d016      	beq.n	8002630 <__aeabi_i2d+0x34>
 8002602:	17c3      	asrs	r3, r0, #31
 8002604:	18c5      	adds	r5, r0, r3
 8002606:	405d      	eors	r5, r3
 8002608:	0fc4      	lsrs	r4, r0, #31
 800260a:	0028      	movs	r0, r5
 800260c:	f000 f848 	bl	80026a0 <__clzsi2>
 8002610:	4b10      	ldr	r3, [pc, #64]	@ (8002654 <__aeabi_i2d+0x58>)
 8002612:	1a1b      	subs	r3, r3, r0
 8002614:	055b      	lsls	r3, r3, #21
 8002616:	0d5b      	lsrs	r3, r3, #21
 8002618:	280a      	cmp	r0, #10
 800261a:	dc14      	bgt.n	8002646 <__aeabi_i2d+0x4a>
 800261c:	0002      	movs	r2, r0
 800261e:	002e      	movs	r6, r5
 8002620:	3215      	adds	r2, #21
 8002622:	4096      	lsls	r6, r2
 8002624:	220b      	movs	r2, #11
 8002626:	1a12      	subs	r2, r2, r0
 8002628:	40d5      	lsrs	r5, r2
 800262a:	032d      	lsls	r5, r5, #12
 800262c:	0b2d      	lsrs	r5, r5, #12
 800262e:	e003      	b.n	8002638 <__aeabi_i2d+0x3c>
 8002630:	2400      	movs	r4, #0
 8002632:	2300      	movs	r3, #0
 8002634:	2500      	movs	r5, #0
 8002636:	2600      	movs	r6, #0
 8002638:	051b      	lsls	r3, r3, #20
 800263a:	432b      	orrs	r3, r5
 800263c:	07e4      	lsls	r4, r4, #31
 800263e:	4323      	orrs	r3, r4
 8002640:	0030      	movs	r0, r6
 8002642:	0019      	movs	r1, r3
 8002644:	bd70      	pop	{r4, r5, r6, pc}
 8002646:	380b      	subs	r0, #11
 8002648:	4085      	lsls	r5, r0
 800264a:	032d      	lsls	r5, r5, #12
 800264c:	2600      	movs	r6, #0
 800264e:	0b2d      	lsrs	r5, r5, #12
 8002650:	e7f2      	b.n	8002638 <__aeabi_i2d+0x3c>
 8002652:	46c0      	nop			@ (mov r8, r8)
 8002654:	0000041e 	.word	0x0000041e

08002658 <__aeabi_ui2d>:
 8002658:	b510      	push	{r4, lr}
 800265a:	1e04      	subs	r4, r0, #0
 800265c:	d010      	beq.n	8002680 <__aeabi_ui2d+0x28>
 800265e:	f000 f81f 	bl	80026a0 <__clzsi2>
 8002662:	4b0e      	ldr	r3, [pc, #56]	@ (800269c <__aeabi_ui2d+0x44>)
 8002664:	1a1b      	subs	r3, r3, r0
 8002666:	055b      	lsls	r3, r3, #21
 8002668:	0d5b      	lsrs	r3, r3, #21
 800266a:	280a      	cmp	r0, #10
 800266c:	dc0f      	bgt.n	800268e <__aeabi_ui2d+0x36>
 800266e:	220b      	movs	r2, #11
 8002670:	0021      	movs	r1, r4
 8002672:	1a12      	subs	r2, r2, r0
 8002674:	40d1      	lsrs	r1, r2
 8002676:	3015      	adds	r0, #21
 8002678:	030a      	lsls	r2, r1, #12
 800267a:	4084      	lsls	r4, r0
 800267c:	0b12      	lsrs	r2, r2, #12
 800267e:	e001      	b.n	8002684 <__aeabi_ui2d+0x2c>
 8002680:	2300      	movs	r3, #0
 8002682:	2200      	movs	r2, #0
 8002684:	051b      	lsls	r3, r3, #20
 8002686:	4313      	orrs	r3, r2
 8002688:	0020      	movs	r0, r4
 800268a:	0019      	movs	r1, r3
 800268c:	bd10      	pop	{r4, pc}
 800268e:	0022      	movs	r2, r4
 8002690:	380b      	subs	r0, #11
 8002692:	4082      	lsls	r2, r0
 8002694:	0312      	lsls	r2, r2, #12
 8002696:	2400      	movs	r4, #0
 8002698:	0b12      	lsrs	r2, r2, #12
 800269a:	e7f3      	b.n	8002684 <__aeabi_ui2d+0x2c>
 800269c:	0000041e 	.word	0x0000041e

080026a0 <__clzsi2>:
 80026a0:	211c      	movs	r1, #28
 80026a2:	2301      	movs	r3, #1
 80026a4:	041b      	lsls	r3, r3, #16
 80026a6:	4298      	cmp	r0, r3
 80026a8:	d301      	bcc.n	80026ae <__clzsi2+0xe>
 80026aa:	0c00      	lsrs	r0, r0, #16
 80026ac:	3910      	subs	r1, #16
 80026ae:	0a1b      	lsrs	r3, r3, #8
 80026b0:	4298      	cmp	r0, r3
 80026b2:	d301      	bcc.n	80026b8 <__clzsi2+0x18>
 80026b4:	0a00      	lsrs	r0, r0, #8
 80026b6:	3908      	subs	r1, #8
 80026b8:	091b      	lsrs	r3, r3, #4
 80026ba:	4298      	cmp	r0, r3
 80026bc:	d301      	bcc.n	80026c2 <__clzsi2+0x22>
 80026be:	0900      	lsrs	r0, r0, #4
 80026c0:	3904      	subs	r1, #4
 80026c2:	a202      	add	r2, pc, #8	@ (adr r2, 80026cc <__clzsi2+0x2c>)
 80026c4:	5c10      	ldrb	r0, [r2, r0]
 80026c6:	1840      	adds	r0, r0, r1
 80026c8:	4770      	bx	lr
 80026ca:	46c0      	nop			@ (mov r8, r8)
 80026cc:	02020304 	.word	0x02020304
 80026d0:	01010101 	.word	0x01010101
	...

080026dc <__clzdi2>:
 80026dc:	b510      	push	{r4, lr}
 80026de:	2900      	cmp	r1, #0
 80026e0:	d103      	bne.n	80026ea <__clzdi2+0xe>
 80026e2:	f7ff ffdd 	bl	80026a0 <__clzsi2>
 80026e6:	3020      	adds	r0, #32
 80026e8:	e002      	b.n	80026f0 <__clzdi2+0x14>
 80026ea:	0008      	movs	r0, r1
 80026ec:	f7ff ffd8 	bl	80026a0 <__clzsi2>
 80026f0:	bd10      	pop	{r4, pc}
 80026f2:	46c0      	nop			@ (mov r8, r8)

080026f4 <__divdi3>:
 80026f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026f6:	464f      	mov	r7, r9
 80026f8:	4646      	mov	r6, r8
 80026fa:	46d6      	mov	lr, sl
 80026fc:	b5c0      	push	{r6, r7, lr}
 80026fe:	0006      	movs	r6, r0
 8002700:	000f      	movs	r7, r1
 8002702:	0010      	movs	r0, r2
 8002704:	0019      	movs	r1, r3
 8002706:	b082      	sub	sp, #8
 8002708:	2f00      	cmp	r7, #0
 800270a:	db5d      	blt.n	80027c8 <__divdi3+0xd4>
 800270c:	0034      	movs	r4, r6
 800270e:	003d      	movs	r5, r7
 8002710:	2b00      	cmp	r3, #0
 8002712:	db0b      	blt.n	800272c <__divdi3+0x38>
 8002714:	0016      	movs	r6, r2
 8002716:	001f      	movs	r7, r3
 8002718:	42ab      	cmp	r3, r5
 800271a:	d917      	bls.n	800274c <__divdi3+0x58>
 800271c:	2000      	movs	r0, #0
 800271e:	2100      	movs	r1, #0
 8002720:	b002      	add	sp, #8
 8002722:	bce0      	pop	{r5, r6, r7}
 8002724:	46ba      	mov	sl, r7
 8002726:	46b1      	mov	r9, r6
 8002728:	46a8      	mov	r8, r5
 800272a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800272c:	2700      	movs	r7, #0
 800272e:	4246      	negs	r6, r0
 8002730:	418f      	sbcs	r7, r1
 8002732:	42af      	cmp	r7, r5
 8002734:	d8f2      	bhi.n	800271c <__divdi3+0x28>
 8002736:	d100      	bne.n	800273a <__divdi3+0x46>
 8002738:	e0a0      	b.n	800287c <__divdi3+0x188>
 800273a:	2301      	movs	r3, #1
 800273c:	425b      	negs	r3, r3
 800273e:	4699      	mov	r9, r3
 8002740:	e009      	b.n	8002756 <__divdi3+0x62>
 8002742:	2700      	movs	r7, #0
 8002744:	4246      	negs	r6, r0
 8002746:	418f      	sbcs	r7, r1
 8002748:	42af      	cmp	r7, r5
 800274a:	d8e7      	bhi.n	800271c <__divdi3+0x28>
 800274c:	42af      	cmp	r7, r5
 800274e:	d100      	bne.n	8002752 <__divdi3+0x5e>
 8002750:	e090      	b.n	8002874 <__divdi3+0x180>
 8002752:	2300      	movs	r3, #0
 8002754:	4699      	mov	r9, r3
 8002756:	0039      	movs	r1, r7
 8002758:	0030      	movs	r0, r6
 800275a:	f7ff ffbf 	bl	80026dc <__clzdi2>
 800275e:	4680      	mov	r8, r0
 8002760:	0029      	movs	r1, r5
 8002762:	0020      	movs	r0, r4
 8002764:	f7ff ffba 	bl	80026dc <__clzdi2>
 8002768:	4643      	mov	r3, r8
 800276a:	1a1b      	subs	r3, r3, r0
 800276c:	4698      	mov	r8, r3
 800276e:	3b20      	subs	r3, #32
 8002770:	d475      	bmi.n	800285e <__divdi3+0x16a>
 8002772:	0031      	movs	r1, r6
 8002774:	4099      	lsls	r1, r3
 8002776:	469a      	mov	sl, r3
 8002778:	000b      	movs	r3, r1
 800277a:	0031      	movs	r1, r6
 800277c:	4640      	mov	r0, r8
 800277e:	4081      	lsls	r1, r0
 8002780:	000a      	movs	r2, r1
 8002782:	42ab      	cmp	r3, r5
 8002784:	d82e      	bhi.n	80027e4 <__divdi3+0xf0>
 8002786:	d02b      	beq.n	80027e0 <__divdi3+0xec>
 8002788:	4651      	mov	r1, sl
 800278a:	1aa4      	subs	r4, r4, r2
 800278c:	419d      	sbcs	r5, r3
 800278e:	2900      	cmp	r1, #0
 8002790:	da00      	bge.n	8002794 <__divdi3+0xa0>
 8002792:	e090      	b.n	80028b6 <__divdi3+0x1c2>
 8002794:	2100      	movs	r1, #0
 8002796:	2000      	movs	r0, #0
 8002798:	2601      	movs	r6, #1
 800279a:	9000      	str	r0, [sp, #0]
 800279c:	9101      	str	r1, [sp, #4]
 800279e:	4651      	mov	r1, sl
 80027a0:	408e      	lsls	r6, r1
 80027a2:	9601      	str	r6, [sp, #4]
 80027a4:	4641      	mov	r1, r8
 80027a6:	2601      	movs	r6, #1
 80027a8:	408e      	lsls	r6, r1
 80027aa:	4641      	mov	r1, r8
 80027ac:	9600      	str	r6, [sp, #0]
 80027ae:	2900      	cmp	r1, #0
 80027b0:	d11f      	bne.n	80027f2 <__divdi3+0xfe>
 80027b2:	9800      	ldr	r0, [sp, #0]
 80027b4:	9901      	ldr	r1, [sp, #4]
 80027b6:	464b      	mov	r3, r9
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d0b1      	beq.n	8002720 <__divdi3+0x2c>
 80027bc:	0003      	movs	r3, r0
 80027be:	000c      	movs	r4, r1
 80027c0:	2100      	movs	r1, #0
 80027c2:	4258      	negs	r0, r3
 80027c4:	41a1      	sbcs	r1, r4
 80027c6:	e7ab      	b.n	8002720 <__divdi3+0x2c>
 80027c8:	2500      	movs	r5, #0
 80027ca:	4274      	negs	r4, r6
 80027cc:	41bd      	sbcs	r5, r7
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	dbb7      	blt.n	8002742 <__divdi3+0x4e>
 80027d2:	0016      	movs	r6, r2
 80027d4:	001f      	movs	r7, r3
 80027d6:	42ab      	cmp	r3, r5
 80027d8:	d8a0      	bhi.n	800271c <__divdi3+0x28>
 80027da:	42af      	cmp	r7, r5
 80027dc:	d1ad      	bne.n	800273a <__divdi3+0x46>
 80027de:	e04d      	b.n	800287c <__divdi3+0x188>
 80027e0:	42a1      	cmp	r1, r4
 80027e2:	d9d1      	bls.n	8002788 <__divdi3+0x94>
 80027e4:	2100      	movs	r1, #0
 80027e6:	2000      	movs	r0, #0
 80027e8:	9000      	str	r0, [sp, #0]
 80027ea:	9101      	str	r1, [sp, #4]
 80027ec:	4641      	mov	r1, r8
 80027ee:	2900      	cmp	r1, #0
 80027f0:	d0df      	beq.n	80027b2 <__divdi3+0xbe>
 80027f2:	07d9      	lsls	r1, r3, #31
 80027f4:	0856      	lsrs	r6, r2, #1
 80027f6:	085f      	lsrs	r7, r3, #1
 80027f8:	430e      	orrs	r6, r1
 80027fa:	4643      	mov	r3, r8
 80027fc:	e00e      	b.n	800281c <__divdi3+0x128>
 80027fe:	42af      	cmp	r7, r5
 8002800:	d101      	bne.n	8002806 <__divdi3+0x112>
 8002802:	42a6      	cmp	r6, r4
 8002804:	d80c      	bhi.n	8002820 <__divdi3+0x12c>
 8002806:	1ba4      	subs	r4, r4, r6
 8002808:	41bd      	sbcs	r5, r7
 800280a:	2101      	movs	r1, #1
 800280c:	1924      	adds	r4, r4, r4
 800280e:	416d      	adcs	r5, r5
 8002810:	2200      	movs	r2, #0
 8002812:	3b01      	subs	r3, #1
 8002814:	1864      	adds	r4, r4, r1
 8002816:	4155      	adcs	r5, r2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d006      	beq.n	800282a <__divdi3+0x136>
 800281c:	42af      	cmp	r7, r5
 800281e:	d9ee      	bls.n	80027fe <__divdi3+0x10a>
 8002820:	3b01      	subs	r3, #1
 8002822:	1924      	adds	r4, r4, r4
 8002824:	416d      	adcs	r5, r5
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1f8      	bne.n	800281c <__divdi3+0x128>
 800282a:	9a00      	ldr	r2, [sp, #0]
 800282c:	9b01      	ldr	r3, [sp, #4]
 800282e:	4651      	mov	r1, sl
 8002830:	1912      	adds	r2, r2, r4
 8002832:	416b      	adcs	r3, r5
 8002834:	2900      	cmp	r1, #0
 8002836:	db25      	blt.n	8002884 <__divdi3+0x190>
 8002838:	002e      	movs	r6, r5
 800283a:	002c      	movs	r4, r5
 800283c:	40ce      	lsrs	r6, r1
 800283e:	4641      	mov	r1, r8
 8002840:	40cc      	lsrs	r4, r1
 8002842:	4651      	mov	r1, sl
 8002844:	2900      	cmp	r1, #0
 8002846:	db2d      	blt.n	80028a4 <__divdi3+0x1b0>
 8002848:	0034      	movs	r4, r6
 800284a:	408c      	lsls	r4, r1
 800284c:	0021      	movs	r1, r4
 800284e:	4644      	mov	r4, r8
 8002850:	40a6      	lsls	r6, r4
 8002852:	0030      	movs	r0, r6
 8002854:	1a12      	subs	r2, r2, r0
 8002856:	418b      	sbcs	r3, r1
 8002858:	9200      	str	r2, [sp, #0]
 800285a:	9301      	str	r3, [sp, #4]
 800285c:	e7a9      	b.n	80027b2 <__divdi3+0xbe>
 800285e:	4642      	mov	r2, r8
 8002860:	0038      	movs	r0, r7
 8002862:	469a      	mov	sl, r3
 8002864:	2320      	movs	r3, #32
 8002866:	0031      	movs	r1, r6
 8002868:	4090      	lsls	r0, r2
 800286a:	1a9b      	subs	r3, r3, r2
 800286c:	40d9      	lsrs	r1, r3
 800286e:	0003      	movs	r3, r0
 8002870:	430b      	orrs	r3, r1
 8002872:	e782      	b.n	800277a <__divdi3+0x86>
 8002874:	42a6      	cmp	r6, r4
 8002876:	d900      	bls.n	800287a <__divdi3+0x186>
 8002878:	e750      	b.n	800271c <__divdi3+0x28>
 800287a:	e76a      	b.n	8002752 <__divdi3+0x5e>
 800287c:	42a6      	cmp	r6, r4
 800287e:	d800      	bhi.n	8002882 <__divdi3+0x18e>
 8002880:	e75b      	b.n	800273a <__divdi3+0x46>
 8002882:	e74b      	b.n	800271c <__divdi3+0x28>
 8002884:	4640      	mov	r0, r8
 8002886:	2120      	movs	r1, #32
 8002888:	1a09      	subs	r1, r1, r0
 800288a:	0028      	movs	r0, r5
 800288c:	4088      	lsls	r0, r1
 800288e:	0026      	movs	r6, r4
 8002890:	0001      	movs	r1, r0
 8002892:	4640      	mov	r0, r8
 8002894:	40c6      	lsrs	r6, r0
 8002896:	002c      	movs	r4, r5
 8002898:	430e      	orrs	r6, r1
 800289a:	4641      	mov	r1, r8
 800289c:	40cc      	lsrs	r4, r1
 800289e:	4651      	mov	r1, sl
 80028a0:	2900      	cmp	r1, #0
 80028a2:	dad1      	bge.n	8002848 <__divdi3+0x154>
 80028a4:	4640      	mov	r0, r8
 80028a6:	2120      	movs	r1, #32
 80028a8:	0035      	movs	r5, r6
 80028aa:	4084      	lsls	r4, r0
 80028ac:	1a09      	subs	r1, r1, r0
 80028ae:	40cd      	lsrs	r5, r1
 80028b0:	0021      	movs	r1, r4
 80028b2:	4329      	orrs	r1, r5
 80028b4:	e7cb      	b.n	800284e <__divdi3+0x15a>
 80028b6:	4641      	mov	r1, r8
 80028b8:	2620      	movs	r6, #32
 80028ba:	2701      	movs	r7, #1
 80028bc:	1a76      	subs	r6, r6, r1
 80028be:	2000      	movs	r0, #0
 80028c0:	2100      	movs	r1, #0
 80028c2:	40f7      	lsrs	r7, r6
 80028c4:	9000      	str	r0, [sp, #0]
 80028c6:	9101      	str	r1, [sp, #4]
 80028c8:	9701      	str	r7, [sp, #4]
 80028ca:	e76b      	b.n	80027a4 <__divdi3+0xb0>

080028cc <MX_GPIO_Init>:
#include "gpio.h"

void MX_GPIO_Init(void) {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d2:	4b14      	ldr	r3, [pc, #80]	@ (8002924 <MX_GPIO_Init+0x58>)
 80028d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028d6:	4b13      	ldr	r3, [pc, #76]	@ (8002924 <MX_GPIO_Init+0x58>)
 80028d8:	2101      	movs	r1, #1
 80028da:	430a      	orrs	r2, r1
 80028dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80028de:	4b11      	ldr	r3, [pc, #68]	@ (8002924 <MX_GPIO_Init+0x58>)
 80028e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e2:	2201      	movs	r2, #1
 80028e4:	4013      	ands	r3, r2
 80028e6:	60fb      	str	r3, [r7, #12]
 80028e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002924 <MX_GPIO_Init+0x58>)
 80028ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002924 <MX_GPIO_Init+0x58>)
 80028f0:	2102      	movs	r1, #2
 80028f2:	430a      	orrs	r2, r1
 80028f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80028f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002924 <MX_GPIO_Init+0x58>)
 80028f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028fa:	2202      	movs	r2, #2
 80028fc:	4013      	ands	r3, r2
 80028fe:	60bb      	str	r3, [r7, #8]
 8002900:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002902:	4b08      	ldr	r3, [pc, #32]	@ (8002924 <MX_GPIO_Init+0x58>)
 8002904:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002906:	4b07      	ldr	r3, [pc, #28]	@ (8002924 <MX_GPIO_Init+0x58>)
 8002908:	2104      	movs	r1, #4
 800290a:	430a      	orrs	r2, r1
 800290c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800290e:	4b05      	ldr	r3, [pc, #20]	@ (8002924 <MX_GPIO_Init+0x58>)
 8002910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002912:	2204      	movs	r2, #4
 8002914:	4013      	ands	r3, r2
 8002916:	607b      	str	r3, [r7, #4]
 8002918:	687b      	ldr	r3, [r7, #4]
    // Iniializare GPIO opional
}
 800291a:	46c0      	nop			@ (mov r8, r8)
 800291c:	46bd      	mov	sp, r7
 800291e:	b004      	add	sp, #16
 8002920:	bd80      	pop	{r7, pc}
 8002922:	46c0      	nop			@ (mov r8, r8)
 8002924:	40021000 	.word	0x40021000

08002928 <MX_I2C1_Init>:
#include "i2c.h"

I2C_HandleTypeDef hi2c1;

void MX_I2C1_Init(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 800292c:	4b1b      	ldr	r3, [pc, #108]	@ (800299c <MX_I2C1_Init+0x74>)
 800292e:	4a1c      	ldr	r2, [pc, #112]	@ (80029a0 <MX_I2C1_Init+0x78>)
 8002930:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8002932:	4b1a      	ldr	r3, [pc, #104]	@ (800299c <MX_I2C1_Init+0x74>)
 8002934:	4a1b      	ldr	r2, [pc, #108]	@ (80029a4 <MX_I2C1_Init+0x7c>)
 8002936:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002938:	4b18      	ldr	r3, [pc, #96]	@ (800299c <MX_I2C1_Init+0x74>)
 800293a:	2200      	movs	r2, #0
 800293c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800293e:	4b17      	ldr	r3, [pc, #92]	@ (800299c <MX_I2C1_Init+0x74>)
 8002940:	2201      	movs	r2, #1
 8002942:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002944:	4b15      	ldr	r3, [pc, #84]	@ (800299c <MX_I2C1_Init+0x74>)
 8002946:	2200      	movs	r2, #0
 8002948:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800294a:	4b14      	ldr	r3, [pc, #80]	@ (800299c <MX_I2C1_Init+0x74>)
 800294c:	2200      	movs	r2, #0
 800294e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002950:	4b12      	ldr	r3, [pc, #72]	@ (800299c <MX_I2C1_Init+0x74>)
 8002952:	2200      	movs	r2, #0
 8002954:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002956:	4b11      	ldr	r3, [pc, #68]	@ (800299c <MX_I2C1_Init+0x74>)
 8002958:	2200      	movs	r2, #0
 800295a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800295c:	4b0f      	ldr	r3, [pc, #60]	@ (800299c <MX_I2C1_Init+0x74>)
 800295e:	2200      	movs	r2, #0
 8002960:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002962:	4b0e      	ldr	r3, [pc, #56]	@ (800299c <MX_I2C1_Init+0x74>)
 8002964:	0018      	movs	r0, r3
 8002966:	f002 f823 	bl	80049b0 <HAL_I2C_Init>
 800296a:	1e03      	subs	r3, r0, #0
 800296c:	d001      	beq.n	8002972 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800296e:	f001 fa0f 	bl	8003d90 <Error_Handler>
  }

  /** Configure Analogue filter */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002972:	4b0a      	ldr	r3, [pc, #40]	@ (800299c <MX_I2C1_Init+0x74>)
 8002974:	2100      	movs	r1, #0
 8002976:	0018      	movs	r0, r3
 8002978:	f002 fe1e 	bl	80055b8 <HAL_I2CEx_ConfigAnalogFilter>
 800297c:	1e03      	subs	r3, r0, #0
 800297e:	d001      	beq.n	8002984 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002980:	f001 fa06 	bl	8003d90 <Error_Handler>
  }

  /** Configure Digital filter */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002984:	4b05      	ldr	r3, [pc, #20]	@ (800299c <MX_I2C1_Init+0x74>)
 8002986:	2100      	movs	r1, #0
 8002988:	0018      	movs	r0, r3
 800298a:	f002 fe61 	bl	8005650 <HAL_I2CEx_ConfigDigitalFilter>
 800298e:	1e03      	subs	r3, r0, #0
 8002990:	d001      	beq.n	8002996 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002992:	f001 f9fd 	bl	8003d90 <Error_Handler>
  }
}
 8002996:	46c0      	nop			@ (mov r8, r8)
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	200001f8 	.word	0x200001f8
 80029a0:	40005400 	.word	0x40005400
 80029a4:	2000090e 	.word	0x2000090e

080029a8 <LED_On>:
void SystemClock_Config(void);
void Error_Handler(void);
static void MX_TIM2_Init(void);

/* ===================== GPIO helpers ===================== */
static inline void LED_On(void) { HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_SET); }
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	4b04      	ldr	r3, [pc, #16]	@ (80029c0 <LED_On+0x18>)
 80029ae:	2201      	movs	r2, #1
 80029b0:	2101      	movs	r1, #1
 80029b2:	0018      	movs	r0, r3
 80029b4:	f001 ffc3 	bl	800493e <HAL_GPIO_WritePin>
 80029b8:	46c0      	nop			@ (mov r8, r8)
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	46c0      	nop			@ (mov r8, r8)
 80029c0:	50000400 	.word	0x50000400

080029c4 <LED_Off>:
static inline void LED_Off(void) { HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET); }
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	4b04      	ldr	r3, [pc, #16]	@ (80029dc <LED_Off+0x18>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	2101      	movs	r1, #1
 80029ce:	0018      	movs	r0, r3
 80029d0:	f001 ffb5 	bl	800493e <HAL_GPIO_WritePin>
 80029d4:	46c0      	nop			@ (mov r8, r8)
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	46c0      	nop			@ (mov r8, r8)
 80029dc:	50000400 	.word	0x50000400

080029e0 <Buzzer_On>:
static inline void Buzzer_On(void) { HAL_GPIO_WritePin(BUZZ_PORT, BUZZ_PIN, GPIO_PIN_SET); }
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	4b04      	ldr	r3, [pc, #16]	@ (80029f8 <Buzzer_On+0x18>)
 80029e6:	2201      	movs	r2, #1
 80029e8:	2102      	movs	r1, #2
 80029ea:	0018      	movs	r0, r3
 80029ec:	f001 ffa7 	bl	800493e <HAL_GPIO_WritePin>
 80029f0:	46c0      	nop			@ (mov r8, r8)
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	46c0      	nop			@ (mov r8, r8)
 80029f8:	50000400 	.word	0x50000400

080029fc <Buzzer_Off>:
static inline void Buzzer_Off(void) { HAL_GPIO_WritePin(BUZZ_PORT, BUZZ_PIN, GPIO_PIN_RESET); }
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	4b04      	ldr	r3, [pc, #16]	@ (8002a14 <Buzzer_Off+0x18>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	2102      	movs	r1, #2
 8002a06:	0018      	movs	r0, r3
 8002a08:	f001 ff99 	bl	800493e <HAL_GPIO_WritePin>
 8002a0c:	46c0      	nop			@ (mov r8, r8)
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	46c0      	nop			@ (mov r8, r8)
 8002a14:	50000400 	.word	0x50000400

08002a18 <GPIO_UserInit_LED_Buzzer>:

/* Force init PB0/PB1 as outputs (robust even if CubeMX changes config) */
static void GPIO_UserInit_LED_Buzzer(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b086      	sub	sp, #24
 8002a1c:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a1e:	4b16      	ldr	r3, [pc, #88]	@ (8002a78 <GPIO_UserInit_LED_Buzzer+0x60>)
 8002a20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a22:	4b15      	ldr	r3, [pc, #84]	@ (8002a78 <GPIO_UserInit_LED_Buzzer+0x60>)
 8002a24:	2102      	movs	r1, #2
 8002a26:	430a      	orrs	r2, r1
 8002a28:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002a2a:	4b13      	ldr	r3, [pc, #76]	@ (8002a78 <GPIO_UserInit_LED_Buzzer+0x60>)
 8002a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a2e:	2202      	movs	r2, #2
 8002a30:	4013      	ands	r3, r2
 8002a32:	603b      	str	r3, [r7, #0]
 8002a34:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a36:	1d3b      	adds	r3, r7, #4
 8002a38:	0018      	movs	r0, r3
 8002a3a:	2314      	movs	r3, #20
 8002a3c:	001a      	movs	r2, r3
 8002a3e:	2100      	movs	r1, #0
 8002a40:	f008 fc78 	bl	800b334 <memset>
  GPIO_InitStruct.Pin = LED_PIN | BUZZ_PIN;
 8002a44:	1d3b      	adds	r3, r7, #4
 8002a46:	2203      	movs	r2, #3
 8002a48:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a4a:	1d3b      	adds	r3, r7, #4
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a50:	1d3b      	adds	r3, r7, #4
 8002a52:	2200      	movs	r2, #0
 8002a54:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a56:	1d3b      	adds	r3, r7, #4
 8002a58:	2200      	movs	r2, #0
 8002a5a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a5c:	1d3b      	adds	r3, r7, #4
 8002a5e:	4a07      	ldr	r2, [pc, #28]	@ (8002a7c <GPIO_UserInit_LED_Buzzer+0x64>)
 8002a60:	0019      	movs	r1, r3
 8002a62:	0010      	movs	r0, r2
 8002a64:	f001 fdd8 	bl	8004618 <HAL_GPIO_Init>

  LED_Off();
 8002a68:	f7ff ffac 	bl	80029c4 <LED_Off>
  Buzzer_Off();
 8002a6c:	f7ff ffc6 	bl	80029fc <Buzzer_Off>
}
 8002a70:	46c0      	nop			@ (mov r8, r8)
 8002a72:	46bd      	mov	sp, r7
 8002a74:	b006      	add	sp, #24
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	50000400 	.word	0x50000400

08002a80 <GPIO_UserInit_Ultrasonic>:

/* Force init TRIG as output + ECHO as input with pull-down */
static void GPIO_UserInit_Ultrasonic(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a86:	4b20      	ldr	r3, [pc, #128]	@ (8002b08 <GPIO_UserInit_Ultrasonic+0x88>)
 8002a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a8a:	4b1f      	ldr	r3, [pc, #124]	@ (8002b08 <GPIO_UserInit_Ultrasonic+0x88>)
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002a92:	4b1d      	ldr	r3, [pc, #116]	@ (8002b08 <GPIO_UserInit_Ultrasonic+0x88>)
 8002a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a96:	2201      	movs	r2, #1
 8002a98:	4013      	ands	r3, r2
 8002a9a:	603b      	str	r3, [r7, #0]
 8002a9c:	683b      	ldr	r3, [r7, #0]

  /* Configure TRIG pin as output */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a9e:	1d3b      	adds	r3, r7, #4
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	2314      	movs	r3, #20
 8002aa4:	001a      	movs	r2, r3
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	f008 fc44 	bl	800b334 <memset>
  GPIO_InitStruct.Pin = US_TRIG_PIN;
 8002aac:	1d3b      	adds	r3, r7, #4
 8002aae:	2202      	movs	r2, #2
 8002ab0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab2:	1d3b      	adds	r3, r7, #4
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab8:	1d3b      	adds	r3, r7, #4
 8002aba:	2200      	movs	r2, #0
 8002abc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002abe:	1d3b      	adds	r3, r7, #4
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(US_TRIG_PORT, &GPIO_InitStruct);
 8002ac4:	1d3a      	adds	r2, r7, #4
 8002ac6:	23a0      	movs	r3, #160	@ 0xa0
 8002ac8:	05db      	lsls	r3, r3, #23
 8002aca:	0011      	movs	r1, r2
 8002acc:	0018      	movs	r0, r3
 8002ace:	f001 fda3 	bl	8004618 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(US_TRIG_PORT, US_TRIG_PIN, GPIO_PIN_RESET); /* Start LOW */
 8002ad2:	23a0      	movs	r3, #160	@ 0xa0
 8002ad4:	05db      	lsls	r3, r3, #23
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	2102      	movs	r1, #2
 8002ada:	0018      	movs	r0, r3
 8002adc:	f001 ff2f 	bl	800493e <HAL_GPIO_WritePin>

  /* Configure ECHO pin as input with pull-down */
  GPIO_InitStruct.Pin = US_ECHO_PIN;
 8002ae0:	1d3b      	adds	r3, r7, #4
 8002ae2:	2210      	movs	r2, #16
 8002ae4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ae6:	1d3b      	adds	r3, r7, #4
 8002ae8:	2200      	movs	r2, #0
 8002aea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN; /* IMPORTANT - reduces floating */
 8002aec:	1d3b      	adds	r3, r7, #4
 8002aee:	2202      	movs	r2, #2
 8002af0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(US_ECHO_PORT, &GPIO_InitStruct);
 8002af2:	1d3a      	adds	r2, r7, #4
 8002af4:	23a0      	movs	r3, #160	@ 0xa0
 8002af6:	05db      	lsls	r3, r3, #23
 8002af8:	0011      	movs	r1, r2
 8002afa:	0018      	movs	r0, r3
 8002afc:	f001 fd8c 	bl	8004618 <HAL_GPIO_Init>
}
 8002b00:	46c0      	nop			@ (mov r8, r8)
 8002b02:	46bd      	mov	sp, r7
 8002b04:	b006      	add	sp, #24
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40021000 	.word	0x40021000

08002b0c <vApplicationMallocFailedHook>:

/* ================== Hooks (debug) ================== */
void vApplicationMallocFailedHook(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b12:	b672      	cpsid	i
}
 8002b14:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();
  while (1)
  {
    HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8002b16:	4b08      	ldr	r3, [pc, #32]	@ (8002b38 <vApplicationMallocFailedHook+0x2c>)
 8002b18:	2101      	movs	r1, #1
 8002b1a:	0018      	movs	r0, r3
 8002b1c:	f001 ff2c 	bl	8004978 <HAL_GPIO_TogglePin>
    for (volatile uint32_t i = 0; i < 60000; i++)
 8002b20:	2300      	movs	r3, #0
 8002b22:	607b      	str	r3, [r7, #4]
 8002b24:	e002      	b.n	8002b2c <vApplicationMallocFailedHook+0x20>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	3301      	adds	r3, #1
 8002b2a:	607b      	str	r3, [r7, #4]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	4a03      	ldr	r2, [pc, #12]	@ (8002b3c <vApplicationMallocFailedHook+0x30>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d9f8      	bls.n	8002b26 <vApplicationMallocFailedHook+0x1a>
    HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8002b34:	e7ef      	b.n	8002b16 <vApplicationMallocFailedHook+0xa>
 8002b36:	46c0      	nop			@ (mov r8, r8)
 8002b38:	50000400 	.word	0x50000400
 8002b3c:	0000ea5f 	.word	0x0000ea5f

08002b40 <vApplicationStackOverflowHook>:
    }
  }
}

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002b4a:	b672      	cpsid	i
}
 8002b4c:	46c0      	nop			@ (mov r8, r8)
  (void)xTask;
  (void)pcTaskName;
  __disable_irq();
  while (1)
  {
    HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8002b4e:	4b08      	ldr	r3, [pc, #32]	@ (8002b70 <vApplicationStackOverflowHook+0x30>)
 8002b50:	2101      	movs	r1, #1
 8002b52:	0018      	movs	r0, r3
 8002b54:	f001 ff10 	bl	8004978 <HAL_GPIO_TogglePin>
    for (volatile uint32_t i = 0; i < 220000; i++)
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	e002      	b.n	8002b64 <vApplicationStackOverflowHook+0x24>
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	3301      	adds	r3, #1
 8002b62:	60fb      	str	r3, [r7, #12]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	4a03      	ldr	r2, [pc, #12]	@ (8002b74 <vApplicationStackOverflowHook+0x34>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d9f8      	bls.n	8002b5e <vApplicationStackOverflowHook+0x1e>
    HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8002b6c:	e7ef      	b.n	8002b4e <vApplicationStackOverflowHook+0xe>
 8002b6e:	46c0      	nop			@ (mov r8, r8)
 8002b70:	50000400 	.word	0x50000400
 8002b74:	00035b5f 	.word	0x00035b5f

08002b78 <BT_Send>:
    .cb_mem = &i2cMutexCb,
    .cb_size = sizeof(i2cMutexCb)};

/* ================ UART send (thread-safe) ================ */
static void BT_Send(const char *s)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  if (s == NULL)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d019      	beq.n	8002bba <BT_Send+0x42>
    return;
  osMutexAcquire(uartMutex, osWaitForever);
 8002b86:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc4 <BT_Send+0x4c>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	4252      	negs	r2, r2
 8002b8e:	0011      	movs	r1, r2
 8002b90:	0018      	movs	r0, r3
 8002b92:	f004 ff45 	bl	8007a20 <osMutexAcquire>
  HAL_UART_Transmit(&huart1, (uint8_t *)s, (uint16_t)strlen(s), HAL_MAX_DELAY);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	0018      	movs	r0, r3
 8002b9a:	f7fd fab5 	bl	8000108 <strlen>
 8002b9e:	0003      	movs	r3, r0
 8002ba0:	b29a      	uxth	r2, r3
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	425b      	negs	r3, r3
 8002ba6:	6879      	ldr	r1, [r7, #4]
 8002ba8:	4807      	ldr	r0, [pc, #28]	@ (8002bc8 <BT_Send+0x50>)
 8002baa:	f003 fc97 	bl	80064dc <HAL_UART_Transmit>
  osMutexRelease(uartMutex);
 8002bae:	4b05      	ldr	r3, [pc, #20]	@ (8002bc4 <BT_Send+0x4c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	f004 ff90 	bl	8007ad8 <osMutexRelease>
 8002bb8:	e000      	b.n	8002bbc <BT_Send+0x44>
    return;
 8002bba:	46c0      	nop			@ (mov r8, r8)
}
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	b002      	add	sp, #8
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	46c0      	nop			@ (mov r8, r8)
 8002bc4:	200002a8 	.word	0x200002a8
 8002bc8:	20000c94 	.word	0x20000c94

08002bcc <BT_Printf>:

static void BT_Printf(const char *fmt, ...)
{
 8002bcc:	b40f      	push	{r0, r1, r2, r3}
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	b0b8      	sub	sp, #224	@ 0xe0
 8002bd2:	af00      	add	r7, sp, #0
  char buf[220];
  va_list ap;
  va_start(ap, fmt);
 8002bd4:	23ec      	movs	r3, #236	@ 0xec
 8002bd6:	18fb      	adds	r3, r7, r3
 8002bd8:	603b      	str	r3, [r7, #0]
  vsnprintf(buf, sizeof(buf), fmt, ap);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	22e8      	movs	r2, #232	@ 0xe8
 8002bde:	18ba      	adds	r2, r7, r2
 8002be0:	6812      	ldr	r2, [r2, #0]
 8002be2:	1d38      	adds	r0, r7, #4
 8002be4:	21dc      	movs	r1, #220	@ 0xdc
 8002be6:	f008 fb99 	bl	800b31c <vsniprintf>
  va_end(ap);
  BT_Send(buf);
 8002bea:	1d3b      	adds	r3, r7, #4
 8002bec:	0018      	movs	r0, r3
 8002bee:	f7ff ffc3 	bl	8002b78 <BT_Send>
}
 8002bf2:	46c0      	nop			@ (mov r8, r8)
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	b038      	add	sp, #224	@ 0xe0
 8002bf8:	bc80      	pop	{r7}
 8002bfa:	bc08      	pop	{r3}
 8002bfc:	b004      	add	sp, #16
 8002bfe:	4718      	bx	r3

08002c00 <delay_us>:

/* =========== microsecond delay ===================== */
static void delay_us(uint16_t us)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	0002      	movs	r2, r0
 8002c08:	1dbb      	adds	r3, r7, #6
 8002c0a:	801a      	strh	r2, [r3, #0]
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8002c0c:	4b08      	ldr	r3, [pc, #32]	@ (8002c30 <delay_us+0x30>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2200      	movs	r2, #0
 8002c12:	625a      	str	r2, [r3, #36]	@ 0x24
  while (__HAL_TIM_GET_COUNTER(&htim2) < us)
 8002c14:	46c0      	nop			@ (mov r8, r8)
 8002c16:	4b06      	ldr	r3, [pc, #24]	@ (8002c30 <delay_us+0x30>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c1c:	1dbb      	adds	r3, r7, #6
 8002c1e:	881b      	ldrh	r3, [r3, #0]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d3f8      	bcc.n	8002c16 <delay_us+0x16>
  {
    ;
  }
}
 8002c24:	46c0      	nop			@ (mov r8, r8)
 8002c26:	46c0      	nop			@ (mov r8, r8)
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	b002      	add	sp, #8
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	46c0      	nop			@ (mov r8, r8)
 8002c30:	2000024c 	.word	0x2000024c

08002c34 <I2C_Read>:

/* =============== I2C helpers (thread-safe) ===================== */
static HAL_StatusTypeDef I2C_Read(uint16_t dev, uint8_t reg, uint8_t *data, uint16_t len)
{
 8002c34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c36:	b08b      	sub	sp, #44	@ 0x2c
 8002c38:	af04      	add	r7, sp, #16
 8002c3a:	0004      	movs	r4, r0
 8002c3c:	0008      	movs	r0, r1
 8002c3e:	60ba      	str	r2, [r7, #8]
 8002c40:	0019      	movs	r1, r3
 8002c42:	250e      	movs	r5, #14
 8002c44:	197b      	adds	r3, r7, r5
 8002c46:	1c22      	adds	r2, r4, #0
 8002c48:	801a      	strh	r2, [r3, #0]
 8002c4a:	240d      	movs	r4, #13
 8002c4c:	193b      	adds	r3, r7, r4
 8002c4e:	1c02      	adds	r2, r0, #0
 8002c50:	701a      	strb	r2, [r3, #0]
 8002c52:	1dbb      	adds	r3, r7, #6
 8002c54:	1c0a      	adds	r2, r1, #0
 8002c56:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef st;
  osMutexAcquire(i2cMutex, osWaitForever);
 8002c58:	4b13      	ldr	r3, [pc, #76]	@ (8002ca8 <I2C_Read+0x74>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	4252      	negs	r2, r2
 8002c60:	0011      	movs	r1, r2
 8002c62:	0018      	movs	r0, r3
 8002c64:	f004 fedc 	bl	8007a20 <osMutexAcquire>
  st = HAL_I2C_Mem_Read(&hi2c1, dev, reg, I2C_MEMADD_SIZE_8BIT, data, len, 300);
 8002c68:	193b      	adds	r3, r7, r4
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	b29a      	uxth	r2, r3
 8002c6e:	2617      	movs	r6, #23
 8002c70:	19bc      	adds	r4, r7, r6
 8002c72:	197b      	adds	r3, r7, r5
 8002c74:	8819      	ldrh	r1, [r3, #0]
 8002c76:	480d      	ldr	r0, [pc, #52]	@ (8002cac <I2C_Read+0x78>)
 8002c78:	2396      	movs	r3, #150	@ 0x96
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	9302      	str	r3, [sp, #8]
 8002c7e:	1dbb      	adds	r3, r7, #6
 8002c80:	881b      	ldrh	r3, [r3, #0]
 8002c82:	9301      	str	r3, [sp, #4]
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	2301      	movs	r3, #1
 8002c8a:	f002 f865 	bl	8004d58 <HAL_I2C_Mem_Read>
 8002c8e:	0003      	movs	r3, r0
 8002c90:	7023      	strb	r3, [r4, #0]
  osMutexRelease(i2cMutex);
 8002c92:	4b05      	ldr	r3, [pc, #20]	@ (8002ca8 <I2C_Read+0x74>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	0018      	movs	r0, r3
 8002c98:	f004 ff1e 	bl	8007ad8 <osMutexRelease>
  return st;
 8002c9c:	19bb      	adds	r3, r7, r6
 8002c9e:	781b      	ldrb	r3, [r3, #0]
}
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	b007      	add	sp, #28
 8002ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ca8:	200002ac 	.word	0x200002ac
 8002cac:	200001f8 	.word	0x200001f8

08002cb0 <I2C_Write>:

static HAL_StatusTypeDef I2C_Write(uint16_t dev, uint8_t reg, uint8_t val)
{
 8002cb0:	b5b0      	push	{r4, r5, r7, lr}
 8002cb2:	b088      	sub	sp, #32
 8002cb4:	af04      	add	r7, sp, #16
 8002cb6:	0004      	movs	r4, r0
 8002cb8:	0008      	movs	r0, r1
 8002cba:	0011      	movs	r1, r2
 8002cbc:	1dbb      	adds	r3, r7, #6
 8002cbe:	1c22      	adds	r2, r4, #0
 8002cc0:	801a      	strh	r2, [r3, #0]
 8002cc2:	1d7b      	adds	r3, r7, #5
 8002cc4:	1c02      	adds	r2, r0, #0
 8002cc6:	701a      	strb	r2, [r3, #0]
 8002cc8:	1d3b      	adds	r3, r7, #4
 8002cca:	1c0a      	adds	r2, r1, #0
 8002ccc:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef st;
  osMutexAcquire(i2cMutex, osWaitForever);
 8002cce:	4b13      	ldr	r3, [pc, #76]	@ (8002d1c <I2C_Write+0x6c>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	4252      	negs	r2, r2
 8002cd6:	0011      	movs	r1, r2
 8002cd8:	0018      	movs	r0, r3
 8002cda:	f004 fea1 	bl	8007a20 <osMutexAcquire>
  st = HAL_I2C_Mem_Write(&hi2c1, dev, reg, I2C_MEMADD_SIZE_8BIT, &val, 1, 300);
 8002cde:	1d7b      	adds	r3, r7, #5
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	250f      	movs	r5, #15
 8002ce6:	197c      	adds	r4, r7, r5
 8002ce8:	1dbb      	adds	r3, r7, #6
 8002cea:	8819      	ldrh	r1, [r3, #0]
 8002cec:	480c      	ldr	r0, [pc, #48]	@ (8002d20 <I2C_Write+0x70>)
 8002cee:	2396      	movs	r3, #150	@ 0x96
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	9302      	str	r3, [sp, #8]
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	9301      	str	r3, [sp, #4]
 8002cf8:	1d3b      	adds	r3, r7, #4
 8002cfa:	9300      	str	r3, [sp, #0]
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	f001 fefd 	bl	8004afc <HAL_I2C_Mem_Write>
 8002d02:	0003      	movs	r3, r0
 8002d04:	7023      	strb	r3, [r4, #0]
  osMutexRelease(i2cMutex);
 8002d06:	4b05      	ldr	r3, [pc, #20]	@ (8002d1c <I2C_Write+0x6c>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	0018      	movs	r0, r3
 8002d0c:	f004 fee4 	bl	8007ad8 <osMutexRelease>
  return st;
 8002d10:	197b      	adds	r3, r7, r5
 8002d12:	781b      	ldrb	r3, [r3, #0]
}
 8002d14:	0018      	movs	r0, r3
 8002d16:	46bd      	mov	sp, r7
 8002d18:	b004      	add	sp, #16
 8002d1a:	bdb0      	pop	{r4, r5, r7, pc}
 8002d1c:	200002ac 	.word	0x200002ac
 8002d20:	200001f8 	.word	0x200001f8

08002d24 <BMP280_FindAddress>:

/* ===================== BMP280 ===================== */
static uint8_t BMP280_FindAddress(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
  uint8_t id = 0;
 8002d2a:	1dfb      	adds	r3, r7, #7
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	701a      	strb	r2, [r3, #0]

  if (I2C_Read(BMP280_ADDR_76, BMP280_REG_ID, &id, 1) == HAL_OK && (id == 0x58 || id == 0x60))
 8002d30:	1dfa      	adds	r2, r7, #7
 8002d32:	2301      	movs	r3, #1
 8002d34:	21d0      	movs	r1, #208	@ 0xd0
 8002d36:	20ec      	movs	r0, #236	@ 0xec
 8002d38:	f7ff ff7c 	bl	8002c34 <I2C_Read>
 8002d3c:	1e03      	subs	r3, r0, #0
 8002d3e:	d10c      	bne.n	8002d5a <BMP280_FindAddress+0x36>
 8002d40:	1dfb      	adds	r3, r7, #7
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	2b58      	cmp	r3, #88	@ 0x58
 8002d46:	d003      	beq.n	8002d50 <BMP280_FindAddress+0x2c>
 8002d48:	1dfb      	adds	r3, r7, #7
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	2b60      	cmp	r3, #96	@ 0x60
 8002d4e:	d104      	bne.n	8002d5a <BMP280_FindAddress+0x36>
  {
    bmp_addr = BMP280_ADDR_76;
 8002d50:	4b0f      	ldr	r3, [pc, #60]	@ (8002d90 <BMP280_FindAddress+0x6c>)
 8002d52:	22ec      	movs	r2, #236	@ 0xec
 8002d54:	801a      	strh	r2, [r3, #0]
    return 1;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e015      	b.n	8002d86 <BMP280_FindAddress+0x62>
  }
  if (I2C_Read(BMP280_ADDR_77, BMP280_REG_ID, &id, 1) == HAL_OK && (id == 0x58 || id == 0x60))
 8002d5a:	1dfa      	adds	r2, r7, #7
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	21d0      	movs	r1, #208	@ 0xd0
 8002d60:	20ee      	movs	r0, #238	@ 0xee
 8002d62:	f7ff ff67 	bl	8002c34 <I2C_Read>
 8002d66:	1e03      	subs	r3, r0, #0
 8002d68:	d10c      	bne.n	8002d84 <BMP280_FindAddress+0x60>
 8002d6a:	1dfb      	adds	r3, r7, #7
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	2b58      	cmp	r3, #88	@ 0x58
 8002d70:	d003      	beq.n	8002d7a <BMP280_FindAddress+0x56>
 8002d72:	1dfb      	adds	r3, r7, #7
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b60      	cmp	r3, #96	@ 0x60
 8002d78:	d104      	bne.n	8002d84 <BMP280_FindAddress+0x60>
  {
    bmp_addr = BMP280_ADDR_77;
 8002d7a:	4b05      	ldr	r3, [pc, #20]	@ (8002d90 <BMP280_FindAddress+0x6c>)
 8002d7c:	22ee      	movs	r2, #238	@ 0xee
 8002d7e:	801a      	strh	r2, [r3, #0]
    return 1;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e000      	b.n	8002d86 <BMP280_FindAddress+0x62>
  }
  return 0;
 8002d84:	2300      	movs	r3, #0
}
 8002d86:	0018      	movs	r0, r3
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	b002      	add	sp, #8
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	46c0      	nop			@ (mov r8, r8)
 8002d90:	20000000 	.word	0x20000000

08002d94 <BMP280_ReadCalib>:

static void BMP280_ReadCalib(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
  uint8_t b[24];
  (void)I2C_Read(bmp_addr, BMP280_REG_CALIB00, b, 24);
 8002d9a:	4b4e      	ldr	r3, [pc, #312]	@ (8002ed4 <BMP280_ReadCalib+0x140>)
 8002d9c:	8818      	ldrh	r0, [r3, #0]
 8002d9e:	003a      	movs	r2, r7
 8002da0:	2318      	movs	r3, #24
 8002da2:	2188      	movs	r1, #136	@ 0x88
 8002da4:	f7ff ff46 	bl	8002c34 <I2C_Read>

  dig_T1 = (uint16_t)((b[1] << 8) | b[0]);
 8002da8:	003b      	movs	r3, r7
 8002daa:	785b      	ldrb	r3, [r3, #1]
 8002dac:	b21b      	sxth	r3, r3
 8002dae:	021b      	lsls	r3, r3, #8
 8002db0:	b21a      	sxth	r2, r3
 8002db2:	003b      	movs	r3, r7
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	b21b      	sxth	r3, r3
 8002db8:	4313      	orrs	r3, r2
 8002dba:	b21b      	sxth	r3, r3
 8002dbc:	b29a      	uxth	r2, r3
 8002dbe:	4b46      	ldr	r3, [pc, #280]	@ (8002ed8 <BMP280_ReadCalib+0x144>)
 8002dc0:	801a      	strh	r2, [r3, #0]
  dig_T2 = (int16_t)((b[3] << 8) | b[2]);
 8002dc2:	003b      	movs	r3, r7
 8002dc4:	78db      	ldrb	r3, [r3, #3]
 8002dc6:	b21b      	sxth	r3, r3
 8002dc8:	021b      	lsls	r3, r3, #8
 8002dca:	b21a      	sxth	r2, r3
 8002dcc:	003b      	movs	r3, r7
 8002dce:	789b      	ldrb	r3, [r3, #2]
 8002dd0:	b21b      	sxth	r3, r3
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	b21a      	sxth	r2, r3
 8002dd6:	4b41      	ldr	r3, [pc, #260]	@ (8002edc <BMP280_ReadCalib+0x148>)
 8002dd8:	801a      	strh	r2, [r3, #0]
  dig_T3 = (int16_t)((b[5] << 8) | b[4]);
 8002dda:	003b      	movs	r3, r7
 8002ddc:	795b      	ldrb	r3, [r3, #5]
 8002dde:	b21b      	sxth	r3, r3
 8002de0:	021b      	lsls	r3, r3, #8
 8002de2:	b21a      	sxth	r2, r3
 8002de4:	003b      	movs	r3, r7
 8002de6:	791b      	ldrb	r3, [r3, #4]
 8002de8:	b21b      	sxth	r3, r3
 8002dea:	4313      	orrs	r3, r2
 8002dec:	b21a      	sxth	r2, r3
 8002dee:	4b3c      	ldr	r3, [pc, #240]	@ (8002ee0 <BMP280_ReadCalib+0x14c>)
 8002df0:	801a      	strh	r2, [r3, #0]

  dig_P1 = (uint16_t)((b[7] << 8) | b[6]);
 8002df2:	003b      	movs	r3, r7
 8002df4:	79db      	ldrb	r3, [r3, #7]
 8002df6:	b21b      	sxth	r3, r3
 8002df8:	021b      	lsls	r3, r3, #8
 8002dfa:	b21a      	sxth	r2, r3
 8002dfc:	003b      	movs	r3, r7
 8002dfe:	799b      	ldrb	r3, [r3, #6]
 8002e00:	b21b      	sxth	r3, r3
 8002e02:	4313      	orrs	r3, r2
 8002e04:	b21b      	sxth	r3, r3
 8002e06:	b29a      	uxth	r2, r3
 8002e08:	4b36      	ldr	r3, [pc, #216]	@ (8002ee4 <BMP280_ReadCalib+0x150>)
 8002e0a:	801a      	strh	r2, [r3, #0]
  dig_P2 = (int16_t)((b[9] << 8) | b[8]);
 8002e0c:	003b      	movs	r3, r7
 8002e0e:	7a5b      	ldrb	r3, [r3, #9]
 8002e10:	b21b      	sxth	r3, r3
 8002e12:	021b      	lsls	r3, r3, #8
 8002e14:	b21a      	sxth	r2, r3
 8002e16:	003b      	movs	r3, r7
 8002e18:	7a1b      	ldrb	r3, [r3, #8]
 8002e1a:	b21b      	sxth	r3, r3
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	b21a      	sxth	r2, r3
 8002e20:	4b31      	ldr	r3, [pc, #196]	@ (8002ee8 <BMP280_ReadCalib+0x154>)
 8002e22:	801a      	strh	r2, [r3, #0]
  dig_P3 = (int16_t)((b[11] << 8) | b[10]);
 8002e24:	003b      	movs	r3, r7
 8002e26:	7adb      	ldrb	r3, [r3, #11]
 8002e28:	b21b      	sxth	r3, r3
 8002e2a:	021b      	lsls	r3, r3, #8
 8002e2c:	b21a      	sxth	r2, r3
 8002e2e:	003b      	movs	r3, r7
 8002e30:	7a9b      	ldrb	r3, [r3, #10]
 8002e32:	b21b      	sxth	r3, r3
 8002e34:	4313      	orrs	r3, r2
 8002e36:	b21a      	sxth	r2, r3
 8002e38:	4b2c      	ldr	r3, [pc, #176]	@ (8002eec <BMP280_ReadCalib+0x158>)
 8002e3a:	801a      	strh	r2, [r3, #0]
  dig_P4 = (int16_t)((b[13] << 8) | b[12]);
 8002e3c:	003b      	movs	r3, r7
 8002e3e:	7b5b      	ldrb	r3, [r3, #13]
 8002e40:	b21b      	sxth	r3, r3
 8002e42:	021b      	lsls	r3, r3, #8
 8002e44:	b21a      	sxth	r2, r3
 8002e46:	003b      	movs	r3, r7
 8002e48:	7b1b      	ldrb	r3, [r3, #12]
 8002e4a:	b21b      	sxth	r3, r3
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	b21a      	sxth	r2, r3
 8002e50:	4b27      	ldr	r3, [pc, #156]	@ (8002ef0 <BMP280_ReadCalib+0x15c>)
 8002e52:	801a      	strh	r2, [r3, #0]
  dig_P5 = (int16_t)((b[15] << 8) | b[14]);
 8002e54:	003b      	movs	r3, r7
 8002e56:	7bdb      	ldrb	r3, [r3, #15]
 8002e58:	b21b      	sxth	r3, r3
 8002e5a:	021b      	lsls	r3, r3, #8
 8002e5c:	b21a      	sxth	r2, r3
 8002e5e:	003b      	movs	r3, r7
 8002e60:	7b9b      	ldrb	r3, [r3, #14]
 8002e62:	b21b      	sxth	r3, r3
 8002e64:	4313      	orrs	r3, r2
 8002e66:	b21a      	sxth	r2, r3
 8002e68:	4b22      	ldr	r3, [pc, #136]	@ (8002ef4 <BMP280_ReadCalib+0x160>)
 8002e6a:	801a      	strh	r2, [r3, #0]
  dig_P6 = (int16_t)((b[17] << 8) | b[16]);
 8002e6c:	003b      	movs	r3, r7
 8002e6e:	7c5b      	ldrb	r3, [r3, #17]
 8002e70:	b21b      	sxth	r3, r3
 8002e72:	021b      	lsls	r3, r3, #8
 8002e74:	b21a      	sxth	r2, r3
 8002e76:	003b      	movs	r3, r7
 8002e78:	7c1b      	ldrb	r3, [r3, #16]
 8002e7a:	b21b      	sxth	r3, r3
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	b21a      	sxth	r2, r3
 8002e80:	4b1d      	ldr	r3, [pc, #116]	@ (8002ef8 <BMP280_ReadCalib+0x164>)
 8002e82:	801a      	strh	r2, [r3, #0]
  dig_P7 = (int16_t)((b[19] << 8) | b[18]);
 8002e84:	003b      	movs	r3, r7
 8002e86:	7cdb      	ldrb	r3, [r3, #19]
 8002e88:	b21b      	sxth	r3, r3
 8002e8a:	021b      	lsls	r3, r3, #8
 8002e8c:	b21a      	sxth	r2, r3
 8002e8e:	003b      	movs	r3, r7
 8002e90:	7c9b      	ldrb	r3, [r3, #18]
 8002e92:	b21b      	sxth	r3, r3
 8002e94:	4313      	orrs	r3, r2
 8002e96:	b21a      	sxth	r2, r3
 8002e98:	4b18      	ldr	r3, [pc, #96]	@ (8002efc <BMP280_ReadCalib+0x168>)
 8002e9a:	801a      	strh	r2, [r3, #0]
  dig_P8 = (int16_t)((b[21] << 8) | b[20]);
 8002e9c:	003b      	movs	r3, r7
 8002e9e:	7d5b      	ldrb	r3, [r3, #21]
 8002ea0:	b21b      	sxth	r3, r3
 8002ea2:	021b      	lsls	r3, r3, #8
 8002ea4:	b21a      	sxth	r2, r3
 8002ea6:	003b      	movs	r3, r7
 8002ea8:	7d1b      	ldrb	r3, [r3, #20]
 8002eaa:	b21b      	sxth	r3, r3
 8002eac:	4313      	orrs	r3, r2
 8002eae:	b21a      	sxth	r2, r3
 8002eb0:	4b13      	ldr	r3, [pc, #76]	@ (8002f00 <BMP280_ReadCalib+0x16c>)
 8002eb2:	801a      	strh	r2, [r3, #0]
  dig_P9 = (int16_t)((b[23] << 8) | b[22]);
 8002eb4:	003b      	movs	r3, r7
 8002eb6:	7ddb      	ldrb	r3, [r3, #23]
 8002eb8:	b21b      	sxth	r3, r3
 8002eba:	021b      	lsls	r3, r3, #8
 8002ebc:	b21a      	sxth	r2, r3
 8002ebe:	003b      	movs	r3, r7
 8002ec0:	7d9b      	ldrb	r3, [r3, #22]
 8002ec2:	b21b      	sxth	r3, r3
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	b21a      	sxth	r2, r3
 8002ec8:	4b0e      	ldr	r3, [pc, #56]	@ (8002f04 <BMP280_ReadCalib+0x170>)
 8002eca:	801a      	strh	r2, [r3, #0]
}
 8002ecc:	46c0      	nop			@ (mov r8, r8)
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	b006      	add	sp, #24
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	20000000 	.word	0x20000000
 8002ed8:	2000028c 	.word	0x2000028c
 8002edc:	2000028e 	.word	0x2000028e
 8002ee0:	20000290 	.word	0x20000290
 8002ee4:	20000292 	.word	0x20000292
 8002ee8:	20000294 	.word	0x20000294
 8002eec:	20000296 	.word	0x20000296
 8002ef0:	20000298 	.word	0x20000298
 8002ef4:	2000029a 	.word	0x2000029a
 8002ef8:	2000029c 	.word	0x2000029c
 8002efc:	2000029e 	.word	0x2000029e
 8002f00:	200002a0 	.word	0x200002a0
 8002f04:	200002a2 	.word	0x200002a2

08002f08 <BMP280_Init_Sensor>:

static uint8_t BMP280_Init_Sensor(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
  (void)I2C_Write(bmp_addr, BMP280_REG_RESET, 0xB6);
 8002f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8002f80 <BMP280_Init_Sensor+0x78>)
 8002f10:	881b      	ldrh	r3, [r3, #0]
 8002f12:	22b6      	movs	r2, #182	@ 0xb6
 8002f14:	21e0      	movs	r1, #224	@ 0xe0
 8002f16:	0018      	movs	r0, r3
 8002f18:	f7ff feca 	bl	8002cb0 <I2C_Write>
  osDelay(50);
 8002f1c:	2032      	movs	r0, #50	@ 0x32
 8002f1e:	f004 fcbd 	bl	800789c <osDelay>

  /* config: standby 1000ms, filter 16 (0xA0) - ok pt stabilitate */
  (void)I2C_Write(bmp_addr, BMP280_REG_CONFIG, 0xA0);
 8002f22:	4b17      	ldr	r3, [pc, #92]	@ (8002f80 <BMP280_Init_Sensor+0x78>)
 8002f24:	881b      	ldrh	r3, [r3, #0]
 8002f26:	22a0      	movs	r2, #160	@ 0xa0
 8002f28:	21f5      	movs	r1, #245	@ 0xf5
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	f7ff fec0 	bl	8002cb0 <I2C_Write>
  /* ctrl_meas: T x1, P x1, normal mode (0x27) */
  (void)I2C_Write(bmp_addr, BMP280_REG_CTRL_MEAS, 0x27);
 8002f30:	4b13      	ldr	r3, [pc, #76]	@ (8002f80 <BMP280_Init_Sensor+0x78>)
 8002f32:	881b      	ldrh	r3, [r3, #0]
 8002f34:	2227      	movs	r2, #39	@ 0x27
 8002f36:	21f4      	movs	r1, #244	@ 0xf4
 8002f38:	0018      	movs	r0, r3
 8002f3a:	f7ff feb9 	bl	8002cb0 <I2C_Write>

  BMP280_ReadCalib();
 8002f3e:	f7ff ff29 	bl	8002d94 <BMP280_ReadCalib>

  uint8_t id = 0;
 8002f42:	1dfb      	adds	r3, r7, #7
 8002f44:	2200      	movs	r2, #0
 8002f46:	701a      	strb	r2, [r3, #0]
  if (I2C_Read(bmp_addr, BMP280_REG_ID, &id, 1) != HAL_OK)
 8002f48:	4b0d      	ldr	r3, [pc, #52]	@ (8002f80 <BMP280_Init_Sensor+0x78>)
 8002f4a:	8818      	ldrh	r0, [r3, #0]
 8002f4c:	1dfa      	adds	r2, r7, #7
 8002f4e:	2301      	movs	r3, #1
 8002f50:	21d0      	movs	r1, #208	@ 0xd0
 8002f52:	f7ff fe6f 	bl	8002c34 <I2C_Read>
 8002f56:	1e03      	subs	r3, r0, #0
 8002f58:	d001      	beq.n	8002f5e <BMP280_Init_Sensor+0x56>
    return 0;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	e00b      	b.n	8002f76 <BMP280_Init_Sensor+0x6e>
  return (id == 0x58 || id == 0x60) ? 1 : 0;
 8002f5e:	1dfb      	adds	r3, r7, #7
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	2b58      	cmp	r3, #88	@ 0x58
 8002f64:	d003      	beq.n	8002f6e <BMP280_Init_Sensor+0x66>
 8002f66:	1dfb      	adds	r3, r7, #7
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	2b60      	cmp	r3, #96	@ 0x60
 8002f6c:	d101      	bne.n	8002f72 <BMP280_Init_Sensor+0x6a>
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e000      	b.n	8002f74 <BMP280_Init_Sensor+0x6c>
 8002f72:	2300      	movs	r3, #0
 8002f74:	b2db      	uxtb	r3, r3
}
 8002f76:	0018      	movs	r0, r3
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	b002      	add	sp, #8
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	46c0      	nop			@ (mov r8, r8)
 8002f80:	20000000 	.word	0x20000000

08002f84 <BMP280_ReadRaw>:

static void BMP280_ReadRaw(int32_t *rawT, int32_t *rawP)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  uint8_t d[6];
  if (I2C_Read(bmp_addr, BMP280_REG_PRESS_MSB, d, 6) != HAL_OK)
 8002f8e:	4b18      	ldr	r3, [pc, #96]	@ (8002ff0 <BMP280_ReadRaw+0x6c>)
 8002f90:	8818      	ldrh	r0, [r3, #0]
 8002f92:	2308      	movs	r3, #8
 8002f94:	18fa      	adds	r2, r7, r3
 8002f96:	2306      	movs	r3, #6
 8002f98:	21f7      	movs	r1, #247	@ 0xf7
 8002f9a:	f7ff fe4b 	bl	8002c34 <I2C_Read>
 8002f9e:	1e03      	subs	r3, r0, #0
 8002fa0:	d006      	beq.n	8002fb0 <BMP280_ReadRaw+0x2c>
  {
    *rawT = 0;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	601a      	str	r2, [r3, #0]
    *rawP = 0;
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	2200      	movs	r2, #0
 8002fac:	601a      	str	r2, [r3, #0]
 8002fae:	e01c      	b.n	8002fea <BMP280_ReadRaw+0x66>
    return;
  }
  *rawP = (int32_t)((d[0] << 12) | (d[1] << 4) | (d[2] >> 4));
 8002fb0:	2108      	movs	r1, #8
 8002fb2:	187b      	adds	r3, r7, r1
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	031a      	lsls	r2, r3, #12
 8002fb8:	187b      	adds	r3, r7, r1
 8002fba:	785b      	ldrb	r3, [r3, #1]
 8002fbc:	011b      	lsls	r3, r3, #4
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	187a      	adds	r2, r7, r1
 8002fc2:	7892      	ldrb	r2, [r2, #2]
 8002fc4:	0912      	lsrs	r2, r2, #4
 8002fc6:	b2d2      	uxtb	r2, r2
 8002fc8:	431a      	orrs	r2, r3
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	601a      	str	r2, [r3, #0]
  *rawT = (int32_t)((d[3] << 12) | (d[4] << 4) | (d[5] >> 4));
 8002fce:	187b      	adds	r3, r7, r1
 8002fd0:	78db      	ldrb	r3, [r3, #3]
 8002fd2:	031a      	lsls	r2, r3, #12
 8002fd4:	187b      	adds	r3, r7, r1
 8002fd6:	791b      	ldrb	r3, [r3, #4]
 8002fd8:	011b      	lsls	r3, r3, #4
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	187a      	adds	r2, r7, r1
 8002fde:	7952      	ldrb	r2, [r2, #5]
 8002fe0:	0912      	lsrs	r2, r2, #4
 8002fe2:	b2d2      	uxtb	r2, r2
 8002fe4:	431a      	orrs	r2, r3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	601a      	str	r2, [r3, #0]
}
 8002fea:	46bd      	mov	sp, r7
 8002fec:	b004      	add	sp, #16
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	20000000 	.word	0x20000000

08002ff4 <BMP280_Compensate_T_x100>:

/* temperature x100 */
static int32_t BMP280_Compensate_T_x100(int32_t adc_T)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  int32_t var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) * ((int32_t)dig_T2)) >> 11;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	10da      	asrs	r2, r3, #3
 8003000:	4b15      	ldr	r3, [pc, #84]	@ (8003058 <BMP280_Compensate_T_x100+0x64>)
 8003002:	881b      	ldrh	r3, [r3, #0]
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	4a14      	ldr	r2, [pc, #80]	@ (800305c <BMP280_Compensate_T_x100+0x68>)
 800300a:	2100      	movs	r1, #0
 800300c:	5e52      	ldrsh	r2, [r2, r1]
 800300e:	4353      	muls	r3, r2
 8003010:	12db      	asrs	r3, r3, #11
 8003012:	60fb      	str	r3, [r7, #12]
  int32_t var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) * ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) * ((int32_t)dig_T3)) >> 14;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	111b      	asrs	r3, r3, #4
 8003018:	4a0f      	ldr	r2, [pc, #60]	@ (8003058 <BMP280_Compensate_T_x100+0x64>)
 800301a:	8812      	ldrh	r2, [r2, #0]
 800301c:	1a9b      	subs	r3, r3, r2
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	1112      	asrs	r2, r2, #4
 8003022:	490d      	ldr	r1, [pc, #52]	@ (8003058 <BMP280_Compensate_T_x100+0x64>)
 8003024:	8809      	ldrh	r1, [r1, #0]
 8003026:	1a52      	subs	r2, r2, r1
 8003028:	4353      	muls	r3, r2
 800302a:	131b      	asrs	r3, r3, #12
 800302c:	4a0c      	ldr	r2, [pc, #48]	@ (8003060 <BMP280_Compensate_T_x100+0x6c>)
 800302e:	2100      	movs	r1, #0
 8003030:	5e52      	ldrsh	r2, [r2, r1]
 8003032:	4353      	muls	r3, r2
 8003034:	139b      	asrs	r3, r3, #14
 8003036:	60bb      	str	r3, [r7, #8]
  t_fine = var1 + var2;
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	18d2      	adds	r2, r2, r3
 800303e:	4b09      	ldr	r3, [pc, #36]	@ (8003064 <BMP280_Compensate_T_x100+0x70>)
 8003040:	601a      	str	r2, [r3, #0]
  return (t_fine * 5 + 128) >> 8;
 8003042:	4b08      	ldr	r3, [pc, #32]	@ (8003064 <BMP280_Compensate_T_x100+0x70>)
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	0013      	movs	r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	189b      	adds	r3, r3, r2
 800304c:	3380      	adds	r3, #128	@ 0x80
 800304e:	121b      	asrs	r3, r3, #8
}
 8003050:	0018      	movs	r0, r3
 8003052:	46bd      	mov	sp, r7
 8003054:	b004      	add	sp, #16
 8003056:	bd80      	pop	{r7, pc}
 8003058:	2000028c 	.word	0x2000028c
 800305c:	2000028e 	.word	0x2000028e
 8003060:	20000290 	.word	0x20000290
 8003064:	200002a4 	.word	0x200002a4

08003068 <BMP280_Compensate_P_Pa>:

/* pressure in Pa-ish (good for display) */
static uint32_t BMP280_Compensate_P_Pa(int32_t adc_P)
{
 8003068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800306a:	b0af      	sub	sp, #188	@ 0xbc
 800306c:	af00      	add	r7, sp, #0
 800306e:	239c      	movs	r3, #156	@ 0x9c
 8003070:	18fb      	adds	r3, r7, r3
 8003072:	6018      	str	r0, [r3, #0]
  int64_t var1 = (int64_t)t_fine - 128000;
 8003074:	4bd3      	ldr	r3, [pc, #844]	@ (80033c4 <BMP280_Compensate_P_Pa+0x35c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	001c      	movs	r4, r3
 800307a:	17db      	asrs	r3, r3, #31
 800307c:	001d      	movs	r5, r3
 800307e:	4ad2      	ldr	r2, [pc, #840]	@ (80033c8 <BMP280_Compensate_P_Pa+0x360>)
 8003080:	2301      	movs	r3, #1
 8003082:	425b      	negs	r3, r3
 8003084:	1912      	adds	r2, r2, r4
 8003086:	416b      	adcs	r3, r5
 8003088:	24b0      	movs	r4, #176	@ 0xb0
 800308a:	1939      	adds	r1, r7, r4
 800308c:	600a      	str	r2, [r1, #0]
 800308e:	604b      	str	r3, [r1, #4]
  int64_t var2 = var1 * var1 * (int64_t)dig_P6;
 8003090:	193b      	adds	r3, r7, r4
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	1939      	adds	r1, r7, r4
 8003098:	6808      	ldr	r0, [r1, #0]
 800309a:	6849      	ldr	r1, [r1, #4]
 800309c:	f7fd fa48 	bl	8000530 <__aeabi_lmul>
 80030a0:	0002      	movs	r2, r0
 80030a2:	000b      	movs	r3, r1
 80030a4:	0010      	movs	r0, r2
 80030a6:	0019      	movs	r1, r3
 80030a8:	4bc8      	ldr	r3, [pc, #800]	@ (80033cc <BMP280_Compensate_P_Pa+0x364>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	5e9b      	ldrsh	r3, [r3, r2]
 80030ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80030b0:	17db      	asrs	r3, r3, #31
 80030b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80030b4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80030b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030b8:	f7fd fa3a 	bl	8000530 <__aeabi_lmul>
 80030bc:	0002      	movs	r2, r0
 80030be:	000b      	movs	r3, r1
 80030c0:	25a8      	movs	r5, #168	@ 0xa8
 80030c2:	1979      	adds	r1, r7, r5
 80030c4:	600a      	str	r2, [r1, #0]
 80030c6:	604b      	str	r3, [r1, #4]
  var2 = var2 + ((var1 * (int64_t)dig_P5) << 17);
 80030c8:	4bc1      	ldr	r3, [pc, #772]	@ (80033d0 <BMP280_Compensate_P_Pa+0x368>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	5e9b      	ldrsh	r3, [r3, r2]
 80030ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030d0:	17db      	asrs	r3, r3, #31
 80030d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030d4:	193b      	adds	r3, r7, r4
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80030dc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80030de:	f7fd fa27 	bl	8000530 <__aeabi_lmul>
 80030e2:	0002      	movs	r2, r0
 80030e4:	000b      	movs	r3, r1
 80030e6:	0bd1      	lsrs	r1, r2, #15
 80030e8:	468c      	mov	ip, r1
 80030ea:	0458      	lsls	r0, r3, #17
 80030ec:	2694      	movs	r6, #148	@ 0x94
 80030ee:	19b9      	adds	r1, r7, r6
 80030f0:	6008      	str	r0, [r1, #0]
 80030f2:	19b8      	adds	r0, r7, r6
 80030f4:	6800      	ldr	r0, [r0, #0]
 80030f6:	4661      	mov	r1, ip
 80030f8:	4308      	orrs	r0, r1
 80030fa:	19b9      	adds	r1, r7, r6
 80030fc:	6008      	str	r0, [r1, #0]
 80030fe:	0453      	lsls	r3, r2, #17
 8003100:	2190      	movs	r1, #144	@ 0x90
 8003102:	187a      	adds	r2, r7, r1
 8003104:	6013      	str	r3, [r2, #0]
 8003106:	197b      	adds	r3, r7, r5
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	1879      	adds	r1, r7, r1
 800310e:	6808      	ldr	r0, [r1, #0]
 8003110:	6849      	ldr	r1, [r1, #4]
 8003112:	1812      	adds	r2, r2, r0
 8003114:	414b      	adcs	r3, r1
 8003116:	1979      	adds	r1, r7, r5
 8003118:	600a      	str	r2, [r1, #0]
 800311a:	604b      	str	r3, [r1, #4]
  var2 = var2 + (((int64_t)dig_P4) << 35);
 800311c:	4bad      	ldr	r3, [pc, #692]	@ (80033d4 <BMP280_Compensate_P_Pa+0x36c>)
 800311e:	2200      	movs	r2, #0
 8003120:	5e9b      	ldrsh	r3, [r3, r2]
 8003122:	643b      	str	r3, [r7, #64]	@ 0x40
 8003124:	17db      	asrs	r3, r3, #31
 8003126:	647b      	str	r3, [r7, #68]	@ 0x44
 8003128:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800312e:	2300      	movs	r3, #0
 8003130:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003132:	197b      	adds	r3, r7, r5
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800313a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800313c:	1812      	adds	r2, r2, r0
 800313e:	414b      	adcs	r3, r1
 8003140:	1979      	adds	r1, r7, r5
 8003142:	600a      	str	r2, [r1, #0]
 8003144:	604b      	str	r3, [r1, #4]
  var1 = ((var1 * var1 * (int64_t)dig_P3) >> 8) + ((var1 * (int64_t)dig_P2) << 12);
 8003146:	193b      	adds	r3, r7, r4
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	1939      	adds	r1, r7, r4
 800314e:	6808      	ldr	r0, [r1, #0]
 8003150:	6849      	ldr	r1, [r1, #4]
 8003152:	f7fd f9ed 	bl	8000530 <__aeabi_lmul>
 8003156:	0002      	movs	r2, r0
 8003158:	000b      	movs	r3, r1
 800315a:	0010      	movs	r0, r2
 800315c:	0019      	movs	r1, r3
 800315e:	4b9e      	ldr	r3, [pc, #632]	@ (80033d8 <BMP280_Compensate_P_Pa+0x370>)
 8003160:	2200      	movs	r2, #0
 8003162:	5e9b      	ldrsh	r3, [r3, r2]
 8003164:	633b      	str	r3, [r7, #48]	@ 0x30
 8003166:	17db      	asrs	r3, r3, #31
 8003168:	637b      	str	r3, [r7, #52]	@ 0x34
 800316a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800316c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800316e:	f7fd f9df 	bl	8000530 <__aeabi_lmul>
 8003172:	0002      	movs	r2, r0
 8003174:	000b      	movs	r3, r1
 8003176:	0619      	lsls	r1, r3, #24
 8003178:	0a10      	lsrs	r0, r2, #8
 800317a:	2588      	movs	r5, #136	@ 0x88
 800317c:	197e      	adds	r6, r7, r5
 800317e:	6030      	str	r0, [r6, #0]
 8003180:	1978      	adds	r0, r7, r5
 8003182:	6800      	ldr	r0, [r0, #0]
 8003184:	4308      	orrs	r0, r1
 8003186:	1979      	adds	r1, r7, r5
 8003188:	6008      	str	r0, [r1, #0]
 800318a:	121b      	asrs	r3, r3, #8
 800318c:	228c      	movs	r2, #140	@ 0x8c
 800318e:	18ba      	adds	r2, r7, r2
 8003190:	6013      	str	r3, [r2, #0]
 8003192:	4b92      	ldr	r3, [pc, #584]	@ (80033dc <BMP280_Compensate_P_Pa+0x374>)
 8003194:	2200      	movs	r2, #0
 8003196:	5e9b      	ldrsh	r3, [r3, r2]
 8003198:	62bb      	str	r3, [r7, #40]	@ 0x28
 800319a:	17db      	asrs	r3, r3, #31
 800319c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800319e:	193b      	adds	r3, r7, r4
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80031a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80031a8:	f7fd f9c2 	bl	8000530 <__aeabi_lmul>
 80031ac:	0002      	movs	r2, r0
 80031ae:	000b      	movs	r3, r1
 80031b0:	0d11      	lsrs	r1, r2, #20
 80031b2:	468c      	mov	ip, r1
 80031b4:	0318      	lsls	r0, r3, #12
 80031b6:	2684      	movs	r6, #132	@ 0x84
 80031b8:	19b9      	adds	r1, r7, r6
 80031ba:	6008      	str	r0, [r1, #0]
 80031bc:	19b8      	adds	r0, r7, r6
 80031be:	6800      	ldr	r0, [r0, #0]
 80031c0:	4661      	mov	r1, ip
 80031c2:	4308      	orrs	r0, r1
 80031c4:	19b9      	adds	r1, r7, r6
 80031c6:	6008      	str	r0, [r1, #0]
 80031c8:	0313      	lsls	r3, r2, #12
 80031ca:	2180      	movs	r1, #128	@ 0x80
 80031cc:	187a      	adds	r2, r7, r1
 80031ce:	6013      	str	r3, [r2, #0]
 80031d0:	197b      	adds	r3, r7, r5
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	1879      	adds	r1, r7, r1
 80031d8:	6808      	ldr	r0, [r1, #0]
 80031da:	6849      	ldr	r1, [r1, #4]
 80031dc:	1812      	adds	r2, r2, r0
 80031de:	414b      	adcs	r3, r1
 80031e0:	1939      	adds	r1, r7, r4
 80031e2:	600a      	str	r2, [r1, #0]
 80031e4:	604b      	str	r3, [r1, #4]
  var1 = (((((int64_t)1) << 47) + var1) * (int64_t)dig_P1) >> 33;
 80031e6:	193b      	adds	r3, r7, r4
 80031e8:	6818      	ldr	r0, [r3, #0]
 80031ea:	6859      	ldr	r1, [r3, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	2380      	movs	r3, #128	@ 0x80
 80031f0:	021b      	lsls	r3, r3, #8
 80031f2:	1880      	adds	r0, r0, r2
 80031f4:	4159      	adcs	r1, r3
 80031f6:	4b7a      	ldr	r3, [pc, #488]	@ (80033e0 <BMP280_Compensate_P_Pa+0x378>)
 80031f8:	881b      	ldrh	r3, [r3, #0]
 80031fa:	623b      	str	r3, [r7, #32]
 80031fc:	2300      	movs	r3, #0
 80031fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003200:	6a3a      	ldr	r2, [r7, #32]
 8003202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003204:	f7fd f994 	bl	8000530 <__aeabi_lmul>
 8003208:	0002      	movs	r2, r0
 800320a:	000b      	movs	r3, r1
 800320c:	1059      	asrs	r1, r3, #1
 800320e:	1938      	adds	r0, r7, r4
 8003210:	6001      	str	r1, [r0, #0]
 8003212:	17db      	asrs	r3, r3, #31
 8003214:	21b4      	movs	r1, #180	@ 0xb4
 8003216:	187a      	adds	r2, r7, r1
 8003218:	6013      	str	r3, [r2, #0]
  if (var1 == 0)
 800321a:	193b      	adds	r3, r7, r4
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	187b      	adds	r3, r7, r1
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	431a      	orrs	r2, r3
 8003224:	d101      	bne.n	800322a <BMP280_Compensate_P_Pa+0x1c2>
    return 0;
 8003226:	2300      	movs	r3, #0
 8003228:	e0c8      	b.n	80033bc <BMP280_Compensate_P_Pa+0x354>

  int64_t p = 1048576 - adc_P;
 800322a:	239c      	movs	r3, #156	@ 0x9c
 800322c:	18fb      	adds	r3, r7, r3
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	2380      	movs	r3, #128	@ 0x80
 8003232:	035b      	lsls	r3, r3, #13
 8003234:	1a9b      	subs	r3, r3, r2
 8003236:	24a0      	movs	r4, #160	@ 0xa0
 8003238:	193a      	adds	r2, r7, r4
 800323a:	6013      	str	r3, [r2, #0]
 800323c:	17db      	asrs	r3, r3, #31
 800323e:	25a4      	movs	r5, #164	@ 0xa4
 8003240:	197a      	adds	r2, r7, r5
 8003242:	6013      	str	r3, [r2, #0]
  p = (((p << 31) - var2) * 3125) / var1;
 8003244:	193b      	adds	r3, r7, r4
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	105b      	asrs	r3, r3, #1
 800324a:	61fb      	str	r3, [r7, #28]
 800324c:	193b      	adds	r3, r7, r4
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	07db      	lsls	r3, r3, #31
 8003252:	61bb      	str	r3, [r7, #24]
 8003254:	23a8      	movs	r3, #168	@ 0xa8
 8003256:	18fa      	adds	r2, r7, r3
 8003258:	6853      	ldr	r3, [r2, #4]
 800325a:	6812      	ldr	r2, [r2, #0]
 800325c:	69b8      	ldr	r0, [r7, #24]
 800325e:	69f9      	ldr	r1, [r7, #28]
 8003260:	1a80      	subs	r0, r0, r2
 8003262:	4199      	sbcs	r1, r3
 8003264:	4a5f      	ldr	r2, [pc, #380]	@ (80033e4 <BMP280_Compensate_P_Pa+0x37c>)
 8003266:	2300      	movs	r3, #0
 8003268:	f7fd f962 	bl	8000530 <__aeabi_lmul>
 800326c:	0002      	movs	r2, r0
 800326e:	000b      	movs	r3, r1
 8003270:	0010      	movs	r0, r2
 8003272:	0019      	movs	r1, r3
 8003274:	26b0      	movs	r6, #176	@ 0xb0
 8003276:	19ba      	adds	r2, r7, r6
 8003278:	6853      	ldr	r3, [r2, #4]
 800327a:	6812      	ldr	r2, [r2, #0]
 800327c:	f7fd f914 	bl	80004a8 <__aeabi_ldivmod>
 8003280:	0002      	movs	r2, r0
 8003282:	000b      	movs	r3, r1
 8003284:	1939      	adds	r1, r7, r4
 8003286:	600a      	str	r2, [r1, #0]
 8003288:	604b      	str	r3, [r1, #4]
  var1 = (((int64_t)dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 800328a:	4b57      	ldr	r3, [pc, #348]	@ (80033e8 <BMP280_Compensate_P_Pa+0x380>)
 800328c:	2200      	movs	r2, #0
 800328e:	5e9b      	ldrsh	r3, [r3, r2]
 8003290:	613b      	str	r3, [r7, #16]
 8003292:	17db      	asrs	r3, r3, #31
 8003294:	617b      	str	r3, [r7, #20]
 8003296:	197a      	adds	r2, r7, r5
 8003298:	6813      	ldr	r3, [r2, #0]
 800329a:	04da      	lsls	r2, r3, #19
 800329c:	1939      	adds	r1, r7, r4
 800329e:	680b      	ldr	r3, [r1, #0]
 80032a0:	0b5b      	lsrs	r3, r3, #13
 80032a2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80032a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032a6:	4313      	orrs	r3, r2
 80032a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80032aa:	197a      	adds	r2, r7, r5
 80032ac:	6813      	ldr	r3, [r2, #0]
 80032ae:	135b      	asrs	r3, r3, #13
 80032b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80032b2:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80032b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80032b6:	6938      	ldr	r0, [r7, #16]
 80032b8:	6979      	ldr	r1, [r7, #20]
 80032ba:	f7fd f939 	bl	8000530 <__aeabi_lmul>
 80032be:	0002      	movs	r2, r0
 80032c0:	000b      	movs	r3, r1
 80032c2:	0010      	movs	r0, r2
 80032c4:	0019      	movs	r1, r3
 80032c6:	197a      	adds	r2, r7, r5
 80032c8:	6813      	ldr	r3, [r2, #0]
 80032ca:	04da      	lsls	r2, r3, #19
 80032cc:	193b      	adds	r3, r7, r4
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	0b5b      	lsrs	r3, r3, #13
 80032d2:	673b      	str	r3, [r7, #112]	@ 0x70
 80032d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80032d6:	4313      	orrs	r3, r2
 80032d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80032da:	197a      	adds	r2, r7, r5
 80032dc:	6813      	ldr	r3, [r2, #0]
 80032de:	135b      	asrs	r3, r3, #13
 80032e0:	677b      	str	r3, [r7, #116]	@ 0x74
 80032e2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80032e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032e6:	f7fd f923 	bl	8000530 <__aeabi_lmul>
 80032ea:	0002      	movs	r2, r0
 80032ec:	000b      	movs	r3, r1
 80032ee:	01d8      	lsls	r0, r3, #7
 80032f0:	0e51      	lsrs	r1, r2, #25
 80032f2:	4301      	orrs	r1, r0
 80032f4:	19b8      	adds	r0, r7, r6
 80032f6:	6001      	str	r1, [r0, #0]
 80032f8:	165b      	asrs	r3, r3, #25
 80032fa:	22b4      	movs	r2, #180	@ 0xb4
 80032fc:	18ba      	adds	r2, r7, r2
 80032fe:	6013      	str	r3, [r2, #0]
  var2 = (((int64_t)dig_P8) * p) >> 19;
 8003300:	4b3a      	ldr	r3, [pc, #232]	@ (80033ec <BMP280_Compensate_P_Pa+0x384>)
 8003302:	2200      	movs	r2, #0
 8003304:	5e9b      	ldrsh	r3, [r3, r2]
 8003306:	60bb      	str	r3, [r7, #8]
 8003308:	17db      	asrs	r3, r3, #31
 800330a:	60fb      	str	r3, [r7, #12]
 800330c:	193a      	adds	r2, r7, r4
 800330e:	6853      	ldr	r3, [r2, #4]
 8003310:	6812      	ldr	r2, [r2, #0]
 8003312:	68b8      	ldr	r0, [r7, #8]
 8003314:	68f9      	ldr	r1, [r7, #12]
 8003316:	f7fd f90b 	bl	8000530 <__aeabi_lmul>
 800331a:	0002      	movs	r2, r0
 800331c:	000b      	movs	r3, r1
 800331e:	0359      	lsls	r1, r3, #13
 8003320:	0cd0      	lsrs	r0, r2, #19
 8003322:	4301      	orrs	r1, r0
 8003324:	25a8      	movs	r5, #168	@ 0xa8
 8003326:	1978      	adds	r0, r7, r5
 8003328:	6001      	str	r1, [r0, #0]
 800332a:	14db      	asrs	r3, r3, #19
 800332c:	22ac      	movs	r2, #172	@ 0xac
 800332e:	18ba      	adds	r2, r7, r2
 8003330:	6013      	str	r3, [r2, #0]
  p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7) << 4);
 8003332:	193b      	adds	r3, r7, r4
 8003334:	6818      	ldr	r0, [r3, #0]
 8003336:	6859      	ldr	r1, [r3, #4]
 8003338:	19bb      	adds	r3, r7, r6
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	1880      	adds	r0, r0, r2
 8003340:	4159      	adcs	r1, r3
 8003342:	197b      	adds	r3, r7, r5
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	1812      	adds	r2, r2, r0
 800334a:	414b      	adcs	r3, r1
 800334c:	0619      	lsls	r1, r3, #24
 800334e:	0a10      	lsrs	r0, r2, #8
 8003350:	66b8      	str	r0, [r7, #104]	@ 0x68
 8003352:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8003354:	4308      	orrs	r0, r1
 8003356:	66b8      	str	r0, [r7, #104]	@ 0x68
 8003358:	121b      	asrs	r3, r3, #8
 800335a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800335c:	4b24      	ldr	r3, [pc, #144]	@ (80033f0 <BMP280_Compensate_P_Pa+0x388>)
 800335e:	2200      	movs	r2, #0
 8003360:	5e9b      	ldrsh	r3, [r3, r2]
 8003362:	603b      	str	r3, [r7, #0]
 8003364:	17db      	asrs	r3, r3, #31
 8003366:	607b      	str	r3, [r7, #4]
 8003368:	6839      	ldr	r1, [r7, #0]
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	000b      	movs	r3, r1
 800336e:	0f1b      	lsrs	r3, r3, #28
 8003370:	0010      	movs	r0, r2
 8003372:	0100      	lsls	r0, r0, #4
 8003374:	6678      	str	r0, [r7, #100]	@ 0x64
 8003376:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003378:	4318      	orrs	r0, r3
 800337a:	6678      	str	r0, [r7, #100]	@ 0x64
 800337c:	000b      	movs	r3, r1
 800337e:	011b      	lsls	r3, r3, #4
 8003380:	663b      	str	r3, [r7, #96]	@ 0x60
 8003382:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003384:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003386:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003388:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800338a:	1812      	adds	r2, r2, r0
 800338c:	414b      	adcs	r3, r1
 800338e:	1939      	adds	r1, r7, r4
 8003390:	600a      	str	r2, [r1, #0]
 8003392:	604b      	str	r3, [r1, #4]

  return (uint32_t)(p / 256);
 8003394:	193b      	adds	r3, r7, r4
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	da03      	bge.n	80033a6 <BMP280_Compensate_P_Pa+0x33e>
 800339e:	20ff      	movs	r0, #255	@ 0xff
 80033a0:	2100      	movs	r1, #0
 80033a2:	1812      	adds	r2, r2, r0
 80033a4:	414b      	adcs	r3, r1
 80033a6:	0619      	lsls	r1, r3, #24
 80033a8:	0a10      	lsrs	r0, r2, #8
 80033aa:	65b8      	str	r0, [r7, #88]	@ 0x58
 80033ac:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80033ae:	4308      	orrs	r0, r1
 80033b0:	65b8      	str	r0, [r7, #88]	@ 0x58
 80033b2:	121b      	asrs	r3, r3, #8
 80033b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80033b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80033b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033ba:	0013      	movs	r3, r2
}
 80033bc:	0018      	movs	r0, r3
 80033be:	46bd      	mov	sp, r7
 80033c0:	b02f      	add	sp, #188	@ 0xbc
 80033c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033c4:	200002a4 	.word	0x200002a4
 80033c8:	fffe0c00 	.word	0xfffe0c00
 80033cc:	2000029c 	.word	0x2000029c
 80033d0:	2000029a 	.word	0x2000029a
 80033d4:	20000298 	.word	0x20000298
 80033d8:	20000296 	.word	0x20000296
 80033dc:	20000294 	.word	0x20000294
 80033e0:	20000292 	.word	0x20000292
 80033e4:	00000c35 	.word	0x00000c35
 80033e8:	200002a2 	.word	0x200002a2
 80033ec:	200002a0 	.word	0x200002a0
 80033f0:	2000029e 	.word	0x2000029e

080033f4 <Ultrasonic_ReadOnce_x100>:

/* ===================== Ultrasonic: atomic read + improved timing =========== */
static int32_t Ultrasonic_ReadOnce_x100(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b086      	sub	sp, #24
 80033f8:	af00      	add	r7, sp, #0
  vTaskSuspendAll();
 80033fa:	f005 fe67 	bl	80090cc <vTaskSuspendAll>

  /* Ensure TRIG is LOW first (stabilizare) */
  HAL_GPIO_WritePin(US_TRIG_PORT, US_TRIG_PIN, GPIO_PIN_RESET);
 80033fe:	23a0      	movs	r3, #160	@ 0xa0
 8003400:	05db      	lsls	r3, r3, #23
 8003402:	2200      	movs	r2, #0
 8003404:	2102      	movs	r1, #2
 8003406:	0018      	movs	r0, r3
 8003408:	f001 fa99 	bl	800493e <HAL_GPIO_WritePin>
  delay_us(10); /* delay pentru stabilizare - mrit pentru siguran */
 800340c:	200a      	movs	r0, #10
 800340e:	f7ff fbf7 	bl	8002c00 <delay_us>

  /* Generate trigger pulse */
  HAL_GPIO_WritePin(US_TRIG_PORT, US_TRIG_PIN, GPIO_PIN_SET);
 8003412:	23a0      	movs	r3, #160	@ 0xa0
 8003414:	05db      	lsls	r3, r3, #23
 8003416:	2201      	movs	r2, #1
 8003418:	2102      	movs	r1, #2
 800341a:	0018      	movs	r0, r3
 800341c:	f001 fa8f 	bl	800493e <HAL_GPIO_WritePin>
  delay_us(US_TRIG_PULSE_US); /* 10-12us pulse */
 8003420:	200c      	movs	r0, #12
 8003422:	f7ff fbed 	bl	8002c00 <delay_us>
  HAL_GPIO_WritePin(US_TRIG_PORT, US_TRIG_PIN, GPIO_PIN_RESET);
 8003426:	23a0      	movs	r3, #160	@ 0xa0
 8003428:	05db      	lsls	r3, r3, #23
 800342a:	2200      	movs	r2, #0
 800342c:	2102      	movs	r1, #2
 800342e:	0018      	movs	r0, r3
 8003430:	f001 fa85 	bl	800493e <HAL_GPIO_WritePin>

  /* Small delay after trigger - some sensors need this */
  delay_us(5);
 8003434:	2005      	movs	r0, #5
 8003436:	f7ff fbe3 	bl	8002c00 <delay_us>

  /* Wait for ECHO to go HIGH (sensor ready) */
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 800343a:	4b2f      	ldr	r3, [pc, #188]	@ (80034f8 <Ultrasonic_ReadOnce_x100+0x104>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2200      	movs	r2, #0
 8003440:	625a      	str	r2, [r3, #36]	@ 0x24
  uint32_t timeout_us = US_ECHO_TIMEOUT_US;
 8003442:	4b2e      	ldr	r3, [pc, #184]	@ (80034fc <Ultrasonic_ReadOnce_x100+0x108>)
 8003444:	617b      	str	r3, [r7, #20]
  uint32_t wait_start = __HAL_TIM_GET_COUNTER(&htim2);
 8003446:	4b2c      	ldr	r3, [pc, #176]	@ (80034f8 <Ultrasonic_ReadOnce_x100+0x104>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344c:	613b      	str	r3, [r7, #16]

  while (HAL_GPIO_ReadPin(US_ECHO_PORT, US_ECHO_PIN) == GPIO_PIN_RESET)
 800344e:	e00c      	b.n	800346a <Ultrasonic_ReadOnce_x100+0x76>
  {
    uint32_t elapsed = __HAL_TIM_GET_COUNTER(&htim2);
 8003450:	4b29      	ldr	r3, [pc, #164]	@ (80034f8 <Ultrasonic_ReadOnce_x100+0x104>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003456:	603b      	str	r3, [r7, #0]
    if (elapsed > timeout_us)
 8003458:	683a      	ldr	r2, [r7, #0]
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	429a      	cmp	r2, r3
 800345e:	d904      	bls.n	800346a <Ultrasonic_ReadOnce_x100+0x76>
    {
      xTaskResumeAll();
 8003460:	f005 fe40 	bl	80090e4 <xTaskResumeAll>
      return -2; /* Timeout: ECHO nu a rspuns (nu s-a ridicat la HIGH) */
 8003464:	2302      	movs	r3, #2
 8003466:	425b      	negs	r3, r3
 8003468:	e042      	b.n	80034f0 <Ultrasonic_ReadOnce_x100+0xfc>
  while (HAL_GPIO_ReadPin(US_ECHO_PORT, US_ECHO_PIN) == GPIO_PIN_RESET)
 800346a:	23a0      	movs	r3, #160	@ 0xa0
 800346c:	05db      	lsls	r3, r3, #23
 800346e:	2110      	movs	r1, #16
 8003470:	0018      	movs	r0, r3
 8003472:	f001 fa47 	bl	8004904 <HAL_GPIO_ReadPin>
 8003476:	1e03      	subs	r3, r0, #0
 8003478:	d0ea      	beq.n	8003450 <Ultrasonic_ReadOnce_x100+0x5c>
    }
  }

  /* ECHO went HIGH - measure duration */
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 800347a:	4b1f      	ldr	r3, [pc, #124]	@ (80034f8 <Ultrasonic_ReadOnce_x100+0x104>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2200      	movs	r2, #0
 8003480:	625a      	str	r2, [r3, #36]	@ 0x24
  timeout_us = US_ECHO_HIGH_TIMEOUT_US;
 8003482:	4b1f      	ldr	r3, [pc, #124]	@ (8003500 <Ultrasonic_ReadOnce_x100+0x10c>)
 8003484:	617b      	str	r3, [r7, #20]

  while (HAL_GPIO_ReadPin(US_ECHO_PORT, US_ECHO_PIN) == GPIO_PIN_SET)
 8003486:	e00c      	b.n	80034a2 <Ultrasonic_ReadOnce_x100+0xae>
  {
    uint32_t elapsed = __HAL_TIM_GET_COUNTER(&htim2);
 8003488:	4b1b      	ldr	r3, [pc, #108]	@ (80034f8 <Ultrasonic_ReadOnce_x100+0x104>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348e:	607b      	str	r3, [r7, #4]
    if (elapsed > timeout_us)
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	429a      	cmp	r2, r3
 8003496:	d904      	bls.n	80034a2 <Ultrasonic_ReadOnce_x100+0xae>
    {
      xTaskResumeAll();
 8003498:	f005 fe24 	bl	80090e4 <xTaskResumeAll>
      return -3; /* Timeout: ECHO prea lung ( eroare sau obiect foarte departe) */
 800349c:	2303      	movs	r3, #3
 800349e:	425b      	negs	r3, r3
 80034a0:	e026      	b.n	80034f0 <Ultrasonic_ReadOnce_x100+0xfc>
  while (HAL_GPIO_ReadPin(US_ECHO_PORT, US_ECHO_PIN) == GPIO_PIN_SET)
 80034a2:	23a0      	movs	r3, #160	@ 0xa0
 80034a4:	05db      	lsls	r3, r3, #23
 80034a6:	2110      	movs	r1, #16
 80034a8:	0018      	movs	r0, r3
 80034aa:	f001 fa2b 	bl	8004904 <HAL_GPIO_ReadPin>
 80034ae:	0003      	movs	r3, r0
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d0e9      	beq.n	8003488 <Ultrasonic_ReadOnce_x100+0x94>
    }
  }

  uint32_t us = __HAL_TIM_GET_COUNTER(&htim2);
 80034b4:	4b10      	ldr	r3, [pc, #64]	@ (80034f8 <Ultrasonic_ReadOnce_x100+0x104>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ba:	60fb      	str	r3, [r7, #12]
  xTaskResumeAll();
 80034bc:	f005 fe12 	bl	80090e4 <xTaskResumeAll>
  /* Convert microseconds to distance (cm x100) */
  /* Formula: distance = (time_us * speed_of_sound) / 2 */
  /* speed_of_sound  343 m/s = 34300 cm/s = 0.0343 cm/us */
  /* distance_cm = (time_us * 0.0343) / 2 = time_us * 0.01715 */
  /* distance_cm_x100 = (time_us * 1715) / 100 = (time_us * 1000) / 582.8  (time_us * 1000) / 583 */
  int32_t dist_x100 = (int32_t)((us * 1000U) / 583U);
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	0013      	movs	r3, r2
 80034c4:	015b      	lsls	r3, r3, #5
 80034c6:	1a9b      	subs	r3, r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	189b      	adds	r3, r3, r2
 80034cc:	00db      	lsls	r3, r3, #3
 80034ce:	490d      	ldr	r1, [pc, #52]	@ (8003504 <Ultrasonic_ReadOnce_x100+0x110>)
 80034d0:	0018      	movs	r0, r3
 80034d2:	f7fc fe35 	bl	8000140 <__udivsi3>
 80034d6:	0003      	movs	r3, r0
 80034d8:	60bb      	str	r3, [r7, #8]

  /* Validate distance */
  if (dist_x100 < US_MIN_VALID_CM_x100 || dist_x100 > US_MAX_VALID_CM_x100)
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	2bc7      	cmp	r3, #199	@ 0xc7
 80034de:	dd03      	ble.n	80034e8 <Ultrasonic_ReadOnce_x100+0xf4>
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	4a09      	ldr	r2, [pc, #36]	@ (8003508 <Ultrasonic_ReadOnce_x100+0x114>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	dd02      	ble.n	80034ee <Ultrasonic_ReadOnce_x100+0xfa>
    return -4; /* Distan n afara limitelor valide */
 80034e8:	2304      	movs	r3, #4
 80034ea:	425b      	negs	r3, r3
 80034ec:	e000      	b.n	80034f0 <Ultrasonic_ReadOnce_x100+0xfc>

  return dist_x100;
 80034ee:	68bb      	ldr	r3, [r7, #8]
}
 80034f0:	0018      	movs	r0, r3
 80034f2:	46bd      	mov	sp, r7
 80034f4:	b006      	add	sp, #24
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	2000024c 	.word	0x2000024c
 80034fc:	00007530 	.word	0x00007530
 8003500:	000186a0 	.word	0x000186a0
 8003504:	00000247 	.word	0x00000247
 8003508:	00009c40 	.word	0x00009c40

0800350c <Ultrasonic_GetDistanceCm_x100>:
        a[j] = t;
      }
}

static int32_t Ultrasonic_GetDistanceCm_x100(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b094      	sub	sp, #80	@ 0x50
 8003510:	af00      	add	r7, sp, #0
  int32_t v[US_READ_RETRIES];
  int valid_count = 0;
 8003512:	2300      	movs	r3, #0
 8003514:	64fb      	str	r3, [r7, #76]	@ 0x4c
  int error_echo_timeout = 0;
 8003516:	2300      	movs	r3, #0
 8003518:	64bb      	str	r3, [r7, #72]	@ 0x48
  int error_echo_high_timeout = 0;
 800351a:	2300      	movs	r3, #0
 800351c:	647b      	str	r3, [r7, #68]	@ 0x44
  int error_invalid_range = 0;
 800351e:	2300      	movs	r3, #0
 8003520:	643b      	str	r3, [r7, #64]	@ 0x40

  /* Facem mai multe ncercri pentru a obine msurtori valide */
  for (int i = 0; i < US_READ_RETRIES; i++)
 8003522:	2300      	movs	r3, #0
 8003524:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003526:	e03a      	b.n	800359e <Ultrasonic_GetDistanceCm_x100+0x92>
  {
    v[i] = Ultrasonic_ReadOnce_x100();
 8003528:	f7ff ff64 	bl	80033f4 <Ultrasonic_ReadOnce_x100>
 800352c:	0001      	movs	r1, r0
 800352e:	2014      	movs	r0, #20
 8003530:	183b      	adds	r3, r7, r0
 8003532:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003534:	0092      	lsls	r2, r2, #2
 8003536:	50d1      	str	r1, [r2, r3]

    if (v[i] > 0)
 8003538:	183b      	adds	r3, r7, r0
 800353a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800353c:	0092      	lsls	r2, r2, #2
 800353e:	58d3      	ldr	r3, [r2, r3]
 8003540:	2b00      	cmp	r3, #0
 8003542:	dd03      	ble.n	800354c <Ultrasonic_GetDistanceCm_x100+0x40>
    {
      valid_count++;
 8003544:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003546:	3301      	adds	r3, #1
 8003548:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800354a:	e01f      	b.n	800358c <Ultrasonic_GetDistanceCm_x100+0x80>
    }
    else if (v[i] == -2)
 800354c:	2314      	movs	r3, #20
 800354e:	18fb      	adds	r3, r7, r3
 8003550:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003552:	0092      	lsls	r2, r2, #2
 8003554:	58d3      	ldr	r3, [r2, r3]
 8003556:	3302      	adds	r3, #2
 8003558:	d103      	bne.n	8003562 <Ultrasonic_GetDistanceCm_x100+0x56>
    {
      error_echo_timeout++; /* ECHO nu s-a ridicat la HIGH */
 800355a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800355c:	3301      	adds	r3, #1
 800355e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003560:	e014      	b.n	800358c <Ultrasonic_GetDistanceCm_x100+0x80>
    }
    else if (v[i] == -3)
 8003562:	2314      	movs	r3, #20
 8003564:	18fb      	adds	r3, r7, r3
 8003566:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003568:	0092      	lsls	r2, r2, #2
 800356a:	58d3      	ldr	r3, [r2, r3]
 800356c:	3303      	adds	r3, #3
 800356e:	d103      	bne.n	8003578 <Ultrasonic_GetDistanceCm_x100+0x6c>
    {
      error_echo_high_timeout++; /* ECHO HIGH prea lung */
 8003570:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003572:	3301      	adds	r3, #1
 8003574:	647b      	str	r3, [r7, #68]	@ 0x44
 8003576:	e009      	b.n	800358c <Ultrasonic_GetDistanceCm_x100+0x80>
    }
    else if (v[i] == -4)
 8003578:	2314      	movs	r3, #20
 800357a:	18fb      	adds	r3, r7, r3
 800357c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800357e:	0092      	lsls	r2, r2, #2
 8003580:	58d3      	ldr	r3, [r2, r3]
 8003582:	3304      	adds	r3, #4
 8003584:	d102      	bne.n	800358c <Ultrasonic_GetDistanceCm_x100+0x80>
    {
      error_invalid_range++; /* Distan n afara limitelor */
 8003586:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003588:	3301      	adds	r3, #1
 800358a:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Delay ntre msurtori pentru stabilizare */
    if (i < US_READ_RETRIES - 1)
 800358c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800358e:	2b03      	cmp	r3, #3
 8003590:	dc02      	bgt.n	8003598 <Ultrasonic_GetDistanceCm_x100+0x8c>
    {
      osDelay(US_MEASURE_DELAY_MS);
 8003592:	201e      	movs	r0, #30
 8003594:	f004 f982 	bl	800789c <osDelay>
  for (int i = 0; i < US_READ_RETRIES; i++)
 8003598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800359a:	3301      	adds	r3, #1
 800359c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800359e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035a0:	2b04      	cmp	r3, #4
 80035a2:	ddc1      	ble.n	8003528 <Ultrasonic_GetDistanceCm_x100+0x1c>
    }
  }

  /* Necesitm cel puin 2 msurtori valide pentru a calcula median */
  if (valid_count < 2)
 80035a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	dc14      	bgt.n	80035d4 <Ultrasonic_GetDistanceCm_x100+0xc8>
  {
    /* Returnm cod de eroare specific pentru diagnosticare */
    if (error_echo_timeout > error_echo_high_timeout && error_echo_timeout > error_invalid_range)
 80035aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80035ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035ae:	429a      	cmp	r2, r3
 80035b0:	dd06      	ble.n	80035c0 <Ultrasonic_GetDistanceCm_x100+0xb4>
 80035b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80035b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035b6:	429a      	cmp	r2, r3
 80035b8:	dd02      	ble.n	80035c0 <Ultrasonic_GetDistanceCm_x100+0xb4>
      return -2; /* Majoritatea erorilor: ECHO nu rspunde */
 80035ba:	2302      	movs	r3, #2
 80035bc:	425b      	negs	r3, r3
 80035be:	e05f      	b.n	8003680 <Ultrasonic_GetDistanceCm_x100+0x174>
    else if (error_echo_high_timeout > error_invalid_range)
 80035c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80035c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035c4:	429a      	cmp	r2, r3
 80035c6:	dd02      	ble.n	80035ce <Ultrasonic_GetDistanceCm_x100+0xc2>
      return -3; /* Majoritatea erorilor: ECHO prea lung */
 80035c8:	2303      	movs	r3, #3
 80035ca:	425b      	negs	r3, r3
 80035cc:	e058      	b.n	8003680 <Ultrasonic_GetDistanceCm_x100+0x174>
    else
      return -4; /* Majoritatea erorilor: distan invalid */
 80035ce:	2304      	movs	r3, #4
 80035d0:	425b      	negs	r3, r3
 80035d2:	e055      	b.n	8003680 <Ultrasonic_GetDistanceCm_x100+0x174>
  }

  /* Sortm doar valorile valide (pozitive) */
  int32_t valid_v[US_READ_RETRIES];
  int idx = 0;
 80035d4:	2300      	movs	r3, #0
 80035d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  for (int i = 0; i < US_READ_RETRIES; i++)
 80035d8:	2300      	movs	r3, #0
 80035da:	637b      	str	r3, [r7, #52]	@ 0x34
 80035dc:	e013      	b.n	8003606 <Ultrasonic_GetDistanceCm_x100+0xfa>
  {
    if (v[i] > 0)
 80035de:	2114      	movs	r1, #20
 80035e0:	187b      	adds	r3, r7, r1
 80035e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80035e4:	0092      	lsls	r2, r2, #2
 80035e6:	58d3      	ldr	r3, [r2, r3]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	dd09      	ble.n	8003600 <Ultrasonic_GetDistanceCm_x100+0xf4>
    {
      valid_v[idx++] = v[i];
 80035ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035ee:	1c5a      	adds	r2, r3, #1
 80035f0:	63ba      	str	r2, [r7, #56]	@ 0x38
 80035f2:	187a      	adds	r2, r7, r1
 80035f4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80035f6:	0089      	lsls	r1, r1, #2
 80035f8:	5889      	ldr	r1, [r1, r2]
 80035fa:	003a      	movs	r2, r7
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	5099      	str	r1, [r3, r2]
  for (int i = 0; i < US_READ_RETRIES; i++)
 8003600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003602:	3301      	adds	r3, #1
 8003604:	637b      	str	r3, [r7, #52]	@ 0x34
 8003606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003608:	2b04      	cmp	r3, #4
 800360a:	dde8      	ble.n	80035de <Ultrasonic_GetDistanceCm_x100+0xd2>
    }
  }

  /* Sortm valorile valide */
  for (int i = 0; i < idx; i++)
 800360c:	2300      	movs	r3, #0
 800360e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003610:	e029      	b.n	8003666 <Ultrasonic_GetDistanceCm_x100+0x15a>
  {
    for (int j = i + 1; j < idx; j++)
 8003612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003614:	3301      	adds	r3, #1
 8003616:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003618:	e01e      	b.n	8003658 <Ultrasonic_GetDistanceCm_x100+0x14c>
    {
      if (valid_v[j] < valid_v[i])
 800361a:	003b      	movs	r3, r7
 800361c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800361e:	0092      	lsls	r2, r2, #2
 8003620:	58d2      	ldr	r2, [r2, r3]
 8003622:	003b      	movs	r3, r7
 8003624:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003626:	0089      	lsls	r1, r1, #2
 8003628:	58cb      	ldr	r3, [r1, r3]
 800362a:	429a      	cmp	r2, r3
 800362c:	da11      	bge.n	8003652 <Ultrasonic_GetDistanceCm_x100+0x146>
      {
        int32_t t = valid_v[i];
 800362e:	003b      	movs	r3, r7
 8003630:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003632:	0092      	lsls	r2, r2, #2
 8003634:	58d3      	ldr	r3, [r2, r3]
 8003636:	62bb      	str	r3, [r7, #40]	@ 0x28
        valid_v[i] = valid_v[j];
 8003638:	003b      	movs	r3, r7
 800363a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800363c:	0092      	lsls	r2, r2, #2
 800363e:	58d1      	ldr	r1, [r2, r3]
 8003640:	003b      	movs	r3, r7
 8003642:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003644:	0092      	lsls	r2, r2, #2
 8003646:	50d1      	str	r1, [r2, r3]
        valid_v[j] = t;
 8003648:	003b      	movs	r3, r7
 800364a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800364c:	0092      	lsls	r2, r2, #2
 800364e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003650:	50d1      	str	r1, [r2, r3]
    for (int j = i + 1; j < idx; j++)
 8003652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003654:	3301      	adds	r3, #1
 8003656:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003658:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800365a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800365c:	429a      	cmp	r2, r3
 800365e:	dbdc      	blt.n	800361a <Ultrasonic_GetDistanceCm_x100+0x10e>
  for (int i = 0; i < idx; i++)
 8003660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003662:	3301      	adds	r3, #1
 8003664:	633b      	str	r3, [r7, #48]	@ 0x30
 8003666:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800366a:	429a      	cmp	r2, r3
 800366c:	dbd1      	blt.n	8003612 <Ultrasonic_GetDistanceCm_x100+0x106>
      }
    }
  }

  /* Returnm mediana */
  return valid_v[idx / 2];
 800366e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003670:	2b00      	cmp	r3, #0
 8003672:	da00      	bge.n	8003676 <Ultrasonic_GetDistanceCm_x100+0x16a>
 8003674:	3301      	adds	r3, #1
 8003676:	105b      	asrs	r3, r3, #1
 8003678:	001a      	movs	r2, r3
 800367a:	003b      	movs	r3, r7
 800367c:	0092      	lsls	r2, r2, #2
 800367e:	58d3      	ldr	r3, [r2, r3]
}
 8003680:	0018      	movs	r0, r3
 8003682:	46bd      	mov	sp, r7
 8003684:	b014      	add	sp, #80	@ 0x50
 8003686:	bd80      	pop	{r7, pc}

08003688 <TempTask>:
    .stack_mem = distStack,
    .stack_size = sizeof(distStack),
    .priority = osPriorityAboveNormal};

static void TempTask(void *argument)
{
 8003688:	b5f0      	push	{r4, r5, r6, r7, lr}
 800368a:	b091      	sub	sp, #68	@ 0x44
 800368c:	af02      	add	r7, sp, #8
 800368e:	6078      	str	r0, [r7, #4]
  (void)argument;

  BT_Send("TempTask START\r\n");
 8003690:	4b75      	ldr	r3, [pc, #468]	@ (8003868 <TempTask+0x1e0>)
 8003692:	0018      	movs	r0, r3
 8003694:	f7ff fa70 	bl	8002b78 <BT_Send>

  if (!BMP280_FindAddress())
 8003698:	f7ff fb44 	bl	8002d24 <BMP280_FindAddress>
 800369c:	1e03      	subs	r3, r0, #0
 800369e:	d104      	bne.n	80036aa <TempTask+0x22>
  {
    BT_Send("BMP280 NOT FOUND @0x76/0x77\r\n");
 80036a0:	4b72      	ldr	r3, [pc, #456]	@ (800386c <TempTask+0x1e4>)
 80036a2:	0018      	movs	r0, r3
 80036a4:	f7ff fa68 	bl	8002b78 <BT_Send>
 80036a8:	e023      	b.n	80036f2 <TempTask+0x6a>
  }
  else
  {
    uint8_t id = 0;
 80036aa:	241f      	movs	r4, #31
 80036ac:	193b      	adds	r3, r7, r4
 80036ae:	2200      	movs	r2, #0
 80036b0:	701a      	strb	r2, [r3, #0]
    (void)I2C_Read(bmp_addr, BMP280_REG_ID, &id, 1);
 80036b2:	4b6f      	ldr	r3, [pc, #444]	@ (8003870 <TempTask+0x1e8>)
 80036b4:	8818      	ldrh	r0, [r3, #0]
 80036b6:	193a      	adds	r2, r7, r4
 80036b8:	2301      	movs	r3, #1
 80036ba:	21d0      	movs	r1, #208	@ 0xd0
 80036bc:	f7ff faba 	bl	8002c34 <I2C_Read>
    BT_Printf("BMP found @0x%02X, ID=0x%02X\r\n", (bmp_addr >> 1), id);
 80036c0:	4b6b      	ldr	r3, [pc, #428]	@ (8003870 <TempTask+0x1e8>)
 80036c2:	881b      	ldrh	r3, [r3, #0]
 80036c4:	085b      	lsrs	r3, r3, #1
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	0019      	movs	r1, r3
 80036ca:	193b      	adds	r3, r7, r4
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	001a      	movs	r2, r3
 80036d0:	4b68      	ldr	r3, [pc, #416]	@ (8003874 <TempTask+0x1ec>)
 80036d2:	0018      	movs	r0, r3
 80036d4:	f7ff fa7a 	bl	8002bcc <BT_Printf>

    if (BMP280_Init_Sensor())
 80036d8:	f7ff fc16 	bl	8002f08 <BMP280_Init_Sensor>
 80036dc:	1e03      	subs	r3, r0, #0
 80036de:	d004      	beq.n	80036ea <TempTask+0x62>
      BT_Send("BMP init OK\r\n");
 80036e0:	4b65      	ldr	r3, [pc, #404]	@ (8003878 <TempTask+0x1f0>)
 80036e2:	0018      	movs	r0, r3
 80036e4:	f7ff fa48 	bl	8002b78 <BT_Send>
 80036e8:	e003      	b.n	80036f2 <TempTask+0x6a>
    else
      BT_Send("BMP init FAIL\r\n");
 80036ea:	4b64      	ldr	r3, [pc, #400]	@ (800387c <TempTask+0x1f4>)
 80036ec:	0018      	movs	r0, r3
 80036ee:	f7ff fa43 	bl	8002b78 <BT_Send>
  }

  uint32_t lastPeriodic = osKernelGetTickCount();
 80036f2:	f004 f80b 	bl	800770c <osKernelGetTickCount>
 80036f6:	0003      	movs	r3, r0
 80036f8:	637b      	str	r3, [r7, #52]	@ 0x34

  for (;;)
  {
    int32_t rawT = 0, rawP = 0;
 80036fa:	2300      	movs	r3, #0
 80036fc:	61bb      	str	r3, [r7, #24]
 80036fe:	2300      	movs	r3, #0
 8003700:	617b      	str	r3, [r7, #20]
    BMP280_ReadRaw(&rawT, &rawP);
 8003702:	2314      	movs	r3, #20
 8003704:	18fa      	adds	r2, r7, r3
 8003706:	2318      	movs	r3, #24
 8003708:	18fb      	adds	r3, r7, r3
 800370a:	0011      	movs	r1, r2
 800370c:	0018      	movs	r0, r3
 800370e:	f7ff fc39 	bl	8002f84 <BMP280_ReadRaw>

    int32_t t_x100 = BMP280_Compensate_T_x100(rawT);
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	0018      	movs	r0, r3
 8003716:	f7ff fc6d 	bl	8002ff4 <BMP280_Compensate_T_x100>
 800371a:	0003      	movs	r3, r0
 800371c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t p_pa = BMP280_Compensate_P_Pa(rawP);
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	0018      	movs	r0, r3
 8003722:	f7ff fca1 	bl	8003068 <BMP280_Compensate_P_Pa>
 8003726:	0003      	movs	r3, r0
 8003728:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* hPa x100 == Pa (since 1 hPa = 100 Pa) */
    uint32_t p_hpa_x100 = p_pa;
 800372a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800372c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Trimite mesaj n coad pentru DistanceTask */
    TempPresMessage_t msg = {
 800372e:	2408      	movs	r4, #8
 8003730:	193b      	adds	r3, r7, r4
 8003732:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003734:	601a      	str	r2, [r3, #0]
 8003736:	193b      	adds	r3, r7, r4
 8003738:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800373a:	605a      	str	r2, [r3, #4]
        .temp_x100 = t_x100,
        .pres_hpa_x100 = p_hpa_x100,
        .timestamp = osKernelGetTickCount()};
 800373c:	f003 ffe6 	bl	800770c <osKernelGetTickCount>
 8003740:	0002      	movs	r2, r0
    TempPresMessage_t msg = {
 8003742:	0021      	movs	r1, r4
 8003744:	187b      	adds	r3, r7, r1
 8003746:	609a      	str	r2, [r3, #8]
    osMessageQueuePut(tempPresQueue, &msg, 0, 0); /* non-blocking, overwrite dac coada e plin */
 8003748:	4b4d      	ldr	r3, [pc, #308]	@ (8003880 <TempTask+0x1f8>)
 800374a:	6818      	ldr	r0, [r3, #0]
 800374c:	1879      	adds	r1, r7, r1
 800374e:	2300      	movs	r3, #0
 8003750:	2200      	movs	r2, #0
 8003752:	f004 fa91 	bl	8007c78 <osMessageQueuePut>

    /* Temperature alert */
    if (t_x100 > TEMP_ALERT_C_x100)
 8003756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003758:	4a4a      	ldr	r2, [pc, #296]	@ (8003884 <TempTask+0x1fc>)
 800375a:	4293      	cmp	r3, r2
 800375c:	dd41      	ble.n	80037e2 <TempTask+0x15a>
    {
      if (!temp_alert_active)
 800375e:	4b4a      	ldr	r3, [pc, #296]	@ (8003888 <TempTask+0x200>)
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b00      	cmp	r3, #0
 8003766:	d14b      	bne.n	8003800 <TempTask+0x178>
      {
        temp_alert_active = 1;
 8003768:	4b47      	ldr	r3, [pc, #284]	@ (8003888 <TempTask+0x200>)
 800376a:	2201      	movs	r2, #1
 800376c:	701a      	strb	r2, [r3, #0]
        LED_On();
 800376e:	f7ff f91b 	bl	80029a8 <LED_On>

        for (int i = 0; i < 4; i++)
 8003772:	2300      	movs	r3, #0
 8003774:	633b      	str	r3, [r7, #48]	@ 0x30
 8003776:	e00c      	b.n	8003792 <TempTask+0x10a>
        {
          Buzzer_On();
 8003778:	f7ff f932 	bl	80029e0 <Buzzer_On>
          osDelay(120);
 800377c:	2078      	movs	r0, #120	@ 0x78
 800377e:	f004 f88d 	bl	800789c <osDelay>
          Buzzer_Off();
 8003782:	f7ff f93b 	bl	80029fc <Buzzer_Off>
          osDelay(120);
 8003786:	2078      	movs	r0, #120	@ 0x78
 8003788:	f004 f888 	bl	800789c <osDelay>
        for (int i = 0; i < 4; i++)
 800378c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800378e:	3301      	adds	r3, #1
 8003790:	633b      	str	r3, [r7, #48]	@ 0x30
 8003792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003794:	2b03      	cmp	r3, #3
 8003796:	ddef      	ble.n	8003778 <TempTask+0xf0>
        }

        BT_Printf("ALERTA TEMPERATURA! %ld.%02ld C | %lu.%02lu hPa\r\n",
 8003798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800379a:	2164      	movs	r1, #100	@ 0x64
 800379c:	0018      	movs	r0, r3
 800379e:	f7fc fd59 	bl	8000254 <__divsi3>
 80037a2:	0003      	movs	r3, r0
 80037a4:	001d      	movs	r5, r3
                  (long)(t_x100 / 100), (long)labs(t_x100 % 100),
 80037a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037a8:	2164      	movs	r1, #100	@ 0x64
 80037aa:	0018      	movs	r0, r3
 80037ac:	f7fc fe38 	bl	8000420 <__aeabi_idivmod>
 80037b0:	000b      	movs	r3, r1
        BT_Printf("ALERTA TEMPERATURA! %ld.%02ld C | %lu.%02lu hPa\r\n",
 80037b2:	17da      	asrs	r2, r3, #31
 80037b4:	189c      	adds	r4, r3, r2
 80037b6:	4054      	eors	r4, r2
 80037b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ba:	2164      	movs	r1, #100	@ 0x64
 80037bc:	0018      	movs	r0, r3
 80037be:	f7fc fcbf 	bl	8000140 <__udivsi3>
 80037c2:	0003      	movs	r3, r0
 80037c4:	001e      	movs	r6, r3
 80037c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c8:	2164      	movs	r1, #100	@ 0x64
 80037ca:	0018      	movs	r0, r3
 80037cc:	f7fc fd3e 	bl	800024c <__aeabi_uidivmod>
 80037d0:	000b      	movs	r3, r1
 80037d2:	482e      	ldr	r0, [pc, #184]	@ (800388c <TempTask+0x204>)
 80037d4:	9300      	str	r3, [sp, #0]
 80037d6:	0033      	movs	r3, r6
 80037d8:	0022      	movs	r2, r4
 80037da:	0029      	movs	r1, r5
 80037dc:	f7ff f9f6 	bl	8002bcc <BT_Printf>
 80037e0:	e00e      	b.n	8003800 <TempTask+0x178>
                  (unsigned long)(p_hpa_x100 / 100), (unsigned long)(p_hpa_x100 % 100));
      }
    }
    else
    {
      if (temp_alert_active)
 80037e2:	4b29      	ldr	r3, [pc, #164]	@ (8003888 <TempTask+0x200>)
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d009      	beq.n	8003800 <TempTask+0x178>
      {
        temp_alert_active = 0;
 80037ec:	4b26      	ldr	r3, [pc, #152]	@ (8003888 <TempTask+0x200>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	701a      	strb	r2, [r3, #0]
        if (!presence_active)
 80037f2:	4b27      	ldr	r3, [pc, #156]	@ (8003890 <TempTask+0x208>)
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d101      	bne.n	8003800 <TempTask+0x178>
          LED_Off();
 80037fc:	f7ff f8e2 	bl	80029c4 <LED_Off>
      }
    }

    /* Periodic send */
    uint32_t now = osKernelGetTickCount();
 8003800:	f003 ff84 	bl	800770c <osKernelGetTickCount>
 8003804:	0003      	movs	r3, r0
 8003806:	623b      	str	r3, [r7, #32]
    if ((now - lastPeriodic) >= PERIODIC_MS)
 8003808:	6a3a      	ldr	r2, [r7, #32]
 800380a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	4a21      	ldr	r2, [pc, #132]	@ (8003894 <TempTask+0x20c>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d925      	bls.n	8003860 <TempTask+0x1d8>
    {
      lastPeriodic = now;
 8003814:	6a3b      	ldr	r3, [r7, #32]
 8003816:	637b      	str	r3, [r7, #52]	@ 0x34
      BT_Printf("Temperatura: %ld.%02ld C | Presiune: %lu.%02lu hPa\r\n",
 8003818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800381a:	2164      	movs	r1, #100	@ 0x64
 800381c:	0018      	movs	r0, r3
 800381e:	f7fc fd19 	bl	8000254 <__divsi3>
 8003822:	0003      	movs	r3, r0
 8003824:	001d      	movs	r5, r3
                (long)(t_x100 / 100), (long)labs(t_x100 % 100),
 8003826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003828:	2164      	movs	r1, #100	@ 0x64
 800382a:	0018      	movs	r0, r3
 800382c:	f7fc fdf8 	bl	8000420 <__aeabi_idivmod>
 8003830:	000b      	movs	r3, r1
      BT_Printf("Temperatura: %ld.%02ld C | Presiune: %lu.%02lu hPa\r\n",
 8003832:	17da      	asrs	r2, r3, #31
 8003834:	189c      	adds	r4, r3, r2
 8003836:	4054      	eors	r4, r2
 8003838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800383a:	2164      	movs	r1, #100	@ 0x64
 800383c:	0018      	movs	r0, r3
 800383e:	f7fc fc7f 	bl	8000140 <__udivsi3>
 8003842:	0003      	movs	r3, r0
 8003844:	001e      	movs	r6, r3
 8003846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003848:	2164      	movs	r1, #100	@ 0x64
 800384a:	0018      	movs	r0, r3
 800384c:	f7fc fcfe 	bl	800024c <__aeabi_uidivmod>
 8003850:	000b      	movs	r3, r1
 8003852:	4811      	ldr	r0, [pc, #68]	@ (8003898 <TempTask+0x210>)
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	0033      	movs	r3, r6
 8003858:	0022      	movs	r2, r4
 800385a:	0029      	movs	r1, r5
 800385c:	f7ff f9b6 	bl	8002bcc <BT_Printf>
                (unsigned long)(p_hpa_x100 / 100), (unsigned long)(p_hpa_x100 % 100));
    }

    osDelay(200);
 8003860:	20c8      	movs	r0, #200	@ 0xc8
 8003862:	f004 f81b 	bl	800789c <osDelay>
  {
 8003866:	e748      	b.n	80036fa <TempTask+0x72>
 8003868:	0800d64c 	.word	0x0800d64c
 800386c:	0800d660 	.word	0x0800d660
 8003870:	20000000 	.word	0x20000000
 8003874:	0800d680 	.word	0x0800d680
 8003878:	0800d6a0 	.word	0x0800d6a0
 800387c:	0800d6b0 	.word	0x0800d6b0
 8003880:	20000354 	.word	0x20000354
 8003884:	000009c4 	.word	0x000009c4
 8003888:	20000351 	.word	0x20000351
 800388c:	0800d6c0 	.word	0x0800d6c0
 8003890:	20000350 	.word	0x20000350
 8003894:	00001387 	.word	0x00001387
 8003898:	0800d6f4 	.word	0x0800d6f4

0800389c <DistanceTask>:
  }
}

static void DistanceTask(void *argument)
{
 800389c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800389e:	46ce      	mov	lr, r9
 80038a0:	4647      	mov	r7, r8
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b099      	sub	sp, #100	@ 0x64
 80038a6:	af04      	add	r7, sp, #16
 80038a8:	6078      	str	r0, [r7, #4]
  (void)argument;

  BT_Send("DistanceTask START\r\n");
 80038aa:	4ba1      	ldr	r3, [pc, #644]	@ (8003b30 <DistanceTask+0x294>)
 80038ac:	0018      	movs	r0, r3
 80038ae:	f7ff f963 	bl	8002b78 <BT_Send>

  /* Delay iniial pentru stabilizare senzor */
  osDelay(100);
 80038b2:	2064      	movs	r0, #100	@ 0x64
 80038b4:	f003 fff2 	bl	800789c <osDelay>

  uint32_t lastPresenceTick = 0;
 80038b8:	2300      	movs	r3, #0
 80038ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint8_t confirm = 0;
 80038bc:	234b      	movs	r3, #75	@ 0x4b
 80038be:	18fb      	adds	r3, r7, r3
 80038c0:	2200      	movs	r2, #0
 80038c2:	701a      	strb	r2, [r3, #0]
  uint32_t error_count = 0;
 80038c4:	2300      	movs	r3, #0
 80038c6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t last_debug_tick = 0;
 80038c8:	2300      	movs	r3, #0
 80038ca:	643b      	str	r3, [r7, #64]	@ 0x40

  for (;;)
  {
    int32_t dist_x100 = Ultrasonic_GetDistanceCm_x100();
 80038cc:	f7ff fe1e 	bl	800350c <Ultrasonic_GetDistanceCm_x100>
 80038d0:	0003      	movs	r3, r0
 80038d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Debug periodic pentru diagnosticare */
    uint32_t now = osKernelGetTickCount();
 80038d4:	f003 ff1a 	bl	800770c <osKernelGetTickCount>
 80038d8:	0003      	movs	r3, r0
 80038da:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dist_x100 < 0)
 80038dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038de:	2b00      	cmp	r3, #0
 80038e0:	da55      	bge.n	800398e <DistanceTask+0xf2>
    {
      error_count++;
 80038e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038e4:	3301      	adds	r3, #1
 80038e6:	647b      	str	r3, [r7, #68]	@ 0x44
      /* Trimite mesaj de eroare detaliat la fiecare 10 erori sau la 5 secunde */
      if (error_count % 10 == 0 || (now - last_debug_tick) > 5000)
 80038e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038ea:	210a      	movs	r1, #10
 80038ec:	0018      	movs	r0, r3
 80038ee:	f7fc fcad 	bl	800024c <__aeabi_uidivmod>
 80038f2:	1e0b      	subs	r3, r1, #0
 80038f4:	d005      	beq.n	8003902 <DistanceTask+0x66>
 80038f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	4a8d      	ldr	r2, [pc, #564]	@ (8003b34 <DistanceTask+0x298>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d964      	bls.n	80039cc <DistanceTask+0x130>
      {
        const char *error_msg = "UNKNOWN";
 8003902:	4b8d      	ldr	r3, [pc, #564]	@ (8003b38 <DistanceTask+0x29c>)
 8003904:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (dist_x100 == -2)
 8003906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003908:	3302      	adds	r3, #2
 800390a:	d102      	bne.n	8003912 <DistanceTask+0x76>
          error_msg = "ECHO nu raspunde (nu se ridica la HIGH)";
 800390c:	4b8b      	ldr	r3, [pc, #556]	@ (8003b3c <DistanceTask+0x2a0>)
 800390e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003910:	e00d      	b.n	800392e <DistanceTask+0x92>
        else if (dist_x100 == -3)
 8003912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003914:	3303      	adds	r3, #3
 8003916:	d102      	bne.n	800391e <DistanceTask+0x82>
          error_msg = "ECHO prea lung (timeout HIGH)";
 8003918:	4b89      	ldr	r3, [pc, #548]	@ (8003b40 <DistanceTask+0x2a4>)
 800391a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800391c:	e007      	b.n	800392e <DistanceTask+0x92>
        else if (dist_x100 == -4)
 800391e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003920:	3304      	adds	r3, #4
 8003922:	d102      	bne.n	800392a <DistanceTask+0x8e>
          error_msg = "Distanta in afara limitelor";
 8003924:	4b87      	ldr	r3, [pc, #540]	@ (8003b44 <DistanceTask+0x2a8>)
 8003926:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003928:	e001      	b.n	800392e <DistanceTask+0x92>
        else
          error_msg = "Eroare generala";
 800392a:	4b87      	ldr	r3, [pc, #540]	@ (8003b48 <DistanceTask+0x2ac>)
 800392c:	63fb      	str	r3, [r7, #60]	@ 0x3c

        BT_Printf("US-026 ERROR: %s (erori: %lu)\r\n", error_msg, (unsigned long)error_count);
 800392e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003930:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003932:	4b86      	ldr	r3, [pc, #536]	@ (8003b4c <DistanceTask+0x2b0>)
 8003934:	0018      	movs	r0, r3
 8003936:	f7ff f949 	bl	8002bcc <BT_Printf>

        /* Verificare starea pin-urilor pentru diagnosticare */
        GPIO_PinState trig_state = HAL_GPIO_ReadPin(US_TRIG_PORT, US_TRIG_PIN);
 800393a:	2527      	movs	r5, #39	@ 0x27
 800393c:	197c      	adds	r4, r7, r5
 800393e:	23a0      	movs	r3, #160	@ 0xa0
 8003940:	05db      	lsls	r3, r3, #23
 8003942:	2102      	movs	r1, #2
 8003944:	0018      	movs	r0, r3
 8003946:	f000 ffdd 	bl	8004904 <HAL_GPIO_ReadPin>
 800394a:	0003      	movs	r3, r0
 800394c:	7023      	strb	r3, [r4, #0]
        GPIO_PinState echo_state = HAL_GPIO_ReadPin(US_ECHO_PORT, US_ECHO_PIN);
 800394e:	2326      	movs	r3, #38	@ 0x26
 8003950:	18fc      	adds	r4, r7, r3
 8003952:	23a0      	movs	r3, #160	@ 0xa0
 8003954:	05db      	lsls	r3, r3, #23
 8003956:	2110      	movs	r1, #16
 8003958:	0018      	movs	r0, r3
 800395a:	f000 ffd3 	bl	8004904 <HAL_GPIO_ReadPin>
 800395e:	0003      	movs	r3, r0
 8003960:	7023      	strb	r3, [r4, #0]
        BT_Printf("  TRIG(PA1)=%s, ECHO(PA4)=%s\r\n",
 8003962:	197b      	adds	r3, r7, r5
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d101      	bne.n	800396e <DistanceTask+0xd2>
 800396a:	4b79      	ldr	r3, [pc, #484]	@ (8003b50 <DistanceTask+0x2b4>)
 800396c:	e000      	b.n	8003970 <DistanceTask+0xd4>
 800396e:	4b79      	ldr	r3, [pc, #484]	@ (8003b54 <DistanceTask+0x2b8>)
 8003970:	2226      	movs	r2, #38	@ 0x26
 8003972:	18ba      	adds	r2, r7, r2
 8003974:	7812      	ldrb	r2, [r2, #0]
 8003976:	2a01      	cmp	r2, #1
 8003978:	d101      	bne.n	800397e <DistanceTask+0xe2>
 800397a:	4a75      	ldr	r2, [pc, #468]	@ (8003b50 <DistanceTask+0x2b4>)
 800397c:	e000      	b.n	8003980 <DistanceTask+0xe4>
 800397e:	4a75      	ldr	r2, [pc, #468]	@ (8003b54 <DistanceTask+0x2b8>)
 8003980:	4875      	ldr	r0, [pc, #468]	@ (8003b58 <DistanceTask+0x2bc>)
 8003982:	0019      	movs	r1, r3
 8003984:	f7ff f922 	bl	8002bcc <BT_Printf>
                  trig_state == GPIO_PIN_SET ? "HIGH" : "LOW",
                  echo_state == GPIO_PIN_SET ? "HIGH" : "LOW");

        last_debug_tick = now;
 8003988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800398a:	643b      	str	r3, [r7, #64]	@ 0x40
 800398c:	e01e      	b.n	80039cc <DistanceTask+0x130>
      }
    }
    else
    {
      error_count = 0; /* Reset counter la msurtoare valid */
 800398e:	2300      	movs	r3, #0
 8003990:	647b      	str	r3, [r7, #68]	@ 0x44
      /* Debug periodic cu distana (la fiecare 10 secunde) */
      if ((now - last_debug_tick) > 10000)
 8003992:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003994:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	4a70      	ldr	r2, [pc, #448]	@ (8003b5c <DistanceTask+0x2c0>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d916      	bls.n	80039cc <DistanceTask+0x130>
      {
        BT_Printf("US-026 OK: Distanta: %ld.%02ld cm\r\n",
 800399e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039a0:	2164      	movs	r1, #100	@ 0x64
 80039a2:	0018      	movs	r0, r3
 80039a4:	f7fc fc56 	bl	8000254 <__divsi3>
 80039a8:	0003      	movs	r3, r0
 80039aa:	001c      	movs	r4, r3
                  (long)(dist_x100 / 100), (long)(labs(dist_x100 % 100)));
 80039ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ae:	2164      	movs	r1, #100	@ 0x64
 80039b0:	0018      	movs	r0, r3
 80039b2:	f7fc fd35 	bl	8000420 <__aeabi_idivmod>
 80039b6:	000b      	movs	r3, r1
        BT_Printf("US-026 OK: Distanta: %ld.%02ld cm\r\n",
 80039b8:	17d9      	asrs	r1, r3, #31
 80039ba:	185a      	adds	r2, r3, r1
 80039bc:	404a      	eors	r2, r1
 80039be:	4b68      	ldr	r3, [pc, #416]	@ (8003b60 <DistanceTask+0x2c4>)
 80039c0:	0021      	movs	r1, r4
 80039c2:	0018      	movs	r0, r3
 80039c4:	f7ff f902 	bl	8002bcc <BT_Printf>
        last_debug_tick = now;
 80039c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ca:	643b      	str	r3, [r7, #64]	@ 0x40
      }
    }

    uint8_t isClose = (dist_x100 > 0 && dist_x100 <= DIST_THRESHOLD_CM_x100) ? 1 : 0;
 80039cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	dd05      	ble.n	80039de <DistanceTask+0x142>
 80039d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039d4:	4a63      	ldr	r2, [pc, #396]	@ (8003b64 <DistanceTask+0x2c8>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	dc01      	bgt.n	80039de <DistanceTask+0x142>
 80039da:	2201      	movs	r2, #1
 80039dc:	e000      	b.n	80039e0 <DistanceTask+0x144>
 80039de:	2200      	movs	r2, #0
 80039e0:	2125      	movs	r1, #37	@ 0x25
 80039e2:	187b      	adds	r3, r7, r1
 80039e4:	701a      	strb	r2, [r3, #0]

    if (isClose)
 80039e6:	187b      	adds	r3, r7, r1
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00b      	beq.n	8003a06 <DistanceTask+0x16a>
    {
      if (confirm < 255)
 80039ee:	224b      	movs	r2, #75	@ 0x4b
 80039f0:	18bb      	adds	r3, r7, r2
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	2bff      	cmp	r3, #255	@ 0xff
 80039f6:	d00a      	beq.n	8003a0e <DistanceTask+0x172>
        confirm++;
 80039f8:	0011      	movs	r1, r2
 80039fa:	18bb      	adds	r3, r7, r2
 80039fc:	781a      	ldrb	r2, [r3, #0]
 80039fe:	187b      	adds	r3, r7, r1
 8003a00:	3201      	adds	r2, #1
 8003a02:	701a      	strb	r2, [r3, #0]
 8003a04:	e003      	b.n	8003a0e <DistanceTask+0x172>
    }
    else
    {
      confirm = 0;
 8003a06:	234b      	movs	r3, #75	@ 0x4b
 8003a08:	18fb      	adds	r3, r7, r3
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	701a      	strb	r2, [r3, #0]
    }

    uint8_t pres = (confirm >= PRESENCE_CONFIRM_COUNT) ? 1 : 0;
 8003a0e:	234b      	movs	r3, #75	@ 0x4b
 8003a10:	18fb      	adds	r3, r7, r3
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	1e5a      	subs	r2, r3, #1
 8003a16:	4193      	sbcs	r3, r2
 8003a18:	b2da      	uxtb	r2, r3
 8003a1a:	2124      	movs	r1, #36	@ 0x24
 8003a1c:	187b      	adds	r3, r7, r1
 8003a1e:	701a      	strb	r2, [r3, #0]

    if (pres)
 8003a20:	187b      	adds	r3, r7, r1
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d074      	beq.n	8003b12 <DistanceTask+0x276>
    {
      /* cooldown to prevent spam + repeated beeps */
      if ((now - lastPresenceTick) >= PRESENCE_COOLDOWN_MS)
 8003a28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	4a4e      	ldr	r2, [pc, #312]	@ (8003b68 <DistanceTask+0x2cc>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d800      	bhi.n	8003a36 <DistanceTask+0x19a>
 8003a34:	e077      	b.n	8003b26 <DistanceTask+0x28a>
      {
        lastPresenceTick = now;
 8003a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a38:	64fb      	str	r3, [r7, #76]	@ 0x4c
        presence_active = 1;
 8003a3a:	4b4c      	ldr	r3, [pc, #304]	@ (8003b6c <DistanceTask+0x2d0>)
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	701a      	strb	r2, [r3, #0]

        Buzzer_On();
 8003a40:	f7fe ffce 	bl	80029e0 <Buzzer_On>
        osDelay(120);
 8003a44:	2078      	movs	r0, #120	@ 0x78
 8003a46:	f003 ff29 	bl	800789c <osDelay>
        Buzzer_Off();
 8003a4a:	f7fe ffd7 	bl	80029fc <Buzzer_Off>
        LED_On();
 8003a4e:	f7fe ffab 	bl	80029a8 <LED_On>

        /* Citete ultimul snapshot din coad (non-blocking) */
        /* Citete toate mesajele disponibile i pstreaz ultimul (cel mai recent) */
        TempPresMessage_t msg;
        TempPresMessage_t lastMsg;
        int32_t t_x100 = 0;
 8003a52:	2300      	movs	r3, #0
 8003a54:	63bb      	str	r3, [r7, #56]	@ 0x38
        uint32_t p_hpa_x100 = 0;
 8003a56:	2300      	movs	r3, #0
 8003a58:	637b      	str	r3, [r7, #52]	@ 0x34
        uint8_t hasData = 0;
 8003a5a:	2333      	movs	r3, #51	@ 0x33
 8003a5c:	18fb      	adds	r3, r7, r3
 8003a5e:	2200      	movs	r2, #0
 8003a60:	701a      	strb	r2, [r3, #0]

        /* Citete toate mesajele disponibile, pstrnd ultimul */
        while (osMessageQueueGet(tempPresQueue, &msg, NULL, 0) == osOK)
 8003a62:	e009      	b.n	8003a78 <DistanceTask+0x1dc>
        {
          lastMsg = msg;
 8003a64:	230c      	movs	r3, #12
 8003a66:	18fb      	adds	r3, r7, r3
 8003a68:	2218      	movs	r2, #24
 8003a6a:	18ba      	adds	r2, r7, r2
 8003a6c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003a6e:	c313      	stmia	r3!, {r0, r1, r4}
          hasData = 1;
 8003a70:	2333      	movs	r3, #51	@ 0x33
 8003a72:	18fb      	adds	r3, r7, r3
 8003a74:	2201      	movs	r2, #1
 8003a76:	701a      	strb	r2, [r3, #0]
        while (osMessageQueueGet(tempPresQueue, &msg, NULL, 0) == osOK)
 8003a78:	4b3d      	ldr	r3, [pc, #244]	@ (8003b70 <DistanceTask+0x2d4>)
 8003a7a:	6818      	ldr	r0, [r3, #0]
 8003a7c:	2318      	movs	r3, #24
 8003a7e:	18f9      	adds	r1, r7, r3
 8003a80:	2300      	movs	r3, #0
 8003a82:	2200      	movs	r2, #0
 8003a84:	f004 f962 	bl	8007d4c <osMessageQueueGet>
 8003a88:	1e03      	subs	r3, r0, #0
 8003a8a:	d0eb      	beq.n	8003a64 <DistanceTask+0x1c8>
        }

        if (hasData)
 8003a8c:	2333      	movs	r3, #51	@ 0x33
 8003a8e:	18fb      	adds	r3, r7, r3
 8003a90:	781b      	ldrb	r3, [r3, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d006      	beq.n	8003aa4 <DistanceTask+0x208>
        {
          t_x100 = lastMsg.temp_x100;
 8003a96:	220c      	movs	r2, #12
 8003a98:	18bb      	adds	r3, r7, r2
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	63bb      	str	r3, [r7, #56]	@ 0x38
          p_hpa_x100 = lastMsg.pres_hpa_x100;
 8003a9e:	18bb      	adds	r3, r7, r2
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        /* Dac nu exist date, folosim valori default (0) */

        BT_Printf("DETECTARE PREZENTA! TRANSMIT DATE: Distanta: %ld.%02ld cm | Temperatura: %ld.%02ld C | Presiune: %lu.%02lu hPa\r\n",
 8003aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aa6:	2164      	movs	r1, #100	@ 0x64
 8003aa8:	0018      	movs	r0, r3
 8003aaa:	f7fc fbd3 	bl	8000254 <__divsi3>
 8003aae:	0003      	movs	r3, r0
 8003ab0:	4698      	mov	r8, r3
                  (long)(dist_x100 / 100), (long)(labs(dist_x100 % 100)),
 8003ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab4:	2164      	movs	r1, #100	@ 0x64
 8003ab6:	0018      	movs	r0, r3
 8003ab8:	f7fc fcb2 	bl	8000420 <__aeabi_idivmod>
 8003abc:	000b      	movs	r3, r1
        BT_Printf("DETECTARE PREZENTA! TRANSMIT DATE: Distanta: %ld.%02ld cm | Temperatura: %ld.%02ld C | Presiune: %lu.%02lu hPa\r\n",
 8003abe:	17da      	asrs	r2, r3, #31
 8003ac0:	189d      	adds	r5, r3, r2
 8003ac2:	4055      	eors	r5, r2
 8003ac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ac6:	2164      	movs	r1, #100	@ 0x64
 8003ac8:	0018      	movs	r0, r3
 8003aca:	f7fc fbc3 	bl	8000254 <__divsi3>
 8003ace:	0003      	movs	r3, r0
 8003ad0:	4699      	mov	r9, r3
                  (long)(t_x100 / 100), (long)labs(t_x100 % 100),
 8003ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ad4:	2164      	movs	r1, #100	@ 0x64
 8003ad6:	0018      	movs	r0, r3
 8003ad8:	f7fc fca2 	bl	8000420 <__aeabi_idivmod>
 8003adc:	000b      	movs	r3, r1
        BT_Printf("DETECTARE PREZENTA! TRANSMIT DATE: Distanta: %ld.%02ld cm | Temperatura: %ld.%02ld C | Presiune: %lu.%02lu hPa\r\n",
 8003ade:	17da      	asrs	r2, r3, #31
 8003ae0:	189c      	adds	r4, r3, r2
 8003ae2:	4054      	eors	r4, r2
 8003ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ae6:	2164      	movs	r1, #100	@ 0x64
 8003ae8:	0018      	movs	r0, r3
 8003aea:	f7fc fb29 	bl	8000140 <__udivsi3>
 8003aee:	0003      	movs	r3, r0
 8003af0:	001e      	movs	r6, r3
 8003af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003af4:	2164      	movs	r1, #100	@ 0x64
 8003af6:	0018      	movs	r0, r3
 8003af8:	f7fc fba8 	bl	800024c <__aeabi_uidivmod>
 8003afc:	000b      	movs	r3, r1
 8003afe:	481d      	ldr	r0, [pc, #116]	@ (8003b74 <DistanceTask+0x2d8>)
 8003b00:	9302      	str	r3, [sp, #8]
 8003b02:	9601      	str	r6, [sp, #4]
 8003b04:	9400      	str	r4, [sp, #0]
 8003b06:	464b      	mov	r3, r9
 8003b08:	002a      	movs	r2, r5
 8003b0a:	4641      	mov	r1, r8
 8003b0c:	f7ff f85e 	bl	8002bcc <BT_Printf>
 8003b10:	e009      	b.n	8003b26 <DistanceTask+0x28a>
                  (unsigned long)(p_hpa_x100 / 100), (unsigned long)(p_hpa_x100 % 100));
      }
    }
    else
    {
      presence_active = 0;
 8003b12:	4b16      	ldr	r3, [pc, #88]	@ (8003b6c <DistanceTask+0x2d0>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	701a      	strb	r2, [r3, #0]
      if (!temp_alert_active)
 8003b18:	4b17      	ldr	r3, [pc, #92]	@ (8003b78 <DistanceTask+0x2dc>)
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <DistanceTask+0x28a>
        LED_Off();
 8003b22:	f7fe ff4f 	bl	80029c4 <LED_Off>
    }

    osDelay(120);
 8003b26:	2078      	movs	r0, #120	@ 0x78
 8003b28:	f003 feb8 	bl	800789c <osDelay>
  {
 8003b2c:	e6ce      	b.n	80038cc <DistanceTask+0x30>
 8003b2e:	46c0      	nop			@ (mov r8, r8)
 8003b30:	0800d72c 	.word	0x0800d72c
 8003b34:	00001388 	.word	0x00001388
 8003b38:	0800d744 	.word	0x0800d744
 8003b3c:	0800d74c 	.word	0x0800d74c
 8003b40:	0800d774 	.word	0x0800d774
 8003b44:	0800d794 	.word	0x0800d794
 8003b48:	0800d7b0 	.word	0x0800d7b0
 8003b4c:	0800d7c0 	.word	0x0800d7c0
 8003b50:	0800d7e0 	.word	0x0800d7e0
 8003b54:	0800d7e8 	.word	0x0800d7e8
 8003b58:	0800d7ec 	.word	0x0800d7ec
 8003b5c:	00002710 	.word	0x00002710
 8003b60:	0800d80c 	.word	0x0800d80c
 8003b64:	00000bb8 	.word	0x00000bb8
 8003b68:	000005db 	.word	0x000005db
 8003b6c:	20000350 	.word	0x20000350
 8003b70:	20000354 	.word	0x20000354
 8003b74:	0800d830 	.word	0x0800d830
 8003b78:	20000351 	.word	0x20000351

08003b7c <MX_TIM2_Init>:
  }
}

/* ===================== TIM2 init (1MHz) ===================== */
static void MX_TIM2_Init(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
  __HAL_RCC_TIM2_CLK_ENABLE();
 8003b82:	4b1e      	ldr	r3, [pc, #120]	@ (8003bfc <MX_TIM2_Init+0x80>)
 8003b84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b86:	4b1d      	ldr	r3, [pc, #116]	@ (8003bfc <MX_TIM2_Init+0x80>)
 8003b88:	2101      	movs	r1, #1
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	639a      	str	r2, [r3, #56]	@ 0x38

  htim2.Instance = TIM2;
 8003b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8003c00 <MX_TIM2_Init+0x84>)
 8003b90:	2280      	movs	r2, #128	@ 0x80
 8003b92:	05d2      	lsls	r2, r2, #23
 8003b94:	601a      	str	r2, [r3, #0]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b96:	4b1a      	ldr	r3, [pc, #104]	@ (8003c00 <MX_TIM2_Init+0x84>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFF;
 8003b9c:	4b18      	ldr	r3, [pc, #96]	@ (8003c00 <MX_TIM2_Init+0x84>)
 8003b9e:	4a19      	ldr	r2, [pc, #100]	@ (8003c04 <MX_TIM2_Init+0x88>)
 8003ba0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ba2:	4b17      	ldr	r3, [pc, #92]	@ (8003c00 <MX_TIM2_Init+0x84>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	611a      	str	r2, [r3, #16]

  uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ba8:	f002 fb3a 	bl	8006220 <HAL_RCC_GetPCLK1Freq>
 8003bac:	0003      	movs	r3, r0
 8003bae:	60bb      	str	r3, [r7, #8]
  uint32_t timclk = pclk1; /* pe L0, dac APB1 prescaler=1, timclk=pclk1 */
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	607b      	str	r3, [r7, #4]
  uint32_t presc = (timclk / 1000000U);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4914      	ldr	r1, [pc, #80]	@ (8003c08 <MX_TIM2_Init+0x8c>)
 8003bb8:	0018      	movs	r0, r3
 8003bba:	f7fc fac1 	bl	8000140 <__udivsi3>
 8003bbe:	0003      	movs	r3, r0
 8003bc0:	60fb      	str	r3, [r7, #12]
  if (presc == 0)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d101      	bne.n	8003bcc <MX_TIM2_Init+0x50>
    presc = 1;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	60fb      	str	r3, [r7, #12]

  htim2.Init.Prescaler = (uint16_t)(presc - 1);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	3b01      	subs	r3, #1
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	001a      	movs	r2, r3
 8003bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8003c00 <MX_TIM2_Init+0x84>)
 8003bd8:	605a      	str	r2, [r3, #4]

  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003bda:	4b09      	ldr	r3, [pc, #36]	@ (8003c00 <MX_TIM2_Init+0x84>)
 8003bdc:	0018      	movs	r0, r3
 8003bde:	f002 fb4b 	bl	8006278 <HAL_TIM_Base_Init>
 8003be2:	1e03      	subs	r3, r0, #0
 8003be4:	d001      	beq.n	8003bea <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8003be6:	f000 f8d3 	bl	8003d90 <Error_Handler>
  }
  HAL_TIM_Base_Start(&htim2);
 8003bea:	4b05      	ldr	r3, [pc, #20]	@ (8003c00 <MX_TIM2_Init+0x84>)
 8003bec:	0018      	movs	r0, r3
 8003bee:	f002 fb83 	bl	80062f8 <HAL_TIM_Base_Start>
}
 8003bf2:	46c0      	nop			@ (mov r8, r8)
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	b004      	add	sp, #16
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	46c0      	nop			@ (mov r8, r8)
 8003bfc:	40021000 	.word	0x40021000
 8003c00:	2000024c 	.word	0x2000024c
 8003c04:	0000ffff 	.word	0x0000ffff
 8003c08:	000f4240 	.word	0x000f4240

08003c0c <SystemClock_Config>:

/* ===================== Clock (MSI 4MHz) ===================== */
void SystemClock_Config(void)
{
 8003c0c:	b590      	push	{r4, r7, lr}
 8003c0e:	b095      	sub	sp, #84	@ 0x54
 8003c10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003c12:	2418      	movs	r4, #24
 8003c14:	193b      	adds	r3, r7, r4
 8003c16:	0018      	movs	r0, r3
 8003c18:	2338      	movs	r3, #56	@ 0x38
 8003c1a:	001a      	movs	r2, r3
 8003c1c:	2100      	movs	r1, #0
 8003c1e:	f007 fb89 	bl	800b334 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003c22:	1d3b      	adds	r3, r7, #4
 8003c24:	0018      	movs	r0, r3
 8003c26:	2314      	movs	r3, #20
 8003c28:	001a      	movs	r2, r3
 8003c2a:	2100      	movs	r1, #0
 8003c2c:	f007 fb82 	bl	800b334 <memset>

  __HAL_RCC_PWR_CLK_ENABLE();
 8003c30:	4b1b      	ldr	r3, [pc, #108]	@ (8003ca0 <SystemClock_Config+0x94>)
 8003c32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c34:	4b1a      	ldr	r3, [pc, #104]	@ (8003ca0 <SystemClock_Config+0x94>)
 8003c36:	2180      	movs	r1, #128	@ 0x80
 8003c38:	0549      	lsls	r1, r1, #21
 8003c3a:	430a      	orrs	r2, r1
 8003c3c:	639a      	str	r2, [r3, #56]	@ 0x38

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8003c3e:	193b      	adds	r3, r7, r4
 8003c40:	2210      	movs	r2, #16
 8003c42:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003c44:	193b      	adds	r3, r7, r4
 8003c46:	2201      	movs	r2, #1
 8003c48:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6; // 4 MHz
 8003c4a:	193b      	adds	r3, r7, r4
 8003c4c:	22c0      	movs	r2, #192	@ 0xc0
 8003c4e:	0212      	lsls	r2, r2, #8
 8003c50:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003c52:	193b      	adds	r3, r7, r4
 8003c54:	2200      	movs	r2, #0
 8003c56:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003c58:	193b      	adds	r3, r7, r4
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c5e:	193b      	adds	r3, r7, r4
 8003c60:	0018      	movs	r0, r3
 8003c62:	f001 fd41 	bl	80056e8 <HAL_RCC_OscConfig>
 8003c66:	1e03      	subs	r3, r0, #0
 8003c68:	d001      	beq.n	8003c6e <SystemClock_Config+0x62>
  {
    Error_Handler();
 8003c6a:	f000 f891 	bl	8003d90 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 8003c6e:	1d3b      	adds	r3, r7, #4
 8003c70:	2207      	movs	r2, #7
 8003c72:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003c74:	1d3b      	adds	r3, r7, #4
 8003c76:	2200      	movs	r2, #0
 8003c78:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c7a:	1d3b      	adds	r3, r7, #4
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003c80:	1d3b      	adds	r3, r7, #4
 8003c82:	2200      	movs	r2, #0
 8003c84:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003c86:	1d3b      	adds	r3, r7, #4
 8003c88:	2100      	movs	r1, #0
 8003c8a:	0018      	movs	r0, r3
 8003c8c:	f002 f8f0 	bl	8005e70 <HAL_RCC_ClockConfig>
 8003c90:	1e03      	subs	r3, r0, #0
 8003c92:	d001      	beq.n	8003c98 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8003c94:	f000 f87c 	bl	8003d90 <Error_Handler>
  }
}
 8003c98:	46c0      	nop			@ (mov r8, r8)
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	b015      	add	sp, #84	@ 0x54
 8003c9e:	bd90      	pop	{r4, r7, pc}
 8003ca0:	40021000 	.word	0x40021000

08003ca4 <main>:

/* ===================== main ===================== */
int main(void)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
  HAL_Init();
 8003caa:	f000 fabb 	bl	8004224 <HAL_Init>
  SystemClock_Config();
 8003cae:	f7ff ffad 	bl	8003c0c <SystemClock_Config>

  MX_GPIO_Init();
 8003cb2:	f7fe fe0b 	bl	80028cc <MX_GPIO_Init>
  GPIO_UserInit_LED_Buzzer();
 8003cb6:	f7fe feaf 	bl	8002a18 <GPIO_UserInit_LED_Buzzer>
  GPIO_UserInit_Ultrasonic(); /* Configure TRIG output + ECHO input with pull-down */
 8003cba:	f7fe fee1 	bl	8002a80 <GPIO_UserInit_Ultrasonic>

  MX_I2C1_Init();
 8003cbe:	f7fe fe33 	bl	8002928 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003cc2:	f000 fa5b 	bl	800417c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8003cc6:	f7ff ff59 	bl	8003b7c <MX_TIM2_Init>

  /* quick HW test */
  LED_On();
 8003cca:	f7fe fe6d 	bl	80029a8 <LED_On>
  HAL_Delay(200);
 8003cce:	20c8      	movs	r0, #200	@ 0xc8
 8003cd0:	f000 fb18 	bl	8004304 <HAL_Delay>
  LED_Off();
 8003cd4:	f7fe fe76 	bl	80029c4 <LED_Off>
  HAL_Delay(200);
 8003cd8:	20c8      	movs	r0, #200	@ 0xc8
 8003cda:	f000 fb13 	bl	8004304 <HAL_Delay>
  Buzzer_On();
 8003cde:	f7fe fe7f 	bl	80029e0 <Buzzer_On>
  HAL_Delay(200);
 8003ce2:	20c8      	movs	r0, #200	@ 0xc8
 8003ce4:	f000 fb0e 	bl	8004304 <HAL_Delay>
  Buzzer_Off();
 8003ce8:	f7fe fe88 	bl	80029fc <Buzzer_Off>
  HAL_Delay(200);
 8003cec:	20c8      	movs	r0, #200	@ 0xc8
 8003cee:	f000 fb09 	bl	8004304 <HAL_Delay>

  const char *hello = "\r\n=== START: Termometru + Presiometru + Ultrasonic (FreeRTOS) ===\r\n";
 8003cf2:	4b1b      	ldr	r3, [pc, #108]	@ (8003d60 <main+0xbc>)
 8003cf4:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)hello, (uint16_t)strlen(hello), HAL_MAX_DELAY);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	0018      	movs	r0, r3
 8003cfa:	f7fc fa05 	bl	8000108 <strlen>
 8003cfe:	0003      	movs	r3, r0
 8003d00:	b29a      	uxth	r2, r3
 8003d02:	2301      	movs	r3, #1
 8003d04:	425b      	negs	r3, r3
 8003d06:	6879      	ldr	r1, [r7, #4]
 8003d08:	4816      	ldr	r0, [pc, #88]	@ (8003d64 <main+0xc0>)
 8003d0a:	f002 fbe7 	bl	80064dc <HAL_UART_Transmit>

  osKernelInitialize();
 8003d0e:	f003 fca1 	bl	8007654 <osKernelInitialize>

  uartMutex = osMutexNew(&uartMutexAttr);
 8003d12:	4b15      	ldr	r3, [pc, #84]	@ (8003d68 <main+0xc4>)
 8003d14:	0018      	movs	r0, r3
 8003d16:	f003 fde9 	bl	80078ec <osMutexNew>
 8003d1a:	0002      	movs	r2, r0
 8003d1c:	4b13      	ldr	r3, [pc, #76]	@ (8003d6c <main+0xc8>)
 8003d1e:	601a      	str	r2, [r3, #0]
  i2cMutex = osMutexNew(&i2cMutexAttr);
 8003d20:	4b13      	ldr	r3, [pc, #76]	@ (8003d70 <main+0xcc>)
 8003d22:	0018      	movs	r0, r3
 8003d24:	f003 fde2 	bl	80078ec <osMutexNew>
 8003d28:	0002      	movs	r2, r0
 8003d2a:	4b12      	ldr	r3, [pc, #72]	@ (8003d74 <main+0xd0>)
 8003d2c:	601a      	str	r2, [r3, #0]
  tempPresQueue = osMessageQueueNew(4, sizeof(TempPresMessage_t), &tempPresQueueAttr);
 8003d2e:	4b12      	ldr	r3, [pc, #72]	@ (8003d78 <main+0xd4>)
 8003d30:	001a      	movs	r2, r3
 8003d32:	210c      	movs	r1, #12
 8003d34:	2004      	movs	r0, #4
 8003d36:	f003 ff19 	bl	8007b6c <osMessageQueueNew>
 8003d3a:	0002      	movs	r2, r0
 8003d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8003d7c <main+0xd8>)
 8003d3e:	601a      	str	r2, [r3, #0]

  osThreadNew(TempTask, NULL, &tempAttr);
 8003d40:	4a0f      	ldr	r2, [pc, #60]	@ (8003d80 <main+0xdc>)
 8003d42:	4b10      	ldr	r3, [pc, #64]	@ (8003d84 <main+0xe0>)
 8003d44:	2100      	movs	r1, #0
 8003d46:	0018      	movs	r0, r3
 8003d48:	f003 fd04 	bl	8007754 <osThreadNew>
  osThreadNew(DistanceTask, NULL, &distAttr);
 8003d4c:	4a0e      	ldr	r2, [pc, #56]	@ (8003d88 <main+0xe4>)
 8003d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8003d8c <main+0xe8>)
 8003d50:	2100      	movs	r1, #0
 8003d52:	0018      	movs	r0, r3
 8003d54:	f003 fcfe 	bl	8007754 <osThreadNew>

  osKernelStart();
 8003d58:	f003 fca8 	bl	80076ac <osKernelStart>

  while (1)
 8003d5c:	46c0      	nop			@ (mov r8, r8)
 8003d5e:	e7fd      	b.n	8003d5c <main+0xb8>
 8003d60:	0800d8a4 	.word	0x0800d8a4
 8003d64:	20000c94 	.word	0x20000c94
 8003d68:	0800d940 	.word	0x0800d940
 8003d6c:	200002a8 	.word	0x200002a8
 8003d70:	0800d950 	.word	0x0800d950
 8003d74:	200002ac 	.word	0x200002ac
 8003d78:	0800d960 	.word	0x0800d960
 8003d7c:	20000354 	.word	0x20000354
 8003d80:	0800d978 	.word	0x0800d978
 8003d84:	08003689 	.word	0x08003689
 8003d88:	0800d99c 	.word	0x0800d99c
 8003d8c:	0800389d 	.word	0x0800389d

08003d90 <Error_Handler>:
  }
}

/* ===================== Error handler ===================== */
void Error_Handler(void)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003d96:	b672      	cpsid	i
}
 8003d98:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();
  while (1)
  {
    HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8003d9a:	4b08      	ldr	r3, [pc, #32]	@ (8003dbc <Error_Handler+0x2c>)
 8003d9c:	2101      	movs	r1, #1
 8003d9e:	0018      	movs	r0, r3
 8003da0:	f000 fdea 	bl	8004978 <HAL_GPIO_TogglePin>
    for (volatile uint32_t i = 0; i < 250000; i++)
 8003da4:	2300      	movs	r3, #0
 8003da6:	607b      	str	r3, [r7, #4]
 8003da8:	e002      	b.n	8003db0 <Error_Handler+0x20>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	3301      	adds	r3, #1
 8003dae:	607b      	str	r3, [r7, #4]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a03      	ldr	r2, [pc, #12]	@ (8003dc0 <Error_Handler+0x30>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d9f8      	bls.n	8003daa <Error_Handler+0x1a>
    HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8003db8:	e7ef      	b.n	8003d9a <Error_Handler+0xa>
 8003dba:	46c0      	nop			@ (mov r8, r8)
 8003dbc:	50000400 	.word	0x50000400
 8003dc0:	0003d08f 	.word	0x0003d08f

08003dc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8003df8 <HAL_MspInit+0x34>)
 8003dca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dcc:	4b0a      	ldr	r3, [pc, #40]	@ (8003df8 <HAL_MspInit+0x34>)
 8003dce:	2101      	movs	r1, #1
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003dd4:	4b08      	ldr	r3, [pc, #32]	@ (8003df8 <HAL_MspInit+0x34>)
 8003dd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003dd8:	4b07      	ldr	r3, [pc, #28]	@ (8003df8 <HAL_MspInit+0x34>)
 8003dda:	2180      	movs	r1, #128	@ 0x80
 8003ddc:	0549      	lsls	r1, r1, #21
 8003dde:	430a      	orrs	r2, r1
 8003de0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8003de2:	2302      	movs	r3, #2
 8003de4:	425b      	negs	r3, r3
 8003de6:	2200      	movs	r2, #0
 8003de8:	2103      	movs	r1, #3
 8003dea:	0018      	movs	r0, r3
 8003dec:	f000 fb5a 	bl	80044a4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003df0:	46c0      	nop			@ (mov r8, r8)
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	46c0      	nop			@ (mov r8, r8)
 8003df8:	40021000 	.word	0x40021000

08003dfc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003dfc:	b590      	push	{r4, r7, lr}
 8003dfe:	b089      	sub	sp, #36	@ 0x24
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e04:	240c      	movs	r4, #12
 8003e06:	193b      	adds	r3, r7, r4
 8003e08:	0018      	movs	r0, r3
 8003e0a:	2314      	movs	r3, #20
 8003e0c:	001a      	movs	r2, r3
 8003e0e:	2100      	movs	r1, #0
 8003e10:	f007 fa90 	bl	800b334 <memset>
  if(hi2c->Instance==I2C1)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a18      	ldr	r2, [pc, #96]	@ (8003e7c <HAL_I2C_MspInit+0x80>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d129      	bne.n	8003e72 <HAL_I2C_MspInit+0x76>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e1e:	4b18      	ldr	r3, [pc, #96]	@ (8003e80 <HAL_I2C_MspInit+0x84>)
 8003e20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e22:	4b17      	ldr	r3, [pc, #92]	@ (8003e80 <HAL_I2C_MspInit+0x84>)
 8003e24:	2102      	movs	r1, #2
 8003e26:	430a      	orrs	r2, r1
 8003e28:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003e2a:	4b15      	ldr	r3, [pc, #84]	@ (8003e80 <HAL_I2C_MspInit+0x84>)
 8003e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2e:	2202      	movs	r2, #2
 8003e30:	4013      	ands	r3, r2
 8003e32:	60bb      	str	r3, [r7, #8]
 8003e34:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003e36:	193b      	adds	r3, r7, r4
 8003e38:	22c0      	movs	r2, #192	@ 0xc0
 8003e3a:	0092      	lsls	r2, r2, #2
 8003e3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e3e:	0021      	movs	r1, r4
 8003e40:	187b      	adds	r3, r7, r1
 8003e42:	2212      	movs	r2, #18
 8003e44:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e46:	187b      	adds	r3, r7, r1
 8003e48:	2200      	movs	r2, #0
 8003e4a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e4c:	187b      	adds	r3, r7, r1
 8003e4e:	2203      	movs	r2, #3
 8003e50:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003e52:	187b      	adds	r3, r7, r1
 8003e54:	2204      	movs	r2, #4
 8003e56:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e58:	187b      	adds	r3, r7, r1
 8003e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8003e84 <HAL_I2C_MspInit+0x88>)
 8003e5c:	0019      	movs	r1, r3
 8003e5e:	0010      	movs	r0, r2
 8003e60:	f000 fbda 	bl	8004618 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003e64:	4b06      	ldr	r3, [pc, #24]	@ (8003e80 <HAL_I2C_MspInit+0x84>)
 8003e66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e68:	4b05      	ldr	r3, [pc, #20]	@ (8003e80 <HAL_I2C_MspInit+0x84>)
 8003e6a:	2180      	movs	r1, #128	@ 0x80
 8003e6c:	0389      	lsls	r1, r1, #14
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003e72:	46c0      	nop			@ (mov r8, r8)
 8003e74:	46bd      	mov	sp, r7
 8003e76:	b009      	add	sp, #36	@ 0x24
 8003e78:	bd90      	pop	{r4, r7, pc}
 8003e7a:	46c0      	nop			@ (mov r8, r8)
 8003e7c:	40005400 	.word	0x40005400
 8003e80:	40021000 	.word	0x40021000
 8003e84:	50000400 	.word	0x50000400

08003e88 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	2380      	movs	r3, #128	@ 0x80
 8003e96:	05db      	lsls	r3, r3, #23
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d105      	bne.n	8003ea8 <HAL_TIM_Base_MspInit+0x20>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003e9c:	4b04      	ldr	r3, [pc, #16]	@ (8003eb0 <HAL_TIM_Base_MspInit+0x28>)
 8003e9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ea0:	4b03      	ldr	r3, [pc, #12]	@ (8003eb0 <HAL_TIM_Base_MspInit+0x28>)
 8003ea2:	2101      	movs	r1, #1
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003ea8:	46c0      	nop			@ (mov r8, r8)
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	b002      	add	sp, #8
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	40021000 	.word	0x40021000

08003eb4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003eb4:	b590      	push	{r4, r7, lr}
 8003eb6:	b08b      	sub	sp, #44	@ 0x2c
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ebc:	2414      	movs	r4, #20
 8003ebe:	193b      	adds	r3, r7, r4
 8003ec0:	0018      	movs	r0, r3
 8003ec2:	2314      	movs	r3, #20
 8003ec4:	001a      	movs	r2, r3
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	f007 fa34 	bl	800b334 <memset>
  if(huart->Instance==USART1)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a34      	ldr	r2, [pc, #208]	@ (8003fa4 <HAL_UART_MspInit+0xf0>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d133      	bne.n	8003f3e <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003ed6:	4b34      	ldr	r3, [pc, #208]	@ (8003fa8 <HAL_UART_MspInit+0xf4>)
 8003ed8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003eda:	4b33      	ldr	r3, [pc, #204]	@ (8003fa8 <HAL_UART_MspInit+0xf4>)
 8003edc:	2180      	movs	r1, #128	@ 0x80
 8003ede:	01c9      	lsls	r1, r1, #7
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ee4:	4b30      	ldr	r3, [pc, #192]	@ (8003fa8 <HAL_UART_MspInit+0xf4>)
 8003ee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ee8:	4b2f      	ldr	r3, [pc, #188]	@ (8003fa8 <HAL_UART_MspInit+0xf4>)
 8003eea:	2101      	movs	r1, #1
 8003eec:	430a      	orrs	r2, r1
 8003eee:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003ef0:	4b2d      	ldr	r3, [pc, #180]	@ (8003fa8 <HAL_UART_MspInit+0xf4>)
 8003ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	613b      	str	r3, [r7, #16]
 8003efa:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003efc:	193b      	adds	r3, r7, r4
 8003efe:	22c0      	movs	r2, #192	@ 0xc0
 8003f00:	00d2      	lsls	r2, r2, #3
 8003f02:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f04:	0021      	movs	r1, r4
 8003f06:	187b      	adds	r3, r7, r1
 8003f08:	2202      	movs	r2, #2
 8003f0a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f0c:	187b      	adds	r3, r7, r1
 8003f0e:	2200      	movs	r2, #0
 8003f10:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f12:	187b      	adds	r3, r7, r1
 8003f14:	2203      	movs	r2, #3
 8003f16:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8003f18:	187b      	adds	r3, r7, r1
 8003f1a:	2204      	movs	r2, #4
 8003f1c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f1e:	187a      	adds	r2, r7, r1
 8003f20:	23a0      	movs	r3, #160	@ 0xa0
 8003f22:	05db      	lsls	r3, r3, #23
 8003f24:	0011      	movs	r1, r2
 8003f26:	0018      	movs	r0, r3
 8003f28:	f000 fb76 	bl	8004618 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	2103      	movs	r1, #3
 8003f30:	201b      	movs	r0, #27
 8003f32:	f000 fab7 	bl	80044a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003f36:	201b      	movs	r0, #27
 8003f38:	f000 fac9 	bl	80044ce <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8003f3c:	e02e      	b.n	8003f9c <HAL_UART_MspInit+0xe8>
  else if(huart->Instance==USART2)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a1a      	ldr	r2, [pc, #104]	@ (8003fac <HAL_UART_MspInit+0xf8>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d129      	bne.n	8003f9c <HAL_UART_MspInit+0xe8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003f48:	4b17      	ldr	r3, [pc, #92]	@ (8003fa8 <HAL_UART_MspInit+0xf4>)
 8003f4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f4c:	4b16      	ldr	r3, [pc, #88]	@ (8003fa8 <HAL_UART_MspInit+0xf4>)
 8003f4e:	2180      	movs	r1, #128	@ 0x80
 8003f50:	0289      	lsls	r1, r1, #10
 8003f52:	430a      	orrs	r2, r1
 8003f54:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f56:	4b14      	ldr	r3, [pc, #80]	@ (8003fa8 <HAL_UART_MspInit+0xf4>)
 8003f58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f5a:	4b13      	ldr	r3, [pc, #76]	@ (8003fa8 <HAL_UART_MspInit+0xf4>)
 8003f5c:	2101      	movs	r1, #1
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003f62:	4b11      	ldr	r3, [pc, #68]	@ (8003fa8 <HAL_UART_MspInit+0xf4>)
 8003f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f66:	2201      	movs	r2, #1
 8003f68:	4013      	ands	r3, r2
 8003f6a:	60fb      	str	r3, [r7, #12]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003f6e:	2114      	movs	r1, #20
 8003f70:	187b      	adds	r3, r7, r1
 8003f72:	220c      	movs	r2, #12
 8003f74:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f76:	187b      	adds	r3, r7, r1
 8003f78:	2202      	movs	r2, #2
 8003f7a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f7c:	187b      	adds	r3, r7, r1
 8003f7e:	2200      	movs	r2, #0
 8003f80:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f82:	187b      	adds	r3, r7, r1
 8003f84:	2203      	movs	r2, #3
 8003f86:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003f88:	187b      	adds	r3, r7, r1
 8003f8a:	2204      	movs	r2, #4
 8003f8c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f8e:	187a      	adds	r2, r7, r1
 8003f90:	23a0      	movs	r3, #160	@ 0xa0
 8003f92:	05db      	lsls	r3, r3, #23
 8003f94:	0011      	movs	r1, r2
 8003f96:	0018      	movs	r0, r3
 8003f98:	f000 fb3e 	bl	8004618 <HAL_GPIO_Init>
}
 8003f9c:	46c0      	nop			@ (mov r8, r8)
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	b00b      	add	sp, #44	@ 0x2c
 8003fa2:	bd90      	pop	{r4, r7, pc}
 8003fa4:	40013800 	.word	0x40013800
 8003fa8:	40021000 	.word	0x40021000
 8003fac:	40004400 	.word	0x40004400

08003fb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003fb4:	46c0      	nop			@ (mov r8, r8)
 8003fb6:	e7fd      	b.n	8003fb4 <NMI_Handler+0x4>

08003fb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003fbc:	46c0      	nop			@ (mov r8, r8)
 8003fbe:	e7fd      	b.n	8003fbc <HardFault_Handler+0x4>

08003fc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003fc4:	f000 f982 	bl	80042cc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003fc8:	f005 fc4e 	bl	8009868 <xTaskGetSchedulerState>
 8003fcc:	0003      	movs	r3, r0
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d001      	beq.n	8003fd6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003fd2:	f006 fa19 	bl	800a408 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003fd6:	46c0      	nop			@ (mov r8, r8)
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003fe0:	4b03      	ldr	r3, [pc, #12]	@ (8003ff0 <USART1_IRQHandler+0x14>)
 8003fe2:	0018      	movs	r0, r3
 8003fe4:	f002 fb1a 	bl	800661c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003fe8:	46c0      	nop			@ (mov r8, r8)
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	46c0      	nop			@ (mov r8, r8)
 8003ff0:	20000c94 	.word	0x20000c94

08003ff4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
  return 1;
 8003ff8:	2301      	movs	r3, #1
}
 8003ffa:	0018      	movs	r0, r3
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <_kill>:

int _kill(int pid, int sig)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800400a:	f007 f9ed 	bl	800b3e8 <__errno>
 800400e:	0003      	movs	r3, r0
 8004010:	2216      	movs	r2, #22
 8004012:	601a      	str	r2, [r3, #0]
  return -1;
 8004014:	2301      	movs	r3, #1
 8004016:	425b      	negs	r3, r3
}
 8004018:	0018      	movs	r0, r3
 800401a:	46bd      	mov	sp, r7
 800401c:	b002      	add	sp, #8
 800401e:	bd80      	pop	{r7, pc}

08004020 <_exit>:

void _exit (int status)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004028:	2301      	movs	r3, #1
 800402a:	425a      	negs	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	0011      	movs	r1, r2
 8004030:	0018      	movs	r0, r3
 8004032:	f7ff ffe5 	bl	8004000 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004036:	46c0      	nop			@ (mov r8, r8)
 8004038:	e7fd      	b.n	8004036 <_exit+0x16>

0800403a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800403a:	b580      	push	{r7, lr}
 800403c:	b086      	sub	sp, #24
 800403e:	af00      	add	r7, sp, #0
 8004040:	60f8      	str	r0, [r7, #12]
 8004042:	60b9      	str	r1, [r7, #8]
 8004044:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004046:	2300      	movs	r3, #0
 8004048:	617b      	str	r3, [r7, #20]
 800404a:	e00a      	b.n	8004062 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800404c:	e000      	b.n	8004050 <_read+0x16>
 800404e:	bf00      	nop
 8004050:	0001      	movs	r1, r0
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	1c5a      	adds	r2, r3, #1
 8004056:	60ba      	str	r2, [r7, #8]
 8004058:	b2ca      	uxtb	r2, r1
 800405a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	3301      	adds	r3, #1
 8004060:	617b      	str	r3, [r7, #20]
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	429a      	cmp	r2, r3
 8004068:	dbf0      	blt.n	800404c <_read+0x12>
  }

  return len;
 800406a:	687b      	ldr	r3, [r7, #4]
}
 800406c:	0018      	movs	r0, r3
 800406e:	46bd      	mov	sp, r7
 8004070:	b006      	add	sp, #24
 8004072:	bd80      	pop	{r7, pc}

08004074 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004080:	2300      	movs	r3, #0
 8004082:	617b      	str	r3, [r7, #20]
 8004084:	e009      	b.n	800409a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	1c5a      	adds	r2, r3, #1
 800408a:	60ba      	str	r2, [r7, #8]
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	0018      	movs	r0, r3
 8004090:	e000      	b.n	8004094 <_write+0x20>
 8004092:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	3301      	adds	r3, #1
 8004098:	617b      	str	r3, [r7, #20]
 800409a:	697a      	ldr	r2, [r7, #20]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	429a      	cmp	r2, r3
 80040a0:	dbf1      	blt.n	8004086 <_write+0x12>
  }
  return len;
 80040a2:	687b      	ldr	r3, [r7, #4]
}
 80040a4:	0018      	movs	r0, r3
 80040a6:	46bd      	mov	sp, r7
 80040a8:	b006      	add	sp, #24
 80040aa:	bd80      	pop	{r7, pc}

080040ac <_close>:

int _close(int file)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80040b4:	2301      	movs	r3, #1
 80040b6:	425b      	negs	r3, r3
}
 80040b8:	0018      	movs	r0, r3
 80040ba:	46bd      	mov	sp, r7
 80040bc:	b002      	add	sp, #8
 80040be:	bd80      	pop	{r7, pc}

080040c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	2280      	movs	r2, #128	@ 0x80
 80040ce:	0192      	lsls	r2, r2, #6
 80040d0:	605a      	str	r2, [r3, #4]
  return 0;
 80040d2:	2300      	movs	r3, #0
}
 80040d4:	0018      	movs	r0, r3
 80040d6:	46bd      	mov	sp, r7
 80040d8:	b002      	add	sp, #8
 80040da:	bd80      	pop	{r7, pc}

080040dc <_isatty>:

int _isatty(int file)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80040e4:	2301      	movs	r3, #1
}
 80040e6:	0018      	movs	r0, r3
 80040e8:	46bd      	mov	sp, r7
 80040ea:	b002      	add	sp, #8
 80040ec:	bd80      	pop	{r7, pc}

080040ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80040ee:	b580      	push	{r7, lr}
 80040f0:	b084      	sub	sp, #16
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	60f8      	str	r0, [r7, #12]
 80040f6:	60b9      	str	r1, [r7, #8]
 80040f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80040fa:	2300      	movs	r3, #0
}
 80040fc:	0018      	movs	r0, r3
 80040fe:	46bd      	mov	sp, r7
 8004100:	b004      	add	sp, #16
 8004102:	bd80      	pop	{r7, pc}

08004104 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b086      	sub	sp, #24
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800410c:	4a14      	ldr	r2, [pc, #80]	@ (8004160 <_sbrk+0x5c>)
 800410e:	4b15      	ldr	r3, [pc, #84]	@ (8004164 <_sbrk+0x60>)
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004118:	4b13      	ldr	r3, [pc, #76]	@ (8004168 <_sbrk+0x64>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d102      	bne.n	8004126 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004120:	4b11      	ldr	r3, [pc, #68]	@ (8004168 <_sbrk+0x64>)
 8004122:	4a12      	ldr	r2, [pc, #72]	@ (800416c <_sbrk+0x68>)
 8004124:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004126:	4b10      	ldr	r3, [pc, #64]	@ (8004168 <_sbrk+0x64>)
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	18d3      	adds	r3, r2, r3
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	429a      	cmp	r2, r3
 8004132:	d207      	bcs.n	8004144 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004134:	f007 f958 	bl	800b3e8 <__errno>
 8004138:	0003      	movs	r3, r0
 800413a:	220c      	movs	r2, #12
 800413c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800413e:	2301      	movs	r3, #1
 8004140:	425b      	negs	r3, r3
 8004142:	e009      	b.n	8004158 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004144:	4b08      	ldr	r3, [pc, #32]	@ (8004168 <_sbrk+0x64>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800414a:	4b07      	ldr	r3, [pc, #28]	@ (8004168 <_sbrk+0x64>)
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	18d2      	adds	r2, r2, r3
 8004152:	4b05      	ldr	r3, [pc, #20]	@ (8004168 <_sbrk+0x64>)
 8004154:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004156:	68fb      	ldr	r3, [r7, #12]
}
 8004158:	0018      	movs	r0, r3
 800415a:	46bd      	mov	sp, r7
 800415c:	b006      	add	sp, #24
 800415e:	bd80      	pop	{r7, pc}
 8004160:	20002000 	.word	0x20002000
 8004164:	00000400 	.word	0x00000400
 8004168:	20000c90 	.word	0x20000c90
 800416c:	20001978 	.word	0x20001978

08004170 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004174:	46c0      	nop			@ (mov r8, r8)
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
	...

0800417c <MX_USART1_UART_Init>:

UART_HandleTypeDef huart1;

void Error_Handler(void);

void MX_USART1_UART_Init(void) {
 800417c:	b580      	push	{r7, lr}
 800417e:	af00      	add	r7, sp, #0
    huart1.Instance = USART1;
 8004180:	4b11      	ldr	r3, [pc, #68]	@ (80041c8 <MX_USART1_UART_Init+0x4c>)
 8004182:	4a12      	ldr	r2, [pc, #72]	@ (80041cc <MX_USART1_UART_Init+0x50>)
 8004184:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 9600;
 8004186:	4b10      	ldr	r3, [pc, #64]	@ (80041c8 <MX_USART1_UART_Init+0x4c>)
 8004188:	2296      	movs	r2, #150	@ 0x96
 800418a:	0192      	lsls	r2, r2, #6
 800418c:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800418e:	4b0e      	ldr	r3, [pc, #56]	@ (80041c8 <MX_USART1_UART_Init+0x4c>)
 8004190:	2200      	movs	r2, #0
 8004192:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8004194:	4b0c      	ldr	r3, [pc, #48]	@ (80041c8 <MX_USART1_UART_Init+0x4c>)
 8004196:	2200      	movs	r2, #0
 8004198:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 800419a:	4b0b      	ldr	r3, [pc, #44]	@ (80041c8 <MX_USART1_UART_Init+0x4c>)
 800419c:	2200      	movs	r2, #0
 800419e:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 80041a0:	4b09      	ldr	r3, [pc, #36]	@ (80041c8 <MX_USART1_UART_Init+0x4c>)
 80041a2:	220c      	movs	r2, #12
 80041a4:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041a6:	4b08      	ldr	r3, [pc, #32]	@ (80041c8 <MX_USART1_UART_Init+0x4c>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80041ac:	4b06      	ldr	r3, [pc, #24]	@ (80041c8 <MX_USART1_UART_Init+0x4c>)
 80041ae:	2200      	movs	r2, #0
 80041b0:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK) {
 80041b2:	4b05      	ldr	r3, [pc, #20]	@ (80041c8 <MX_USART1_UART_Init+0x4c>)
 80041b4:	0018      	movs	r0, r3
 80041b6:	f002 f93d 	bl	8006434 <HAL_UART_Init>
 80041ba:	1e03      	subs	r3, r0, #0
 80041bc:	d001      	beq.n	80041c2 <MX_USART1_UART_Init+0x46>
        Error_Handler();
 80041be:	f7ff fde7 	bl	8003d90 <Error_Handler>
    }
}
 80041c2:	46c0      	nop			@ (mov r8, r8)
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	20000c94 	.word	0x20000c94
 80041cc:	40013800 	.word	0x40013800

080041d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 80041d0:	480d      	ldr	r0, [pc, #52]	@ (8004208 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80041d2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80041d4:	f7ff ffcc 	bl	8004170 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80041d8:	480c      	ldr	r0, [pc, #48]	@ (800420c <LoopForever+0x6>)
  ldr r1, =_edata
 80041da:	490d      	ldr	r1, [pc, #52]	@ (8004210 <LoopForever+0xa>)
  ldr r2, =_sidata
 80041dc:	4a0d      	ldr	r2, [pc, #52]	@ (8004214 <LoopForever+0xe>)
  movs r3, #0
 80041de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80041e0:	e002      	b.n	80041e8 <LoopCopyDataInit>

080041e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80041e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80041e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80041e6:	3304      	adds	r3, #4

080041e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80041e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80041ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80041ec:	d3f9      	bcc.n	80041e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80041ee:	4a0a      	ldr	r2, [pc, #40]	@ (8004218 <LoopForever+0x12>)
  ldr r4, =_ebss
 80041f0:	4c0a      	ldr	r4, [pc, #40]	@ (800421c <LoopForever+0x16>)
  movs r3, #0
 80041f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80041f4:	e001      	b.n	80041fa <LoopFillZerobss>

080041f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80041f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80041f8:	3204      	adds	r2, #4

080041fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80041fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80041fc:	d3fb      	bcc.n	80041f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80041fe:	f007 f8f9 	bl	800b3f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004202:	f7ff fd4f 	bl	8003ca4 <main>

08004206 <LoopForever>:

LoopForever:
    b LoopForever
 8004206:	e7fe      	b.n	8004206 <LoopForever>
  ldr   r0, =_estack
 8004208:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800420c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004210:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8004214:	0800dddc 	.word	0x0800dddc
  ldr r2, =_sbss
 8004218:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800421c:	20001978 	.word	0x20001978

08004220 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004220:	e7fe      	b.n	8004220 <ADC1_COMP_IRQHandler>
	...

08004224 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800422a:	1dfb      	adds	r3, r7, #7
 800422c:	2200      	movs	r2, #0
 800422e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8004230:	4b0b      	ldr	r3, [pc, #44]	@ (8004260 <HAL_Init+0x3c>)
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	4b0a      	ldr	r3, [pc, #40]	@ (8004260 <HAL_Init+0x3c>)
 8004236:	2140      	movs	r1, #64	@ 0x40
 8004238:	430a      	orrs	r2, r1
 800423a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800423c:	2003      	movs	r0, #3
 800423e:	f000 f811 	bl	8004264 <HAL_InitTick>
 8004242:	1e03      	subs	r3, r0, #0
 8004244:	d003      	beq.n	800424e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8004246:	1dfb      	adds	r3, r7, #7
 8004248:	2201      	movs	r2, #1
 800424a:	701a      	strb	r2, [r3, #0]
 800424c:	e001      	b.n	8004252 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800424e:	f7ff fdb9 	bl	8003dc4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004252:	1dfb      	adds	r3, r7, #7
 8004254:	781b      	ldrb	r3, [r3, #0]
}
 8004256:	0018      	movs	r0, r3
 8004258:	46bd      	mov	sp, r7
 800425a:	b002      	add	sp, #8
 800425c:	bd80      	pop	{r7, pc}
 800425e:	46c0      	nop			@ (mov r8, r8)
 8004260:	40022000 	.word	0x40022000

08004264 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004264:	b590      	push	{r4, r7, lr}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800426c:	4b14      	ldr	r3, [pc, #80]	@ (80042c0 <HAL_InitTick+0x5c>)
 800426e:	681c      	ldr	r4, [r3, #0]
 8004270:	4b14      	ldr	r3, [pc, #80]	@ (80042c4 <HAL_InitTick+0x60>)
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	0019      	movs	r1, r3
 8004276:	23fa      	movs	r3, #250	@ 0xfa
 8004278:	0098      	lsls	r0, r3, #2
 800427a:	f7fb ff61 	bl	8000140 <__udivsi3>
 800427e:	0003      	movs	r3, r0
 8004280:	0019      	movs	r1, r3
 8004282:	0020      	movs	r0, r4
 8004284:	f7fb ff5c 	bl	8000140 <__udivsi3>
 8004288:	0003      	movs	r3, r0
 800428a:	0018      	movs	r0, r3
 800428c:	f000 f92f 	bl	80044ee <HAL_SYSTICK_Config>
 8004290:	1e03      	subs	r3, r0, #0
 8004292:	d001      	beq.n	8004298 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e00f      	b.n	80042b8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b03      	cmp	r3, #3
 800429c:	d80b      	bhi.n	80042b6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800429e:	6879      	ldr	r1, [r7, #4]
 80042a0:	2301      	movs	r3, #1
 80042a2:	425b      	negs	r3, r3
 80042a4:	2200      	movs	r2, #0
 80042a6:	0018      	movs	r0, r3
 80042a8:	f000 f8fc 	bl	80044a4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80042ac:	4b06      	ldr	r3, [pc, #24]	@ (80042c8 <HAL_InitTick+0x64>)
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
 80042b4:	e000      	b.n	80042b8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
}
 80042b8:	0018      	movs	r0, r3
 80042ba:	46bd      	mov	sp, r7
 80042bc:	b003      	add	sp, #12
 80042be:	bd90      	pop	{r4, r7, pc}
 80042c0:	20000004 	.word	0x20000004
 80042c4:	2000000c 	.word	0x2000000c
 80042c8:	20000008 	.word	0x20000008

080042cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80042d0:	4b05      	ldr	r3, [pc, #20]	@ (80042e8 <HAL_IncTick+0x1c>)
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	001a      	movs	r2, r3
 80042d6:	4b05      	ldr	r3, [pc, #20]	@ (80042ec <HAL_IncTick+0x20>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	18d2      	adds	r2, r2, r3
 80042dc:	4b03      	ldr	r3, [pc, #12]	@ (80042ec <HAL_IncTick+0x20>)
 80042de:	601a      	str	r2, [r3, #0]
}
 80042e0:	46c0      	nop			@ (mov r8, r8)
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	46c0      	nop			@ (mov r8, r8)
 80042e8:	2000000c 	.word	0x2000000c
 80042ec:	20000d1c 	.word	0x20000d1c

080042f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
  return uwTick;
 80042f4:	4b02      	ldr	r3, [pc, #8]	@ (8004300 <HAL_GetTick+0x10>)
 80042f6:	681b      	ldr	r3, [r3, #0]
}
 80042f8:	0018      	movs	r0, r3
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	46c0      	nop			@ (mov r8, r8)
 8004300:	20000d1c 	.word	0x20000d1c

08004304 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800430c:	f7ff fff0 	bl	80042f0 <HAL_GetTick>
 8004310:	0003      	movs	r3, r0
 8004312:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	3301      	adds	r3, #1
 800431c:	d005      	beq.n	800432a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800431e:	4b0a      	ldr	r3, [pc, #40]	@ (8004348 <HAL_Delay+0x44>)
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	001a      	movs	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	189b      	adds	r3, r3, r2
 8004328:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800432a:	46c0      	nop			@ (mov r8, r8)
 800432c:	f7ff ffe0 	bl	80042f0 <HAL_GetTick>
 8004330:	0002      	movs	r2, r0
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	68fa      	ldr	r2, [r7, #12]
 8004338:	429a      	cmp	r2, r3
 800433a:	d8f7      	bhi.n	800432c <HAL_Delay+0x28>
  {
  }
}
 800433c:	46c0      	nop			@ (mov r8, r8)
 800433e:	46c0      	nop			@ (mov r8, r8)
 8004340:	46bd      	mov	sp, r7
 8004342:	b004      	add	sp, #16
 8004344:	bd80      	pop	{r7, pc}
 8004346:	46c0      	nop			@ (mov r8, r8)
 8004348:	2000000c 	.word	0x2000000c

0800434c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	0002      	movs	r2, r0
 8004354:	1dfb      	adds	r3, r7, #7
 8004356:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004358:	1dfb      	adds	r3, r7, #7
 800435a:	781b      	ldrb	r3, [r3, #0]
 800435c:	2b7f      	cmp	r3, #127	@ 0x7f
 800435e:	d809      	bhi.n	8004374 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004360:	1dfb      	adds	r3, r7, #7
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	001a      	movs	r2, r3
 8004366:	231f      	movs	r3, #31
 8004368:	401a      	ands	r2, r3
 800436a:	4b04      	ldr	r3, [pc, #16]	@ (800437c <__NVIC_EnableIRQ+0x30>)
 800436c:	2101      	movs	r1, #1
 800436e:	4091      	lsls	r1, r2
 8004370:	000a      	movs	r2, r1
 8004372:	601a      	str	r2, [r3, #0]
  }
}
 8004374:	46c0      	nop			@ (mov r8, r8)
 8004376:	46bd      	mov	sp, r7
 8004378:	b002      	add	sp, #8
 800437a:	bd80      	pop	{r7, pc}
 800437c:	e000e100 	.word	0xe000e100

08004380 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004380:	b590      	push	{r4, r7, lr}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
 8004386:	0002      	movs	r2, r0
 8004388:	6039      	str	r1, [r7, #0]
 800438a:	1dfb      	adds	r3, r7, #7
 800438c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800438e:	1dfb      	adds	r3, r7, #7
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	2b7f      	cmp	r3, #127	@ 0x7f
 8004394:	d828      	bhi.n	80043e8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004396:	4a2f      	ldr	r2, [pc, #188]	@ (8004454 <__NVIC_SetPriority+0xd4>)
 8004398:	1dfb      	adds	r3, r7, #7
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	b25b      	sxtb	r3, r3
 800439e:	089b      	lsrs	r3, r3, #2
 80043a0:	33c0      	adds	r3, #192	@ 0xc0
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	589b      	ldr	r3, [r3, r2]
 80043a6:	1dfa      	adds	r2, r7, #7
 80043a8:	7812      	ldrb	r2, [r2, #0]
 80043aa:	0011      	movs	r1, r2
 80043ac:	2203      	movs	r2, #3
 80043ae:	400a      	ands	r2, r1
 80043b0:	00d2      	lsls	r2, r2, #3
 80043b2:	21ff      	movs	r1, #255	@ 0xff
 80043b4:	4091      	lsls	r1, r2
 80043b6:	000a      	movs	r2, r1
 80043b8:	43d2      	mvns	r2, r2
 80043ba:	401a      	ands	r2, r3
 80043bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	019b      	lsls	r3, r3, #6
 80043c2:	22ff      	movs	r2, #255	@ 0xff
 80043c4:	401a      	ands	r2, r3
 80043c6:	1dfb      	adds	r3, r7, #7
 80043c8:	781b      	ldrb	r3, [r3, #0]
 80043ca:	0018      	movs	r0, r3
 80043cc:	2303      	movs	r3, #3
 80043ce:	4003      	ands	r3, r0
 80043d0:	00db      	lsls	r3, r3, #3
 80043d2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80043d4:	481f      	ldr	r0, [pc, #124]	@ (8004454 <__NVIC_SetPriority+0xd4>)
 80043d6:	1dfb      	adds	r3, r7, #7
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	b25b      	sxtb	r3, r3
 80043dc:	089b      	lsrs	r3, r3, #2
 80043de:	430a      	orrs	r2, r1
 80043e0:	33c0      	adds	r3, #192	@ 0xc0
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80043e6:	e031      	b.n	800444c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80043e8:	4a1b      	ldr	r2, [pc, #108]	@ (8004458 <__NVIC_SetPriority+0xd8>)
 80043ea:	1dfb      	adds	r3, r7, #7
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	0019      	movs	r1, r3
 80043f0:	230f      	movs	r3, #15
 80043f2:	400b      	ands	r3, r1
 80043f4:	3b08      	subs	r3, #8
 80043f6:	089b      	lsrs	r3, r3, #2
 80043f8:	3306      	adds	r3, #6
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	18d3      	adds	r3, r2, r3
 80043fe:	3304      	adds	r3, #4
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	1dfa      	adds	r2, r7, #7
 8004404:	7812      	ldrb	r2, [r2, #0]
 8004406:	0011      	movs	r1, r2
 8004408:	2203      	movs	r2, #3
 800440a:	400a      	ands	r2, r1
 800440c:	00d2      	lsls	r2, r2, #3
 800440e:	21ff      	movs	r1, #255	@ 0xff
 8004410:	4091      	lsls	r1, r2
 8004412:	000a      	movs	r2, r1
 8004414:	43d2      	mvns	r2, r2
 8004416:	401a      	ands	r2, r3
 8004418:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	019b      	lsls	r3, r3, #6
 800441e:	22ff      	movs	r2, #255	@ 0xff
 8004420:	401a      	ands	r2, r3
 8004422:	1dfb      	adds	r3, r7, #7
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	0018      	movs	r0, r3
 8004428:	2303      	movs	r3, #3
 800442a:	4003      	ands	r3, r0
 800442c:	00db      	lsls	r3, r3, #3
 800442e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004430:	4809      	ldr	r0, [pc, #36]	@ (8004458 <__NVIC_SetPriority+0xd8>)
 8004432:	1dfb      	adds	r3, r7, #7
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	001c      	movs	r4, r3
 8004438:	230f      	movs	r3, #15
 800443a:	4023      	ands	r3, r4
 800443c:	3b08      	subs	r3, #8
 800443e:	089b      	lsrs	r3, r3, #2
 8004440:	430a      	orrs	r2, r1
 8004442:	3306      	adds	r3, #6
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	18c3      	adds	r3, r0, r3
 8004448:	3304      	adds	r3, #4
 800444a:	601a      	str	r2, [r3, #0]
}
 800444c:	46c0      	nop			@ (mov r8, r8)
 800444e:	46bd      	mov	sp, r7
 8004450:	b003      	add	sp, #12
 8004452:	bd90      	pop	{r4, r7, pc}
 8004454:	e000e100 	.word	0xe000e100
 8004458:	e000ed00 	.word	0xe000ed00

0800445c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	1e5a      	subs	r2, r3, #1
 8004468:	2380      	movs	r3, #128	@ 0x80
 800446a:	045b      	lsls	r3, r3, #17
 800446c:	429a      	cmp	r2, r3
 800446e:	d301      	bcc.n	8004474 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004470:	2301      	movs	r3, #1
 8004472:	e010      	b.n	8004496 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004474:	4b0a      	ldr	r3, [pc, #40]	@ (80044a0 <SysTick_Config+0x44>)
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	3a01      	subs	r2, #1
 800447a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800447c:	2301      	movs	r3, #1
 800447e:	425b      	negs	r3, r3
 8004480:	2103      	movs	r1, #3
 8004482:	0018      	movs	r0, r3
 8004484:	f7ff ff7c 	bl	8004380 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004488:	4b05      	ldr	r3, [pc, #20]	@ (80044a0 <SysTick_Config+0x44>)
 800448a:	2200      	movs	r2, #0
 800448c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800448e:	4b04      	ldr	r3, [pc, #16]	@ (80044a0 <SysTick_Config+0x44>)
 8004490:	2207      	movs	r2, #7
 8004492:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004494:	2300      	movs	r3, #0
}
 8004496:	0018      	movs	r0, r3
 8004498:	46bd      	mov	sp, r7
 800449a:	b002      	add	sp, #8
 800449c:	bd80      	pop	{r7, pc}
 800449e:	46c0      	nop			@ (mov r8, r8)
 80044a0:	e000e010 	.word	0xe000e010

080044a4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60b9      	str	r1, [r7, #8]
 80044ac:	607a      	str	r2, [r7, #4]
 80044ae:	210f      	movs	r1, #15
 80044b0:	187b      	adds	r3, r7, r1
 80044b2:	1c02      	adds	r2, r0, #0
 80044b4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80044b6:	68ba      	ldr	r2, [r7, #8]
 80044b8:	187b      	adds	r3, r7, r1
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	b25b      	sxtb	r3, r3
 80044be:	0011      	movs	r1, r2
 80044c0:	0018      	movs	r0, r3
 80044c2:	f7ff ff5d 	bl	8004380 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80044c6:	46c0      	nop			@ (mov r8, r8)
 80044c8:	46bd      	mov	sp, r7
 80044ca:	b004      	add	sp, #16
 80044cc:	bd80      	pop	{r7, pc}

080044ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044ce:	b580      	push	{r7, lr}
 80044d0:	b082      	sub	sp, #8
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	0002      	movs	r2, r0
 80044d6:	1dfb      	adds	r3, r7, #7
 80044d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044da:	1dfb      	adds	r3, r7, #7
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	b25b      	sxtb	r3, r3
 80044e0:	0018      	movs	r0, r3
 80044e2:	f7ff ff33 	bl	800434c <__NVIC_EnableIRQ>
}
 80044e6:	46c0      	nop			@ (mov r8, r8)
 80044e8:	46bd      	mov	sp, r7
 80044ea:	b002      	add	sp, #8
 80044ec:	bd80      	pop	{r7, pc}

080044ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044ee:	b580      	push	{r7, lr}
 80044f0:	b082      	sub	sp, #8
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	0018      	movs	r0, r3
 80044fa:	f7ff ffaf 	bl	800445c <SysTick_Config>
 80044fe:	0003      	movs	r3, r0
}
 8004500:	0018      	movs	r0, r3
 8004502:	46bd      	mov	sp, r7
 8004504:	b002      	add	sp, #8
 8004506:	bd80      	pop	{r7, pc}

08004508 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004510:	230f      	movs	r3, #15
 8004512:	18fb      	adds	r3, r7, r3
 8004514:	2200      	movs	r2, #0
 8004516:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2225      	movs	r2, #37	@ 0x25
 800451c:	5c9b      	ldrb	r3, [r3, r2]
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b02      	cmp	r3, #2
 8004522:	d008      	beq.n	8004536 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2204      	movs	r2, #4
 8004528:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2224      	movs	r2, #36	@ 0x24
 800452e:	2100      	movs	r1, #0
 8004530:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e024      	b.n	8004580 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	210e      	movs	r1, #14
 8004542:	438a      	bics	r2, r1
 8004544:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2101      	movs	r1, #1
 8004552:	438a      	bics	r2, r1
 8004554:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800455a:	221c      	movs	r2, #28
 800455c:	401a      	ands	r2, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004562:	2101      	movs	r1, #1
 8004564:	4091      	lsls	r1, r2
 8004566:	000a      	movs	r2, r1
 8004568:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2225      	movs	r2, #37	@ 0x25
 800456e:	2101      	movs	r1, #1
 8004570:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2224      	movs	r2, #36	@ 0x24
 8004576:	2100      	movs	r1, #0
 8004578:	5499      	strb	r1, [r3, r2]

    return status;
 800457a:	230f      	movs	r3, #15
 800457c:	18fb      	adds	r3, r7, r3
 800457e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8004580:	0018      	movs	r0, r3
 8004582:	46bd      	mov	sp, r7
 8004584:	b004      	add	sp, #16
 8004586:	bd80      	pop	{r7, pc}

08004588 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004590:	210f      	movs	r1, #15
 8004592:	187b      	adds	r3, r7, r1
 8004594:	2200      	movs	r2, #0
 8004596:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2225      	movs	r2, #37	@ 0x25
 800459c:	5c9b      	ldrb	r3, [r3, r2]
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d006      	beq.n	80045b2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2204      	movs	r2, #4
 80045a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80045aa:	187b      	adds	r3, r7, r1
 80045ac:	2201      	movs	r2, #1
 80045ae:	701a      	strb	r2, [r3, #0]
 80045b0:	e02a      	b.n	8004608 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	210e      	movs	r1, #14
 80045be:	438a      	bics	r2, r1
 80045c0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2101      	movs	r1, #1
 80045ce:	438a      	bics	r2, r1
 80045d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d6:	221c      	movs	r2, #28
 80045d8:	401a      	ands	r2, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045de:	2101      	movs	r1, #1
 80045e0:	4091      	lsls	r1, r2
 80045e2:	000a      	movs	r2, r1
 80045e4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2225      	movs	r2, #37	@ 0x25
 80045ea:	2101      	movs	r1, #1
 80045ec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2224      	movs	r2, #36	@ 0x24
 80045f2:	2100      	movs	r1, #0
 80045f4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d004      	beq.n	8004608 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	0010      	movs	r0, r2
 8004606:	4798      	blx	r3
    }
  }
  return status;
 8004608:	230f      	movs	r3, #15
 800460a:	18fb      	adds	r3, r7, r3
 800460c:	781b      	ldrb	r3, [r3, #0]
}
 800460e:	0018      	movs	r0, r3
 8004610:	46bd      	mov	sp, r7
 8004612:	b004      	add	sp, #16
 8004614:	bd80      	pop	{r7, pc}
	...

08004618 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b086      	sub	sp, #24
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004622:	2300      	movs	r3, #0
 8004624:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004626:	2300      	movs	r3, #0
 8004628:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800462a:	2300      	movs	r3, #0
 800462c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800462e:	e14f      	b.n	80048d0 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2101      	movs	r1, #1
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	4091      	lsls	r1, r2
 800463a:	000a      	movs	r2, r1
 800463c:	4013      	ands	r3, r2
 800463e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d100      	bne.n	8004648 <HAL_GPIO_Init+0x30>
 8004646:	e140      	b.n	80048ca <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	2203      	movs	r2, #3
 800464e:	4013      	ands	r3, r2
 8004650:	2b01      	cmp	r3, #1
 8004652:	d005      	beq.n	8004660 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	2203      	movs	r2, #3
 800465a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800465c:	2b02      	cmp	r3, #2
 800465e:	d130      	bne.n	80046c2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	005b      	lsls	r3, r3, #1
 800466a:	2203      	movs	r2, #3
 800466c:	409a      	lsls	r2, r3
 800466e:	0013      	movs	r3, r2
 8004670:	43da      	mvns	r2, r3
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	4013      	ands	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	68da      	ldr	r2, [r3, #12]
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	005b      	lsls	r3, r3, #1
 8004680:	409a      	lsls	r2, r3
 8004682:	0013      	movs	r3, r2
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	4313      	orrs	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004696:	2201      	movs	r2, #1
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	409a      	lsls	r2, r3
 800469c:	0013      	movs	r3, r2
 800469e:	43da      	mvns	r2, r3
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	4013      	ands	r3, r2
 80046a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	091b      	lsrs	r3, r3, #4
 80046ac:	2201      	movs	r2, #1
 80046ae:	401a      	ands	r2, r3
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	409a      	lsls	r2, r3
 80046b4:	0013      	movs	r3, r2
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	2203      	movs	r2, #3
 80046c8:	4013      	ands	r3, r2
 80046ca:	2b03      	cmp	r3, #3
 80046cc:	d017      	beq.n	80046fe <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	005b      	lsls	r3, r3, #1
 80046d8:	2203      	movs	r2, #3
 80046da:	409a      	lsls	r2, r3
 80046dc:	0013      	movs	r3, r2
 80046de:	43da      	mvns	r2, r3
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	4013      	ands	r3, r2
 80046e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	689a      	ldr	r2, [r3, #8]
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	005b      	lsls	r3, r3, #1
 80046ee:	409a      	lsls	r2, r3
 80046f0:	0013      	movs	r3, r2
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	2203      	movs	r2, #3
 8004704:	4013      	ands	r3, r2
 8004706:	2b02      	cmp	r3, #2
 8004708:	d123      	bne.n	8004752 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	08da      	lsrs	r2, r3, #3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	3208      	adds	r2, #8
 8004712:	0092      	lsls	r2, r2, #2
 8004714:	58d3      	ldr	r3, [r2, r3]
 8004716:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	2207      	movs	r2, #7
 800471c:	4013      	ands	r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	220f      	movs	r2, #15
 8004722:	409a      	lsls	r2, r3
 8004724:	0013      	movs	r3, r2
 8004726:	43da      	mvns	r2, r3
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	4013      	ands	r3, r2
 800472c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	691a      	ldr	r2, [r3, #16]
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	2107      	movs	r1, #7
 8004736:	400b      	ands	r3, r1
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	409a      	lsls	r2, r3
 800473c:	0013      	movs	r3, r2
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	4313      	orrs	r3, r2
 8004742:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	08da      	lsrs	r2, r3, #3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	3208      	adds	r2, #8
 800474c:	0092      	lsls	r2, r2, #2
 800474e:	6939      	ldr	r1, [r7, #16]
 8004750:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	005b      	lsls	r3, r3, #1
 800475c:	2203      	movs	r2, #3
 800475e:	409a      	lsls	r2, r3
 8004760:	0013      	movs	r3, r2
 8004762:	43da      	mvns	r2, r3
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	4013      	ands	r3, r2
 8004768:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	2203      	movs	r2, #3
 8004770:	401a      	ands	r2, r3
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	005b      	lsls	r3, r3, #1
 8004776:	409a      	lsls	r2, r3
 8004778:	0013      	movs	r3, r2
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	4313      	orrs	r3, r2
 800477e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	693a      	ldr	r2, [r7, #16]
 8004784:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	685a      	ldr	r2, [r3, #4]
 800478a:	23c0      	movs	r3, #192	@ 0xc0
 800478c:	029b      	lsls	r3, r3, #10
 800478e:	4013      	ands	r3, r2
 8004790:	d100      	bne.n	8004794 <HAL_GPIO_Init+0x17c>
 8004792:	e09a      	b.n	80048ca <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004794:	4b54      	ldr	r3, [pc, #336]	@ (80048e8 <HAL_GPIO_Init+0x2d0>)
 8004796:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004798:	4b53      	ldr	r3, [pc, #332]	@ (80048e8 <HAL_GPIO_Init+0x2d0>)
 800479a:	2101      	movs	r1, #1
 800479c:	430a      	orrs	r2, r1
 800479e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80047a0:	4a52      	ldr	r2, [pc, #328]	@ (80048ec <HAL_GPIO_Init+0x2d4>)
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	089b      	lsrs	r3, r3, #2
 80047a6:	3302      	adds	r3, #2
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	589b      	ldr	r3, [r3, r2]
 80047ac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	2203      	movs	r2, #3
 80047b2:	4013      	ands	r3, r2
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	220f      	movs	r2, #15
 80047b8:	409a      	lsls	r2, r3
 80047ba:	0013      	movs	r3, r2
 80047bc:	43da      	mvns	r2, r3
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	4013      	ands	r3, r2
 80047c2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	23a0      	movs	r3, #160	@ 0xa0
 80047c8:	05db      	lsls	r3, r3, #23
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d019      	beq.n	8004802 <HAL_GPIO_Init+0x1ea>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a47      	ldr	r2, [pc, #284]	@ (80048f0 <HAL_GPIO_Init+0x2d8>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d013      	beq.n	80047fe <HAL_GPIO_Init+0x1e6>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a46      	ldr	r2, [pc, #280]	@ (80048f4 <HAL_GPIO_Init+0x2dc>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d00d      	beq.n	80047fa <HAL_GPIO_Init+0x1e2>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a45      	ldr	r2, [pc, #276]	@ (80048f8 <HAL_GPIO_Init+0x2e0>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d007      	beq.n	80047f6 <HAL_GPIO_Init+0x1de>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a44      	ldr	r2, [pc, #272]	@ (80048fc <HAL_GPIO_Init+0x2e4>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d101      	bne.n	80047f2 <HAL_GPIO_Init+0x1da>
 80047ee:	2305      	movs	r3, #5
 80047f0:	e008      	b.n	8004804 <HAL_GPIO_Init+0x1ec>
 80047f2:	2306      	movs	r3, #6
 80047f4:	e006      	b.n	8004804 <HAL_GPIO_Init+0x1ec>
 80047f6:	2303      	movs	r3, #3
 80047f8:	e004      	b.n	8004804 <HAL_GPIO_Init+0x1ec>
 80047fa:	2302      	movs	r3, #2
 80047fc:	e002      	b.n	8004804 <HAL_GPIO_Init+0x1ec>
 80047fe:	2301      	movs	r3, #1
 8004800:	e000      	b.n	8004804 <HAL_GPIO_Init+0x1ec>
 8004802:	2300      	movs	r3, #0
 8004804:	697a      	ldr	r2, [r7, #20]
 8004806:	2103      	movs	r1, #3
 8004808:	400a      	ands	r2, r1
 800480a:	0092      	lsls	r2, r2, #2
 800480c:	4093      	lsls	r3, r2
 800480e:	693a      	ldr	r2, [r7, #16]
 8004810:	4313      	orrs	r3, r2
 8004812:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004814:	4935      	ldr	r1, [pc, #212]	@ (80048ec <HAL_GPIO_Init+0x2d4>)
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	089b      	lsrs	r3, r3, #2
 800481a:	3302      	adds	r3, #2
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	693a      	ldr	r2, [r7, #16]
 8004820:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004822:	4b37      	ldr	r3, [pc, #220]	@ (8004900 <HAL_GPIO_Init+0x2e8>)
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	43da      	mvns	r2, r3
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	4013      	ands	r3, r2
 8004830:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	685a      	ldr	r2, [r3, #4]
 8004836:	2380      	movs	r3, #128	@ 0x80
 8004838:	035b      	lsls	r3, r3, #13
 800483a:	4013      	ands	r3, r2
 800483c:	d003      	beq.n	8004846 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800483e:	693a      	ldr	r2, [r7, #16]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	4313      	orrs	r3, r2
 8004844:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004846:	4b2e      	ldr	r3, [pc, #184]	@ (8004900 <HAL_GPIO_Init+0x2e8>)
 8004848:	693a      	ldr	r2, [r7, #16]
 800484a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800484c:	4b2c      	ldr	r3, [pc, #176]	@ (8004900 <HAL_GPIO_Init+0x2e8>)
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	43da      	mvns	r2, r3
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	4013      	ands	r3, r2
 800485a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	685a      	ldr	r2, [r3, #4]
 8004860:	2380      	movs	r3, #128	@ 0x80
 8004862:	039b      	lsls	r3, r3, #14
 8004864:	4013      	ands	r3, r2
 8004866:	d003      	beq.n	8004870 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8004868:	693a      	ldr	r2, [r7, #16]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	4313      	orrs	r3, r2
 800486e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004870:	4b23      	ldr	r3, [pc, #140]	@ (8004900 <HAL_GPIO_Init+0x2e8>)
 8004872:	693a      	ldr	r2, [r7, #16]
 8004874:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8004876:	4b22      	ldr	r3, [pc, #136]	@ (8004900 <HAL_GPIO_Init+0x2e8>)
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	43da      	mvns	r2, r3
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	4013      	ands	r3, r2
 8004884:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	685a      	ldr	r2, [r3, #4]
 800488a:	2380      	movs	r3, #128	@ 0x80
 800488c:	029b      	lsls	r3, r3, #10
 800488e:	4013      	ands	r3, r2
 8004890:	d003      	beq.n	800489a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004892:	693a      	ldr	r2, [r7, #16]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	4313      	orrs	r3, r2
 8004898:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800489a:	4b19      	ldr	r3, [pc, #100]	@ (8004900 <HAL_GPIO_Init+0x2e8>)
 800489c:	693a      	ldr	r2, [r7, #16]
 800489e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048a0:	4b17      	ldr	r3, [pc, #92]	@ (8004900 <HAL_GPIO_Init+0x2e8>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	43da      	mvns	r2, r3
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	4013      	ands	r3, r2
 80048ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	685a      	ldr	r2, [r3, #4]
 80048b4:	2380      	movs	r3, #128	@ 0x80
 80048b6:	025b      	lsls	r3, r3, #9
 80048b8:	4013      	ands	r3, r2
 80048ba:	d003      	beq.n	80048c4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80048bc:	693a      	ldr	r2, [r7, #16]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80048c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004900 <HAL_GPIO_Init+0x2e8>)
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	3301      	adds	r3, #1
 80048ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	40da      	lsrs	r2, r3
 80048d8:	1e13      	subs	r3, r2, #0
 80048da:	d000      	beq.n	80048de <HAL_GPIO_Init+0x2c6>
 80048dc:	e6a8      	b.n	8004630 <HAL_GPIO_Init+0x18>
  }
}
 80048de:	46c0      	nop			@ (mov r8, r8)
 80048e0:	46c0      	nop			@ (mov r8, r8)
 80048e2:	46bd      	mov	sp, r7
 80048e4:	b006      	add	sp, #24
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	40021000 	.word	0x40021000
 80048ec:	40010000 	.word	0x40010000
 80048f0:	50000400 	.word	0x50000400
 80048f4:	50000800 	.word	0x50000800
 80048f8:	50000c00 	.word	0x50000c00
 80048fc:	50001c00 	.word	0x50001c00
 8004900:	40010400 	.word	0x40010400

08004904 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	000a      	movs	r2, r1
 800490e:	1cbb      	adds	r3, r7, #2
 8004910:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	691b      	ldr	r3, [r3, #16]
 8004916:	1cba      	adds	r2, r7, #2
 8004918:	8812      	ldrh	r2, [r2, #0]
 800491a:	4013      	ands	r3, r2
 800491c:	d004      	beq.n	8004928 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800491e:	230f      	movs	r3, #15
 8004920:	18fb      	adds	r3, r7, r3
 8004922:	2201      	movs	r2, #1
 8004924:	701a      	strb	r2, [r3, #0]
 8004926:	e003      	b.n	8004930 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004928:	230f      	movs	r3, #15
 800492a:	18fb      	adds	r3, r7, r3
 800492c:	2200      	movs	r2, #0
 800492e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004930:	230f      	movs	r3, #15
 8004932:	18fb      	adds	r3, r7, r3
 8004934:	781b      	ldrb	r3, [r3, #0]
}
 8004936:	0018      	movs	r0, r3
 8004938:	46bd      	mov	sp, r7
 800493a:	b004      	add	sp, #16
 800493c:	bd80      	pop	{r7, pc}

0800493e <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800493e:	b580      	push	{r7, lr}
 8004940:	b082      	sub	sp, #8
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
 8004946:	0008      	movs	r0, r1
 8004948:	0011      	movs	r1, r2
 800494a:	1cbb      	adds	r3, r7, #2
 800494c:	1c02      	adds	r2, r0, #0
 800494e:	801a      	strh	r2, [r3, #0]
 8004950:	1c7b      	adds	r3, r7, #1
 8004952:	1c0a      	adds	r2, r1, #0
 8004954:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004956:	1c7b      	adds	r3, r7, #1
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d004      	beq.n	8004968 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800495e:	1cbb      	adds	r3, r7, #2
 8004960:	881a      	ldrh	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8004966:	e003      	b.n	8004970 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8004968:	1cbb      	adds	r3, r7, #2
 800496a:	881a      	ldrh	r2, [r3, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004970:	46c0      	nop			@ (mov r8, r8)
 8004972:	46bd      	mov	sp, r7
 8004974:	b002      	add	sp, #8
 8004976:	bd80      	pop	{r7, pc}

08004978 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	000a      	movs	r2, r1
 8004982:	1cbb      	adds	r3, r7, #2
 8004984:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	695b      	ldr	r3, [r3, #20]
 800498a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800498c:	1cbb      	adds	r3, r7, #2
 800498e:	881b      	ldrh	r3, [r3, #0]
 8004990:	68fa      	ldr	r2, [r7, #12]
 8004992:	4013      	ands	r3, r2
 8004994:	041a      	lsls	r2, r3, #16
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	43db      	mvns	r3, r3
 800499a:	1cb9      	adds	r1, r7, #2
 800499c:	8809      	ldrh	r1, [r1, #0]
 800499e:	400b      	ands	r3, r1
 80049a0:	431a      	orrs	r2, r3
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	619a      	str	r2, [r3, #24]
}
 80049a6:	46c0      	nop			@ (mov r8, r8)
 80049a8:	46bd      	mov	sp, r7
 80049aa:	b004      	add	sp, #16
 80049ac:	bd80      	pop	{r7, pc}
	...

080049b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b082      	sub	sp, #8
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d101      	bne.n	80049c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e08f      	b.n	8004ae2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2241      	movs	r2, #65	@ 0x41
 80049c6:	5c9b      	ldrb	r3, [r3, r2]
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d107      	bne.n	80049de <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2240      	movs	r2, #64	@ 0x40
 80049d2:	2100      	movs	r1, #0
 80049d4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	0018      	movs	r0, r3
 80049da:	f7ff fa0f 	bl	8003dfc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2241      	movs	r2, #65	@ 0x41
 80049e2:	2124      	movs	r1, #36	@ 0x24
 80049e4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2101      	movs	r1, #1
 80049f2:	438a      	bics	r2, r1
 80049f4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685a      	ldr	r2, [r3, #4]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	493b      	ldr	r1, [pc, #236]	@ (8004aec <HAL_I2C_Init+0x13c>)
 8004a00:	400a      	ands	r2, r1
 8004a02:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	689a      	ldr	r2, [r3, #8]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4938      	ldr	r1, [pc, #224]	@ (8004af0 <HAL_I2C_Init+0x140>)
 8004a10:	400a      	ands	r2, r1
 8004a12:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d108      	bne.n	8004a2e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	689a      	ldr	r2, [r3, #8]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2180      	movs	r1, #128	@ 0x80
 8004a26:	0209      	lsls	r1, r1, #8
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	609a      	str	r2, [r3, #8]
 8004a2c:	e007      	b.n	8004a3e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	689a      	ldr	r2, [r3, #8]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	2184      	movs	r1, #132	@ 0x84
 8004a38:	0209      	lsls	r1, r1, #8
 8004a3a:	430a      	orrs	r2, r1
 8004a3c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d109      	bne.n	8004a5a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2180      	movs	r1, #128	@ 0x80
 8004a52:	0109      	lsls	r1, r1, #4
 8004a54:	430a      	orrs	r2, r1
 8004a56:	605a      	str	r2, [r3, #4]
 8004a58:	e007      	b.n	8004a6a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	685a      	ldr	r2, [r3, #4]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4923      	ldr	r1, [pc, #140]	@ (8004af4 <HAL_I2C_Init+0x144>)
 8004a66:	400a      	ands	r2, r1
 8004a68:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	685a      	ldr	r2, [r3, #4]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4920      	ldr	r1, [pc, #128]	@ (8004af8 <HAL_I2C_Init+0x148>)
 8004a76:	430a      	orrs	r2, r1
 8004a78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68da      	ldr	r2, [r3, #12]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	491a      	ldr	r1, [pc, #104]	@ (8004af0 <HAL_I2C_Init+0x140>)
 8004a86:	400a      	ands	r2, r1
 8004a88:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	691a      	ldr	r2, [r3, #16]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	431a      	orrs	r2, r3
 8004a94:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	430a      	orrs	r2, r1
 8004aa2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	69d9      	ldr	r1, [r3, #28]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a1a      	ldr	r2, [r3, #32]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	430a      	orrs	r2, r1
 8004ab2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2101      	movs	r1, #1
 8004ac0:	430a      	orrs	r2, r1
 8004ac2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2241      	movs	r2, #65	@ 0x41
 8004ace:	2120      	movs	r1, #32
 8004ad0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2242      	movs	r2, #66	@ 0x42
 8004adc:	2100      	movs	r1, #0
 8004ade:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	0018      	movs	r0, r3
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	b002      	add	sp, #8
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	46c0      	nop			@ (mov r8, r8)
 8004aec:	f0ffffff 	.word	0xf0ffffff
 8004af0:	ffff7fff 	.word	0xffff7fff
 8004af4:	fffff7ff 	.word	0xfffff7ff
 8004af8:	02008000 	.word	0x02008000

08004afc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004afc:	b590      	push	{r4, r7, lr}
 8004afe:	b089      	sub	sp, #36	@ 0x24
 8004b00:	af02      	add	r7, sp, #8
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	000c      	movs	r4, r1
 8004b06:	0010      	movs	r0, r2
 8004b08:	0019      	movs	r1, r3
 8004b0a:	230a      	movs	r3, #10
 8004b0c:	18fb      	adds	r3, r7, r3
 8004b0e:	1c22      	adds	r2, r4, #0
 8004b10:	801a      	strh	r2, [r3, #0]
 8004b12:	2308      	movs	r3, #8
 8004b14:	18fb      	adds	r3, r7, r3
 8004b16:	1c02      	adds	r2, r0, #0
 8004b18:	801a      	strh	r2, [r3, #0]
 8004b1a:	1dbb      	adds	r3, r7, #6
 8004b1c:	1c0a      	adds	r2, r1, #0
 8004b1e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2241      	movs	r2, #65	@ 0x41
 8004b24:	5c9b      	ldrb	r3, [r3, r2]
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	2b20      	cmp	r3, #32
 8004b2a:	d000      	beq.n	8004b2e <HAL_I2C_Mem_Write+0x32>
 8004b2c:	e10c      	b.n	8004d48 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d004      	beq.n	8004b3e <HAL_I2C_Mem_Write+0x42>
 8004b34:	232c      	movs	r3, #44	@ 0x2c
 8004b36:	18fb      	adds	r3, r7, r3
 8004b38:	881b      	ldrh	r3, [r3, #0]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d105      	bne.n	8004b4a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2280      	movs	r2, #128	@ 0x80
 8004b42:	0092      	lsls	r2, r2, #2
 8004b44:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e0ff      	b.n	8004d4a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2240      	movs	r2, #64	@ 0x40
 8004b4e:	5c9b      	ldrb	r3, [r3, r2]
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d101      	bne.n	8004b58 <HAL_I2C_Mem_Write+0x5c>
 8004b54:	2302      	movs	r3, #2
 8004b56:	e0f8      	b.n	8004d4a <HAL_I2C_Mem_Write+0x24e>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2240      	movs	r2, #64	@ 0x40
 8004b5c:	2101      	movs	r1, #1
 8004b5e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004b60:	f7ff fbc6 	bl	80042f0 <HAL_GetTick>
 8004b64:	0003      	movs	r3, r0
 8004b66:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004b68:	2380      	movs	r3, #128	@ 0x80
 8004b6a:	0219      	lsls	r1, r3, #8
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	9300      	str	r3, [sp, #0]
 8004b72:	2319      	movs	r3, #25
 8004b74:	2201      	movs	r2, #1
 8004b76:	f000 fb0b 	bl	8005190 <I2C_WaitOnFlagUntilTimeout>
 8004b7a:	1e03      	subs	r3, r0, #0
 8004b7c:	d001      	beq.n	8004b82 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e0e3      	b.n	8004d4a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2241      	movs	r2, #65	@ 0x41
 8004b86:	2121      	movs	r1, #33	@ 0x21
 8004b88:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2242      	movs	r2, #66	@ 0x42
 8004b8e:	2140      	movs	r1, #64	@ 0x40
 8004b90:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b9c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	222c      	movs	r2, #44	@ 0x2c
 8004ba2:	18ba      	adds	r2, r7, r2
 8004ba4:	8812      	ldrh	r2, [r2, #0]
 8004ba6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2200      	movs	r2, #0
 8004bac:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004bae:	1dbb      	adds	r3, r7, #6
 8004bb0:	881c      	ldrh	r4, [r3, #0]
 8004bb2:	2308      	movs	r3, #8
 8004bb4:	18fb      	adds	r3, r7, r3
 8004bb6:	881a      	ldrh	r2, [r3, #0]
 8004bb8:	230a      	movs	r3, #10
 8004bba:	18fb      	adds	r3, r7, r3
 8004bbc:	8819      	ldrh	r1, [r3, #0]
 8004bbe:	68f8      	ldr	r0, [r7, #12]
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	9301      	str	r3, [sp, #4]
 8004bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc6:	9300      	str	r3, [sp, #0]
 8004bc8:	0023      	movs	r3, r4
 8004bca:	f000 f9f9 	bl	8004fc0 <I2C_RequestMemoryWrite>
 8004bce:	1e03      	subs	r3, r0, #0
 8004bd0:	d005      	beq.n	8004bde <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2240      	movs	r2, #64	@ 0x40
 8004bd6:	2100      	movs	r1, #0
 8004bd8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e0b5      	b.n	8004d4a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	2bff      	cmp	r3, #255	@ 0xff
 8004be6:	d911      	bls.n	8004c0c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	22ff      	movs	r2, #255	@ 0xff
 8004bec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bf2:	b2da      	uxtb	r2, r3
 8004bf4:	2380      	movs	r3, #128	@ 0x80
 8004bf6:	045c      	lsls	r4, r3, #17
 8004bf8:	230a      	movs	r3, #10
 8004bfa:	18fb      	adds	r3, r7, r3
 8004bfc:	8819      	ldrh	r1, [r3, #0]
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	2300      	movs	r3, #0
 8004c02:	9300      	str	r3, [sp, #0]
 8004c04:	0023      	movs	r3, r4
 8004c06:	f000 fc9d 	bl	8005544 <I2C_TransferConfig>
 8004c0a:	e012      	b.n	8004c32 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c10:	b29a      	uxth	r2, r3
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c1a:	b2da      	uxtb	r2, r3
 8004c1c:	2380      	movs	r3, #128	@ 0x80
 8004c1e:	049c      	lsls	r4, r3, #18
 8004c20:	230a      	movs	r3, #10
 8004c22:	18fb      	adds	r3, r7, r3
 8004c24:	8819      	ldrh	r1, [r3, #0]
 8004c26:	68f8      	ldr	r0, [r7, #12]
 8004c28:	2300      	movs	r3, #0
 8004c2a:	9300      	str	r3, [sp, #0]
 8004c2c:	0023      	movs	r3, r4
 8004c2e:	f000 fc89 	bl	8005544 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c32:	697a      	ldr	r2, [r7, #20]
 8004c34:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	0018      	movs	r0, r3
 8004c3a:	f000 fb01 	bl	8005240 <I2C_WaitOnTXISFlagUntilTimeout>
 8004c3e:	1e03      	subs	r3, r0, #0
 8004c40:	d001      	beq.n	8004c46 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e081      	b.n	8004d4a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c4a:	781a      	ldrb	r2, [r3, #0]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c56:	1c5a      	adds	r2, r3, #1
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	3b01      	subs	r3, #1
 8004c64:	b29a      	uxth	r2, r3
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d03a      	beq.n	8004cf6 <HAL_I2C_Mem_Write+0x1fa>
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d136      	bne.n	8004cf6 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004c88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c8a:	68f8      	ldr	r0, [r7, #12]
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	9300      	str	r3, [sp, #0]
 8004c90:	0013      	movs	r3, r2
 8004c92:	2200      	movs	r2, #0
 8004c94:	2180      	movs	r1, #128	@ 0x80
 8004c96:	f000 fa7b 	bl	8005190 <I2C_WaitOnFlagUntilTimeout>
 8004c9a:	1e03      	subs	r3, r0, #0
 8004c9c:	d001      	beq.n	8004ca2 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e053      	b.n	8004d4a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	2bff      	cmp	r3, #255	@ 0xff
 8004caa:	d911      	bls.n	8004cd0 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	22ff      	movs	r2, #255	@ 0xff
 8004cb0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cb6:	b2da      	uxtb	r2, r3
 8004cb8:	2380      	movs	r3, #128	@ 0x80
 8004cba:	045c      	lsls	r4, r3, #17
 8004cbc:	230a      	movs	r3, #10
 8004cbe:	18fb      	adds	r3, r7, r3
 8004cc0:	8819      	ldrh	r1, [r3, #0]
 8004cc2:	68f8      	ldr	r0, [r7, #12]
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	9300      	str	r3, [sp, #0]
 8004cc8:	0023      	movs	r3, r4
 8004cca:	f000 fc3b 	bl	8005544 <I2C_TransferConfig>
 8004cce:	e012      	b.n	8004cf6 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cde:	b2da      	uxtb	r2, r3
 8004ce0:	2380      	movs	r3, #128	@ 0x80
 8004ce2:	049c      	lsls	r4, r3, #18
 8004ce4:	230a      	movs	r3, #10
 8004ce6:	18fb      	adds	r3, r7, r3
 8004ce8:	8819      	ldrh	r1, [r3, #0]
 8004cea:	68f8      	ldr	r0, [r7, #12]
 8004cec:	2300      	movs	r3, #0
 8004cee:	9300      	str	r3, [sp, #0]
 8004cf0:	0023      	movs	r3, r4
 8004cf2:	f000 fc27 	bl	8005544 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d198      	bne.n	8004c32 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d00:	697a      	ldr	r2, [r7, #20]
 8004d02:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	0018      	movs	r0, r3
 8004d08:	f000 fae0 	bl	80052cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8004d0c:	1e03      	subs	r3, r0, #0
 8004d0e:	d001      	beq.n	8004d14 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e01a      	b.n	8004d4a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2220      	movs	r2, #32
 8004d1a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	685a      	ldr	r2, [r3, #4]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	490b      	ldr	r1, [pc, #44]	@ (8004d54 <HAL_I2C_Mem_Write+0x258>)
 8004d28:	400a      	ands	r2, r1
 8004d2a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2241      	movs	r2, #65	@ 0x41
 8004d30:	2120      	movs	r1, #32
 8004d32:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2242      	movs	r2, #66	@ 0x42
 8004d38:	2100      	movs	r1, #0
 8004d3a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2240      	movs	r2, #64	@ 0x40
 8004d40:	2100      	movs	r1, #0
 8004d42:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004d44:	2300      	movs	r3, #0
 8004d46:	e000      	b.n	8004d4a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8004d48:	2302      	movs	r3, #2
  }
}
 8004d4a:	0018      	movs	r0, r3
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	b007      	add	sp, #28
 8004d50:	bd90      	pop	{r4, r7, pc}
 8004d52:	46c0      	nop			@ (mov r8, r8)
 8004d54:	fe00e800 	.word	0xfe00e800

08004d58 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d58:	b590      	push	{r4, r7, lr}
 8004d5a:	b089      	sub	sp, #36	@ 0x24
 8004d5c:	af02      	add	r7, sp, #8
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	000c      	movs	r4, r1
 8004d62:	0010      	movs	r0, r2
 8004d64:	0019      	movs	r1, r3
 8004d66:	230a      	movs	r3, #10
 8004d68:	18fb      	adds	r3, r7, r3
 8004d6a:	1c22      	adds	r2, r4, #0
 8004d6c:	801a      	strh	r2, [r3, #0]
 8004d6e:	2308      	movs	r3, #8
 8004d70:	18fb      	adds	r3, r7, r3
 8004d72:	1c02      	adds	r2, r0, #0
 8004d74:	801a      	strh	r2, [r3, #0]
 8004d76:	1dbb      	adds	r3, r7, #6
 8004d78:	1c0a      	adds	r2, r1, #0
 8004d7a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2241      	movs	r2, #65	@ 0x41
 8004d80:	5c9b      	ldrb	r3, [r3, r2]
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	2b20      	cmp	r3, #32
 8004d86:	d000      	beq.n	8004d8a <HAL_I2C_Mem_Read+0x32>
 8004d88:	e110      	b.n	8004fac <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d004      	beq.n	8004d9a <HAL_I2C_Mem_Read+0x42>
 8004d90:	232c      	movs	r3, #44	@ 0x2c
 8004d92:	18fb      	adds	r3, r7, r3
 8004d94:	881b      	ldrh	r3, [r3, #0]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d105      	bne.n	8004da6 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2280      	movs	r2, #128	@ 0x80
 8004d9e:	0092      	lsls	r2, r2, #2
 8004da0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e103      	b.n	8004fae <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2240      	movs	r2, #64	@ 0x40
 8004daa:	5c9b      	ldrb	r3, [r3, r2]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d101      	bne.n	8004db4 <HAL_I2C_Mem_Read+0x5c>
 8004db0:	2302      	movs	r3, #2
 8004db2:	e0fc      	b.n	8004fae <HAL_I2C_Mem_Read+0x256>
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2240      	movs	r2, #64	@ 0x40
 8004db8:	2101      	movs	r1, #1
 8004dba:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004dbc:	f7ff fa98 	bl	80042f0 <HAL_GetTick>
 8004dc0:	0003      	movs	r3, r0
 8004dc2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004dc4:	2380      	movs	r3, #128	@ 0x80
 8004dc6:	0219      	lsls	r1, r3, #8
 8004dc8:	68f8      	ldr	r0, [r7, #12]
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	2319      	movs	r3, #25
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	f000 f9dd 	bl	8005190 <I2C_WaitOnFlagUntilTimeout>
 8004dd6:	1e03      	subs	r3, r0, #0
 8004dd8:	d001      	beq.n	8004dde <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e0e7      	b.n	8004fae <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2241      	movs	r2, #65	@ 0x41
 8004de2:	2122      	movs	r1, #34	@ 0x22
 8004de4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2242      	movs	r2, #66	@ 0x42
 8004dea:	2140      	movs	r1, #64	@ 0x40
 8004dec:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2200      	movs	r2, #0
 8004df2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004df8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	222c      	movs	r2, #44	@ 0x2c
 8004dfe:	18ba      	adds	r2, r7, r2
 8004e00:	8812      	ldrh	r2, [r2, #0]
 8004e02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e0a:	1dbb      	adds	r3, r7, #6
 8004e0c:	881c      	ldrh	r4, [r3, #0]
 8004e0e:	2308      	movs	r3, #8
 8004e10:	18fb      	adds	r3, r7, r3
 8004e12:	881a      	ldrh	r2, [r3, #0]
 8004e14:	230a      	movs	r3, #10
 8004e16:	18fb      	adds	r3, r7, r3
 8004e18:	8819      	ldrh	r1, [r3, #0]
 8004e1a:	68f8      	ldr	r0, [r7, #12]
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	9301      	str	r3, [sp, #4]
 8004e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e22:	9300      	str	r3, [sp, #0]
 8004e24:	0023      	movs	r3, r4
 8004e26:	f000 f92f 	bl	8005088 <I2C_RequestMemoryRead>
 8004e2a:	1e03      	subs	r3, r0, #0
 8004e2c:	d005      	beq.n	8004e3a <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2240      	movs	r2, #64	@ 0x40
 8004e32:	2100      	movs	r1, #0
 8004e34:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e0b9      	b.n	8004fae <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	2bff      	cmp	r3, #255	@ 0xff
 8004e42:	d911      	bls.n	8004e68 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2201      	movs	r2, #1
 8004e48:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e4e:	b2da      	uxtb	r2, r3
 8004e50:	2380      	movs	r3, #128	@ 0x80
 8004e52:	045c      	lsls	r4, r3, #17
 8004e54:	230a      	movs	r3, #10
 8004e56:	18fb      	adds	r3, r7, r3
 8004e58:	8819      	ldrh	r1, [r3, #0]
 8004e5a:	68f8      	ldr	r0, [r7, #12]
 8004e5c:	4b56      	ldr	r3, [pc, #344]	@ (8004fb8 <HAL_I2C_Mem_Read+0x260>)
 8004e5e:	9300      	str	r3, [sp, #0]
 8004e60:	0023      	movs	r3, r4
 8004e62:	f000 fb6f 	bl	8005544 <I2C_TransferConfig>
 8004e66:	e012      	b.n	8004e8e <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e6c:	b29a      	uxth	r2, r3
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e76:	b2da      	uxtb	r2, r3
 8004e78:	2380      	movs	r3, #128	@ 0x80
 8004e7a:	049c      	lsls	r4, r3, #18
 8004e7c:	230a      	movs	r3, #10
 8004e7e:	18fb      	adds	r3, r7, r3
 8004e80:	8819      	ldrh	r1, [r3, #0]
 8004e82:	68f8      	ldr	r0, [r7, #12]
 8004e84:	4b4c      	ldr	r3, [pc, #304]	@ (8004fb8 <HAL_I2C_Mem_Read+0x260>)
 8004e86:	9300      	str	r3, [sp, #0]
 8004e88:	0023      	movs	r3, r4
 8004e8a:	f000 fb5b 	bl	8005544 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004e8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	9300      	str	r3, [sp, #0]
 8004e96:	0013      	movs	r3, r2
 8004e98:	2200      	movs	r2, #0
 8004e9a:	2104      	movs	r1, #4
 8004e9c:	f000 f978 	bl	8005190 <I2C_WaitOnFlagUntilTimeout>
 8004ea0:	1e03      	subs	r3, r0, #0
 8004ea2:	d001      	beq.n	8004ea8 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e082      	b.n	8004fae <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb2:	b2d2      	uxtb	r2, r2
 8004eb4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eba:	1c5a      	adds	r2, r3, #1
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	3b01      	subs	r3, #1
 8004ed4:	b29a      	uxth	r2, r3
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d03a      	beq.n	8004f5a <HAL_I2C_Mem_Read+0x202>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d136      	bne.n	8004f5a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004eec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004eee:	68f8      	ldr	r0, [r7, #12]
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	9300      	str	r3, [sp, #0]
 8004ef4:	0013      	movs	r3, r2
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	2180      	movs	r1, #128	@ 0x80
 8004efa:	f000 f949 	bl	8005190 <I2C_WaitOnFlagUntilTimeout>
 8004efe:	1e03      	subs	r3, r0, #0
 8004f00:	d001      	beq.n	8004f06 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e053      	b.n	8004fae <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	2bff      	cmp	r3, #255	@ 0xff
 8004f0e:	d911      	bls.n	8004f34 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2201      	movs	r2, #1
 8004f14:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f1a:	b2da      	uxtb	r2, r3
 8004f1c:	2380      	movs	r3, #128	@ 0x80
 8004f1e:	045c      	lsls	r4, r3, #17
 8004f20:	230a      	movs	r3, #10
 8004f22:	18fb      	adds	r3, r7, r3
 8004f24:	8819      	ldrh	r1, [r3, #0]
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	2300      	movs	r3, #0
 8004f2a:	9300      	str	r3, [sp, #0]
 8004f2c:	0023      	movs	r3, r4
 8004f2e:	f000 fb09 	bl	8005544 <I2C_TransferConfig>
 8004f32:	e012      	b.n	8004f5a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f38:	b29a      	uxth	r2, r3
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f42:	b2da      	uxtb	r2, r3
 8004f44:	2380      	movs	r3, #128	@ 0x80
 8004f46:	049c      	lsls	r4, r3, #18
 8004f48:	230a      	movs	r3, #10
 8004f4a:	18fb      	adds	r3, r7, r3
 8004f4c:	8819      	ldrh	r1, [r3, #0]
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	2300      	movs	r3, #0
 8004f52:	9300      	str	r3, [sp, #0]
 8004f54:	0023      	movs	r3, r4
 8004f56:	f000 faf5 	bl	8005544 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d194      	bne.n	8004e8e <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f64:	697a      	ldr	r2, [r7, #20]
 8004f66:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	0018      	movs	r0, r3
 8004f6c:	f000 f9ae 	bl	80052cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8004f70:	1e03      	subs	r3, r0, #0
 8004f72:	d001      	beq.n	8004f78 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e01a      	b.n	8004fae <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2220      	movs	r2, #32
 8004f7e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	685a      	ldr	r2, [r3, #4]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	490c      	ldr	r1, [pc, #48]	@ (8004fbc <HAL_I2C_Mem_Read+0x264>)
 8004f8c:	400a      	ands	r2, r1
 8004f8e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2241      	movs	r2, #65	@ 0x41
 8004f94:	2120      	movs	r1, #32
 8004f96:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2242      	movs	r2, #66	@ 0x42
 8004f9c:	2100      	movs	r1, #0
 8004f9e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2240      	movs	r2, #64	@ 0x40
 8004fa4:	2100      	movs	r1, #0
 8004fa6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	e000      	b.n	8004fae <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8004fac:	2302      	movs	r3, #2
  }
}
 8004fae:	0018      	movs	r0, r3
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	b007      	add	sp, #28
 8004fb4:	bd90      	pop	{r4, r7, pc}
 8004fb6:	46c0      	nop			@ (mov r8, r8)
 8004fb8:	80002400 	.word	0x80002400
 8004fbc:	fe00e800 	.word	0xfe00e800

08004fc0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004fc0:	b5b0      	push	{r4, r5, r7, lr}
 8004fc2:	b086      	sub	sp, #24
 8004fc4:	af02      	add	r7, sp, #8
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	000c      	movs	r4, r1
 8004fca:	0010      	movs	r0, r2
 8004fcc:	0019      	movs	r1, r3
 8004fce:	250a      	movs	r5, #10
 8004fd0:	197b      	adds	r3, r7, r5
 8004fd2:	1c22      	adds	r2, r4, #0
 8004fd4:	801a      	strh	r2, [r3, #0]
 8004fd6:	2308      	movs	r3, #8
 8004fd8:	18fb      	adds	r3, r7, r3
 8004fda:	1c02      	adds	r2, r0, #0
 8004fdc:	801a      	strh	r2, [r3, #0]
 8004fde:	1dbb      	adds	r3, r7, #6
 8004fe0:	1c0a      	adds	r2, r1, #0
 8004fe2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004fe4:	1dbb      	adds	r3, r7, #6
 8004fe6:	881b      	ldrh	r3, [r3, #0]
 8004fe8:	b2da      	uxtb	r2, r3
 8004fea:	2380      	movs	r3, #128	@ 0x80
 8004fec:	045c      	lsls	r4, r3, #17
 8004fee:	197b      	adds	r3, r7, r5
 8004ff0:	8819      	ldrh	r1, [r3, #0]
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	4b23      	ldr	r3, [pc, #140]	@ (8005084 <I2C_RequestMemoryWrite+0xc4>)
 8004ff6:	9300      	str	r3, [sp, #0]
 8004ff8:	0023      	movs	r3, r4
 8004ffa:	f000 faa3 	bl	8005544 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005000:	6a39      	ldr	r1, [r7, #32]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	0018      	movs	r0, r3
 8005006:	f000 f91b 	bl	8005240 <I2C_WaitOnTXISFlagUntilTimeout>
 800500a:	1e03      	subs	r3, r0, #0
 800500c:	d001      	beq.n	8005012 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e033      	b.n	800507a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005012:	1dbb      	adds	r3, r7, #6
 8005014:	881b      	ldrh	r3, [r3, #0]
 8005016:	2b01      	cmp	r3, #1
 8005018:	d107      	bne.n	800502a <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800501a:	2308      	movs	r3, #8
 800501c:	18fb      	adds	r3, r7, r3
 800501e:	881b      	ldrh	r3, [r3, #0]
 8005020:	b2da      	uxtb	r2, r3
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	629a      	str	r2, [r3, #40]	@ 0x28
 8005028:	e019      	b.n	800505e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800502a:	2308      	movs	r3, #8
 800502c:	18fb      	adds	r3, r7, r3
 800502e:	881b      	ldrh	r3, [r3, #0]
 8005030:	0a1b      	lsrs	r3, r3, #8
 8005032:	b29b      	uxth	r3, r3
 8005034:	b2da      	uxtb	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800503c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800503e:	6a39      	ldr	r1, [r7, #32]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	0018      	movs	r0, r3
 8005044:	f000 f8fc 	bl	8005240 <I2C_WaitOnTXISFlagUntilTimeout>
 8005048:	1e03      	subs	r3, r0, #0
 800504a:	d001      	beq.n	8005050 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e014      	b.n	800507a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005050:	2308      	movs	r3, #8
 8005052:	18fb      	adds	r3, r7, r3
 8005054:	881b      	ldrh	r3, [r3, #0]
 8005056:	b2da      	uxtb	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800505e:	6a3a      	ldr	r2, [r7, #32]
 8005060:	68f8      	ldr	r0, [r7, #12]
 8005062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005064:	9300      	str	r3, [sp, #0]
 8005066:	0013      	movs	r3, r2
 8005068:	2200      	movs	r2, #0
 800506a:	2180      	movs	r1, #128	@ 0x80
 800506c:	f000 f890 	bl	8005190 <I2C_WaitOnFlagUntilTimeout>
 8005070:	1e03      	subs	r3, r0, #0
 8005072:	d001      	beq.n	8005078 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e000      	b.n	800507a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	0018      	movs	r0, r3
 800507c:	46bd      	mov	sp, r7
 800507e:	b004      	add	sp, #16
 8005080:	bdb0      	pop	{r4, r5, r7, pc}
 8005082:	46c0      	nop			@ (mov r8, r8)
 8005084:	80002000 	.word	0x80002000

08005088 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005088:	b5b0      	push	{r4, r5, r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af02      	add	r7, sp, #8
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	000c      	movs	r4, r1
 8005092:	0010      	movs	r0, r2
 8005094:	0019      	movs	r1, r3
 8005096:	250a      	movs	r5, #10
 8005098:	197b      	adds	r3, r7, r5
 800509a:	1c22      	adds	r2, r4, #0
 800509c:	801a      	strh	r2, [r3, #0]
 800509e:	2308      	movs	r3, #8
 80050a0:	18fb      	adds	r3, r7, r3
 80050a2:	1c02      	adds	r2, r0, #0
 80050a4:	801a      	strh	r2, [r3, #0]
 80050a6:	1dbb      	adds	r3, r7, #6
 80050a8:	1c0a      	adds	r2, r1, #0
 80050aa:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80050ac:	1dbb      	adds	r3, r7, #6
 80050ae:	881b      	ldrh	r3, [r3, #0]
 80050b0:	b2da      	uxtb	r2, r3
 80050b2:	197b      	adds	r3, r7, r5
 80050b4:	8819      	ldrh	r1, [r3, #0]
 80050b6:	68f8      	ldr	r0, [r7, #12]
 80050b8:	4b23      	ldr	r3, [pc, #140]	@ (8005148 <I2C_RequestMemoryRead+0xc0>)
 80050ba:	9300      	str	r3, [sp, #0]
 80050bc:	2300      	movs	r3, #0
 80050be:	f000 fa41 	bl	8005544 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050c4:	6a39      	ldr	r1, [r7, #32]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	0018      	movs	r0, r3
 80050ca:	f000 f8b9 	bl	8005240 <I2C_WaitOnTXISFlagUntilTimeout>
 80050ce:	1e03      	subs	r3, r0, #0
 80050d0:	d001      	beq.n	80050d6 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e033      	b.n	800513e <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80050d6:	1dbb      	adds	r3, r7, #6
 80050d8:	881b      	ldrh	r3, [r3, #0]
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d107      	bne.n	80050ee <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050de:	2308      	movs	r3, #8
 80050e0:	18fb      	adds	r3, r7, r3
 80050e2:	881b      	ldrh	r3, [r3, #0]
 80050e4:	b2da      	uxtb	r2, r3
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80050ec:	e019      	b.n	8005122 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80050ee:	2308      	movs	r3, #8
 80050f0:	18fb      	adds	r3, r7, r3
 80050f2:	881b      	ldrh	r3, [r3, #0]
 80050f4:	0a1b      	lsrs	r3, r3, #8
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	b2da      	uxtb	r2, r3
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005100:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005102:	6a39      	ldr	r1, [r7, #32]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	0018      	movs	r0, r3
 8005108:	f000 f89a 	bl	8005240 <I2C_WaitOnTXISFlagUntilTimeout>
 800510c:	1e03      	subs	r3, r0, #0
 800510e:	d001      	beq.n	8005114 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e014      	b.n	800513e <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005114:	2308      	movs	r3, #8
 8005116:	18fb      	adds	r3, r7, r3
 8005118:	881b      	ldrh	r3, [r3, #0]
 800511a:	b2da      	uxtb	r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005122:	6a3a      	ldr	r2, [r7, #32]
 8005124:	68f8      	ldr	r0, [r7, #12]
 8005126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005128:	9300      	str	r3, [sp, #0]
 800512a:	0013      	movs	r3, r2
 800512c:	2200      	movs	r2, #0
 800512e:	2140      	movs	r1, #64	@ 0x40
 8005130:	f000 f82e 	bl	8005190 <I2C_WaitOnFlagUntilTimeout>
 8005134:	1e03      	subs	r3, r0, #0
 8005136:	d001      	beq.n	800513c <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e000      	b.n	800513e <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800513c:	2300      	movs	r3, #0
}
 800513e:	0018      	movs	r0, r3
 8005140:	46bd      	mov	sp, r7
 8005142:	b004      	add	sp, #16
 8005144:	bdb0      	pop	{r4, r5, r7, pc}
 8005146:	46c0      	nop			@ (mov r8, r8)
 8005148:	80002000 	.word	0x80002000

0800514c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b082      	sub	sp, #8
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	2202      	movs	r2, #2
 800515c:	4013      	ands	r3, r2
 800515e:	2b02      	cmp	r3, #2
 8005160:	d103      	bne.n	800516a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	2200      	movs	r2, #0
 8005168:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	2201      	movs	r2, #1
 8005172:	4013      	ands	r3, r2
 8005174:	2b01      	cmp	r3, #1
 8005176:	d007      	beq.n	8005188 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	699a      	ldr	r2, [r3, #24]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	2101      	movs	r1, #1
 8005184:	430a      	orrs	r2, r1
 8005186:	619a      	str	r2, [r3, #24]
  }
}
 8005188:	46c0      	nop			@ (mov r8, r8)
 800518a:	46bd      	mov	sp, r7
 800518c:	b002      	add	sp, #8
 800518e:	bd80      	pop	{r7, pc}

08005190 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	603b      	str	r3, [r7, #0]
 800519c:	1dfb      	adds	r3, r7, #7
 800519e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051a0:	e03a      	b.n	8005218 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80051a2:	69ba      	ldr	r2, [r7, #24]
 80051a4:	6839      	ldr	r1, [r7, #0]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	0018      	movs	r0, r3
 80051aa:	f000 f8d3 	bl	8005354 <I2C_IsErrorOccurred>
 80051ae:	1e03      	subs	r3, r0, #0
 80051b0:	d001      	beq.n	80051b6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e040      	b.n	8005238 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	3301      	adds	r3, #1
 80051ba:	d02d      	beq.n	8005218 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051bc:	f7ff f898 	bl	80042f0 <HAL_GetTick>
 80051c0:	0002      	movs	r2, r0
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	683a      	ldr	r2, [r7, #0]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d302      	bcc.n	80051d2 <I2C_WaitOnFlagUntilTimeout+0x42>
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d122      	bne.n	8005218 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	68ba      	ldr	r2, [r7, #8]
 80051da:	4013      	ands	r3, r2
 80051dc:	68ba      	ldr	r2, [r7, #8]
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	425a      	negs	r2, r3
 80051e2:	4153      	adcs	r3, r2
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	001a      	movs	r2, r3
 80051e8:	1dfb      	adds	r3, r7, #7
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d113      	bne.n	8005218 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051f4:	2220      	movs	r2, #32
 80051f6:	431a      	orrs	r2, r3
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2241      	movs	r2, #65	@ 0x41
 8005200:	2120      	movs	r1, #32
 8005202:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2242      	movs	r2, #66	@ 0x42
 8005208:	2100      	movs	r1, #0
 800520a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2240      	movs	r2, #64	@ 0x40
 8005210:	2100      	movs	r1, #0
 8005212:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e00f      	b.n	8005238 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	699b      	ldr	r3, [r3, #24]
 800521e:	68ba      	ldr	r2, [r7, #8]
 8005220:	4013      	ands	r3, r2
 8005222:	68ba      	ldr	r2, [r7, #8]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	425a      	negs	r2, r3
 8005228:	4153      	adcs	r3, r2
 800522a:	b2db      	uxtb	r3, r3
 800522c:	001a      	movs	r2, r3
 800522e:	1dfb      	adds	r3, r7, #7
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	429a      	cmp	r2, r3
 8005234:	d0b5      	beq.n	80051a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	0018      	movs	r0, r3
 800523a:	46bd      	mov	sp, r7
 800523c:	b004      	add	sp, #16
 800523e:	bd80      	pop	{r7, pc}

08005240 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800524c:	e032      	b.n	80052b4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	68b9      	ldr	r1, [r7, #8]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	0018      	movs	r0, r3
 8005256:	f000 f87d 	bl	8005354 <I2C_IsErrorOccurred>
 800525a:	1e03      	subs	r3, r0, #0
 800525c:	d001      	beq.n	8005262 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e030      	b.n	80052c4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	3301      	adds	r3, #1
 8005266:	d025      	beq.n	80052b4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005268:	f7ff f842 	bl	80042f0 <HAL_GetTick>
 800526c:	0002      	movs	r2, r0
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	68ba      	ldr	r2, [r7, #8]
 8005274:	429a      	cmp	r2, r3
 8005276:	d302      	bcc.n	800527e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d11a      	bne.n	80052b4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	699b      	ldr	r3, [r3, #24]
 8005284:	2202      	movs	r2, #2
 8005286:	4013      	ands	r3, r2
 8005288:	2b02      	cmp	r3, #2
 800528a:	d013      	beq.n	80052b4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005290:	2220      	movs	r2, #32
 8005292:	431a      	orrs	r2, r3
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2241      	movs	r2, #65	@ 0x41
 800529c:	2120      	movs	r1, #32
 800529e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2242      	movs	r2, #66	@ 0x42
 80052a4:	2100      	movs	r1, #0
 80052a6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2240      	movs	r2, #64	@ 0x40
 80052ac:	2100      	movs	r1, #0
 80052ae:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e007      	b.n	80052c4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	699b      	ldr	r3, [r3, #24]
 80052ba:	2202      	movs	r2, #2
 80052bc:	4013      	ands	r3, r2
 80052be:	2b02      	cmp	r3, #2
 80052c0:	d1c5      	bne.n	800524e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80052c2:	2300      	movs	r3, #0
}
 80052c4:	0018      	movs	r0, r3
 80052c6:	46bd      	mov	sp, r7
 80052c8:	b004      	add	sp, #16
 80052ca:	bd80      	pop	{r7, pc}

080052cc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	60b9      	str	r1, [r7, #8]
 80052d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052d8:	e02f      	b.n	800533a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	68b9      	ldr	r1, [r7, #8]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	0018      	movs	r0, r3
 80052e2:	f000 f837 	bl	8005354 <I2C_IsErrorOccurred>
 80052e6:	1e03      	subs	r3, r0, #0
 80052e8:	d001      	beq.n	80052ee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e02d      	b.n	800534a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052ee:	f7fe ffff 	bl	80042f0 <HAL_GetTick>
 80052f2:	0002      	movs	r2, r0
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	68ba      	ldr	r2, [r7, #8]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d302      	bcc.n	8005304 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d11a      	bne.n	800533a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	2220      	movs	r2, #32
 800530c:	4013      	ands	r3, r2
 800530e:	2b20      	cmp	r3, #32
 8005310:	d013      	beq.n	800533a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005316:	2220      	movs	r2, #32
 8005318:	431a      	orrs	r2, r3
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2241      	movs	r2, #65	@ 0x41
 8005322:	2120      	movs	r1, #32
 8005324:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2242      	movs	r2, #66	@ 0x42
 800532a:	2100      	movs	r1, #0
 800532c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2240      	movs	r2, #64	@ 0x40
 8005332:	2100      	movs	r1, #0
 8005334:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e007      	b.n	800534a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	699b      	ldr	r3, [r3, #24]
 8005340:	2220      	movs	r2, #32
 8005342:	4013      	ands	r3, r2
 8005344:	2b20      	cmp	r3, #32
 8005346:	d1c8      	bne.n	80052da <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005348:	2300      	movs	r3, #0
}
 800534a:	0018      	movs	r0, r3
 800534c:	46bd      	mov	sp, r7
 800534e:	b004      	add	sp, #16
 8005350:	bd80      	pop	{r7, pc}
	...

08005354 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b08a      	sub	sp, #40	@ 0x28
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005360:	2327      	movs	r3, #39	@ 0x27
 8005362:	18fb      	adds	r3, r7, r3
 8005364:	2200      	movs	r2, #0
 8005366:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005370:	2300      	movs	r3, #0
 8005372:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	2210      	movs	r2, #16
 800537c:	4013      	ands	r3, r2
 800537e:	d100      	bne.n	8005382 <I2C_IsErrorOccurred+0x2e>
 8005380:	e079      	b.n	8005476 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2210      	movs	r2, #16
 8005388:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800538a:	e057      	b.n	800543c <I2C_IsErrorOccurred+0xe8>
 800538c:	2227      	movs	r2, #39	@ 0x27
 800538e:	18bb      	adds	r3, r7, r2
 8005390:	18ba      	adds	r2, r7, r2
 8005392:	7812      	ldrb	r2, [r2, #0]
 8005394:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	3301      	adds	r3, #1
 800539a:	d04f      	beq.n	800543c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800539c:	f7fe ffa8 	bl	80042f0 <HAL_GetTick>
 80053a0:	0002      	movs	r2, r0
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d302      	bcc.n	80053b2 <I2C_IsErrorOccurred+0x5e>
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d144      	bne.n	800543c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	685a      	ldr	r2, [r3, #4]
 80053b8:	2380      	movs	r3, #128	@ 0x80
 80053ba:	01db      	lsls	r3, r3, #7
 80053bc:	4013      	ands	r3, r2
 80053be:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80053c0:	2013      	movs	r0, #19
 80053c2:	183b      	adds	r3, r7, r0
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	2142      	movs	r1, #66	@ 0x42
 80053c8:	5c52      	ldrb	r2, [r2, r1]
 80053ca:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	699a      	ldr	r2, [r3, #24]
 80053d2:	2380      	movs	r3, #128	@ 0x80
 80053d4:	021b      	lsls	r3, r3, #8
 80053d6:	401a      	ands	r2, r3
 80053d8:	2380      	movs	r3, #128	@ 0x80
 80053da:	021b      	lsls	r3, r3, #8
 80053dc:	429a      	cmp	r2, r3
 80053de:	d126      	bne.n	800542e <I2C_IsErrorOccurred+0xda>
 80053e0:	697a      	ldr	r2, [r7, #20]
 80053e2:	2380      	movs	r3, #128	@ 0x80
 80053e4:	01db      	lsls	r3, r3, #7
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d021      	beq.n	800542e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80053ea:	183b      	adds	r3, r7, r0
 80053ec:	781b      	ldrb	r3, [r3, #0]
 80053ee:	2b20      	cmp	r3, #32
 80053f0:	d01d      	beq.n	800542e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	685a      	ldr	r2, [r3, #4]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2180      	movs	r1, #128	@ 0x80
 80053fe:	01c9      	lsls	r1, r1, #7
 8005400:	430a      	orrs	r2, r1
 8005402:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005404:	f7fe ff74 	bl	80042f0 <HAL_GetTick>
 8005408:	0003      	movs	r3, r0
 800540a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800540c:	e00f      	b.n	800542e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800540e:	f7fe ff6f 	bl	80042f0 <HAL_GetTick>
 8005412:	0002      	movs	r2, r0
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	2b19      	cmp	r3, #25
 800541a:	d908      	bls.n	800542e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800541c:	6a3b      	ldr	r3, [r7, #32]
 800541e:	2220      	movs	r2, #32
 8005420:	4313      	orrs	r3, r2
 8005422:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005424:	2327      	movs	r3, #39	@ 0x27
 8005426:	18fb      	adds	r3, r7, r3
 8005428:	2201      	movs	r2, #1
 800542a:	701a      	strb	r2, [r3, #0]

              break;
 800542c:	e006      	b.n	800543c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	699b      	ldr	r3, [r3, #24]
 8005434:	2220      	movs	r2, #32
 8005436:	4013      	ands	r3, r2
 8005438:	2b20      	cmp	r3, #32
 800543a:	d1e8      	bne.n	800540e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	2220      	movs	r2, #32
 8005444:	4013      	ands	r3, r2
 8005446:	2b20      	cmp	r3, #32
 8005448:	d004      	beq.n	8005454 <I2C_IsErrorOccurred+0x100>
 800544a:	2327      	movs	r3, #39	@ 0x27
 800544c:	18fb      	adds	r3, r7, r3
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d09b      	beq.n	800538c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005454:	2327      	movs	r3, #39	@ 0x27
 8005456:	18fb      	adds	r3, r7, r3
 8005458:	781b      	ldrb	r3, [r3, #0]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d103      	bne.n	8005466 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	2220      	movs	r2, #32
 8005464:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005466:	6a3b      	ldr	r3, [r7, #32]
 8005468:	2204      	movs	r2, #4
 800546a:	4313      	orrs	r3, r2
 800546c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800546e:	2327      	movs	r3, #39	@ 0x27
 8005470:	18fb      	adds	r3, r7, r3
 8005472:	2201      	movs	r2, #1
 8005474:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800547e:	69ba      	ldr	r2, [r7, #24]
 8005480:	2380      	movs	r3, #128	@ 0x80
 8005482:	005b      	lsls	r3, r3, #1
 8005484:	4013      	ands	r3, r2
 8005486:	d00c      	beq.n	80054a2 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005488:	6a3b      	ldr	r3, [r7, #32]
 800548a:	2201      	movs	r2, #1
 800548c:	4313      	orrs	r3, r2
 800548e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2280      	movs	r2, #128	@ 0x80
 8005496:	0052      	lsls	r2, r2, #1
 8005498:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800549a:	2327      	movs	r3, #39	@ 0x27
 800549c:	18fb      	adds	r3, r7, r3
 800549e:	2201      	movs	r2, #1
 80054a0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80054a2:	69ba      	ldr	r2, [r7, #24]
 80054a4:	2380      	movs	r3, #128	@ 0x80
 80054a6:	00db      	lsls	r3, r3, #3
 80054a8:	4013      	ands	r3, r2
 80054aa:	d00c      	beq.n	80054c6 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80054ac:	6a3b      	ldr	r3, [r7, #32]
 80054ae:	2208      	movs	r2, #8
 80054b0:	4313      	orrs	r3, r2
 80054b2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2280      	movs	r2, #128	@ 0x80
 80054ba:	00d2      	lsls	r2, r2, #3
 80054bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80054be:	2327      	movs	r3, #39	@ 0x27
 80054c0:	18fb      	adds	r3, r7, r3
 80054c2:	2201      	movs	r2, #1
 80054c4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80054c6:	69ba      	ldr	r2, [r7, #24]
 80054c8:	2380      	movs	r3, #128	@ 0x80
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	4013      	ands	r3, r2
 80054ce:	d00c      	beq.n	80054ea <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80054d0:	6a3b      	ldr	r3, [r7, #32]
 80054d2:	2202      	movs	r2, #2
 80054d4:	4313      	orrs	r3, r2
 80054d6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2280      	movs	r2, #128	@ 0x80
 80054de:	0092      	lsls	r2, r2, #2
 80054e0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80054e2:	2327      	movs	r3, #39	@ 0x27
 80054e4:	18fb      	adds	r3, r7, r3
 80054e6:	2201      	movs	r2, #1
 80054e8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80054ea:	2327      	movs	r3, #39	@ 0x27
 80054ec:	18fb      	adds	r3, r7, r3
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d01d      	beq.n	8005530 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	0018      	movs	r0, r3
 80054f8:	f7ff fe28 	bl	800514c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	685a      	ldr	r2, [r3, #4]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	490e      	ldr	r1, [pc, #56]	@ (8005540 <I2C_IsErrorOccurred+0x1ec>)
 8005508:	400a      	ands	r2, r1
 800550a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005510:	6a3b      	ldr	r3, [r7, #32]
 8005512:	431a      	orrs	r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2241      	movs	r2, #65	@ 0x41
 800551c:	2120      	movs	r1, #32
 800551e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2242      	movs	r2, #66	@ 0x42
 8005524:	2100      	movs	r1, #0
 8005526:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2240      	movs	r2, #64	@ 0x40
 800552c:	2100      	movs	r1, #0
 800552e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8005530:	2327      	movs	r3, #39	@ 0x27
 8005532:	18fb      	adds	r3, r7, r3
 8005534:	781b      	ldrb	r3, [r3, #0]
}
 8005536:	0018      	movs	r0, r3
 8005538:	46bd      	mov	sp, r7
 800553a:	b00a      	add	sp, #40	@ 0x28
 800553c:	bd80      	pop	{r7, pc}
 800553e:	46c0      	nop			@ (mov r8, r8)
 8005540:	fe00e800 	.word	0xfe00e800

08005544 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005544:	b590      	push	{r4, r7, lr}
 8005546:	b087      	sub	sp, #28
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	0008      	movs	r0, r1
 800554e:	0011      	movs	r1, r2
 8005550:	607b      	str	r3, [r7, #4]
 8005552:	240a      	movs	r4, #10
 8005554:	193b      	adds	r3, r7, r4
 8005556:	1c02      	adds	r2, r0, #0
 8005558:	801a      	strh	r2, [r3, #0]
 800555a:	2009      	movs	r0, #9
 800555c:	183b      	adds	r3, r7, r0
 800555e:	1c0a      	adds	r2, r1, #0
 8005560:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005562:	193b      	adds	r3, r7, r4
 8005564:	881b      	ldrh	r3, [r3, #0]
 8005566:	059b      	lsls	r3, r3, #22
 8005568:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800556a:	183b      	adds	r3, r7, r0
 800556c:	781b      	ldrb	r3, [r3, #0]
 800556e:	0419      	lsls	r1, r3, #16
 8005570:	23ff      	movs	r3, #255	@ 0xff
 8005572:	041b      	lsls	r3, r3, #16
 8005574:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005576:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800557c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800557e:	4313      	orrs	r3, r2
 8005580:	005b      	lsls	r3, r3, #1
 8005582:	085b      	lsrs	r3, r3, #1
 8005584:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800558e:	0d51      	lsrs	r1, r2, #21
 8005590:	2280      	movs	r2, #128	@ 0x80
 8005592:	00d2      	lsls	r2, r2, #3
 8005594:	400a      	ands	r2, r1
 8005596:	4907      	ldr	r1, [pc, #28]	@ (80055b4 <I2C_TransferConfig+0x70>)
 8005598:	430a      	orrs	r2, r1
 800559a:	43d2      	mvns	r2, r2
 800559c:	401a      	ands	r2, r3
 800559e:	0011      	movs	r1, r2
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	697a      	ldr	r2, [r7, #20]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80055aa:	46c0      	nop			@ (mov r8, r8)
 80055ac:	46bd      	mov	sp, r7
 80055ae:	b007      	add	sp, #28
 80055b0:	bd90      	pop	{r4, r7, pc}
 80055b2:	46c0      	nop			@ (mov r8, r8)
 80055b4:	03ff63ff 	.word	0x03ff63ff

080055b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b082      	sub	sp, #8
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2241      	movs	r2, #65	@ 0x41
 80055c6:	5c9b      	ldrb	r3, [r3, r2]
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b20      	cmp	r3, #32
 80055cc:	d138      	bne.n	8005640 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2240      	movs	r2, #64	@ 0x40
 80055d2:	5c9b      	ldrb	r3, [r3, r2]
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d101      	bne.n	80055dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80055d8:	2302      	movs	r3, #2
 80055da:	e032      	b.n	8005642 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2240      	movs	r2, #64	@ 0x40
 80055e0:	2101      	movs	r1, #1
 80055e2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2241      	movs	r2, #65	@ 0x41
 80055e8:	2124      	movs	r1, #36	@ 0x24
 80055ea:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2101      	movs	r1, #1
 80055f8:	438a      	bics	r2, r1
 80055fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4911      	ldr	r1, [pc, #68]	@ (800564c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005608:	400a      	ands	r2, r1
 800560a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	6819      	ldr	r1, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	683a      	ldr	r2, [r7, #0]
 8005618:	430a      	orrs	r2, r1
 800561a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	2101      	movs	r1, #1
 8005628:	430a      	orrs	r2, r1
 800562a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2241      	movs	r2, #65	@ 0x41
 8005630:	2120      	movs	r1, #32
 8005632:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2240      	movs	r2, #64	@ 0x40
 8005638:	2100      	movs	r1, #0
 800563a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800563c:	2300      	movs	r3, #0
 800563e:	e000      	b.n	8005642 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005640:	2302      	movs	r3, #2
  }
}
 8005642:	0018      	movs	r0, r3
 8005644:	46bd      	mov	sp, r7
 8005646:	b002      	add	sp, #8
 8005648:	bd80      	pop	{r7, pc}
 800564a:	46c0      	nop			@ (mov r8, r8)
 800564c:	ffffefff 	.word	0xffffefff

08005650 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b084      	sub	sp, #16
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2241      	movs	r2, #65	@ 0x41
 800565e:	5c9b      	ldrb	r3, [r3, r2]
 8005660:	b2db      	uxtb	r3, r3
 8005662:	2b20      	cmp	r3, #32
 8005664:	d139      	bne.n	80056da <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2240      	movs	r2, #64	@ 0x40
 800566a:	5c9b      	ldrb	r3, [r3, r2]
 800566c:	2b01      	cmp	r3, #1
 800566e:	d101      	bne.n	8005674 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005670:	2302      	movs	r3, #2
 8005672:	e033      	b.n	80056dc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2240      	movs	r2, #64	@ 0x40
 8005678:	2101      	movs	r1, #1
 800567a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2241      	movs	r2, #65	@ 0x41
 8005680:	2124      	movs	r1, #36	@ 0x24
 8005682:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2101      	movs	r1, #1
 8005690:	438a      	bics	r2, r1
 8005692:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	4a11      	ldr	r2, [pc, #68]	@ (80056e4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80056a0:	4013      	ands	r3, r2
 80056a2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	021b      	lsls	r3, r3, #8
 80056a8:	68fa      	ldr	r2, [r7, #12]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2101      	movs	r1, #1
 80056c2:	430a      	orrs	r2, r1
 80056c4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2241      	movs	r2, #65	@ 0x41
 80056ca:	2120      	movs	r1, #32
 80056cc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2240      	movs	r2, #64	@ 0x40
 80056d2:	2100      	movs	r1, #0
 80056d4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80056d6:	2300      	movs	r3, #0
 80056d8:	e000      	b.n	80056dc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80056da:	2302      	movs	r3, #2
  }
}
 80056dc:	0018      	movs	r0, r3
 80056de:	46bd      	mov	sp, r7
 80056e0:	b004      	add	sp, #16
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	fffff0ff 	.word	0xfffff0ff

080056e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056e8:	b5b0      	push	{r4, r5, r7, lr}
 80056ea:	b08a      	sub	sp, #40	@ 0x28
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d102      	bne.n	80056fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	f000 fbaf 	bl	8005e5a <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056fc:	4bcf      	ldr	r3, [pc, #828]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	220c      	movs	r2, #12
 8005702:	4013      	ands	r3, r2
 8005704:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005706:	4bcd      	ldr	r3, [pc, #820]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005708:	68da      	ldr	r2, [r3, #12]
 800570a:	2380      	movs	r3, #128	@ 0x80
 800570c:	025b      	lsls	r3, r3, #9
 800570e:	4013      	ands	r3, r2
 8005710:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	2201      	movs	r2, #1
 8005718:	4013      	ands	r3, r2
 800571a:	d100      	bne.n	800571e <HAL_RCC_OscConfig+0x36>
 800571c:	e07e      	b.n	800581c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800571e:	6a3b      	ldr	r3, [r7, #32]
 8005720:	2b08      	cmp	r3, #8
 8005722:	d007      	beq.n	8005734 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005724:	6a3b      	ldr	r3, [r7, #32]
 8005726:	2b0c      	cmp	r3, #12
 8005728:	d112      	bne.n	8005750 <HAL_RCC_OscConfig+0x68>
 800572a:	69fa      	ldr	r2, [r7, #28]
 800572c:	2380      	movs	r3, #128	@ 0x80
 800572e:	025b      	lsls	r3, r3, #9
 8005730:	429a      	cmp	r2, r3
 8005732:	d10d      	bne.n	8005750 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005734:	4bc1      	ldr	r3, [pc, #772]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	2380      	movs	r3, #128	@ 0x80
 800573a:	029b      	lsls	r3, r3, #10
 800573c:	4013      	ands	r3, r2
 800573e:	d100      	bne.n	8005742 <HAL_RCC_OscConfig+0x5a>
 8005740:	e06b      	b.n	800581a <HAL_RCC_OscConfig+0x132>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d167      	bne.n	800581a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	f000 fb85 	bl	8005e5a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	685a      	ldr	r2, [r3, #4]
 8005754:	2380      	movs	r3, #128	@ 0x80
 8005756:	025b      	lsls	r3, r3, #9
 8005758:	429a      	cmp	r2, r3
 800575a:	d107      	bne.n	800576c <HAL_RCC_OscConfig+0x84>
 800575c:	4bb7      	ldr	r3, [pc, #732]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	4bb6      	ldr	r3, [pc, #728]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005762:	2180      	movs	r1, #128	@ 0x80
 8005764:	0249      	lsls	r1, r1, #9
 8005766:	430a      	orrs	r2, r1
 8005768:	601a      	str	r2, [r3, #0]
 800576a:	e027      	b.n	80057bc <HAL_RCC_OscConfig+0xd4>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685a      	ldr	r2, [r3, #4]
 8005770:	23a0      	movs	r3, #160	@ 0xa0
 8005772:	02db      	lsls	r3, r3, #11
 8005774:	429a      	cmp	r2, r3
 8005776:	d10e      	bne.n	8005796 <HAL_RCC_OscConfig+0xae>
 8005778:	4bb0      	ldr	r3, [pc, #704]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	4baf      	ldr	r3, [pc, #700]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 800577e:	2180      	movs	r1, #128	@ 0x80
 8005780:	02c9      	lsls	r1, r1, #11
 8005782:	430a      	orrs	r2, r1
 8005784:	601a      	str	r2, [r3, #0]
 8005786:	4bad      	ldr	r3, [pc, #692]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	4bac      	ldr	r3, [pc, #688]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 800578c:	2180      	movs	r1, #128	@ 0x80
 800578e:	0249      	lsls	r1, r1, #9
 8005790:	430a      	orrs	r2, r1
 8005792:	601a      	str	r2, [r3, #0]
 8005794:	e012      	b.n	80057bc <HAL_RCC_OscConfig+0xd4>
 8005796:	4ba9      	ldr	r3, [pc, #676]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	4ba8      	ldr	r3, [pc, #672]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 800579c:	49a8      	ldr	r1, [pc, #672]	@ (8005a40 <HAL_RCC_OscConfig+0x358>)
 800579e:	400a      	ands	r2, r1
 80057a0:	601a      	str	r2, [r3, #0]
 80057a2:	4ba6      	ldr	r3, [pc, #664]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	2380      	movs	r3, #128	@ 0x80
 80057a8:	025b      	lsls	r3, r3, #9
 80057aa:	4013      	ands	r3, r2
 80057ac:	60fb      	str	r3, [r7, #12]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	4ba2      	ldr	r3, [pc, #648]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	4ba1      	ldr	r3, [pc, #644]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 80057b6:	49a3      	ldr	r1, [pc, #652]	@ (8005a44 <HAL_RCC_OscConfig+0x35c>)
 80057b8:	400a      	ands	r2, r1
 80057ba:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d015      	beq.n	80057f0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057c4:	f7fe fd94 	bl	80042f0 <HAL_GetTick>
 80057c8:	0003      	movs	r3, r0
 80057ca:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80057cc:	e009      	b.n	80057e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057ce:	f7fe fd8f 	bl	80042f0 <HAL_GetTick>
 80057d2:	0002      	movs	r2, r0
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	1ad3      	subs	r3, r2, r3
 80057d8:	2b64      	cmp	r3, #100	@ 0x64
 80057da:	d902      	bls.n	80057e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057dc:	2303      	movs	r3, #3
 80057de:	f000 fb3c 	bl	8005e5a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80057e2:	4b96      	ldr	r3, [pc, #600]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	2380      	movs	r3, #128	@ 0x80
 80057e8:	029b      	lsls	r3, r3, #10
 80057ea:	4013      	ands	r3, r2
 80057ec:	d0ef      	beq.n	80057ce <HAL_RCC_OscConfig+0xe6>
 80057ee:	e015      	b.n	800581c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057f0:	f7fe fd7e 	bl	80042f0 <HAL_GetTick>
 80057f4:	0003      	movs	r3, r0
 80057f6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80057f8:	e008      	b.n	800580c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057fa:	f7fe fd79 	bl	80042f0 <HAL_GetTick>
 80057fe:	0002      	movs	r2, r0
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	1ad3      	subs	r3, r2, r3
 8005804:	2b64      	cmp	r3, #100	@ 0x64
 8005806:	d901      	bls.n	800580c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8005808:	2303      	movs	r3, #3
 800580a:	e326      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800580c:	4b8b      	ldr	r3, [pc, #556]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	2380      	movs	r3, #128	@ 0x80
 8005812:	029b      	lsls	r3, r3, #10
 8005814:	4013      	ands	r3, r2
 8005816:	d1f0      	bne.n	80057fa <HAL_RCC_OscConfig+0x112>
 8005818:	e000      	b.n	800581c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800581a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2202      	movs	r2, #2
 8005822:	4013      	ands	r3, r2
 8005824:	d100      	bne.n	8005828 <HAL_RCC_OscConfig+0x140>
 8005826:	e08b      	b.n	8005940 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800582e:	6a3b      	ldr	r3, [r7, #32]
 8005830:	2b04      	cmp	r3, #4
 8005832:	d005      	beq.n	8005840 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005834:	6a3b      	ldr	r3, [r7, #32]
 8005836:	2b0c      	cmp	r3, #12
 8005838:	d13e      	bne.n	80058b8 <HAL_RCC_OscConfig+0x1d0>
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d13b      	bne.n	80058b8 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8005840:	4b7e      	ldr	r3, [pc, #504]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	2204      	movs	r2, #4
 8005846:	4013      	ands	r3, r2
 8005848:	d004      	beq.n	8005854 <HAL_RCC_OscConfig+0x16c>
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d101      	bne.n	8005854 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	e302      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005854:	4b79      	ldr	r3, [pc, #484]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	4a7b      	ldr	r2, [pc, #492]	@ (8005a48 <HAL_RCC_OscConfig+0x360>)
 800585a:	4013      	ands	r3, r2
 800585c:	0019      	movs	r1, r3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	021a      	lsls	r2, r3, #8
 8005864:	4b75      	ldr	r3, [pc, #468]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005866:	430a      	orrs	r2, r1
 8005868:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800586a:	4b74      	ldr	r3, [pc, #464]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2209      	movs	r2, #9
 8005870:	4393      	bics	r3, r2
 8005872:	0019      	movs	r1, r3
 8005874:	4b71      	ldr	r3, [pc, #452]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005876:	697a      	ldr	r2, [r7, #20]
 8005878:	430a      	orrs	r2, r1
 800587a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800587c:	f000 fc40 	bl	8006100 <HAL_RCC_GetSysClockFreq>
 8005880:	0001      	movs	r1, r0
 8005882:	4b6e      	ldr	r3, [pc, #440]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	091b      	lsrs	r3, r3, #4
 8005888:	220f      	movs	r2, #15
 800588a:	4013      	ands	r3, r2
 800588c:	4a6f      	ldr	r2, [pc, #444]	@ (8005a4c <HAL_RCC_OscConfig+0x364>)
 800588e:	5cd3      	ldrb	r3, [r2, r3]
 8005890:	000a      	movs	r2, r1
 8005892:	40da      	lsrs	r2, r3
 8005894:	4b6e      	ldr	r3, [pc, #440]	@ (8005a50 <HAL_RCC_OscConfig+0x368>)
 8005896:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8005898:	4b6e      	ldr	r3, [pc, #440]	@ (8005a54 <HAL_RCC_OscConfig+0x36c>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2513      	movs	r5, #19
 800589e:	197c      	adds	r4, r7, r5
 80058a0:	0018      	movs	r0, r3
 80058a2:	f7fe fcdf 	bl	8004264 <HAL_InitTick>
 80058a6:	0003      	movs	r3, r0
 80058a8:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80058aa:	197b      	adds	r3, r7, r5
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d046      	beq.n	8005940 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 80058b2:	197b      	adds	r3, r7, r5
 80058b4:	781b      	ldrb	r3, [r3, #0]
 80058b6:	e2d0      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d027      	beq.n	800590e <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80058be:	4b5f      	ldr	r3, [pc, #380]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	2209      	movs	r2, #9
 80058c4:	4393      	bics	r3, r2
 80058c6:	0019      	movs	r1, r3
 80058c8:	4b5c      	ldr	r3, [pc, #368]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 80058ca:	697a      	ldr	r2, [r7, #20]
 80058cc:	430a      	orrs	r2, r1
 80058ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058d0:	f7fe fd0e 	bl	80042f0 <HAL_GetTick>
 80058d4:	0003      	movs	r3, r0
 80058d6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80058d8:	e008      	b.n	80058ec <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80058da:	f7fe fd09 	bl	80042f0 <HAL_GetTick>
 80058de:	0002      	movs	r2, r0
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	1ad3      	subs	r3, r2, r3
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d901      	bls.n	80058ec <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 80058e8:	2303      	movs	r3, #3
 80058ea:	e2b6      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80058ec:	4b53      	ldr	r3, [pc, #332]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2204      	movs	r2, #4
 80058f2:	4013      	ands	r3, r2
 80058f4:	d0f1      	beq.n	80058da <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058f6:	4b51      	ldr	r3, [pc, #324]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	4a53      	ldr	r2, [pc, #332]	@ (8005a48 <HAL_RCC_OscConfig+0x360>)
 80058fc:	4013      	ands	r3, r2
 80058fe:	0019      	movs	r1, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	691b      	ldr	r3, [r3, #16]
 8005904:	021a      	lsls	r2, r3, #8
 8005906:	4b4d      	ldr	r3, [pc, #308]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005908:	430a      	orrs	r2, r1
 800590a:	605a      	str	r2, [r3, #4]
 800590c:	e018      	b.n	8005940 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800590e:	4b4b      	ldr	r3, [pc, #300]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	4b4a      	ldr	r3, [pc, #296]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005914:	2101      	movs	r1, #1
 8005916:	438a      	bics	r2, r1
 8005918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800591a:	f7fe fce9 	bl	80042f0 <HAL_GetTick>
 800591e:	0003      	movs	r3, r0
 8005920:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005922:	e008      	b.n	8005936 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005924:	f7fe fce4 	bl	80042f0 <HAL_GetTick>
 8005928:	0002      	movs	r2, r0
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	2b02      	cmp	r3, #2
 8005930:	d901      	bls.n	8005936 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e291      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005936:	4b41      	ldr	r3, [pc, #260]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	2204      	movs	r2, #4
 800593c:	4013      	ands	r3, r2
 800593e:	d1f1      	bne.n	8005924 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2210      	movs	r2, #16
 8005946:	4013      	ands	r3, r2
 8005948:	d100      	bne.n	800594c <HAL_RCC_OscConfig+0x264>
 800594a:	e0a1      	b.n	8005a90 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800594c:	6a3b      	ldr	r3, [r7, #32]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d140      	bne.n	80059d4 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005952:	4b3a      	ldr	r3, [pc, #232]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	2380      	movs	r3, #128	@ 0x80
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	4013      	ands	r3, r2
 800595c:	d005      	beq.n	800596a <HAL_RCC_OscConfig+0x282>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	69db      	ldr	r3, [r3, #28]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d101      	bne.n	800596a <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e277      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800596a:	4b34      	ldr	r3, [pc, #208]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	4a3a      	ldr	r2, [pc, #232]	@ (8005a58 <HAL_RCC_OscConfig+0x370>)
 8005970:	4013      	ands	r3, r2
 8005972:	0019      	movs	r1, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005978:	4b30      	ldr	r3, [pc, #192]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 800597a:	430a      	orrs	r2, r1
 800597c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800597e:	4b2f      	ldr	r3, [pc, #188]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	021b      	lsls	r3, r3, #8
 8005984:	0a19      	lsrs	r1, r3, #8
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6a1b      	ldr	r3, [r3, #32]
 800598a:	061a      	lsls	r2, r3, #24
 800598c:	4b2b      	ldr	r3, [pc, #172]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 800598e:	430a      	orrs	r2, r1
 8005990:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005996:	0b5b      	lsrs	r3, r3, #13
 8005998:	3301      	adds	r3, #1
 800599a:	2280      	movs	r2, #128	@ 0x80
 800599c:	0212      	lsls	r2, r2, #8
 800599e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80059a0:	4b26      	ldr	r3, [pc, #152]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	091b      	lsrs	r3, r3, #4
 80059a6:	210f      	movs	r1, #15
 80059a8:	400b      	ands	r3, r1
 80059aa:	4928      	ldr	r1, [pc, #160]	@ (8005a4c <HAL_RCC_OscConfig+0x364>)
 80059ac:	5ccb      	ldrb	r3, [r1, r3]
 80059ae:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80059b0:	4b27      	ldr	r3, [pc, #156]	@ (8005a50 <HAL_RCC_OscConfig+0x368>)
 80059b2:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80059b4:	4b27      	ldr	r3, [pc, #156]	@ (8005a54 <HAL_RCC_OscConfig+0x36c>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2513      	movs	r5, #19
 80059ba:	197c      	adds	r4, r7, r5
 80059bc:	0018      	movs	r0, r3
 80059be:	f7fe fc51 	bl	8004264 <HAL_InitTick>
 80059c2:	0003      	movs	r3, r0
 80059c4:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80059c6:	197b      	adds	r3, r7, r5
 80059c8:	781b      	ldrb	r3, [r3, #0]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d060      	beq.n	8005a90 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80059ce:	197b      	adds	r3, r7, r5
 80059d0:	781b      	ldrb	r3, [r3, #0]
 80059d2:	e242      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	69db      	ldr	r3, [r3, #28]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d03f      	beq.n	8005a5c <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80059dc:	4b17      	ldr	r3, [pc, #92]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	4b16      	ldr	r3, [pc, #88]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 80059e2:	2180      	movs	r1, #128	@ 0x80
 80059e4:	0049      	lsls	r1, r1, #1
 80059e6:	430a      	orrs	r2, r1
 80059e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059ea:	f7fe fc81 	bl	80042f0 <HAL_GetTick>
 80059ee:	0003      	movs	r3, r0
 80059f0:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80059f2:	e008      	b.n	8005a06 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80059f4:	f7fe fc7c 	bl	80042f0 <HAL_GetTick>
 80059f8:	0002      	movs	r2, r0
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d901      	bls.n	8005a06 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e229      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005a06:	4b0d      	ldr	r3, [pc, #52]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	2380      	movs	r3, #128	@ 0x80
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	4013      	ands	r3, r2
 8005a10:	d0f0      	beq.n	80059f4 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005a12:	4b0a      	ldr	r3, [pc, #40]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	4a10      	ldr	r2, [pc, #64]	@ (8005a58 <HAL_RCC_OscConfig+0x370>)
 8005a18:	4013      	ands	r3, r2
 8005a1a:	0019      	movs	r1, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a20:	4b06      	ldr	r3, [pc, #24]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005a22:	430a      	orrs	r2, r1
 8005a24:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005a26:	4b05      	ldr	r3, [pc, #20]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	021b      	lsls	r3, r3, #8
 8005a2c:	0a19      	lsrs	r1, r3, #8
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a1b      	ldr	r3, [r3, #32]
 8005a32:	061a      	lsls	r2, r3, #24
 8005a34:	4b01      	ldr	r3, [pc, #4]	@ (8005a3c <HAL_RCC_OscConfig+0x354>)
 8005a36:	430a      	orrs	r2, r1
 8005a38:	605a      	str	r2, [r3, #4]
 8005a3a:	e029      	b.n	8005a90 <HAL_RCC_OscConfig+0x3a8>
 8005a3c:	40021000 	.word	0x40021000
 8005a40:	fffeffff 	.word	0xfffeffff
 8005a44:	fffbffff 	.word	0xfffbffff
 8005a48:	ffffe0ff 	.word	0xffffe0ff
 8005a4c:	0800d9c0 	.word	0x0800d9c0
 8005a50:	20000004 	.word	0x20000004
 8005a54:	20000008 	.word	0x20000008
 8005a58:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005a5c:	4bbd      	ldr	r3, [pc, #756]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	4bbc      	ldr	r3, [pc, #752]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005a62:	49bd      	ldr	r1, [pc, #756]	@ (8005d58 <HAL_RCC_OscConfig+0x670>)
 8005a64:	400a      	ands	r2, r1
 8005a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a68:	f7fe fc42 	bl	80042f0 <HAL_GetTick>
 8005a6c:	0003      	movs	r3, r0
 8005a6e:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005a70:	e008      	b.n	8005a84 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005a72:	f7fe fc3d 	bl	80042f0 <HAL_GetTick>
 8005a76:	0002      	movs	r2, r0
 8005a78:	69bb      	ldr	r3, [r7, #24]
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	2b02      	cmp	r3, #2
 8005a7e:	d901      	bls.n	8005a84 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8005a80:	2303      	movs	r3, #3
 8005a82:	e1ea      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005a84:	4bb3      	ldr	r3, [pc, #716]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	2380      	movs	r3, #128	@ 0x80
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	d1f0      	bne.n	8005a72 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2208      	movs	r2, #8
 8005a96:	4013      	ands	r3, r2
 8005a98:	d036      	beq.n	8005b08 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	695b      	ldr	r3, [r3, #20]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d019      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005aa2:	4bac      	ldr	r3, [pc, #688]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005aa4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005aa6:	4bab      	ldr	r3, [pc, #684]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005aa8:	2101      	movs	r1, #1
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005aae:	f7fe fc1f 	bl	80042f0 <HAL_GetTick>
 8005ab2:	0003      	movs	r3, r0
 8005ab4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005ab6:	e008      	b.n	8005aca <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ab8:	f7fe fc1a 	bl	80042f0 <HAL_GetTick>
 8005abc:	0002      	movs	r2, r0
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	2b02      	cmp	r3, #2
 8005ac4:	d901      	bls.n	8005aca <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e1c7      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005aca:	4ba2      	ldr	r3, [pc, #648]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005acc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ace:	2202      	movs	r2, #2
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	d0f1      	beq.n	8005ab8 <HAL_RCC_OscConfig+0x3d0>
 8005ad4:	e018      	b.n	8005b08 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ad6:	4b9f      	ldr	r3, [pc, #636]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005ad8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ada:	4b9e      	ldr	r3, [pc, #632]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005adc:	2101      	movs	r1, #1
 8005ade:	438a      	bics	r2, r1
 8005ae0:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ae2:	f7fe fc05 	bl	80042f0 <HAL_GetTick>
 8005ae6:	0003      	movs	r3, r0
 8005ae8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005aea:	e008      	b.n	8005afe <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005aec:	f7fe fc00 	bl	80042f0 <HAL_GetTick>
 8005af0:	0002      	movs	r2, r0
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	1ad3      	subs	r3, r2, r3
 8005af6:	2b02      	cmp	r3, #2
 8005af8:	d901      	bls.n	8005afe <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8005afa:	2303      	movs	r3, #3
 8005afc:	e1ad      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005afe:	4b95      	ldr	r3, [pc, #596]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005b00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b02:	2202      	movs	r2, #2
 8005b04:	4013      	ands	r3, r2
 8005b06:	d1f1      	bne.n	8005aec <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	2204      	movs	r2, #4
 8005b0e:	4013      	ands	r3, r2
 8005b10:	d100      	bne.n	8005b14 <HAL_RCC_OscConfig+0x42c>
 8005b12:	e0ae      	b.n	8005c72 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b14:	2027      	movs	r0, #39	@ 0x27
 8005b16:	183b      	adds	r3, r7, r0
 8005b18:	2200      	movs	r2, #0
 8005b1a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b1c:	4b8d      	ldr	r3, [pc, #564]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005b1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b20:	2380      	movs	r3, #128	@ 0x80
 8005b22:	055b      	lsls	r3, r3, #21
 8005b24:	4013      	ands	r3, r2
 8005b26:	d109      	bne.n	8005b3c <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b28:	4b8a      	ldr	r3, [pc, #552]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005b2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b2c:	4b89      	ldr	r3, [pc, #548]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005b2e:	2180      	movs	r1, #128	@ 0x80
 8005b30:	0549      	lsls	r1, r1, #21
 8005b32:	430a      	orrs	r2, r1
 8005b34:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8005b36:	183b      	adds	r3, r7, r0
 8005b38:	2201      	movs	r2, #1
 8005b3a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b3c:	4b87      	ldr	r3, [pc, #540]	@ (8005d5c <HAL_RCC_OscConfig+0x674>)
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	2380      	movs	r3, #128	@ 0x80
 8005b42:	005b      	lsls	r3, r3, #1
 8005b44:	4013      	ands	r3, r2
 8005b46:	d11a      	bne.n	8005b7e <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b48:	4b84      	ldr	r3, [pc, #528]	@ (8005d5c <HAL_RCC_OscConfig+0x674>)
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	4b83      	ldr	r3, [pc, #524]	@ (8005d5c <HAL_RCC_OscConfig+0x674>)
 8005b4e:	2180      	movs	r1, #128	@ 0x80
 8005b50:	0049      	lsls	r1, r1, #1
 8005b52:	430a      	orrs	r2, r1
 8005b54:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b56:	f7fe fbcb 	bl	80042f0 <HAL_GetTick>
 8005b5a:	0003      	movs	r3, r0
 8005b5c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b5e:	e008      	b.n	8005b72 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b60:	f7fe fbc6 	bl	80042f0 <HAL_GetTick>
 8005b64:	0002      	movs	r2, r0
 8005b66:	69bb      	ldr	r3, [r7, #24]
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	2b64      	cmp	r3, #100	@ 0x64
 8005b6c:	d901      	bls.n	8005b72 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e173      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b72:	4b7a      	ldr	r3, [pc, #488]	@ (8005d5c <HAL_RCC_OscConfig+0x674>)
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	2380      	movs	r3, #128	@ 0x80
 8005b78:	005b      	lsls	r3, r3, #1
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	d0f0      	beq.n	8005b60 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	689a      	ldr	r2, [r3, #8]
 8005b82:	2380      	movs	r3, #128	@ 0x80
 8005b84:	005b      	lsls	r3, r3, #1
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d107      	bne.n	8005b9a <HAL_RCC_OscConfig+0x4b2>
 8005b8a:	4b72      	ldr	r3, [pc, #456]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005b8c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005b8e:	4b71      	ldr	r3, [pc, #452]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005b90:	2180      	movs	r1, #128	@ 0x80
 8005b92:	0049      	lsls	r1, r1, #1
 8005b94:	430a      	orrs	r2, r1
 8005b96:	651a      	str	r2, [r3, #80]	@ 0x50
 8005b98:	e031      	b.n	8005bfe <HAL_RCC_OscConfig+0x516>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d10c      	bne.n	8005bbc <HAL_RCC_OscConfig+0x4d4>
 8005ba2:	4b6c      	ldr	r3, [pc, #432]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005ba4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ba6:	4b6b      	ldr	r3, [pc, #428]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005ba8:	496b      	ldr	r1, [pc, #428]	@ (8005d58 <HAL_RCC_OscConfig+0x670>)
 8005baa:	400a      	ands	r2, r1
 8005bac:	651a      	str	r2, [r3, #80]	@ 0x50
 8005bae:	4b69      	ldr	r3, [pc, #420]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005bb0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005bb2:	4b68      	ldr	r3, [pc, #416]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005bb4:	496a      	ldr	r1, [pc, #424]	@ (8005d60 <HAL_RCC_OscConfig+0x678>)
 8005bb6:	400a      	ands	r2, r1
 8005bb8:	651a      	str	r2, [r3, #80]	@ 0x50
 8005bba:	e020      	b.n	8005bfe <HAL_RCC_OscConfig+0x516>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	689a      	ldr	r2, [r3, #8]
 8005bc0:	23a0      	movs	r3, #160	@ 0xa0
 8005bc2:	00db      	lsls	r3, r3, #3
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d10e      	bne.n	8005be6 <HAL_RCC_OscConfig+0x4fe>
 8005bc8:	4b62      	ldr	r3, [pc, #392]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005bca:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005bcc:	4b61      	ldr	r3, [pc, #388]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005bce:	2180      	movs	r1, #128	@ 0x80
 8005bd0:	00c9      	lsls	r1, r1, #3
 8005bd2:	430a      	orrs	r2, r1
 8005bd4:	651a      	str	r2, [r3, #80]	@ 0x50
 8005bd6:	4b5f      	ldr	r3, [pc, #380]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005bd8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005bda:	4b5e      	ldr	r3, [pc, #376]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005bdc:	2180      	movs	r1, #128	@ 0x80
 8005bde:	0049      	lsls	r1, r1, #1
 8005be0:	430a      	orrs	r2, r1
 8005be2:	651a      	str	r2, [r3, #80]	@ 0x50
 8005be4:	e00b      	b.n	8005bfe <HAL_RCC_OscConfig+0x516>
 8005be6:	4b5b      	ldr	r3, [pc, #364]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005be8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005bea:	4b5a      	ldr	r3, [pc, #360]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005bec:	495a      	ldr	r1, [pc, #360]	@ (8005d58 <HAL_RCC_OscConfig+0x670>)
 8005bee:	400a      	ands	r2, r1
 8005bf0:	651a      	str	r2, [r3, #80]	@ 0x50
 8005bf2:	4b58      	ldr	r3, [pc, #352]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005bf4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005bf6:	4b57      	ldr	r3, [pc, #348]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005bf8:	4959      	ldr	r1, [pc, #356]	@ (8005d60 <HAL_RCC_OscConfig+0x678>)
 8005bfa:	400a      	ands	r2, r1
 8005bfc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d015      	beq.n	8005c32 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c06:	f7fe fb73 	bl	80042f0 <HAL_GetTick>
 8005c0a:	0003      	movs	r3, r0
 8005c0c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c0e:	e009      	b.n	8005c24 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c10:	f7fe fb6e 	bl	80042f0 <HAL_GetTick>
 8005c14:	0002      	movs	r2, r0
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	1ad3      	subs	r3, r2, r3
 8005c1a:	4a52      	ldr	r2, [pc, #328]	@ (8005d64 <HAL_RCC_OscConfig+0x67c>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d901      	bls.n	8005c24 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8005c20:	2303      	movs	r3, #3
 8005c22:	e11a      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c24:	4b4b      	ldr	r3, [pc, #300]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005c26:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005c28:	2380      	movs	r3, #128	@ 0x80
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	d0ef      	beq.n	8005c10 <HAL_RCC_OscConfig+0x528>
 8005c30:	e014      	b.n	8005c5c <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c32:	f7fe fb5d 	bl	80042f0 <HAL_GetTick>
 8005c36:	0003      	movs	r3, r0
 8005c38:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005c3a:	e009      	b.n	8005c50 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c3c:	f7fe fb58 	bl	80042f0 <HAL_GetTick>
 8005c40:	0002      	movs	r2, r0
 8005c42:	69bb      	ldr	r3, [r7, #24]
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	4a47      	ldr	r2, [pc, #284]	@ (8005d64 <HAL_RCC_OscConfig+0x67c>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d901      	bls.n	8005c50 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8005c4c:	2303      	movs	r3, #3
 8005c4e:	e104      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005c50:	4b40      	ldr	r3, [pc, #256]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005c52:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005c54:	2380      	movs	r3, #128	@ 0x80
 8005c56:	009b      	lsls	r3, r3, #2
 8005c58:	4013      	ands	r3, r2
 8005c5a:	d1ef      	bne.n	8005c3c <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005c5c:	2327      	movs	r3, #39	@ 0x27
 8005c5e:	18fb      	adds	r3, r7, r3
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d105      	bne.n	8005c72 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c66:	4b3b      	ldr	r3, [pc, #236]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005c68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c6a:	4b3a      	ldr	r3, [pc, #232]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005c6c:	493e      	ldr	r1, [pc, #248]	@ (8005d68 <HAL_RCC_OscConfig+0x680>)
 8005c6e:	400a      	ands	r2, r1
 8005c70:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	2220      	movs	r2, #32
 8005c78:	4013      	ands	r3, r2
 8005c7a:	d049      	beq.n	8005d10 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	699b      	ldr	r3, [r3, #24]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d026      	beq.n	8005cd2 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8005c84:	4b33      	ldr	r3, [pc, #204]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005c86:	689a      	ldr	r2, [r3, #8]
 8005c88:	4b32      	ldr	r3, [pc, #200]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005c8a:	2101      	movs	r1, #1
 8005c8c:	430a      	orrs	r2, r1
 8005c8e:	609a      	str	r2, [r3, #8]
 8005c90:	4b30      	ldr	r3, [pc, #192]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005c92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c94:	4b2f      	ldr	r3, [pc, #188]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005c96:	2101      	movs	r1, #1
 8005c98:	430a      	orrs	r2, r1
 8005c9a:	635a      	str	r2, [r3, #52]	@ 0x34
 8005c9c:	4b33      	ldr	r3, [pc, #204]	@ (8005d6c <HAL_RCC_OscConfig+0x684>)
 8005c9e:	6a1a      	ldr	r2, [r3, #32]
 8005ca0:	4b32      	ldr	r3, [pc, #200]	@ (8005d6c <HAL_RCC_OscConfig+0x684>)
 8005ca2:	2180      	movs	r1, #128	@ 0x80
 8005ca4:	0189      	lsls	r1, r1, #6
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005caa:	f7fe fb21 	bl	80042f0 <HAL_GetTick>
 8005cae:	0003      	movs	r3, r0
 8005cb0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005cb2:	e008      	b.n	8005cc6 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005cb4:	f7fe fb1c 	bl	80042f0 <HAL_GetTick>
 8005cb8:	0002      	movs	r2, r0
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	1ad3      	subs	r3, r2, r3
 8005cbe:	2b02      	cmp	r3, #2
 8005cc0:	d901      	bls.n	8005cc6 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	e0c9      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005cc6:	4b23      	ldr	r3, [pc, #140]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	2202      	movs	r2, #2
 8005ccc:	4013      	ands	r3, r2
 8005cce:	d0f1      	beq.n	8005cb4 <HAL_RCC_OscConfig+0x5cc>
 8005cd0:	e01e      	b.n	8005d10 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8005cd2:	4b20      	ldr	r3, [pc, #128]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005cd4:	689a      	ldr	r2, [r3, #8]
 8005cd6:	4b1f      	ldr	r3, [pc, #124]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005cd8:	2101      	movs	r1, #1
 8005cda:	438a      	bics	r2, r1
 8005cdc:	609a      	str	r2, [r3, #8]
 8005cde:	4b23      	ldr	r3, [pc, #140]	@ (8005d6c <HAL_RCC_OscConfig+0x684>)
 8005ce0:	6a1a      	ldr	r2, [r3, #32]
 8005ce2:	4b22      	ldr	r3, [pc, #136]	@ (8005d6c <HAL_RCC_OscConfig+0x684>)
 8005ce4:	4922      	ldr	r1, [pc, #136]	@ (8005d70 <HAL_RCC_OscConfig+0x688>)
 8005ce6:	400a      	ands	r2, r1
 8005ce8:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cea:	f7fe fb01 	bl	80042f0 <HAL_GetTick>
 8005cee:	0003      	movs	r3, r0
 8005cf0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005cf2:	e008      	b.n	8005d06 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005cf4:	f7fe fafc 	bl	80042f0 <HAL_GetTick>
 8005cf8:	0002      	movs	r2, r0
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	2b02      	cmp	r3, #2
 8005d00:	d901      	bls.n	8005d06 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8005d02:	2303      	movs	r3, #3
 8005d04:	e0a9      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005d06:	4b13      	ldr	r3, [pc, #76]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	2202      	movs	r2, #2
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	d1f1      	bne.n	8005cf4 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d100      	bne.n	8005d1a <HAL_RCC_OscConfig+0x632>
 8005d18:	e09e      	b.n	8005e58 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d1a:	6a3b      	ldr	r3, [r7, #32]
 8005d1c:	2b0c      	cmp	r3, #12
 8005d1e:	d100      	bne.n	8005d22 <HAL_RCC_OscConfig+0x63a>
 8005d20:	e077      	b.n	8005e12 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d26:	2b02      	cmp	r3, #2
 8005d28:	d158      	bne.n	8005ddc <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	4b09      	ldr	r3, [pc, #36]	@ (8005d54 <HAL_RCC_OscConfig+0x66c>)
 8005d30:	4910      	ldr	r1, [pc, #64]	@ (8005d74 <HAL_RCC_OscConfig+0x68c>)
 8005d32:	400a      	ands	r2, r1
 8005d34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d36:	f7fe fadb 	bl	80042f0 <HAL_GetTick>
 8005d3a:	0003      	movs	r3, r0
 8005d3c:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005d3e:	e01b      	b.n	8005d78 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d40:	f7fe fad6 	bl	80042f0 <HAL_GetTick>
 8005d44:	0002      	movs	r2, r0
 8005d46:	69bb      	ldr	r3, [r7, #24]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	2b02      	cmp	r3, #2
 8005d4c:	d914      	bls.n	8005d78 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	e083      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
 8005d52:	46c0      	nop			@ (mov r8, r8)
 8005d54:	40021000 	.word	0x40021000
 8005d58:	fffffeff 	.word	0xfffffeff
 8005d5c:	40007000 	.word	0x40007000
 8005d60:	fffffbff 	.word	0xfffffbff
 8005d64:	00001388 	.word	0x00001388
 8005d68:	efffffff 	.word	0xefffffff
 8005d6c:	40010000 	.word	0x40010000
 8005d70:	ffffdfff 	.word	0xffffdfff
 8005d74:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005d78:	4b3a      	ldr	r3, [pc, #232]	@ (8005e64 <HAL_RCC_OscConfig+0x77c>)
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	2380      	movs	r3, #128	@ 0x80
 8005d7e:	049b      	lsls	r3, r3, #18
 8005d80:	4013      	ands	r3, r2
 8005d82:	d1dd      	bne.n	8005d40 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d84:	4b37      	ldr	r3, [pc, #220]	@ (8005e64 <HAL_RCC_OscConfig+0x77c>)
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	4a37      	ldr	r2, [pc, #220]	@ (8005e68 <HAL_RCC_OscConfig+0x780>)
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	0019      	movs	r1, r3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d96:	431a      	orrs	r2, r3
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d9c:	431a      	orrs	r2, r3
 8005d9e:	4b31      	ldr	r3, [pc, #196]	@ (8005e64 <HAL_RCC_OscConfig+0x77c>)
 8005da0:	430a      	orrs	r2, r1
 8005da2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005da4:	4b2f      	ldr	r3, [pc, #188]	@ (8005e64 <HAL_RCC_OscConfig+0x77c>)
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	4b2e      	ldr	r3, [pc, #184]	@ (8005e64 <HAL_RCC_OscConfig+0x77c>)
 8005daa:	2180      	movs	r1, #128	@ 0x80
 8005dac:	0449      	lsls	r1, r1, #17
 8005dae:	430a      	orrs	r2, r1
 8005db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005db2:	f7fe fa9d 	bl	80042f0 <HAL_GetTick>
 8005db6:	0003      	movs	r3, r0
 8005db8:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005dba:	e008      	b.n	8005dce <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dbc:	f7fe fa98 	bl	80042f0 <HAL_GetTick>
 8005dc0:	0002      	movs	r2, r0
 8005dc2:	69bb      	ldr	r3, [r7, #24]
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	2b02      	cmp	r3, #2
 8005dc8:	d901      	bls.n	8005dce <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8005dca:	2303      	movs	r3, #3
 8005dcc:	e045      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005dce:	4b25      	ldr	r3, [pc, #148]	@ (8005e64 <HAL_RCC_OscConfig+0x77c>)
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	2380      	movs	r3, #128	@ 0x80
 8005dd4:	049b      	lsls	r3, r3, #18
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	d0f0      	beq.n	8005dbc <HAL_RCC_OscConfig+0x6d4>
 8005dda:	e03d      	b.n	8005e58 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ddc:	4b21      	ldr	r3, [pc, #132]	@ (8005e64 <HAL_RCC_OscConfig+0x77c>)
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	4b20      	ldr	r3, [pc, #128]	@ (8005e64 <HAL_RCC_OscConfig+0x77c>)
 8005de2:	4922      	ldr	r1, [pc, #136]	@ (8005e6c <HAL_RCC_OscConfig+0x784>)
 8005de4:	400a      	ands	r2, r1
 8005de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005de8:	f7fe fa82 	bl	80042f0 <HAL_GetTick>
 8005dec:	0003      	movs	r3, r0
 8005dee:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005df0:	e008      	b.n	8005e04 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005df2:	f7fe fa7d 	bl	80042f0 <HAL_GetTick>
 8005df6:	0002      	movs	r2, r0
 8005df8:	69bb      	ldr	r3, [r7, #24]
 8005dfa:	1ad3      	subs	r3, r2, r3
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	d901      	bls.n	8005e04 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8005e00:	2303      	movs	r3, #3
 8005e02:	e02a      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005e04:	4b17      	ldr	r3, [pc, #92]	@ (8005e64 <HAL_RCC_OscConfig+0x77c>)
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	2380      	movs	r3, #128	@ 0x80
 8005e0a:	049b      	lsls	r3, r3, #18
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	d1f0      	bne.n	8005df2 <HAL_RCC_OscConfig+0x70a>
 8005e10:	e022      	b.n	8005e58 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d101      	bne.n	8005e1e <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e01d      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005e1e:	4b11      	ldr	r3, [pc, #68]	@ (8005e64 <HAL_RCC_OscConfig+0x77c>)
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e24:	69fa      	ldr	r2, [r7, #28]
 8005e26:	2380      	movs	r3, #128	@ 0x80
 8005e28:	025b      	lsls	r3, r3, #9
 8005e2a:	401a      	ands	r2, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d10f      	bne.n	8005e54 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005e34:	69fa      	ldr	r2, [r7, #28]
 8005e36:	23f0      	movs	r3, #240	@ 0xf0
 8005e38:	039b      	lsls	r3, r3, #14
 8005e3a:	401a      	ands	r2, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d107      	bne.n	8005e54 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8005e44:	69fa      	ldr	r2, [r7, #28]
 8005e46:	23c0      	movs	r3, #192	@ 0xc0
 8005e48:	041b      	lsls	r3, r3, #16
 8005e4a:	401a      	ands	r2, r3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d001      	beq.n	8005e58 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	e000      	b.n	8005e5a <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8005e58:	2300      	movs	r3, #0
}
 8005e5a:	0018      	movs	r0, r3
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	b00a      	add	sp, #40	@ 0x28
 8005e60:	bdb0      	pop	{r4, r5, r7, pc}
 8005e62:	46c0      	nop			@ (mov r8, r8)
 8005e64:	40021000 	.word	0x40021000
 8005e68:	ff02ffff 	.word	0xff02ffff
 8005e6c:	feffffff 	.word	0xfeffffff

08005e70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e70:	b5b0      	push	{r4, r5, r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
 8005e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d101      	bne.n	8005e84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e128      	b.n	80060d6 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e84:	4b96      	ldr	r3, [pc, #600]	@ (80060e0 <HAL_RCC_ClockConfig+0x270>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2201      	movs	r2, #1
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	683a      	ldr	r2, [r7, #0]
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	d91e      	bls.n	8005ed0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e92:	4b93      	ldr	r3, [pc, #588]	@ (80060e0 <HAL_RCC_ClockConfig+0x270>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2201      	movs	r2, #1
 8005e98:	4393      	bics	r3, r2
 8005e9a:	0019      	movs	r1, r3
 8005e9c:	4b90      	ldr	r3, [pc, #576]	@ (80060e0 <HAL_RCC_ClockConfig+0x270>)
 8005e9e:	683a      	ldr	r2, [r7, #0]
 8005ea0:	430a      	orrs	r2, r1
 8005ea2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005ea4:	f7fe fa24 	bl	80042f0 <HAL_GetTick>
 8005ea8:	0003      	movs	r3, r0
 8005eaa:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eac:	e009      	b.n	8005ec2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005eae:	f7fe fa1f 	bl	80042f0 <HAL_GetTick>
 8005eb2:	0002      	movs	r2, r0
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	4a8a      	ldr	r2, [pc, #552]	@ (80060e4 <HAL_RCC_ClockConfig+0x274>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d901      	bls.n	8005ec2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e109      	b.n	80060d6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ec2:	4b87      	ldr	r3, [pc, #540]	@ (80060e0 <HAL_RCC_ClockConfig+0x270>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	4013      	ands	r3, r2
 8005eca:	683a      	ldr	r2, [r7, #0]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d1ee      	bne.n	8005eae <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	2202      	movs	r2, #2
 8005ed6:	4013      	ands	r3, r2
 8005ed8:	d009      	beq.n	8005eee <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005eda:	4b83      	ldr	r3, [pc, #524]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8005edc:	68db      	ldr	r3, [r3, #12]
 8005ede:	22f0      	movs	r2, #240	@ 0xf0
 8005ee0:	4393      	bics	r3, r2
 8005ee2:	0019      	movs	r1, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	689a      	ldr	r2, [r3, #8]
 8005ee8:	4b7f      	ldr	r3, [pc, #508]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8005eea:	430a      	orrs	r2, r1
 8005eec:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	d100      	bne.n	8005efa <HAL_RCC_ClockConfig+0x8a>
 8005ef8:	e089      	b.n	800600e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	2b02      	cmp	r3, #2
 8005f00:	d107      	bne.n	8005f12 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005f02:	4b79      	ldr	r3, [pc, #484]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	2380      	movs	r3, #128	@ 0x80
 8005f08:	029b      	lsls	r3, r3, #10
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	d120      	bne.n	8005f50 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e0e1      	b.n	80060d6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	2b03      	cmp	r3, #3
 8005f18:	d107      	bne.n	8005f2a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005f1a:	4b73      	ldr	r3, [pc, #460]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	2380      	movs	r3, #128	@ 0x80
 8005f20:	049b      	lsls	r3, r3, #18
 8005f22:	4013      	ands	r3, r2
 8005f24:	d114      	bne.n	8005f50 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e0d5      	b.n	80060d6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d106      	bne.n	8005f40 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f32:	4b6d      	ldr	r3, [pc, #436]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	2204      	movs	r2, #4
 8005f38:	4013      	ands	r3, r2
 8005f3a:	d109      	bne.n	8005f50 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e0ca      	b.n	80060d6 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005f40:	4b69      	ldr	r3, [pc, #420]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	2380      	movs	r3, #128	@ 0x80
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	4013      	ands	r3, r2
 8005f4a:	d101      	bne.n	8005f50 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e0c2      	b.n	80060d6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f50:	4b65      	ldr	r3, [pc, #404]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	2203      	movs	r2, #3
 8005f56:	4393      	bics	r3, r2
 8005f58:	0019      	movs	r1, r3
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	685a      	ldr	r2, [r3, #4]
 8005f5e:	4b62      	ldr	r3, [pc, #392]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8005f60:	430a      	orrs	r2, r1
 8005f62:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f64:	f7fe f9c4 	bl	80042f0 <HAL_GetTick>
 8005f68:	0003      	movs	r3, r0
 8005f6a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	2b02      	cmp	r3, #2
 8005f72:	d111      	bne.n	8005f98 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f74:	e009      	b.n	8005f8a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f76:	f7fe f9bb 	bl	80042f0 <HAL_GetTick>
 8005f7a:	0002      	movs	r2, r0
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	4a58      	ldr	r2, [pc, #352]	@ (80060e4 <HAL_RCC_ClockConfig+0x274>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d901      	bls.n	8005f8a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	e0a5      	b.n	80060d6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f8a:	4b57      	ldr	r3, [pc, #348]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	220c      	movs	r2, #12
 8005f90:	4013      	ands	r3, r2
 8005f92:	2b08      	cmp	r3, #8
 8005f94:	d1ef      	bne.n	8005f76 <HAL_RCC_ClockConfig+0x106>
 8005f96:	e03a      	b.n	800600e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	2b03      	cmp	r3, #3
 8005f9e:	d111      	bne.n	8005fc4 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005fa0:	e009      	b.n	8005fb6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fa2:	f7fe f9a5 	bl	80042f0 <HAL_GetTick>
 8005fa6:	0002      	movs	r2, r0
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	1ad3      	subs	r3, r2, r3
 8005fac:	4a4d      	ldr	r2, [pc, #308]	@ (80060e4 <HAL_RCC_ClockConfig+0x274>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d901      	bls.n	8005fb6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8005fb2:	2303      	movs	r3, #3
 8005fb4:	e08f      	b.n	80060d6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005fb6:	4b4c      	ldr	r3, [pc, #304]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	220c      	movs	r2, #12
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	2b0c      	cmp	r3, #12
 8005fc0:	d1ef      	bne.n	8005fa2 <HAL_RCC_ClockConfig+0x132>
 8005fc2:	e024      	b.n	800600e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d11b      	bne.n	8006004 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005fcc:	e009      	b.n	8005fe2 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fce:	f7fe f98f 	bl	80042f0 <HAL_GetTick>
 8005fd2:	0002      	movs	r2, r0
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	1ad3      	subs	r3, r2, r3
 8005fd8:	4a42      	ldr	r2, [pc, #264]	@ (80060e4 <HAL_RCC_ClockConfig+0x274>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d901      	bls.n	8005fe2 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8005fde:	2303      	movs	r3, #3
 8005fe0:	e079      	b.n	80060d6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005fe2:	4b41      	ldr	r3, [pc, #260]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	220c      	movs	r2, #12
 8005fe8:	4013      	ands	r3, r2
 8005fea:	2b04      	cmp	r3, #4
 8005fec:	d1ef      	bne.n	8005fce <HAL_RCC_ClockConfig+0x15e>
 8005fee:	e00e      	b.n	800600e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ff0:	f7fe f97e 	bl	80042f0 <HAL_GetTick>
 8005ff4:	0002      	movs	r2, r0
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	4a3a      	ldr	r2, [pc, #232]	@ (80060e4 <HAL_RCC_ClockConfig+0x274>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d901      	bls.n	8006004 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8006000:	2303      	movs	r3, #3
 8006002:	e068      	b.n	80060d6 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006004:	4b38      	ldr	r3, [pc, #224]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	220c      	movs	r2, #12
 800600a:	4013      	ands	r3, r2
 800600c:	d1f0      	bne.n	8005ff0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800600e:	4b34      	ldr	r3, [pc, #208]	@ (80060e0 <HAL_RCC_ClockConfig+0x270>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2201      	movs	r2, #1
 8006014:	4013      	ands	r3, r2
 8006016:	683a      	ldr	r2, [r7, #0]
 8006018:	429a      	cmp	r2, r3
 800601a:	d21e      	bcs.n	800605a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800601c:	4b30      	ldr	r3, [pc, #192]	@ (80060e0 <HAL_RCC_ClockConfig+0x270>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2201      	movs	r2, #1
 8006022:	4393      	bics	r3, r2
 8006024:	0019      	movs	r1, r3
 8006026:	4b2e      	ldr	r3, [pc, #184]	@ (80060e0 <HAL_RCC_ClockConfig+0x270>)
 8006028:	683a      	ldr	r2, [r7, #0]
 800602a:	430a      	orrs	r2, r1
 800602c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800602e:	f7fe f95f 	bl	80042f0 <HAL_GetTick>
 8006032:	0003      	movs	r3, r0
 8006034:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006036:	e009      	b.n	800604c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006038:	f7fe f95a 	bl	80042f0 <HAL_GetTick>
 800603c:	0002      	movs	r2, r0
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	1ad3      	subs	r3, r2, r3
 8006042:	4a28      	ldr	r2, [pc, #160]	@ (80060e4 <HAL_RCC_ClockConfig+0x274>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d901      	bls.n	800604c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8006048:	2303      	movs	r3, #3
 800604a:	e044      	b.n	80060d6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800604c:	4b24      	ldr	r3, [pc, #144]	@ (80060e0 <HAL_RCC_ClockConfig+0x270>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2201      	movs	r2, #1
 8006052:	4013      	ands	r3, r2
 8006054:	683a      	ldr	r2, [r7, #0]
 8006056:	429a      	cmp	r2, r3
 8006058:	d1ee      	bne.n	8006038 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2204      	movs	r2, #4
 8006060:	4013      	ands	r3, r2
 8006062:	d009      	beq.n	8006078 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006064:	4b20      	ldr	r3, [pc, #128]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	4a20      	ldr	r2, [pc, #128]	@ (80060ec <HAL_RCC_ClockConfig+0x27c>)
 800606a:	4013      	ands	r3, r2
 800606c:	0019      	movs	r1, r3
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	68da      	ldr	r2, [r3, #12]
 8006072:	4b1d      	ldr	r3, [pc, #116]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8006074:	430a      	orrs	r2, r1
 8006076:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2208      	movs	r2, #8
 800607e:	4013      	ands	r3, r2
 8006080:	d00a      	beq.n	8006098 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006082:	4b19      	ldr	r3, [pc, #100]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	4a1a      	ldr	r2, [pc, #104]	@ (80060f0 <HAL_RCC_ClockConfig+0x280>)
 8006088:	4013      	ands	r3, r2
 800608a:	0019      	movs	r1, r3
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	691b      	ldr	r3, [r3, #16]
 8006090:	00da      	lsls	r2, r3, #3
 8006092:	4b15      	ldr	r3, [pc, #84]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 8006094:	430a      	orrs	r2, r1
 8006096:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006098:	f000 f832 	bl	8006100 <HAL_RCC_GetSysClockFreq>
 800609c:	0001      	movs	r1, r0
 800609e:	4b12      	ldr	r3, [pc, #72]	@ (80060e8 <HAL_RCC_ClockConfig+0x278>)
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	091b      	lsrs	r3, r3, #4
 80060a4:	220f      	movs	r2, #15
 80060a6:	4013      	ands	r3, r2
 80060a8:	4a12      	ldr	r2, [pc, #72]	@ (80060f4 <HAL_RCC_ClockConfig+0x284>)
 80060aa:	5cd3      	ldrb	r3, [r2, r3]
 80060ac:	000a      	movs	r2, r1
 80060ae:	40da      	lsrs	r2, r3
 80060b0:	4b11      	ldr	r3, [pc, #68]	@ (80060f8 <HAL_RCC_ClockConfig+0x288>)
 80060b2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80060b4:	4b11      	ldr	r3, [pc, #68]	@ (80060fc <HAL_RCC_ClockConfig+0x28c>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	250b      	movs	r5, #11
 80060ba:	197c      	adds	r4, r7, r5
 80060bc:	0018      	movs	r0, r3
 80060be:	f7fe f8d1 	bl	8004264 <HAL_InitTick>
 80060c2:	0003      	movs	r3, r0
 80060c4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80060c6:	197b      	adds	r3, r7, r5
 80060c8:	781b      	ldrb	r3, [r3, #0]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d002      	beq.n	80060d4 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80060ce:	197b      	adds	r3, r7, r5
 80060d0:	781b      	ldrb	r3, [r3, #0]
 80060d2:	e000      	b.n	80060d6 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	0018      	movs	r0, r3
 80060d8:	46bd      	mov	sp, r7
 80060da:	b004      	add	sp, #16
 80060dc:	bdb0      	pop	{r4, r5, r7, pc}
 80060de:	46c0      	nop			@ (mov r8, r8)
 80060e0:	40022000 	.word	0x40022000
 80060e4:	00001388 	.word	0x00001388
 80060e8:	40021000 	.word	0x40021000
 80060ec:	fffff8ff 	.word	0xfffff8ff
 80060f0:	ffffc7ff 	.word	0xffffc7ff
 80060f4:	0800d9c0 	.word	0x0800d9c0
 80060f8:	20000004 	.word	0x20000004
 80060fc:	20000008 	.word	0x20000008

08006100 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b086      	sub	sp, #24
 8006104:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8006106:	4b3c      	ldr	r3, [pc, #240]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	220c      	movs	r2, #12
 8006110:	4013      	ands	r3, r2
 8006112:	2b0c      	cmp	r3, #12
 8006114:	d013      	beq.n	800613e <HAL_RCC_GetSysClockFreq+0x3e>
 8006116:	d85c      	bhi.n	80061d2 <HAL_RCC_GetSysClockFreq+0xd2>
 8006118:	2b04      	cmp	r3, #4
 800611a:	d002      	beq.n	8006122 <HAL_RCC_GetSysClockFreq+0x22>
 800611c:	2b08      	cmp	r3, #8
 800611e:	d00b      	beq.n	8006138 <HAL_RCC_GetSysClockFreq+0x38>
 8006120:	e057      	b.n	80061d2 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006122:	4b35      	ldr	r3, [pc, #212]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	2210      	movs	r2, #16
 8006128:	4013      	ands	r3, r2
 800612a:	d002      	beq.n	8006132 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800612c:	4b33      	ldr	r3, [pc, #204]	@ (80061fc <HAL_RCC_GetSysClockFreq+0xfc>)
 800612e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8006130:	e05d      	b.n	80061ee <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8006132:	4b33      	ldr	r3, [pc, #204]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x100>)
 8006134:	613b      	str	r3, [r7, #16]
      break;
 8006136:	e05a      	b.n	80061ee <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006138:	4b32      	ldr	r3, [pc, #200]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x104>)
 800613a:	613b      	str	r3, [r7, #16]
      break;
 800613c:	e057      	b.n	80061ee <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	0c9b      	lsrs	r3, r3, #18
 8006142:	220f      	movs	r2, #15
 8006144:	4013      	ands	r3, r2
 8006146:	4a30      	ldr	r2, [pc, #192]	@ (8006208 <HAL_RCC_GetSysClockFreq+0x108>)
 8006148:	5cd3      	ldrb	r3, [r2, r3]
 800614a:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	0d9b      	lsrs	r3, r3, #22
 8006150:	2203      	movs	r2, #3
 8006152:	4013      	ands	r3, r2
 8006154:	3301      	adds	r3, #1
 8006156:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006158:	4b27      	ldr	r3, [pc, #156]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800615a:	68da      	ldr	r2, [r3, #12]
 800615c:	2380      	movs	r3, #128	@ 0x80
 800615e:	025b      	lsls	r3, r3, #9
 8006160:	4013      	ands	r3, r2
 8006162:	d00f      	beq.n	8006184 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8006164:	68b9      	ldr	r1, [r7, #8]
 8006166:	000a      	movs	r2, r1
 8006168:	0152      	lsls	r2, r2, #5
 800616a:	1a52      	subs	r2, r2, r1
 800616c:	0193      	lsls	r3, r2, #6
 800616e:	1a9b      	subs	r3, r3, r2
 8006170:	00db      	lsls	r3, r3, #3
 8006172:	185b      	adds	r3, r3, r1
 8006174:	025b      	lsls	r3, r3, #9
 8006176:	6879      	ldr	r1, [r7, #4]
 8006178:	0018      	movs	r0, r3
 800617a:	f7f9 ffe1 	bl	8000140 <__udivsi3>
 800617e:	0003      	movs	r3, r0
 8006180:	617b      	str	r3, [r7, #20]
 8006182:	e023      	b.n	80061cc <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006184:	4b1c      	ldr	r3, [pc, #112]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	2210      	movs	r2, #16
 800618a:	4013      	ands	r3, r2
 800618c:	d00f      	beq.n	80061ae <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 800618e:	68b9      	ldr	r1, [r7, #8]
 8006190:	000a      	movs	r2, r1
 8006192:	0152      	lsls	r2, r2, #5
 8006194:	1a52      	subs	r2, r2, r1
 8006196:	0193      	lsls	r3, r2, #6
 8006198:	1a9b      	subs	r3, r3, r2
 800619a:	00db      	lsls	r3, r3, #3
 800619c:	185b      	adds	r3, r3, r1
 800619e:	021b      	lsls	r3, r3, #8
 80061a0:	6879      	ldr	r1, [r7, #4]
 80061a2:	0018      	movs	r0, r3
 80061a4:	f7f9 ffcc 	bl	8000140 <__udivsi3>
 80061a8:	0003      	movs	r3, r0
 80061aa:	617b      	str	r3, [r7, #20]
 80061ac:	e00e      	b.n	80061cc <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80061ae:	68b9      	ldr	r1, [r7, #8]
 80061b0:	000a      	movs	r2, r1
 80061b2:	0152      	lsls	r2, r2, #5
 80061b4:	1a52      	subs	r2, r2, r1
 80061b6:	0193      	lsls	r3, r2, #6
 80061b8:	1a9b      	subs	r3, r3, r2
 80061ba:	00db      	lsls	r3, r3, #3
 80061bc:	185b      	adds	r3, r3, r1
 80061be:	029b      	lsls	r3, r3, #10
 80061c0:	6879      	ldr	r1, [r7, #4]
 80061c2:	0018      	movs	r0, r3
 80061c4:	f7f9 ffbc 	bl	8000140 <__udivsi3>
 80061c8:	0003      	movs	r3, r0
 80061ca:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	613b      	str	r3, [r7, #16]
      break;
 80061d0:	e00d      	b.n	80061ee <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80061d2:	4b09      	ldr	r3, [pc, #36]	@ (80061f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	0b5b      	lsrs	r3, r3, #13
 80061d8:	2207      	movs	r2, #7
 80061da:	4013      	ands	r3, r2
 80061dc:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	3301      	adds	r3, #1
 80061e2:	2280      	movs	r2, #128	@ 0x80
 80061e4:	0212      	lsls	r2, r2, #8
 80061e6:	409a      	lsls	r2, r3
 80061e8:	0013      	movs	r3, r2
 80061ea:	613b      	str	r3, [r7, #16]
      break;
 80061ec:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80061ee:	693b      	ldr	r3, [r7, #16]
}
 80061f0:	0018      	movs	r0, r3
 80061f2:	46bd      	mov	sp, r7
 80061f4:	b006      	add	sp, #24
 80061f6:	bd80      	pop	{r7, pc}
 80061f8:	40021000 	.word	0x40021000
 80061fc:	003d0900 	.word	0x003d0900
 8006200:	00f42400 	.word	0x00f42400
 8006204:	007a1200 	.word	0x007a1200
 8006208:	0800d9d8 	.word	0x0800d9d8

0800620c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006210:	4b02      	ldr	r3, [pc, #8]	@ (800621c <HAL_RCC_GetHCLKFreq+0x10>)
 8006212:	681b      	ldr	r3, [r3, #0]
}
 8006214:	0018      	movs	r0, r3
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	46c0      	nop			@ (mov r8, r8)
 800621c:	20000004 	.word	0x20000004

08006220 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006224:	f7ff fff2 	bl	800620c <HAL_RCC_GetHCLKFreq>
 8006228:	0001      	movs	r1, r0
 800622a:	4b06      	ldr	r3, [pc, #24]	@ (8006244 <HAL_RCC_GetPCLK1Freq+0x24>)
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	0a1b      	lsrs	r3, r3, #8
 8006230:	2207      	movs	r2, #7
 8006232:	4013      	ands	r3, r2
 8006234:	4a04      	ldr	r2, [pc, #16]	@ (8006248 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006236:	5cd3      	ldrb	r3, [r2, r3]
 8006238:	40d9      	lsrs	r1, r3
 800623a:	000b      	movs	r3, r1
}
 800623c:	0018      	movs	r0, r3
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
 8006242:	46c0      	nop			@ (mov r8, r8)
 8006244:	40021000 	.word	0x40021000
 8006248:	0800d9d0 	.word	0x0800d9d0

0800624c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006250:	f7ff ffdc 	bl	800620c <HAL_RCC_GetHCLKFreq>
 8006254:	0001      	movs	r1, r0
 8006256:	4b06      	ldr	r3, [pc, #24]	@ (8006270 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	0adb      	lsrs	r3, r3, #11
 800625c:	2207      	movs	r2, #7
 800625e:	4013      	ands	r3, r2
 8006260:	4a04      	ldr	r2, [pc, #16]	@ (8006274 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006262:	5cd3      	ldrb	r3, [r2, r3]
 8006264:	40d9      	lsrs	r1, r3
 8006266:	000b      	movs	r3, r1
}
 8006268:	0018      	movs	r0, r3
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}
 800626e:	46c0      	nop			@ (mov r8, r8)
 8006270:	40021000 	.word	0x40021000
 8006274:	0800d9d0 	.word	0x0800d9d0

08006278 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b082      	sub	sp, #8
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d101      	bne.n	800628a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	e032      	b.n	80062f0 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2239      	movs	r2, #57	@ 0x39
 800628e:	5c9b      	ldrb	r3, [r3, r2]
 8006290:	b2db      	uxtb	r3, r3
 8006292:	2b00      	cmp	r3, #0
 8006294:	d107      	bne.n	80062a6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2238      	movs	r2, #56	@ 0x38
 800629a:	2100      	movs	r1, #0
 800629c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	0018      	movs	r0, r3
 80062a2:	f7fd fdf1 	bl	8003e88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2239      	movs	r2, #57	@ 0x39
 80062aa:	2102      	movs	r1, #2
 80062ac:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	3304      	adds	r3, #4
 80062b6:	0019      	movs	r1, r3
 80062b8:	0010      	movs	r0, r2
 80062ba:	f000 f861 	bl	8006380 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	223e      	movs	r2, #62	@ 0x3e
 80062c2:	2101      	movs	r1, #1
 80062c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	223a      	movs	r2, #58	@ 0x3a
 80062ca:	2101      	movs	r1, #1
 80062cc:	5499      	strb	r1, [r3, r2]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	223b      	movs	r2, #59	@ 0x3b
 80062d2:	2101      	movs	r1, #1
 80062d4:	5499      	strb	r1, [r3, r2]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	223c      	movs	r2, #60	@ 0x3c
 80062da:	2101      	movs	r1, #1
 80062dc:	5499      	strb	r1, [r3, r2]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	223d      	movs	r2, #61	@ 0x3d
 80062e2:	2101      	movs	r1, #1
 80062e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2239      	movs	r2, #57	@ 0x39
 80062ea:	2101      	movs	r1, #1
 80062ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80062ee:	2300      	movs	r3, #0
}
 80062f0:	0018      	movs	r0, r3
 80062f2:	46bd      	mov	sp, r7
 80062f4:	b002      	add	sp, #8
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b084      	sub	sp, #16
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2239      	movs	r2, #57	@ 0x39
 8006304:	5c9b      	ldrb	r3, [r3, r2]
 8006306:	b2db      	uxtb	r3, r3
 8006308:	2b01      	cmp	r3, #1
 800630a:	d001      	beq.n	8006310 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800630c:	2301      	movs	r3, #1
 800630e:	e02e      	b.n	800636e <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2239      	movs	r2, #57	@ 0x39
 8006314:	2102      	movs	r1, #2
 8006316:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	2380      	movs	r3, #128	@ 0x80
 800631e:	05db      	lsls	r3, r3, #23
 8006320:	429a      	cmp	r2, r3
 8006322:	d009      	beq.n	8006338 <HAL_TIM_Base_Start+0x40>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a13      	ldr	r2, [pc, #76]	@ (8006378 <HAL_TIM_Base_Start+0x80>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d004      	beq.n	8006338 <HAL_TIM_Base_Start+0x40>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a12      	ldr	r2, [pc, #72]	@ (800637c <HAL_TIM_Base_Start+0x84>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d111      	bne.n	800635c <HAL_TIM_Base_Start+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	2207      	movs	r2, #7
 8006340:	4013      	ands	r3, r2
 8006342:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2b06      	cmp	r3, #6
 8006348:	d010      	beq.n	800636c <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	2101      	movs	r1, #1
 8006356:	430a      	orrs	r2, r1
 8006358:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800635a:	e007      	b.n	800636c <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2101      	movs	r1, #1
 8006368:	430a      	orrs	r2, r1
 800636a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800636c:	2300      	movs	r3, #0
}
 800636e:	0018      	movs	r0, r3
 8006370:	46bd      	mov	sp, r7
 8006372:	b004      	add	sp, #16
 8006374:	bd80      	pop	{r7, pc}
 8006376:	46c0      	nop			@ (mov r8, r8)
 8006378:	40010800 	.word	0x40010800
 800637c:	40011400 	.word	0x40011400

08006380 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b084      	sub	sp, #16
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	2380      	movs	r3, #128	@ 0x80
 8006394:	05db      	lsls	r3, r3, #23
 8006396:	429a      	cmp	r2, r3
 8006398:	d007      	beq.n	80063aa <TIM_Base_SetConfig+0x2a>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	4a22      	ldr	r2, [pc, #136]	@ (8006428 <TIM_Base_SetConfig+0xa8>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d003      	beq.n	80063aa <TIM_Base_SetConfig+0x2a>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	4a21      	ldr	r2, [pc, #132]	@ (800642c <TIM_Base_SetConfig+0xac>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d108      	bne.n	80063bc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2270      	movs	r2, #112	@ 0x70
 80063ae:	4393      	bics	r3, r2
 80063b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	68fa      	ldr	r2, [r7, #12]
 80063b8:	4313      	orrs	r3, r2
 80063ba:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063bc:	687a      	ldr	r2, [r7, #4]
 80063be:	2380      	movs	r3, #128	@ 0x80
 80063c0:	05db      	lsls	r3, r3, #23
 80063c2:	429a      	cmp	r2, r3
 80063c4:	d007      	beq.n	80063d6 <TIM_Base_SetConfig+0x56>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a17      	ldr	r2, [pc, #92]	@ (8006428 <TIM_Base_SetConfig+0xa8>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d003      	beq.n	80063d6 <TIM_Base_SetConfig+0x56>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4a16      	ldr	r2, [pc, #88]	@ (800642c <TIM_Base_SetConfig+0xac>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d108      	bne.n	80063e8 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	4a15      	ldr	r2, [pc, #84]	@ (8006430 <TIM_Base_SetConfig+0xb0>)
 80063da:	4013      	ands	r3, r2
 80063dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	68db      	ldr	r3, [r3, #12]
 80063e2:	68fa      	ldr	r2, [r7, #12]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2280      	movs	r2, #128	@ 0x80
 80063ec:	4393      	bics	r3, r2
 80063ee:	001a      	movs	r2, r3
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	691b      	ldr	r3, [r3, #16]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	689a      	ldr	r2, [r3, #8]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2204      	movs	r2, #4
 800640e:	431a      	orrs	r2, r3
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2201      	movs	r2, #1
 8006418:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	68fa      	ldr	r2, [r7, #12]
 800641e:	601a      	str	r2, [r3, #0]
}
 8006420:	46c0      	nop			@ (mov r8, r8)
 8006422:	46bd      	mov	sp, r7
 8006424:	b004      	add	sp, #16
 8006426:	bd80      	pop	{r7, pc}
 8006428:	40010800 	.word	0x40010800
 800642c:	40011400 	.word	0x40011400
 8006430:	fffffcff 	.word	0xfffffcff

08006434 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b082      	sub	sp, #8
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d101      	bne.n	8006446 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e044      	b.n	80064d0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800644a:	2b00      	cmp	r3, #0
 800644c:	d107      	bne.n	800645e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2278      	movs	r2, #120	@ 0x78
 8006452:	2100      	movs	r1, #0
 8006454:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	0018      	movs	r0, r3
 800645a:	f7fd fd2b 	bl	8003eb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2224      	movs	r2, #36	@ 0x24
 8006462:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	2101      	movs	r1, #1
 8006470:	438a      	bics	r2, r1
 8006472:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006478:	2b00      	cmp	r3, #0
 800647a:	d003      	beq.n	8006484 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	0018      	movs	r0, r3
 8006480:	f000 fe6c 	bl	800715c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	0018      	movs	r0, r3
 8006488:	f000 fbe4 	bl	8006c54 <UART_SetConfig>
 800648c:	0003      	movs	r3, r0
 800648e:	2b01      	cmp	r3, #1
 8006490:	d101      	bne.n	8006496 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e01c      	b.n	80064d0 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	685a      	ldr	r2, [r3, #4]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	490d      	ldr	r1, [pc, #52]	@ (80064d8 <HAL_UART_Init+0xa4>)
 80064a2:	400a      	ands	r2, r1
 80064a4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	689a      	ldr	r2, [r3, #8]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	212a      	movs	r1, #42	@ 0x2a
 80064b2:	438a      	bics	r2, r1
 80064b4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2101      	movs	r1, #1
 80064c2:	430a      	orrs	r2, r1
 80064c4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	0018      	movs	r0, r3
 80064ca:	f000 fefb 	bl	80072c4 <UART_CheckIdleState>
 80064ce:	0003      	movs	r3, r0
}
 80064d0:	0018      	movs	r0, r3
 80064d2:	46bd      	mov	sp, r7
 80064d4:	b002      	add	sp, #8
 80064d6:	bd80      	pop	{r7, pc}
 80064d8:	ffffb7ff 	.word	0xffffb7ff

080064dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b08a      	sub	sp, #40	@ 0x28
 80064e0:	af02      	add	r7, sp, #8
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	603b      	str	r3, [r7, #0]
 80064e8:	1dbb      	adds	r3, r7, #6
 80064ea:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064f0:	2b20      	cmp	r3, #32
 80064f2:	d000      	beq.n	80064f6 <HAL_UART_Transmit+0x1a>
 80064f4:	e08c      	b.n	8006610 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d003      	beq.n	8006504 <HAL_UART_Transmit+0x28>
 80064fc:	1dbb      	adds	r3, r7, #6
 80064fe:	881b      	ldrh	r3, [r3, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d101      	bne.n	8006508 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	e084      	b.n	8006612 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	689a      	ldr	r2, [r3, #8]
 800650c:	2380      	movs	r3, #128	@ 0x80
 800650e:	015b      	lsls	r3, r3, #5
 8006510:	429a      	cmp	r2, r3
 8006512:	d109      	bne.n	8006528 <HAL_UART_Transmit+0x4c>
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	691b      	ldr	r3, [r3, #16]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d105      	bne.n	8006528 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	2201      	movs	r2, #1
 8006520:	4013      	ands	r3, r2
 8006522:	d001      	beq.n	8006528 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	e074      	b.n	8006612 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2284      	movs	r2, #132	@ 0x84
 800652c:	2100      	movs	r1, #0
 800652e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2221      	movs	r2, #33	@ 0x21
 8006534:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006536:	f7fd fedb 	bl	80042f0 <HAL_GetTick>
 800653a:	0003      	movs	r3, r0
 800653c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	1dba      	adds	r2, r7, #6
 8006542:	2150      	movs	r1, #80	@ 0x50
 8006544:	8812      	ldrh	r2, [r2, #0]
 8006546:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	1dba      	adds	r2, r7, #6
 800654c:	2152      	movs	r1, #82	@ 0x52
 800654e:	8812      	ldrh	r2, [r2, #0]
 8006550:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	689a      	ldr	r2, [r3, #8]
 8006556:	2380      	movs	r3, #128	@ 0x80
 8006558:	015b      	lsls	r3, r3, #5
 800655a:	429a      	cmp	r2, r3
 800655c:	d108      	bne.n	8006570 <HAL_UART_Transmit+0x94>
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	691b      	ldr	r3, [r3, #16]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d104      	bne.n	8006570 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8006566:	2300      	movs	r3, #0
 8006568:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	61bb      	str	r3, [r7, #24]
 800656e:	e003      	b.n	8006578 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006574:	2300      	movs	r3, #0
 8006576:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006578:	e02f      	b.n	80065da <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800657a:	697a      	ldr	r2, [r7, #20]
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	9300      	str	r3, [sp, #0]
 8006582:	0013      	movs	r3, r2
 8006584:	2200      	movs	r2, #0
 8006586:	2180      	movs	r1, #128	@ 0x80
 8006588:	f000 ff44 	bl	8007414 <UART_WaitOnFlagUntilTimeout>
 800658c:	1e03      	subs	r3, r0, #0
 800658e:	d004      	beq.n	800659a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2220      	movs	r2, #32
 8006594:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e03b      	b.n	8006612 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800659a:	69fb      	ldr	r3, [r7, #28]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d10b      	bne.n	80065b8 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	881b      	ldrh	r3, [r3, #0]
 80065a4:	001a      	movs	r2, r3
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	05d2      	lsls	r2, r2, #23
 80065ac:	0dd2      	lsrs	r2, r2, #23
 80065ae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80065b0:	69bb      	ldr	r3, [r7, #24]
 80065b2:	3302      	adds	r3, #2
 80065b4:	61bb      	str	r3, [r7, #24]
 80065b6:	e007      	b.n	80065c8 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	781a      	ldrb	r2, [r3, #0]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	3301      	adds	r3, #1
 80065c6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2252      	movs	r2, #82	@ 0x52
 80065cc:	5a9b      	ldrh	r3, [r3, r2]
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	3b01      	subs	r3, #1
 80065d2:	b299      	uxth	r1, r3
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2252      	movs	r2, #82	@ 0x52
 80065d8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2252      	movs	r2, #82	@ 0x52
 80065de:	5a9b      	ldrh	r3, [r3, r2]
 80065e0:	b29b      	uxth	r3, r3
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d1c9      	bne.n	800657a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065e6:	697a      	ldr	r2, [r7, #20]
 80065e8:	68f8      	ldr	r0, [r7, #12]
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	9300      	str	r3, [sp, #0]
 80065ee:	0013      	movs	r3, r2
 80065f0:	2200      	movs	r2, #0
 80065f2:	2140      	movs	r1, #64	@ 0x40
 80065f4:	f000 ff0e 	bl	8007414 <UART_WaitOnFlagUntilTimeout>
 80065f8:	1e03      	subs	r3, r0, #0
 80065fa:	d004      	beq.n	8006606 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2220      	movs	r2, #32
 8006600:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006602:	2303      	movs	r3, #3
 8006604:	e005      	b.n	8006612 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	2220      	movs	r2, #32
 800660a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800660c:	2300      	movs	r3, #0
 800660e:	e000      	b.n	8006612 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8006610:	2302      	movs	r3, #2
  }
}
 8006612:	0018      	movs	r0, r3
 8006614:	46bd      	mov	sp, r7
 8006616:	b008      	add	sp, #32
 8006618:	bd80      	pop	{r7, pc}
	...

0800661c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800661c:	b590      	push	{r4, r7, lr}
 800661e:	b0ab      	sub	sp, #172	@ 0xac
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	69db      	ldr	r3, [r3, #28]
 800662a:	22a4      	movs	r2, #164	@ 0xa4
 800662c:	18b9      	adds	r1, r7, r2
 800662e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	20a0      	movs	r0, #160	@ 0xa0
 8006638:	1839      	adds	r1, r7, r0
 800663a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	219c      	movs	r1, #156	@ 0x9c
 8006644:	1879      	adds	r1, r7, r1
 8006646:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006648:	0011      	movs	r1, r2
 800664a:	18bb      	adds	r3, r7, r2
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a99      	ldr	r2, [pc, #612]	@ (80068b4 <HAL_UART_IRQHandler+0x298>)
 8006650:	4013      	ands	r3, r2
 8006652:	2298      	movs	r2, #152	@ 0x98
 8006654:	18bc      	adds	r4, r7, r2
 8006656:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8006658:	18bb      	adds	r3, r7, r2
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d114      	bne.n	800668a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006660:	187b      	adds	r3, r7, r1
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2220      	movs	r2, #32
 8006666:	4013      	ands	r3, r2
 8006668:	d00f      	beq.n	800668a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800666a:	183b      	adds	r3, r7, r0
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	2220      	movs	r2, #32
 8006670:	4013      	ands	r3, r2
 8006672:	d00a      	beq.n	800668a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006678:	2b00      	cmp	r3, #0
 800667a:	d100      	bne.n	800667e <HAL_UART_IRQHandler+0x62>
 800667c:	e2be      	b.n	8006bfc <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	0010      	movs	r0, r2
 8006686:	4798      	blx	r3
      }
      return;
 8006688:	e2b8      	b.n	8006bfc <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800668a:	2398      	movs	r3, #152	@ 0x98
 800668c:	18fb      	adds	r3, r7, r3
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d100      	bne.n	8006696 <HAL_UART_IRQHandler+0x7a>
 8006694:	e114      	b.n	80068c0 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006696:	239c      	movs	r3, #156	@ 0x9c
 8006698:	18fb      	adds	r3, r7, r3
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	2201      	movs	r2, #1
 800669e:	4013      	ands	r3, r2
 80066a0:	d106      	bne.n	80066b0 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80066a2:	23a0      	movs	r3, #160	@ 0xa0
 80066a4:	18fb      	adds	r3, r7, r3
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a83      	ldr	r2, [pc, #524]	@ (80068b8 <HAL_UART_IRQHandler+0x29c>)
 80066aa:	4013      	ands	r3, r2
 80066ac:	d100      	bne.n	80066b0 <HAL_UART_IRQHandler+0x94>
 80066ae:	e107      	b.n	80068c0 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80066b0:	23a4      	movs	r3, #164	@ 0xa4
 80066b2:	18fb      	adds	r3, r7, r3
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2201      	movs	r2, #1
 80066b8:	4013      	ands	r3, r2
 80066ba:	d012      	beq.n	80066e2 <HAL_UART_IRQHandler+0xc6>
 80066bc:	23a0      	movs	r3, #160	@ 0xa0
 80066be:	18fb      	adds	r3, r7, r3
 80066c0:	681a      	ldr	r2, [r3, #0]
 80066c2:	2380      	movs	r3, #128	@ 0x80
 80066c4:	005b      	lsls	r3, r3, #1
 80066c6:	4013      	ands	r3, r2
 80066c8:	d00b      	beq.n	80066e2 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	2201      	movs	r2, #1
 80066d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2284      	movs	r2, #132	@ 0x84
 80066d6:	589b      	ldr	r3, [r3, r2]
 80066d8:	2201      	movs	r2, #1
 80066da:	431a      	orrs	r2, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2184      	movs	r1, #132	@ 0x84
 80066e0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80066e2:	23a4      	movs	r3, #164	@ 0xa4
 80066e4:	18fb      	adds	r3, r7, r3
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	2202      	movs	r2, #2
 80066ea:	4013      	ands	r3, r2
 80066ec:	d011      	beq.n	8006712 <HAL_UART_IRQHandler+0xf6>
 80066ee:	239c      	movs	r3, #156	@ 0x9c
 80066f0:	18fb      	adds	r3, r7, r3
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	2201      	movs	r2, #1
 80066f6:	4013      	ands	r3, r2
 80066f8:	d00b      	beq.n	8006712 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	2202      	movs	r2, #2
 8006700:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2284      	movs	r2, #132	@ 0x84
 8006706:	589b      	ldr	r3, [r3, r2]
 8006708:	2204      	movs	r2, #4
 800670a:	431a      	orrs	r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2184      	movs	r1, #132	@ 0x84
 8006710:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006712:	23a4      	movs	r3, #164	@ 0xa4
 8006714:	18fb      	adds	r3, r7, r3
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2204      	movs	r2, #4
 800671a:	4013      	ands	r3, r2
 800671c:	d011      	beq.n	8006742 <HAL_UART_IRQHandler+0x126>
 800671e:	239c      	movs	r3, #156	@ 0x9c
 8006720:	18fb      	adds	r3, r7, r3
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2201      	movs	r2, #1
 8006726:	4013      	ands	r3, r2
 8006728:	d00b      	beq.n	8006742 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2204      	movs	r2, #4
 8006730:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2284      	movs	r2, #132	@ 0x84
 8006736:	589b      	ldr	r3, [r3, r2]
 8006738:	2202      	movs	r2, #2
 800673a:	431a      	orrs	r2, r3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2184      	movs	r1, #132	@ 0x84
 8006740:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006742:	23a4      	movs	r3, #164	@ 0xa4
 8006744:	18fb      	adds	r3, r7, r3
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	2208      	movs	r2, #8
 800674a:	4013      	ands	r3, r2
 800674c:	d017      	beq.n	800677e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800674e:	23a0      	movs	r3, #160	@ 0xa0
 8006750:	18fb      	adds	r3, r7, r3
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	2220      	movs	r2, #32
 8006756:	4013      	ands	r3, r2
 8006758:	d105      	bne.n	8006766 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800675a:	239c      	movs	r3, #156	@ 0x9c
 800675c:	18fb      	adds	r3, r7, r3
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2201      	movs	r2, #1
 8006762:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006764:	d00b      	beq.n	800677e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	2208      	movs	r2, #8
 800676c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2284      	movs	r2, #132	@ 0x84
 8006772:	589b      	ldr	r3, [r3, r2]
 8006774:	2208      	movs	r2, #8
 8006776:	431a      	orrs	r2, r3
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2184      	movs	r1, #132	@ 0x84
 800677c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800677e:	23a4      	movs	r3, #164	@ 0xa4
 8006780:	18fb      	adds	r3, r7, r3
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	2380      	movs	r3, #128	@ 0x80
 8006786:	011b      	lsls	r3, r3, #4
 8006788:	4013      	ands	r3, r2
 800678a:	d013      	beq.n	80067b4 <HAL_UART_IRQHandler+0x198>
 800678c:	23a0      	movs	r3, #160	@ 0xa0
 800678e:	18fb      	adds	r3, r7, r3
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	2380      	movs	r3, #128	@ 0x80
 8006794:	04db      	lsls	r3, r3, #19
 8006796:	4013      	ands	r3, r2
 8006798:	d00c      	beq.n	80067b4 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	2280      	movs	r2, #128	@ 0x80
 80067a0:	0112      	lsls	r2, r2, #4
 80067a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2284      	movs	r2, #132	@ 0x84
 80067a8:	589b      	ldr	r3, [r3, r2]
 80067aa:	2220      	movs	r2, #32
 80067ac:	431a      	orrs	r2, r3
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2184      	movs	r1, #132	@ 0x84
 80067b2:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2284      	movs	r2, #132	@ 0x84
 80067b8:	589b      	ldr	r3, [r3, r2]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d100      	bne.n	80067c0 <HAL_UART_IRQHandler+0x1a4>
 80067be:	e21f      	b.n	8006c00 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80067c0:	23a4      	movs	r3, #164	@ 0xa4
 80067c2:	18fb      	adds	r3, r7, r3
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	2220      	movs	r2, #32
 80067c8:	4013      	ands	r3, r2
 80067ca:	d00e      	beq.n	80067ea <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80067cc:	23a0      	movs	r3, #160	@ 0xa0
 80067ce:	18fb      	adds	r3, r7, r3
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	2220      	movs	r2, #32
 80067d4:	4013      	ands	r3, r2
 80067d6:	d008      	beq.n	80067ea <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d004      	beq.n	80067ea <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	0010      	movs	r0, r2
 80067e8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2284      	movs	r2, #132	@ 0x84
 80067ee:	589b      	ldr	r3, [r3, r2]
 80067f0:	2194      	movs	r1, #148	@ 0x94
 80067f2:	187a      	adds	r2, r7, r1
 80067f4:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	2240      	movs	r2, #64	@ 0x40
 80067fe:	4013      	ands	r3, r2
 8006800:	2b40      	cmp	r3, #64	@ 0x40
 8006802:	d004      	beq.n	800680e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006804:	187b      	adds	r3, r7, r1
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2228      	movs	r2, #40	@ 0x28
 800680a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800680c:	d047      	beq.n	800689e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	0018      	movs	r0, r3
 8006812:	f000 fe6f 	bl	80074f4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	2240      	movs	r2, #64	@ 0x40
 800681e:	4013      	ands	r3, r2
 8006820:	2b40      	cmp	r3, #64	@ 0x40
 8006822:	d137      	bne.n	8006894 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006824:	f3ef 8310 	mrs	r3, PRIMASK
 8006828:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800682a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800682c:	2090      	movs	r0, #144	@ 0x90
 800682e:	183a      	adds	r2, r7, r0
 8006830:	6013      	str	r3, [r2, #0]
 8006832:	2301      	movs	r3, #1
 8006834:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006836:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006838:	f383 8810 	msr	PRIMASK, r3
}
 800683c:	46c0      	nop			@ (mov r8, r8)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	689a      	ldr	r2, [r3, #8]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2140      	movs	r1, #64	@ 0x40
 800684a:	438a      	bics	r2, r1
 800684c:	609a      	str	r2, [r3, #8]
 800684e:	183b      	adds	r3, r7, r0
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006854:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006856:	f383 8810 	msr	PRIMASK, r3
}
 800685a:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006860:	2b00      	cmp	r3, #0
 8006862:	d012      	beq.n	800688a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006868:	4a14      	ldr	r2, [pc, #80]	@ (80068bc <HAL_UART_IRQHandler+0x2a0>)
 800686a:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006870:	0018      	movs	r0, r3
 8006872:	f7fd fe89 	bl	8004588 <HAL_DMA_Abort_IT>
 8006876:	1e03      	subs	r3, r0, #0
 8006878:	d01a      	beq.n	80068b0 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800687e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006884:	0018      	movs	r0, r3
 8006886:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006888:	e012      	b.n	80068b0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	0018      	movs	r0, r3
 800688e:	f000 f9cd 	bl	8006c2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006892:	e00d      	b.n	80068b0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	0018      	movs	r0, r3
 8006898:	f000 f9c8 	bl	8006c2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800689c:	e008      	b.n	80068b0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	0018      	movs	r0, r3
 80068a2:	f000 f9c3 	bl	8006c2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2284      	movs	r2, #132	@ 0x84
 80068aa:	2100      	movs	r1, #0
 80068ac:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80068ae:	e1a7      	b.n	8006c00 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068b0:	46c0      	nop			@ (mov r8, r8)
    return;
 80068b2:	e1a5      	b.n	8006c00 <HAL_UART_IRQHandler+0x5e4>
 80068b4:	0000080f 	.word	0x0000080f
 80068b8:	04000120 	.word	0x04000120
 80068bc:	080075bd 	.word	0x080075bd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d000      	beq.n	80068ca <HAL_UART_IRQHandler+0x2ae>
 80068c8:	e159      	b.n	8006b7e <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80068ca:	23a4      	movs	r3, #164	@ 0xa4
 80068cc:	18fb      	adds	r3, r7, r3
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2210      	movs	r2, #16
 80068d2:	4013      	ands	r3, r2
 80068d4:	d100      	bne.n	80068d8 <HAL_UART_IRQHandler+0x2bc>
 80068d6:	e152      	b.n	8006b7e <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80068d8:	23a0      	movs	r3, #160	@ 0xa0
 80068da:	18fb      	adds	r3, r7, r3
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	2210      	movs	r2, #16
 80068e0:	4013      	ands	r3, r2
 80068e2:	d100      	bne.n	80068e6 <HAL_UART_IRQHandler+0x2ca>
 80068e4:	e14b      	b.n	8006b7e <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	2210      	movs	r2, #16
 80068ec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	2240      	movs	r2, #64	@ 0x40
 80068f6:	4013      	ands	r3, r2
 80068f8:	2b40      	cmp	r3, #64	@ 0x40
 80068fa:	d000      	beq.n	80068fe <HAL_UART_IRQHandler+0x2e2>
 80068fc:	e0bf      	b.n	8006a7e <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	685a      	ldr	r2, [r3, #4]
 8006906:	217e      	movs	r1, #126	@ 0x7e
 8006908:	187b      	adds	r3, r7, r1
 800690a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800690c:	187b      	adds	r3, r7, r1
 800690e:	881b      	ldrh	r3, [r3, #0]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d100      	bne.n	8006916 <HAL_UART_IRQHandler+0x2fa>
 8006914:	e095      	b.n	8006a42 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2258      	movs	r2, #88	@ 0x58
 800691a:	5a9b      	ldrh	r3, [r3, r2]
 800691c:	187a      	adds	r2, r7, r1
 800691e:	8812      	ldrh	r2, [r2, #0]
 8006920:	429a      	cmp	r2, r3
 8006922:	d300      	bcc.n	8006926 <HAL_UART_IRQHandler+0x30a>
 8006924:	e08d      	b.n	8006a42 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	187a      	adds	r2, r7, r1
 800692a:	215a      	movs	r1, #90	@ 0x5a
 800692c:	8812      	ldrh	r2, [r2, #0]
 800692e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	2220      	movs	r2, #32
 800693a:	4013      	ands	r3, r2
 800693c:	d16f      	bne.n	8006a1e <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800693e:	f3ef 8310 	mrs	r3, PRIMASK
 8006942:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8006944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006946:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006948:	2301      	movs	r3, #1
 800694a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800694c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800694e:	f383 8810 	msr	PRIMASK, r3
}
 8006952:	46c0      	nop			@ (mov r8, r8)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	49ad      	ldr	r1, [pc, #692]	@ (8006c14 <HAL_UART_IRQHandler+0x5f8>)
 8006960:	400a      	ands	r2, r1
 8006962:	601a      	str	r2, [r3, #0]
 8006964:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006966:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800696a:	f383 8810 	msr	PRIMASK, r3
}
 800696e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006970:	f3ef 8310 	mrs	r3, PRIMASK
 8006974:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8006976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006978:	677b      	str	r3, [r7, #116]	@ 0x74
 800697a:	2301      	movs	r3, #1
 800697c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800697e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006980:	f383 8810 	msr	PRIMASK, r3
}
 8006984:	46c0      	nop			@ (mov r8, r8)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	689a      	ldr	r2, [r3, #8]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2101      	movs	r1, #1
 8006992:	438a      	bics	r2, r1
 8006994:	609a      	str	r2, [r3, #8]
 8006996:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006998:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800699a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800699c:	f383 8810 	msr	PRIMASK, r3
}
 80069a0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069a2:	f3ef 8310 	mrs	r3, PRIMASK
 80069a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80069a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80069ac:	2301      	movs	r3, #1
 80069ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069b2:	f383 8810 	msr	PRIMASK, r3
}
 80069b6:	46c0      	nop			@ (mov r8, r8)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	689a      	ldr	r2, [r3, #8]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2140      	movs	r1, #64	@ 0x40
 80069c4:	438a      	bics	r2, r1
 80069c6:	609a      	str	r2, [r3, #8]
 80069c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80069ca:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069ce:	f383 8810 	msr	PRIMASK, r3
}
 80069d2:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2280      	movs	r2, #128	@ 0x80
 80069d8:	2120      	movs	r1, #32
 80069da:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2200      	movs	r2, #0
 80069e0:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069e2:	f3ef 8310 	mrs	r3, PRIMASK
 80069e6:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80069e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80069ec:	2301      	movs	r3, #1
 80069ee:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069f2:	f383 8810 	msr	PRIMASK, r3
}
 80069f6:	46c0      	nop			@ (mov r8, r8)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	2110      	movs	r1, #16
 8006a04:	438a      	bics	r2, r1
 8006a06:	601a      	str	r2, [r3, #0]
 8006a08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a0e:	f383 8810 	msr	PRIMASK, r3
}
 8006a12:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a18:	0018      	movs	r0, r3
 8006a1a:	f7fd fd75 	bl	8004508 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2202      	movs	r2, #2
 8006a22:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2258      	movs	r2, #88	@ 0x58
 8006a28:	5a9a      	ldrh	r2, [r3, r2]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	215a      	movs	r1, #90	@ 0x5a
 8006a2e:	5a5b      	ldrh	r3, [r3, r1]
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	1ad3      	subs	r3, r2, r3
 8006a34:	b29a      	uxth	r2, r3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	0011      	movs	r1, r2
 8006a3a:	0018      	movs	r0, r3
 8006a3c:	f000 f8fe 	bl	8006c3c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006a40:	e0e0      	b.n	8006c04 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2258      	movs	r2, #88	@ 0x58
 8006a46:	5a9b      	ldrh	r3, [r3, r2]
 8006a48:	227e      	movs	r2, #126	@ 0x7e
 8006a4a:	18ba      	adds	r2, r7, r2
 8006a4c:	8812      	ldrh	r2, [r2, #0]
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d000      	beq.n	8006a54 <HAL_UART_IRQHandler+0x438>
 8006a52:	e0d7      	b.n	8006c04 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2220      	movs	r2, #32
 8006a5e:	4013      	ands	r3, r2
 8006a60:	2b20      	cmp	r3, #32
 8006a62:	d000      	beq.n	8006a66 <HAL_UART_IRQHandler+0x44a>
 8006a64:	e0ce      	b.n	8006c04 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2202      	movs	r2, #2
 8006a6a:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2258      	movs	r2, #88	@ 0x58
 8006a70:	5a9a      	ldrh	r2, [r3, r2]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	0011      	movs	r1, r2
 8006a76:	0018      	movs	r0, r3
 8006a78:	f000 f8e0 	bl	8006c3c <HAL_UARTEx_RxEventCallback>
      return;
 8006a7c:	e0c2      	b.n	8006c04 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2258      	movs	r2, #88	@ 0x58
 8006a82:	5a99      	ldrh	r1, [r3, r2]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	225a      	movs	r2, #90	@ 0x5a
 8006a88:	5a9b      	ldrh	r3, [r3, r2]
 8006a8a:	b29a      	uxth	r2, r3
 8006a8c:	208e      	movs	r0, #142	@ 0x8e
 8006a8e:	183b      	adds	r3, r7, r0
 8006a90:	1a8a      	subs	r2, r1, r2
 8006a92:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	225a      	movs	r2, #90	@ 0x5a
 8006a98:	5a9b      	ldrh	r3, [r3, r2]
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d100      	bne.n	8006aa2 <HAL_UART_IRQHandler+0x486>
 8006aa0:	e0b2      	b.n	8006c08 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8006aa2:	183b      	adds	r3, r7, r0
 8006aa4:	881b      	ldrh	r3, [r3, #0]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d100      	bne.n	8006aac <HAL_UART_IRQHandler+0x490>
 8006aaa:	e0ad      	b.n	8006c08 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006aac:	f3ef 8310 	mrs	r3, PRIMASK
 8006ab0:	60fb      	str	r3, [r7, #12]
  return(result);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ab4:	2488      	movs	r4, #136	@ 0x88
 8006ab6:	193a      	adds	r2, r7, r4
 8006ab8:	6013      	str	r3, [r2, #0]
 8006aba:	2301      	movs	r3, #1
 8006abc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	f383 8810 	msr	PRIMASK, r3
}
 8006ac4:	46c0      	nop			@ (mov r8, r8)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4951      	ldr	r1, [pc, #324]	@ (8006c18 <HAL_UART_IRQHandler+0x5fc>)
 8006ad2:	400a      	ands	r2, r1
 8006ad4:	601a      	str	r2, [r3, #0]
 8006ad6:	193b      	adds	r3, r7, r4
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	f383 8810 	msr	PRIMASK, r3
}
 8006ae2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ae4:	f3ef 8310 	mrs	r3, PRIMASK
 8006ae8:	61bb      	str	r3, [r7, #24]
  return(result);
 8006aea:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aec:	2484      	movs	r4, #132	@ 0x84
 8006aee:	193a      	adds	r2, r7, r4
 8006af0:	6013      	str	r3, [r2, #0]
 8006af2:	2301      	movs	r3, #1
 8006af4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006af6:	69fb      	ldr	r3, [r7, #28]
 8006af8:	f383 8810 	msr	PRIMASK, r3
}
 8006afc:	46c0      	nop			@ (mov r8, r8)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	689a      	ldr	r2, [r3, #8]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	2101      	movs	r1, #1
 8006b0a:	438a      	bics	r2, r1
 8006b0c:	609a      	str	r2, [r3, #8]
 8006b0e:	193b      	adds	r3, r7, r4
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b14:	6a3b      	ldr	r3, [r7, #32]
 8006b16:	f383 8810 	msr	PRIMASK, r3
}
 8006b1a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2280      	movs	r2, #128	@ 0x80
 8006b20:	2120      	movs	r1, #32
 8006b22:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b30:	f3ef 8310 	mrs	r3, PRIMASK
 8006b34:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b38:	2480      	movs	r4, #128	@ 0x80
 8006b3a:	193a      	adds	r2, r7, r4
 8006b3c:	6013      	str	r3, [r2, #0]
 8006b3e:	2301      	movs	r3, #1
 8006b40:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b44:	f383 8810 	msr	PRIMASK, r3
}
 8006b48:	46c0      	nop			@ (mov r8, r8)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	2110      	movs	r1, #16
 8006b56:	438a      	bics	r2, r1
 8006b58:	601a      	str	r2, [r3, #0]
 8006b5a:	193b      	adds	r3, r7, r4
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b62:	f383 8810 	msr	PRIMASK, r3
}
 8006b66:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2202      	movs	r2, #2
 8006b6c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006b6e:	183b      	adds	r3, r7, r0
 8006b70:	881a      	ldrh	r2, [r3, #0]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	0011      	movs	r1, r2
 8006b76:	0018      	movs	r0, r3
 8006b78:	f000 f860 	bl	8006c3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006b7c:	e044      	b.n	8006c08 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006b7e:	23a4      	movs	r3, #164	@ 0xa4
 8006b80:	18fb      	adds	r3, r7, r3
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	2380      	movs	r3, #128	@ 0x80
 8006b86:	035b      	lsls	r3, r3, #13
 8006b88:	4013      	ands	r3, r2
 8006b8a:	d010      	beq.n	8006bae <HAL_UART_IRQHandler+0x592>
 8006b8c:	239c      	movs	r3, #156	@ 0x9c
 8006b8e:	18fb      	adds	r3, r7, r3
 8006b90:	681a      	ldr	r2, [r3, #0]
 8006b92:	2380      	movs	r3, #128	@ 0x80
 8006b94:	03db      	lsls	r3, r3, #15
 8006b96:	4013      	ands	r3, r2
 8006b98:	d009      	beq.n	8006bae <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	2280      	movs	r2, #128	@ 0x80
 8006ba0:	0352      	lsls	r2, r2, #13
 8006ba2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	0018      	movs	r0, r3
 8006ba8:	f000 fd46 	bl	8007638 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006bac:	e02f      	b.n	8006c0e <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006bae:	23a4      	movs	r3, #164	@ 0xa4
 8006bb0:	18fb      	adds	r3, r7, r3
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2280      	movs	r2, #128	@ 0x80
 8006bb6:	4013      	ands	r3, r2
 8006bb8:	d00f      	beq.n	8006bda <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006bba:	23a0      	movs	r3, #160	@ 0xa0
 8006bbc:	18fb      	adds	r3, r7, r3
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	2280      	movs	r2, #128	@ 0x80
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	d009      	beq.n	8006bda <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d01e      	beq.n	8006c0c <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	0010      	movs	r0, r2
 8006bd6:	4798      	blx	r3
    }
    return;
 8006bd8:	e018      	b.n	8006c0c <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006bda:	23a4      	movs	r3, #164	@ 0xa4
 8006bdc:	18fb      	adds	r3, r7, r3
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	2240      	movs	r2, #64	@ 0x40
 8006be2:	4013      	ands	r3, r2
 8006be4:	d013      	beq.n	8006c0e <HAL_UART_IRQHandler+0x5f2>
 8006be6:	23a0      	movs	r3, #160	@ 0xa0
 8006be8:	18fb      	adds	r3, r7, r3
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	2240      	movs	r2, #64	@ 0x40
 8006bee:	4013      	ands	r3, r2
 8006bf0:	d00d      	beq.n	8006c0e <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	0018      	movs	r0, r3
 8006bf6:	f000 fcf4 	bl	80075e2 <UART_EndTransmit_IT>
    return;
 8006bfa:	e008      	b.n	8006c0e <HAL_UART_IRQHandler+0x5f2>
      return;
 8006bfc:	46c0      	nop			@ (mov r8, r8)
 8006bfe:	e006      	b.n	8006c0e <HAL_UART_IRQHandler+0x5f2>
    return;
 8006c00:	46c0      	nop			@ (mov r8, r8)
 8006c02:	e004      	b.n	8006c0e <HAL_UART_IRQHandler+0x5f2>
      return;
 8006c04:	46c0      	nop			@ (mov r8, r8)
 8006c06:	e002      	b.n	8006c0e <HAL_UART_IRQHandler+0x5f2>
      return;
 8006c08:	46c0      	nop			@ (mov r8, r8)
 8006c0a:	e000      	b.n	8006c0e <HAL_UART_IRQHandler+0x5f2>
    return;
 8006c0c:	46c0      	nop			@ (mov r8, r8)
  }

}
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	b02b      	add	sp, #172	@ 0xac
 8006c12:	bd90      	pop	{r4, r7, pc}
 8006c14:	fffffeff 	.word	0xfffffeff
 8006c18:	fffffedf 	.word	0xfffffedf

08006c1c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b082      	sub	sp, #8
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006c24:	46c0      	nop			@ (mov r8, r8)
 8006c26:	46bd      	mov	sp, r7
 8006c28:	b002      	add	sp, #8
 8006c2a:	bd80      	pop	{r7, pc}

08006c2c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b082      	sub	sp, #8
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006c34:	46c0      	nop			@ (mov r8, r8)
 8006c36:	46bd      	mov	sp, r7
 8006c38:	b002      	add	sp, #8
 8006c3a:	bd80      	pop	{r7, pc}

08006c3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b082      	sub	sp, #8
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	000a      	movs	r2, r1
 8006c46:	1cbb      	adds	r3, r7, #2
 8006c48:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006c4a:	46c0      	nop			@ (mov r8, r8)
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	b002      	add	sp, #8
 8006c50:	bd80      	pop	{r7, pc}
	...

08006c54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c54:	b5b0      	push	{r4, r5, r7, lr}
 8006c56:	b08e      	sub	sp, #56	@ 0x38
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c5c:	231a      	movs	r3, #26
 8006c5e:	2218      	movs	r2, #24
 8006c60:	189b      	adds	r3, r3, r2
 8006c62:	19db      	adds	r3, r3, r7
 8006c64:	2200      	movs	r2, #0
 8006c66:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	689a      	ldr	r2, [r3, #8]
 8006c6c:	69fb      	ldr	r3, [r7, #28]
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	431a      	orrs	r2, r3
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	695b      	ldr	r3, [r3, #20]
 8006c76:	431a      	orrs	r2, r3
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	69db      	ldr	r3, [r3, #28]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c80:	69fb      	ldr	r3, [r7, #28]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4ac6      	ldr	r2, [pc, #792]	@ (8006fa0 <UART_SetConfig+0x34c>)
 8006c88:	4013      	ands	r3, r2
 8006c8a:	0019      	movs	r1, r3
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006c92:	430a      	orrs	r2, r1
 8006c94:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c96:	69fb      	ldr	r3, [r7, #28]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	4ac1      	ldr	r2, [pc, #772]	@ (8006fa4 <UART_SetConfig+0x350>)
 8006c9e:	4013      	ands	r3, r2
 8006ca0:	0019      	movs	r1, r3
 8006ca2:	69fb      	ldr	r3, [r7, #28]
 8006ca4:	68da      	ldr	r2, [r3, #12]
 8006ca6:	69fb      	ldr	r3, [r7, #28]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	430a      	orrs	r2, r1
 8006cac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006cae:	69fb      	ldr	r3, [r7, #28]
 8006cb0:	699b      	ldr	r3, [r3, #24]
 8006cb2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006cb4:	69fb      	ldr	r3, [r7, #28]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4abb      	ldr	r2, [pc, #748]	@ (8006fa8 <UART_SetConfig+0x354>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d004      	beq.n	8006cc8 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006cbe:	69fb      	ldr	r3, [r7, #28]
 8006cc0:	6a1b      	ldr	r3, [r3, #32]
 8006cc2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006cc8:	69fb      	ldr	r3, [r7, #28]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	4ab7      	ldr	r2, [pc, #732]	@ (8006fac <UART_SetConfig+0x358>)
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	0019      	movs	r1, r3
 8006cd4:	69fb      	ldr	r3, [r7, #28]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006cda:	430a      	orrs	r2, r1
 8006cdc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006cde:	69fb      	ldr	r3, [r7, #28]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4ab3      	ldr	r2, [pc, #716]	@ (8006fb0 <UART_SetConfig+0x35c>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d131      	bne.n	8006d4c <UART_SetConfig+0xf8>
 8006ce8:	4bb2      	ldr	r3, [pc, #712]	@ (8006fb4 <UART_SetConfig+0x360>)
 8006cea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cec:	2203      	movs	r2, #3
 8006cee:	4013      	ands	r3, r2
 8006cf0:	2b03      	cmp	r3, #3
 8006cf2:	d01d      	beq.n	8006d30 <UART_SetConfig+0xdc>
 8006cf4:	d823      	bhi.n	8006d3e <UART_SetConfig+0xea>
 8006cf6:	2b02      	cmp	r3, #2
 8006cf8:	d00c      	beq.n	8006d14 <UART_SetConfig+0xc0>
 8006cfa:	d820      	bhi.n	8006d3e <UART_SetConfig+0xea>
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d002      	beq.n	8006d06 <UART_SetConfig+0xb2>
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	d00e      	beq.n	8006d22 <UART_SetConfig+0xce>
 8006d04:	e01b      	b.n	8006d3e <UART_SetConfig+0xea>
 8006d06:	231b      	movs	r3, #27
 8006d08:	2218      	movs	r2, #24
 8006d0a:	189b      	adds	r3, r3, r2
 8006d0c:	19db      	adds	r3, r3, r7
 8006d0e:	2201      	movs	r2, #1
 8006d10:	701a      	strb	r2, [r3, #0]
 8006d12:	e09c      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006d14:	231b      	movs	r3, #27
 8006d16:	2218      	movs	r2, #24
 8006d18:	189b      	adds	r3, r3, r2
 8006d1a:	19db      	adds	r3, r3, r7
 8006d1c:	2202      	movs	r2, #2
 8006d1e:	701a      	strb	r2, [r3, #0]
 8006d20:	e095      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006d22:	231b      	movs	r3, #27
 8006d24:	2218      	movs	r2, #24
 8006d26:	189b      	adds	r3, r3, r2
 8006d28:	19db      	adds	r3, r3, r7
 8006d2a:	2204      	movs	r2, #4
 8006d2c:	701a      	strb	r2, [r3, #0]
 8006d2e:	e08e      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006d30:	231b      	movs	r3, #27
 8006d32:	2218      	movs	r2, #24
 8006d34:	189b      	adds	r3, r3, r2
 8006d36:	19db      	adds	r3, r3, r7
 8006d38:	2208      	movs	r2, #8
 8006d3a:	701a      	strb	r2, [r3, #0]
 8006d3c:	e087      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006d3e:	231b      	movs	r3, #27
 8006d40:	2218      	movs	r2, #24
 8006d42:	189b      	adds	r3, r3, r2
 8006d44:	19db      	adds	r3, r3, r7
 8006d46:	2210      	movs	r2, #16
 8006d48:	701a      	strb	r2, [r3, #0]
 8006d4a:	e080      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a99      	ldr	r2, [pc, #612]	@ (8006fb8 <UART_SetConfig+0x364>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d131      	bne.n	8006dba <UART_SetConfig+0x166>
 8006d56:	4b97      	ldr	r3, [pc, #604]	@ (8006fb4 <UART_SetConfig+0x360>)
 8006d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d5a:	220c      	movs	r2, #12
 8006d5c:	4013      	ands	r3, r2
 8006d5e:	2b0c      	cmp	r3, #12
 8006d60:	d01d      	beq.n	8006d9e <UART_SetConfig+0x14a>
 8006d62:	d823      	bhi.n	8006dac <UART_SetConfig+0x158>
 8006d64:	2b08      	cmp	r3, #8
 8006d66:	d00c      	beq.n	8006d82 <UART_SetConfig+0x12e>
 8006d68:	d820      	bhi.n	8006dac <UART_SetConfig+0x158>
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d002      	beq.n	8006d74 <UART_SetConfig+0x120>
 8006d6e:	2b04      	cmp	r3, #4
 8006d70:	d00e      	beq.n	8006d90 <UART_SetConfig+0x13c>
 8006d72:	e01b      	b.n	8006dac <UART_SetConfig+0x158>
 8006d74:	231b      	movs	r3, #27
 8006d76:	2218      	movs	r2, #24
 8006d78:	189b      	adds	r3, r3, r2
 8006d7a:	19db      	adds	r3, r3, r7
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	701a      	strb	r2, [r3, #0]
 8006d80:	e065      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006d82:	231b      	movs	r3, #27
 8006d84:	2218      	movs	r2, #24
 8006d86:	189b      	adds	r3, r3, r2
 8006d88:	19db      	adds	r3, r3, r7
 8006d8a:	2202      	movs	r2, #2
 8006d8c:	701a      	strb	r2, [r3, #0]
 8006d8e:	e05e      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006d90:	231b      	movs	r3, #27
 8006d92:	2218      	movs	r2, #24
 8006d94:	189b      	adds	r3, r3, r2
 8006d96:	19db      	adds	r3, r3, r7
 8006d98:	2204      	movs	r2, #4
 8006d9a:	701a      	strb	r2, [r3, #0]
 8006d9c:	e057      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006d9e:	231b      	movs	r3, #27
 8006da0:	2218      	movs	r2, #24
 8006da2:	189b      	adds	r3, r3, r2
 8006da4:	19db      	adds	r3, r3, r7
 8006da6:	2208      	movs	r2, #8
 8006da8:	701a      	strb	r2, [r3, #0]
 8006daa:	e050      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006dac:	231b      	movs	r3, #27
 8006dae:	2218      	movs	r2, #24
 8006db0:	189b      	adds	r3, r3, r2
 8006db2:	19db      	adds	r3, r3, r7
 8006db4:	2210      	movs	r2, #16
 8006db6:	701a      	strb	r2, [r3, #0]
 8006db8:	e049      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a7a      	ldr	r2, [pc, #488]	@ (8006fa8 <UART_SetConfig+0x354>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d13e      	bne.n	8006e42 <UART_SetConfig+0x1ee>
 8006dc4:	4b7b      	ldr	r3, [pc, #492]	@ (8006fb4 <UART_SetConfig+0x360>)
 8006dc6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006dc8:	23c0      	movs	r3, #192	@ 0xc0
 8006dca:	011b      	lsls	r3, r3, #4
 8006dcc:	4013      	ands	r3, r2
 8006dce:	22c0      	movs	r2, #192	@ 0xc0
 8006dd0:	0112      	lsls	r2, r2, #4
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d027      	beq.n	8006e26 <UART_SetConfig+0x1d2>
 8006dd6:	22c0      	movs	r2, #192	@ 0xc0
 8006dd8:	0112      	lsls	r2, r2, #4
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d82a      	bhi.n	8006e34 <UART_SetConfig+0x1e0>
 8006dde:	2280      	movs	r2, #128	@ 0x80
 8006de0:	0112      	lsls	r2, r2, #4
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d011      	beq.n	8006e0a <UART_SetConfig+0x1b6>
 8006de6:	2280      	movs	r2, #128	@ 0x80
 8006de8:	0112      	lsls	r2, r2, #4
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d822      	bhi.n	8006e34 <UART_SetConfig+0x1e0>
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d004      	beq.n	8006dfc <UART_SetConfig+0x1a8>
 8006df2:	2280      	movs	r2, #128	@ 0x80
 8006df4:	00d2      	lsls	r2, r2, #3
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d00e      	beq.n	8006e18 <UART_SetConfig+0x1c4>
 8006dfa:	e01b      	b.n	8006e34 <UART_SetConfig+0x1e0>
 8006dfc:	231b      	movs	r3, #27
 8006dfe:	2218      	movs	r2, #24
 8006e00:	189b      	adds	r3, r3, r2
 8006e02:	19db      	adds	r3, r3, r7
 8006e04:	2200      	movs	r2, #0
 8006e06:	701a      	strb	r2, [r3, #0]
 8006e08:	e021      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006e0a:	231b      	movs	r3, #27
 8006e0c:	2218      	movs	r2, #24
 8006e0e:	189b      	adds	r3, r3, r2
 8006e10:	19db      	adds	r3, r3, r7
 8006e12:	2202      	movs	r2, #2
 8006e14:	701a      	strb	r2, [r3, #0]
 8006e16:	e01a      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006e18:	231b      	movs	r3, #27
 8006e1a:	2218      	movs	r2, #24
 8006e1c:	189b      	adds	r3, r3, r2
 8006e1e:	19db      	adds	r3, r3, r7
 8006e20:	2204      	movs	r2, #4
 8006e22:	701a      	strb	r2, [r3, #0]
 8006e24:	e013      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006e26:	231b      	movs	r3, #27
 8006e28:	2218      	movs	r2, #24
 8006e2a:	189b      	adds	r3, r3, r2
 8006e2c:	19db      	adds	r3, r3, r7
 8006e2e:	2208      	movs	r2, #8
 8006e30:	701a      	strb	r2, [r3, #0]
 8006e32:	e00c      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006e34:	231b      	movs	r3, #27
 8006e36:	2218      	movs	r2, #24
 8006e38:	189b      	adds	r3, r3, r2
 8006e3a:	19db      	adds	r3, r3, r7
 8006e3c:	2210      	movs	r2, #16
 8006e3e:	701a      	strb	r2, [r3, #0]
 8006e40:	e005      	b.n	8006e4e <UART_SetConfig+0x1fa>
 8006e42:	231b      	movs	r3, #27
 8006e44:	2218      	movs	r2, #24
 8006e46:	189b      	adds	r3, r3, r2
 8006e48:	19db      	adds	r3, r3, r7
 8006e4a:	2210      	movs	r2, #16
 8006e4c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e4e:	69fb      	ldr	r3, [r7, #28]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a55      	ldr	r2, [pc, #340]	@ (8006fa8 <UART_SetConfig+0x354>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d000      	beq.n	8006e5a <UART_SetConfig+0x206>
 8006e58:	e084      	b.n	8006f64 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e5a:	231b      	movs	r3, #27
 8006e5c:	2218      	movs	r2, #24
 8006e5e:	189b      	adds	r3, r3, r2
 8006e60:	19db      	adds	r3, r3, r7
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	2b08      	cmp	r3, #8
 8006e66:	d01d      	beq.n	8006ea4 <UART_SetConfig+0x250>
 8006e68:	dc20      	bgt.n	8006eac <UART_SetConfig+0x258>
 8006e6a:	2b04      	cmp	r3, #4
 8006e6c:	d015      	beq.n	8006e9a <UART_SetConfig+0x246>
 8006e6e:	dc1d      	bgt.n	8006eac <UART_SetConfig+0x258>
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d002      	beq.n	8006e7a <UART_SetConfig+0x226>
 8006e74:	2b02      	cmp	r3, #2
 8006e76:	d005      	beq.n	8006e84 <UART_SetConfig+0x230>
 8006e78:	e018      	b.n	8006eac <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e7a:	f7ff f9d1 	bl	8006220 <HAL_RCC_GetPCLK1Freq>
 8006e7e:	0003      	movs	r3, r0
 8006e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006e82:	e01c      	b.n	8006ebe <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e84:	4b4b      	ldr	r3, [pc, #300]	@ (8006fb4 <UART_SetConfig+0x360>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	2210      	movs	r2, #16
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	d002      	beq.n	8006e94 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006e8e:	4b4b      	ldr	r3, [pc, #300]	@ (8006fbc <UART_SetConfig+0x368>)
 8006e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006e92:	e014      	b.n	8006ebe <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8006e94:	4b4a      	ldr	r3, [pc, #296]	@ (8006fc0 <UART_SetConfig+0x36c>)
 8006e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006e98:	e011      	b.n	8006ebe <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e9a:	f7ff f931 	bl	8006100 <HAL_RCC_GetSysClockFreq>
 8006e9e:	0003      	movs	r3, r0
 8006ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006ea2:	e00c      	b.n	8006ebe <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ea4:	2380      	movs	r3, #128	@ 0x80
 8006ea6:	021b      	lsls	r3, r3, #8
 8006ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006eaa:	e008      	b.n	8006ebe <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8006eac:	2300      	movs	r3, #0
 8006eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006eb0:	231a      	movs	r3, #26
 8006eb2:	2218      	movs	r2, #24
 8006eb4:	189b      	adds	r3, r3, r2
 8006eb6:	19db      	adds	r3, r3, r7
 8006eb8:	2201      	movs	r2, #1
 8006eba:	701a      	strb	r2, [r3, #0]
        break;
 8006ebc:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d100      	bne.n	8006ec6 <UART_SetConfig+0x272>
 8006ec4:	e132      	b.n	800712c <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	685a      	ldr	r2, [r3, #4]
 8006eca:	0013      	movs	r3, r2
 8006ecc:	005b      	lsls	r3, r3, #1
 8006ece:	189b      	adds	r3, r3, r2
 8006ed0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d305      	bcc.n	8006ee2 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006ed6:	69fb      	ldr	r3, [r7, #28]
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006edc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d906      	bls.n	8006ef0 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8006ee2:	231a      	movs	r3, #26
 8006ee4:	2218      	movs	r2, #24
 8006ee6:	189b      	adds	r3, r3, r2
 8006ee8:	19db      	adds	r3, r3, r7
 8006eea:	2201      	movs	r2, #1
 8006eec:	701a      	strb	r2, [r3, #0]
 8006eee:	e11d      	b.n	800712c <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ef2:	613b      	str	r3, [r7, #16]
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	617b      	str	r3, [r7, #20]
 8006ef8:	6939      	ldr	r1, [r7, #16]
 8006efa:	697a      	ldr	r2, [r7, #20]
 8006efc:	000b      	movs	r3, r1
 8006efe:	0e1b      	lsrs	r3, r3, #24
 8006f00:	0010      	movs	r0, r2
 8006f02:	0205      	lsls	r5, r0, #8
 8006f04:	431d      	orrs	r5, r3
 8006f06:	000b      	movs	r3, r1
 8006f08:	021c      	lsls	r4, r3, #8
 8006f0a:	69fb      	ldr	r3, [r7, #28]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	085b      	lsrs	r3, r3, #1
 8006f10:	60bb      	str	r3, [r7, #8]
 8006f12:	2300      	movs	r3, #0
 8006f14:	60fb      	str	r3, [r7, #12]
 8006f16:	68b8      	ldr	r0, [r7, #8]
 8006f18:	68f9      	ldr	r1, [r7, #12]
 8006f1a:	1900      	adds	r0, r0, r4
 8006f1c:	4169      	adcs	r1, r5
 8006f1e:	69fb      	ldr	r3, [r7, #28]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	603b      	str	r3, [r7, #0]
 8006f24:	2300      	movs	r3, #0
 8006f26:	607b      	str	r3, [r7, #4]
 8006f28:	683a      	ldr	r2, [r7, #0]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f7f9 fae0 	bl	80004f0 <__aeabi_uldivmod>
 8006f30:	0002      	movs	r2, r0
 8006f32:	000b      	movs	r3, r1
 8006f34:	0013      	movs	r3, r2
 8006f36:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f3a:	23c0      	movs	r3, #192	@ 0xc0
 8006f3c:	009b      	lsls	r3, r3, #2
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d309      	bcc.n	8006f56 <UART_SetConfig+0x302>
 8006f42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f44:	2380      	movs	r3, #128	@ 0x80
 8006f46:	035b      	lsls	r3, r3, #13
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d204      	bcs.n	8006f56 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8006f4c:	69fb      	ldr	r3, [r7, #28]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f52:	60da      	str	r2, [r3, #12]
 8006f54:	e0ea      	b.n	800712c <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8006f56:	231a      	movs	r3, #26
 8006f58:	2218      	movs	r2, #24
 8006f5a:	189b      	adds	r3, r3, r2
 8006f5c:	19db      	adds	r3, r3, r7
 8006f5e:	2201      	movs	r2, #1
 8006f60:	701a      	strb	r2, [r3, #0]
 8006f62:	e0e3      	b.n	800712c <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f64:	69fb      	ldr	r3, [r7, #28]
 8006f66:	69da      	ldr	r2, [r3, #28]
 8006f68:	2380      	movs	r3, #128	@ 0x80
 8006f6a:	021b      	lsls	r3, r3, #8
 8006f6c:	429a      	cmp	r2, r3
 8006f6e:	d000      	beq.n	8006f72 <UART_SetConfig+0x31e>
 8006f70:	e085      	b.n	800707e <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8006f72:	231b      	movs	r3, #27
 8006f74:	2218      	movs	r2, #24
 8006f76:	189b      	adds	r3, r3, r2
 8006f78:	19db      	adds	r3, r3, r7
 8006f7a:	781b      	ldrb	r3, [r3, #0]
 8006f7c:	2b08      	cmp	r3, #8
 8006f7e:	d837      	bhi.n	8006ff0 <UART_SetConfig+0x39c>
 8006f80:	009a      	lsls	r2, r3, #2
 8006f82:	4b10      	ldr	r3, [pc, #64]	@ (8006fc4 <UART_SetConfig+0x370>)
 8006f84:	18d3      	adds	r3, r2, r3
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f8a:	f7ff f949 	bl	8006220 <HAL_RCC_GetPCLK1Freq>
 8006f8e:	0003      	movs	r3, r0
 8006f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006f92:	e036      	b.n	8007002 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f94:	f7ff f95a 	bl	800624c <HAL_RCC_GetPCLK2Freq>
 8006f98:	0003      	movs	r3, r0
 8006f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006f9c:	e031      	b.n	8007002 <UART_SetConfig+0x3ae>
 8006f9e:	46c0      	nop			@ (mov r8, r8)
 8006fa0:	efff69f3 	.word	0xefff69f3
 8006fa4:	ffffcfff 	.word	0xffffcfff
 8006fa8:	40004800 	.word	0x40004800
 8006fac:	fffff4ff 	.word	0xfffff4ff
 8006fb0:	40013800 	.word	0x40013800
 8006fb4:	40021000 	.word	0x40021000
 8006fb8:	40004400 	.word	0x40004400
 8006fbc:	003d0900 	.word	0x003d0900
 8006fc0:	00f42400 	.word	0x00f42400
 8006fc4:	0800d9e4 	.word	0x0800d9e4
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006fc8:	4b60      	ldr	r3, [pc, #384]	@ (800714c <UART_SetConfig+0x4f8>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	2210      	movs	r2, #16
 8006fce:	4013      	ands	r3, r2
 8006fd0:	d002      	beq.n	8006fd8 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006fd2:	4b5f      	ldr	r3, [pc, #380]	@ (8007150 <UART_SetConfig+0x4fc>)
 8006fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006fd6:	e014      	b.n	8007002 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8006fd8:	4b5e      	ldr	r3, [pc, #376]	@ (8007154 <UART_SetConfig+0x500>)
 8006fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006fdc:	e011      	b.n	8007002 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fde:	f7ff f88f 	bl	8006100 <HAL_RCC_GetSysClockFreq>
 8006fe2:	0003      	movs	r3, r0
 8006fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006fe6:	e00c      	b.n	8007002 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fe8:	2380      	movs	r3, #128	@ 0x80
 8006fea:	021b      	lsls	r3, r3, #8
 8006fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006fee:	e008      	b.n	8007002 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006ff4:	231a      	movs	r3, #26
 8006ff6:	2218      	movs	r2, #24
 8006ff8:	189b      	adds	r3, r3, r2
 8006ffa:	19db      	adds	r3, r3, r7
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	701a      	strb	r2, [r3, #0]
        break;
 8007000:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007004:	2b00      	cmp	r3, #0
 8007006:	d100      	bne.n	800700a <UART_SetConfig+0x3b6>
 8007008:	e090      	b.n	800712c <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800700a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800700c:	005a      	lsls	r2, r3, #1
 800700e:	69fb      	ldr	r3, [r7, #28]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	085b      	lsrs	r3, r3, #1
 8007014:	18d2      	adds	r2, r2, r3
 8007016:	69fb      	ldr	r3, [r7, #28]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	0019      	movs	r1, r3
 800701c:	0010      	movs	r0, r2
 800701e:	f7f9 f88f 	bl	8000140 <__udivsi3>
 8007022:	0003      	movs	r3, r0
 8007024:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007028:	2b0f      	cmp	r3, #15
 800702a:	d921      	bls.n	8007070 <UART_SetConfig+0x41c>
 800702c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800702e:	2380      	movs	r3, #128	@ 0x80
 8007030:	025b      	lsls	r3, r3, #9
 8007032:	429a      	cmp	r2, r3
 8007034:	d21c      	bcs.n	8007070 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007038:	b29a      	uxth	r2, r3
 800703a:	200e      	movs	r0, #14
 800703c:	2418      	movs	r4, #24
 800703e:	1903      	adds	r3, r0, r4
 8007040:	19db      	adds	r3, r3, r7
 8007042:	210f      	movs	r1, #15
 8007044:	438a      	bics	r2, r1
 8007046:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800704a:	085b      	lsrs	r3, r3, #1
 800704c:	b29b      	uxth	r3, r3
 800704e:	2207      	movs	r2, #7
 8007050:	4013      	ands	r3, r2
 8007052:	b299      	uxth	r1, r3
 8007054:	1903      	adds	r3, r0, r4
 8007056:	19db      	adds	r3, r3, r7
 8007058:	1902      	adds	r2, r0, r4
 800705a:	19d2      	adds	r2, r2, r7
 800705c:	8812      	ldrh	r2, [r2, #0]
 800705e:	430a      	orrs	r2, r1
 8007060:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	1902      	adds	r2, r0, r4
 8007068:	19d2      	adds	r2, r2, r7
 800706a:	8812      	ldrh	r2, [r2, #0]
 800706c:	60da      	str	r2, [r3, #12]
 800706e:	e05d      	b.n	800712c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8007070:	231a      	movs	r3, #26
 8007072:	2218      	movs	r2, #24
 8007074:	189b      	adds	r3, r3, r2
 8007076:	19db      	adds	r3, r3, r7
 8007078:	2201      	movs	r2, #1
 800707a:	701a      	strb	r2, [r3, #0]
 800707c:	e056      	b.n	800712c <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800707e:	231b      	movs	r3, #27
 8007080:	2218      	movs	r2, #24
 8007082:	189b      	adds	r3, r3, r2
 8007084:	19db      	adds	r3, r3, r7
 8007086:	781b      	ldrb	r3, [r3, #0]
 8007088:	2b08      	cmp	r3, #8
 800708a:	d822      	bhi.n	80070d2 <UART_SetConfig+0x47e>
 800708c:	009a      	lsls	r2, r3, #2
 800708e:	4b32      	ldr	r3, [pc, #200]	@ (8007158 <UART_SetConfig+0x504>)
 8007090:	18d3      	adds	r3, r2, r3
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007096:	f7ff f8c3 	bl	8006220 <HAL_RCC_GetPCLK1Freq>
 800709a:	0003      	movs	r3, r0
 800709c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800709e:	e021      	b.n	80070e4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070a0:	f7ff f8d4 	bl	800624c <HAL_RCC_GetPCLK2Freq>
 80070a4:	0003      	movs	r3, r0
 80070a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80070a8:	e01c      	b.n	80070e4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80070aa:	4b28      	ldr	r3, [pc, #160]	@ (800714c <UART_SetConfig+0x4f8>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	2210      	movs	r2, #16
 80070b0:	4013      	ands	r3, r2
 80070b2:	d002      	beq.n	80070ba <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80070b4:	4b26      	ldr	r3, [pc, #152]	@ (8007150 <UART_SetConfig+0x4fc>)
 80070b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80070b8:	e014      	b.n	80070e4 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 80070ba:	4b26      	ldr	r3, [pc, #152]	@ (8007154 <UART_SetConfig+0x500>)
 80070bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80070be:	e011      	b.n	80070e4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070c0:	f7ff f81e 	bl	8006100 <HAL_RCC_GetSysClockFreq>
 80070c4:	0003      	movs	r3, r0
 80070c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80070c8:	e00c      	b.n	80070e4 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070ca:	2380      	movs	r3, #128	@ 0x80
 80070cc:	021b      	lsls	r3, r3, #8
 80070ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80070d0:	e008      	b.n	80070e4 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 80070d2:	2300      	movs	r3, #0
 80070d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80070d6:	231a      	movs	r3, #26
 80070d8:	2218      	movs	r2, #24
 80070da:	189b      	adds	r3, r3, r2
 80070dc:	19db      	adds	r3, r3, r7
 80070de:	2201      	movs	r2, #1
 80070e0:	701a      	strb	r2, [r3, #0]
        break;
 80070e2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80070e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d020      	beq.n	800712c <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80070ea:	69fb      	ldr	r3, [r7, #28]
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	085a      	lsrs	r2, r3, #1
 80070f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070f2:	18d2      	adds	r2, r2, r3
 80070f4:	69fb      	ldr	r3, [r7, #28]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	0019      	movs	r1, r3
 80070fa:	0010      	movs	r0, r2
 80070fc:	f7f9 f820 	bl	8000140 <__udivsi3>
 8007100:	0003      	movs	r3, r0
 8007102:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007106:	2b0f      	cmp	r3, #15
 8007108:	d90a      	bls.n	8007120 <UART_SetConfig+0x4cc>
 800710a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800710c:	2380      	movs	r3, #128	@ 0x80
 800710e:	025b      	lsls	r3, r3, #9
 8007110:	429a      	cmp	r2, r3
 8007112:	d205      	bcs.n	8007120 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007116:	b29a      	uxth	r2, r3
 8007118:	69fb      	ldr	r3, [r7, #28]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	60da      	str	r2, [r3, #12]
 800711e:	e005      	b.n	800712c <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8007120:	231a      	movs	r3, #26
 8007122:	2218      	movs	r2, #24
 8007124:	189b      	adds	r3, r3, r2
 8007126:	19db      	adds	r3, r3, r7
 8007128:	2201      	movs	r2, #1
 800712a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	2200      	movs	r2, #0
 8007130:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007132:	69fb      	ldr	r3, [r7, #28]
 8007134:	2200      	movs	r2, #0
 8007136:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007138:	231a      	movs	r3, #26
 800713a:	2218      	movs	r2, #24
 800713c:	189b      	adds	r3, r3, r2
 800713e:	19db      	adds	r3, r3, r7
 8007140:	781b      	ldrb	r3, [r3, #0]
}
 8007142:	0018      	movs	r0, r3
 8007144:	46bd      	mov	sp, r7
 8007146:	b00e      	add	sp, #56	@ 0x38
 8007148:	bdb0      	pop	{r4, r5, r7, pc}
 800714a:	46c0      	nop			@ (mov r8, r8)
 800714c:	40021000 	.word	0x40021000
 8007150:	003d0900 	.word	0x003d0900
 8007154:	00f42400 	.word	0x00f42400
 8007158:	0800da08 	.word	0x0800da08

0800715c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b082      	sub	sp, #8
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007168:	2208      	movs	r2, #8
 800716a:	4013      	ands	r3, r2
 800716c:	d00b      	beq.n	8007186 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	4a4a      	ldr	r2, [pc, #296]	@ (80072a0 <UART_AdvFeatureConfig+0x144>)
 8007176:	4013      	ands	r3, r2
 8007178:	0019      	movs	r1, r3
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	430a      	orrs	r2, r1
 8007184:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800718a:	2201      	movs	r2, #1
 800718c:	4013      	ands	r3, r2
 800718e:	d00b      	beq.n	80071a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	4a43      	ldr	r2, [pc, #268]	@ (80072a4 <UART_AdvFeatureConfig+0x148>)
 8007198:	4013      	ands	r3, r2
 800719a:	0019      	movs	r1, r3
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	430a      	orrs	r2, r1
 80071a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ac:	2202      	movs	r2, #2
 80071ae:	4013      	ands	r3, r2
 80071b0:	d00b      	beq.n	80071ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	4a3b      	ldr	r2, [pc, #236]	@ (80072a8 <UART_AdvFeatureConfig+0x14c>)
 80071ba:	4013      	ands	r3, r2
 80071bc:	0019      	movs	r1, r3
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	430a      	orrs	r2, r1
 80071c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ce:	2204      	movs	r2, #4
 80071d0:	4013      	ands	r3, r2
 80071d2:	d00b      	beq.n	80071ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	4a34      	ldr	r2, [pc, #208]	@ (80072ac <UART_AdvFeatureConfig+0x150>)
 80071dc:	4013      	ands	r3, r2
 80071de:	0019      	movs	r1, r3
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	430a      	orrs	r2, r1
 80071ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f0:	2210      	movs	r2, #16
 80071f2:	4013      	ands	r3, r2
 80071f4:	d00b      	beq.n	800720e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	4a2c      	ldr	r2, [pc, #176]	@ (80072b0 <UART_AdvFeatureConfig+0x154>)
 80071fe:	4013      	ands	r3, r2
 8007200:	0019      	movs	r1, r3
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	430a      	orrs	r2, r1
 800720c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007212:	2220      	movs	r2, #32
 8007214:	4013      	ands	r3, r2
 8007216:	d00b      	beq.n	8007230 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	4a25      	ldr	r2, [pc, #148]	@ (80072b4 <UART_AdvFeatureConfig+0x158>)
 8007220:	4013      	ands	r3, r2
 8007222:	0019      	movs	r1, r3
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	430a      	orrs	r2, r1
 800722e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007234:	2240      	movs	r2, #64	@ 0x40
 8007236:	4013      	ands	r3, r2
 8007238:	d01d      	beq.n	8007276 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	4a1d      	ldr	r2, [pc, #116]	@ (80072b8 <UART_AdvFeatureConfig+0x15c>)
 8007242:	4013      	ands	r3, r2
 8007244:	0019      	movs	r1, r3
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	430a      	orrs	r2, r1
 8007250:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007256:	2380      	movs	r3, #128	@ 0x80
 8007258:	035b      	lsls	r3, r3, #13
 800725a:	429a      	cmp	r2, r3
 800725c:	d10b      	bne.n	8007276 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	4a15      	ldr	r2, [pc, #84]	@ (80072bc <UART_AdvFeatureConfig+0x160>)
 8007266:	4013      	ands	r3, r2
 8007268:	0019      	movs	r1, r3
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	430a      	orrs	r2, r1
 8007274:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800727a:	2280      	movs	r2, #128	@ 0x80
 800727c:	4013      	ands	r3, r2
 800727e:	d00b      	beq.n	8007298 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	4a0e      	ldr	r2, [pc, #56]	@ (80072c0 <UART_AdvFeatureConfig+0x164>)
 8007288:	4013      	ands	r3, r2
 800728a:	0019      	movs	r1, r3
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	430a      	orrs	r2, r1
 8007296:	605a      	str	r2, [r3, #4]
  }
}
 8007298:	46c0      	nop			@ (mov r8, r8)
 800729a:	46bd      	mov	sp, r7
 800729c:	b002      	add	sp, #8
 800729e:	bd80      	pop	{r7, pc}
 80072a0:	ffff7fff 	.word	0xffff7fff
 80072a4:	fffdffff 	.word	0xfffdffff
 80072a8:	fffeffff 	.word	0xfffeffff
 80072ac:	fffbffff 	.word	0xfffbffff
 80072b0:	ffffefff 	.word	0xffffefff
 80072b4:	ffffdfff 	.word	0xffffdfff
 80072b8:	ffefffff 	.word	0xffefffff
 80072bc:	ff9fffff 	.word	0xff9fffff
 80072c0:	fff7ffff 	.word	0xfff7ffff

080072c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b092      	sub	sp, #72	@ 0x48
 80072c8:	af02      	add	r7, sp, #8
 80072ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2284      	movs	r2, #132	@ 0x84
 80072d0:	2100      	movs	r1, #0
 80072d2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072d4:	f7fd f80c 	bl	80042f0 <HAL_GetTick>
 80072d8:	0003      	movs	r3, r0
 80072da:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	2208      	movs	r2, #8
 80072e4:	4013      	ands	r3, r2
 80072e6:	2b08      	cmp	r3, #8
 80072e8:	d12c      	bne.n	8007344 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072ec:	2280      	movs	r2, #128	@ 0x80
 80072ee:	0391      	lsls	r1, r2, #14
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	4a46      	ldr	r2, [pc, #280]	@ (800740c <UART_CheckIdleState+0x148>)
 80072f4:	9200      	str	r2, [sp, #0]
 80072f6:	2200      	movs	r2, #0
 80072f8:	f000 f88c 	bl	8007414 <UART_WaitOnFlagUntilTimeout>
 80072fc:	1e03      	subs	r3, r0, #0
 80072fe:	d021      	beq.n	8007344 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007300:	f3ef 8310 	mrs	r3, PRIMASK
 8007304:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007308:	63bb      	str	r3, [r7, #56]	@ 0x38
 800730a:	2301      	movs	r3, #1
 800730c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800730e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007310:	f383 8810 	msr	PRIMASK, r3
}
 8007314:	46c0      	nop			@ (mov r8, r8)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2180      	movs	r1, #128	@ 0x80
 8007322:	438a      	bics	r2, r1
 8007324:	601a      	str	r2, [r3, #0]
 8007326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007328:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800732a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800732c:	f383 8810 	msr	PRIMASK, r3
}
 8007330:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2220      	movs	r2, #32
 8007336:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2278      	movs	r2, #120	@ 0x78
 800733c:	2100      	movs	r1, #0
 800733e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007340:	2303      	movs	r3, #3
 8007342:	e05f      	b.n	8007404 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	2204      	movs	r2, #4
 800734c:	4013      	ands	r3, r2
 800734e:	2b04      	cmp	r3, #4
 8007350:	d146      	bne.n	80073e0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007354:	2280      	movs	r2, #128	@ 0x80
 8007356:	03d1      	lsls	r1, r2, #15
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	4a2c      	ldr	r2, [pc, #176]	@ (800740c <UART_CheckIdleState+0x148>)
 800735c:	9200      	str	r2, [sp, #0]
 800735e:	2200      	movs	r2, #0
 8007360:	f000 f858 	bl	8007414 <UART_WaitOnFlagUntilTimeout>
 8007364:	1e03      	subs	r3, r0, #0
 8007366:	d03b      	beq.n	80073e0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007368:	f3ef 8310 	mrs	r3, PRIMASK
 800736c:	60fb      	str	r3, [r7, #12]
  return(result);
 800736e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007370:	637b      	str	r3, [r7, #52]	@ 0x34
 8007372:	2301      	movs	r3, #1
 8007374:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	f383 8810 	msr	PRIMASK, r3
}
 800737c:	46c0      	nop			@ (mov r8, r8)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4921      	ldr	r1, [pc, #132]	@ (8007410 <UART_CheckIdleState+0x14c>)
 800738a:	400a      	ands	r2, r1
 800738c:	601a      	str	r2, [r3, #0]
 800738e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007390:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	f383 8810 	msr	PRIMASK, r3
}
 8007398:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800739a:	f3ef 8310 	mrs	r3, PRIMASK
 800739e:	61bb      	str	r3, [r7, #24]
  return(result);
 80073a0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80073a4:	2301      	movs	r3, #1
 80073a6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	f383 8810 	msr	PRIMASK, r3
}
 80073ae:	46c0      	nop			@ (mov r8, r8)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	689a      	ldr	r2, [r3, #8]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	2101      	movs	r1, #1
 80073bc:	438a      	bics	r2, r1
 80073be:	609a      	str	r2, [r3, #8]
 80073c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073c4:	6a3b      	ldr	r3, [r7, #32]
 80073c6:	f383 8810 	msr	PRIMASK, r3
}
 80073ca:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2280      	movs	r2, #128	@ 0x80
 80073d0:	2120      	movs	r1, #32
 80073d2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2278      	movs	r2, #120	@ 0x78
 80073d8:	2100      	movs	r1, #0
 80073da:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073dc:	2303      	movs	r3, #3
 80073de:	e011      	b.n	8007404 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2220      	movs	r2, #32
 80073e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2280      	movs	r2, #128	@ 0x80
 80073ea:	2120      	movs	r1, #32
 80073ec:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2200      	movs	r2, #0
 80073f2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2200      	movs	r2, #0
 80073f8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2278      	movs	r2, #120	@ 0x78
 80073fe:	2100      	movs	r1, #0
 8007400:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007402:	2300      	movs	r3, #0
}
 8007404:	0018      	movs	r0, r3
 8007406:	46bd      	mov	sp, r7
 8007408:	b010      	add	sp, #64	@ 0x40
 800740a:	bd80      	pop	{r7, pc}
 800740c:	01ffffff 	.word	0x01ffffff
 8007410:	fffffedf 	.word	0xfffffedf

08007414 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b084      	sub	sp, #16
 8007418:	af00      	add	r7, sp, #0
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	60b9      	str	r1, [r7, #8]
 800741e:	603b      	str	r3, [r7, #0]
 8007420:	1dfb      	adds	r3, r7, #7
 8007422:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007424:	e051      	b.n	80074ca <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007426:	69bb      	ldr	r3, [r7, #24]
 8007428:	3301      	adds	r3, #1
 800742a:	d04e      	beq.n	80074ca <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800742c:	f7fc ff60 	bl	80042f0 <HAL_GetTick>
 8007430:	0002      	movs	r2, r0
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	1ad3      	subs	r3, r2, r3
 8007436:	69ba      	ldr	r2, [r7, #24]
 8007438:	429a      	cmp	r2, r3
 800743a:	d302      	bcc.n	8007442 <UART_WaitOnFlagUntilTimeout+0x2e>
 800743c:	69bb      	ldr	r3, [r7, #24]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d101      	bne.n	8007446 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007442:	2303      	movs	r3, #3
 8007444:	e051      	b.n	80074ea <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	2204      	movs	r2, #4
 800744e:	4013      	ands	r3, r2
 8007450:	d03b      	beq.n	80074ca <UART_WaitOnFlagUntilTimeout+0xb6>
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	2b80      	cmp	r3, #128	@ 0x80
 8007456:	d038      	beq.n	80074ca <UART_WaitOnFlagUntilTimeout+0xb6>
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	2b40      	cmp	r3, #64	@ 0x40
 800745c:	d035      	beq.n	80074ca <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	69db      	ldr	r3, [r3, #28]
 8007464:	2208      	movs	r2, #8
 8007466:	4013      	ands	r3, r2
 8007468:	2b08      	cmp	r3, #8
 800746a:	d111      	bne.n	8007490 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2208      	movs	r2, #8
 8007472:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	0018      	movs	r0, r3
 8007478:	f000 f83c 	bl	80074f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2284      	movs	r2, #132	@ 0x84
 8007480:	2108      	movs	r1, #8
 8007482:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2278      	movs	r2, #120	@ 0x78
 8007488:	2100      	movs	r1, #0
 800748a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800748c:	2301      	movs	r3, #1
 800748e:	e02c      	b.n	80074ea <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	69da      	ldr	r2, [r3, #28]
 8007496:	2380      	movs	r3, #128	@ 0x80
 8007498:	011b      	lsls	r3, r3, #4
 800749a:	401a      	ands	r2, r3
 800749c:	2380      	movs	r3, #128	@ 0x80
 800749e:	011b      	lsls	r3, r3, #4
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d112      	bne.n	80074ca <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	2280      	movs	r2, #128	@ 0x80
 80074aa:	0112      	lsls	r2, r2, #4
 80074ac:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	0018      	movs	r0, r3
 80074b2:	f000 f81f 	bl	80074f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2284      	movs	r2, #132	@ 0x84
 80074ba:	2120      	movs	r1, #32
 80074bc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2278      	movs	r2, #120	@ 0x78
 80074c2:	2100      	movs	r1, #0
 80074c4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80074c6:	2303      	movs	r3, #3
 80074c8:	e00f      	b.n	80074ea <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	69db      	ldr	r3, [r3, #28]
 80074d0:	68ba      	ldr	r2, [r7, #8]
 80074d2:	4013      	ands	r3, r2
 80074d4:	68ba      	ldr	r2, [r7, #8]
 80074d6:	1ad3      	subs	r3, r2, r3
 80074d8:	425a      	negs	r2, r3
 80074da:	4153      	adcs	r3, r2
 80074dc:	b2db      	uxtb	r3, r3
 80074de:	001a      	movs	r2, r3
 80074e0:	1dfb      	adds	r3, r7, #7
 80074e2:	781b      	ldrb	r3, [r3, #0]
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d09e      	beq.n	8007426 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074e8:	2300      	movs	r3, #0
}
 80074ea:	0018      	movs	r0, r3
 80074ec:	46bd      	mov	sp, r7
 80074ee:	b004      	add	sp, #16
 80074f0:	bd80      	pop	{r7, pc}
	...

080074f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b08e      	sub	sp, #56	@ 0x38
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074fc:	f3ef 8310 	mrs	r3, PRIMASK
 8007500:	617b      	str	r3, [r7, #20]
  return(result);
 8007502:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007504:	637b      	str	r3, [r7, #52]	@ 0x34
 8007506:	2301      	movs	r3, #1
 8007508:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800750a:	69bb      	ldr	r3, [r7, #24]
 800750c:	f383 8810 	msr	PRIMASK, r3
}
 8007510:	46c0      	nop			@ (mov r8, r8)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	681a      	ldr	r2, [r3, #0]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4926      	ldr	r1, [pc, #152]	@ (80075b8 <UART_EndRxTransfer+0xc4>)
 800751e:	400a      	ands	r2, r1
 8007520:	601a      	str	r2, [r3, #0]
 8007522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007524:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007526:	69fb      	ldr	r3, [r7, #28]
 8007528:	f383 8810 	msr	PRIMASK, r3
}
 800752c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800752e:	f3ef 8310 	mrs	r3, PRIMASK
 8007532:	623b      	str	r3, [r7, #32]
  return(result);
 8007534:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007536:	633b      	str	r3, [r7, #48]	@ 0x30
 8007538:	2301      	movs	r3, #1
 800753a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800753c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753e:	f383 8810 	msr	PRIMASK, r3
}
 8007542:	46c0      	nop			@ (mov r8, r8)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	689a      	ldr	r2, [r3, #8]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	2101      	movs	r1, #1
 8007550:	438a      	bics	r2, r1
 8007552:	609a      	str	r2, [r3, #8]
 8007554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007556:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800755a:	f383 8810 	msr	PRIMASK, r3
}
 800755e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007564:	2b01      	cmp	r3, #1
 8007566:	d118      	bne.n	800759a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007568:	f3ef 8310 	mrs	r3, PRIMASK
 800756c:	60bb      	str	r3, [r7, #8]
  return(result);
 800756e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007570:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007572:	2301      	movs	r3, #1
 8007574:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f383 8810 	msr	PRIMASK, r3
}
 800757c:	46c0      	nop			@ (mov r8, r8)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2110      	movs	r1, #16
 800758a:	438a      	bics	r2, r1
 800758c:	601a      	str	r2, [r3, #0]
 800758e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007590:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	f383 8810 	msr	PRIMASK, r3
}
 8007598:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2280      	movs	r2, #128	@ 0x80
 800759e:	2120      	movs	r1, #32
 80075a0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2200      	movs	r2, #0
 80075a6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80075ae:	46c0      	nop			@ (mov r8, r8)
 80075b0:	46bd      	mov	sp, r7
 80075b2:	b00e      	add	sp, #56	@ 0x38
 80075b4:	bd80      	pop	{r7, pc}
 80075b6:	46c0      	nop			@ (mov r8, r8)
 80075b8:	fffffedf 	.word	0xfffffedf

080075bc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	225a      	movs	r2, #90	@ 0x5a
 80075ce:	2100      	movs	r1, #0
 80075d0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	0018      	movs	r0, r3
 80075d6:	f7ff fb29 	bl	8006c2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075da:	46c0      	nop			@ (mov r8, r8)
 80075dc:	46bd      	mov	sp, r7
 80075de:	b004      	add	sp, #16
 80075e0:	bd80      	pop	{r7, pc}

080075e2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80075e2:	b580      	push	{r7, lr}
 80075e4:	b086      	sub	sp, #24
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075ea:	f3ef 8310 	mrs	r3, PRIMASK
 80075ee:	60bb      	str	r3, [r7, #8]
  return(result);
 80075f0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80075f2:	617b      	str	r3, [r7, #20]
 80075f4:	2301      	movs	r3, #1
 80075f6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f383 8810 	msr	PRIMASK, r3
}
 80075fe:	46c0      	nop			@ (mov r8, r8)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	2140      	movs	r1, #64	@ 0x40
 800760c:	438a      	bics	r2, r1
 800760e:	601a      	str	r2, [r3, #0]
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	f383 8810 	msr	PRIMASK, r3
}
 800761a:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2220      	movs	r2, #32
 8007620:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	0018      	movs	r0, r3
 800762c:	f7ff faf6 	bl	8006c1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007630:	46c0      	nop			@ (mov r8, r8)
 8007632:	46bd      	mov	sp, r7
 8007634:	b006      	add	sp, #24
 8007636:	bd80      	pop	{r7, pc}

08007638 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007640:	46c0      	nop			@ (mov r8, r8)
 8007642:	46bd      	mov	sp, r7
 8007644:	b002      	add	sp, #8
 8007646:	bd80      	pop	{r7, pc}

08007648 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007648:	b580      	push	{r7, lr}
 800764a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800764c:	46c0      	nop			@ (mov r8, r8)
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}
	...

08007654 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800765a:	f3ef 8305 	mrs	r3, IPSR
 800765e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007660:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007662:	2b00      	cmp	r3, #0
 8007664:	d109      	bne.n	800767a <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007666:	f3ef 8310 	mrs	r3, PRIMASK
 800766a:	607b      	str	r3, [r7, #4]
  return(result);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d007      	beq.n	8007682 <osKernelInitialize+0x2e>
 8007672:	4b0d      	ldr	r3, [pc, #52]	@ (80076a8 <osKernelInitialize+0x54>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	2b02      	cmp	r3, #2
 8007678:	d103      	bne.n	8007682 <osKernelInitialize+0x2e>
    stat = osErrorISR;
 800767a:	2306      	movs	r3, #6
 800767c:	425b      	negs	r3, r3
 800767e:	60fb      	str	r3, [r7, #12]
 8007680:	e00c      	b.n	800769c <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007682:	4b09      	ldr	r3, [pc, #36]	@ (80076a8 <osKernelInitialize+0x54>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d105      	bne.n	8007696 <osKernelInitialize+0x42>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800768a:	4b07      	ldr	r3, [pc, #28]	@ (80076a8 <osKernelInitialize+0x54>)
 800768c:	2201      	movs	r2, #1
 800768e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007690:	2300      	movs	r3, #0
 8007692:	60fb      	str	r3, [r7, #12]
 8007694:	e002      	b.n	800769c <osKernelInitialize+0x48>
    } else {
      stat = osError;
 8007696:	2301      	movs	r3, #1
 8007698:	425b      	negs	r3, r3
 800769a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800769c:	68fb      	ldr	r3, [r7, #12]
}
 800769e:	0018      	movs	r0, r3
 80076a0:	46bd      	mov	sp, r7
 80076a2:	b004      	add	sp, #16
 80076a4:	bd80      	pop	{r7, pc}
 80076a6:	46c0      	nop			@ (mov r8, r8)
 80076a8:	20000d20 	.word	0x20000d20

080076ac <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076b2:	f3ef 8305 	mrs	r3, IPSR
 80076b6:	60bb      	str	r3, [r7, #8]
  return(result);
 80076b8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d109      	bne.n	80076d2 <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076be:	f3ef 8310 	mrs	r3, PRIMASK
 80076c2:	607b      	str	r3, [r7, #4]
  return(result);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d007      	beq.n	80076da <osKernelStart+0x2e>
 80076ca:	4b0f      	ldr	r3, [pc, #60]	@ (8007708 <osKernelStart+0x5c>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	2b02      	cmp	r3, #2
 80076d0:	d103      	bne.n	80076da <osKernelStart+0x2e>
    stat = osErrorISR;
 80076d2:	2306      	movs	r3, #6
 80076d4:	425b      	negs	r3, r3
 80076d6:	60fb      	str	r3, [r7, #12]
 80076d8:	e010      	b.n	80076fc <osKernelStart+0x50>
  }
  else {
    if (KernelState == osKernelReady) {
 80076da:	4b0b      	ldr	r3, [pc, #44]	@ (8007708 <osKernelStart+0x5c>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d109      	bne.n	80076f6 <osKernelStart+0x4a>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80076e2:	f7ff ffb1 	bl	8007648 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80076e6:	4b08      	ldr	r3, [pc, #32]	@ (8007708 <osKernelStart+0x5c>)
 80076e8:	2202      	movs	r2, #2
 80076ea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80076ec:	f001 fc98 	bl	8009020 <vTaskStartScheduler>
      stat = osOK;
 80076f0:	2300      	movs	r3, #0
 80076f2:	60fb      	str	r3, [r7, #12]
 80076f4:	e002      	b.n	80076fc <osKernelStart+0x50>
    } else {
      stat = osError;
 80076f6:	2301      	movs	r3, #1
 80076f8:	425b      	negs	r3, r3
 80076fa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80076fc:	68fb      	ldr	r3, [r7, #12]
}
 80076fe:	0018      	movs	r0, r3
 8007700:	46bd      	mov	sp, r7
 8007702:	b004      	add	sp, #16
 8007704:	bd80      	pop	{r7, pc}
 8007706:	46c0      	nop			@ (mov r8, r8)
 8007708:	20000d20 	.word	0x20000d20

0800770c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800770c:	b580      	push	{r7, lr}
 800770e:	b084      	sub	sp, #16
 8007710:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007712:	f3ef 8305 	mrs	r3, IPSR
 8007716:	60bb      	str	r3, [r7, #8]
  return(result);
 8007718:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 800771a:	2b00      	cmp	r3, #0
 800771c:	d109      	bne.n	8007732 <osKernelGetTickCount+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800771e:	f3ef 8310 	mrs	r3, PRIMASK
 8007722:	607b      	str	r3, [r7, #4]
  return(result);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d008      	beq.n	800773c <osKernelGetTickCount+0x30>
 800772a:	4b09      	ldr	r3, [pc, #36]	@ (8007750 <osKernelGetTickCount+0x44>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2b02      	cmp	r3, #2
 8007730:	d104      	bne.n	800773c <osKernelGetTickCount+0x30>
    ticks = xTaskGetTickCountFromISR();
 8007732:	f001 fd71 	bl	8009218 <xTaskGetTickCountFromISR>
 8007736:	0003      	movs	r3, r0
 8007738:	60fb      	str	r3, [r7, #12]
 800773a:	e003      	b.n	8007744 <osKernelGetTickCount+0x38>
  } else {
    ticks = xTaskGetTickCount();
 800773c:	f001 fd5e 	bl	80091fc <xTaskGetTickCount>
 8007740:	0003      	movs	r3, r0
 8007742:	60fb      	str	r3, [r7, #12]
  }

  return (ticks);
 8007744:	68fb      	ldr	r3, [r7, #12]
}
 8007746:	0018      	movs	r0, r3
 8007748:	46bd      	mov	sp, r7
 800774a:	b004      	add	sp, #16
 800774c:	bd80      	pop	{r7, pc}
 800774e:	46c0      	nop			@ (mov r8, r8)
 8007750:	20000d20 	.word	0x20000d20

08007754 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007754:	b5b0      	push	{r4, r5, r7, lr}
 8007756:	b090      	sub	sp, #64	@ 0x40
 8007758:	af04      	add	r7, sp, #16
 800775a:	60f8      	str	r0, [r7, #12]
 800775c:	60b9      	str	r1, [r7, #8]
 800775e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007760:	2300      	movs	r3, #0
 8007762:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007764:	f3ef 8305 	mrs	r3, IPSR
 8007768:	61fb      	str	r3, [r7, #28]
  return(result);
 800776a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800776c:	2b00      	cmp	r3, #0
 800776e:	d000      	beq.n	8007772 <osThreadNew+0x1e>
 8007770:	e08c      	b.n	800788c <osThreadNew+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007772:	f3ef 8310 	mrs	r3, PRIMASK
 8007776:	61bb      	str	r3, [r7, #24]
  return(result);
 8007778:	69bb      	ldr	r3, [r7, #24]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d004      	beq.n	8007788 <osThreadNew+0x34>
 800777e:	4b46      	ldr	r3, [pc, #280]	@ (8007898 <osThreadNew+0x144>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	2b02      	cmp	r3, #2
 8007784:	d100      	bne.n	8007788 <osThreadNew+0x34>
 8007786:	e081      	b.n	800788c <osThreadNew+0x138>
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d100      	bne.n	8007790 <osThreadNew+0x3c>
 800778e:	e07d      	b.n	800788c <osThreadNew+0x138>
    stack = configMINIMAL_STACK_SIZE;
 8007790:	2380      	movs	r3, #128	@ 0x80
 8007792:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007794:	2318      	movs	r3, #24
 8007796:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 8007798:	2300      	movs	r3, #0
 800779a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 800779c:	2301      	movs	r3, #1
 800779e:	425b      	negs	r3, r3
 80077a0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d044      	beq.n	8007832 <osThreadNew+0xde>
      if (attr->name != NULL) {
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d002      	beq.n	80077b6 <osThreadNew+0x62>
        name = attr->name;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	699b      	ldr	r3, [r3, #24]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d002      	beq.n	80077c4 <osThreadNew+0x70>
        prio = (UBaseType_t)attr->priority;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	699b      	ldr	r3, [r3, #24]
 80077c2:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80077c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d007      	beq.n	80077da <osThreadNew+0x86>
 80077ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077cc:	2b38      	cmp	r3, #56	@ 0x38
 80077ce:	d804      	bhi.n	80077da <osThreadNew+0x86>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	2201      	movs	r2, #1
 80077d6:	4013      	ands	r3, r2
 80077d8:	d001      	beq.n	80077de <osThreadNew+0x8a>
        return (NULL);
 80077da:	2300      	movs	r3, #0
 80077dc:	e057      	b.n	800788e <osThreadNew+0x13a>
      }

      if (attr->stack_size > 0U) {
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	695b      	ldr	r3, [r3, #20]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d003      	beq.n	80077ee <osThreadNew+0x9a>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	695b      	ldr	r3, [r3, #20]
 80077ea:	089b      	lsrs	r3, r3, #2
 80077ec:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d00e      	beq.n	8007814 <osThreadNew+0xc0>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	68db      	ldr	r3, [r3, #12]
 80077fa:	2b5b      	cmp	r3, #91	@ 0x5b
 80077fc:	d90a      	bls.n	8007814 <osThreadNew+0xc0>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007802:	2b00      	cmp	r3, #0
 8007804:	d006      	beq.n	8007814 <osThreadNew+0xc0>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	695b      	ldr	r3, [r3, #20]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d002      	beq.n	8007814 <osThreadNew+0xc0>
        mem = 1;
 800780e:	2301      	movs	r3, #1
 8007810:	623b      	str	r3, [r7, #32]
 8007812:	e010      	b.n	8007836 <osThreadNew+0xe2>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d10c      	bne.n	8007836 <osThreadNew+0xe2>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	68db      	ldr	r3, [r3, #12]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d108      	bne.n	8007836 <osThreadNew+0xe2>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	691b      	ldr	r3, [r3, #16]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d104      	bne.n	8007836 <osThreadNew+0xe2>
          mem = 0;
 800782c:	2300      	movs	r3, #0
 800782e:	623b      	str	r3, [r7, #32]
 8007830:	e001      	b.n	8007836 <osThreadNew+0xe2>
        }
      }
    }
    else {
      mem = 0;
 8007832:	2300      	movs	r3, #0
 8007834:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007836:	6a3b      	ldr	r3, [r7, #32]
 8007838:	2b01      	cmp	r3, #1
 800783a:	d112      	bne.n	8007862 <osThreadNew+0x10e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007844:	68bd      	ldr	r5, [r7, #8]
 8007846:	6abc      	ldr	r4, [r7, #40]	@ 0x28
 8007848:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	9302      	str	r3, [sp, #8]
 800784e:	9201      	str	r2, [sp, #4]
 8007850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007852:	9300      	str	r3, [sp, #0]
 8007854:	002b      	movs	r3, r5
 8007856:	0022      	movs	r2, r4
 8007858:	f001 fa37 	bl	8008cca <xTaskCreateStatic>
 800785c:	0003      	movs	r3, r0
 800785e:	617b      	str	r3, [r7, #20]
 8007860:	e014      	b.n	800788c <osThreadNew+0x138>
    }
    else {
      if (mem == 0) {
 8007862:	6a3b      	ldr	r3, [r7, #32]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d111      	bne.n	800788c <osThreadNew+0x138>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800786a:	b29a      	uxth	r2, r3
 800786c:	68bc      	ldr	r4, [r7, #8]
 800786e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007870:	68f8      	ldr	r0, [r7, #12]
 8007872:	2314      	movs	r3, #20
 8007874:	18fb      	adds	r3, r7, r3
 8007876:	9301      	str	r3, [sp, #4]
 8007878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800787a:	9300      	str	r3, [sp, #0]
 800787c:	0023      	movs	r3, r4
 800787e:	f001 fa6b 	bl	8008d58 <xTaskCreate>
 8007882:	0003      	movs	r3, r0
 8007884:	2b01      	cmp	r3, #1
 8007886:	d001      	beq.n	800788c <osThreadNew+0x138>
          hTask = NULL;
 8007888:	2300      	movs	r3, #0
 800788a:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800788c:	697b      	ldr	r3, [r7, #20]
}
 800788e:	0018      	movs	r0, r3
 8007890:	46bd      	mov	sp, r7
 8007892:	b00c      	add	sp, #48	@ 0x30
 8007894:	bdb0      	pop	{r4, r5, r7, pc}
 8007896:	46c0      	nop			@ (mov r8, r8)
 8007898:	20000d20 	.word	0x20000d20

0800789c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800789c:	b580      	push	{r7, lr}
 800789e:	b086      	sub	sp, #24
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80078a4:	f3ef 8305 	mrs	r3, IPSR
 80078a8:	613b      	str	r3, [r7, #16]
  return(result);
 80078aa:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d109      	bne.n	80078c4 <osDelay+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078b0:	f3ef 8310 	mrs	r3, PRIMASK
 80078b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d007      	beq.n	80078cc <osDelay+0x30>
 80078bc:	4b0a      	ldr	r3, [pc, #40]	@ (80078e8 <osDelay+0x4c>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	2b02      	cmp	r3, #2
 80078c2:	d103      	bne.n	80078cc <osDelay+0x30>
    stat = osErrorISR;
 80078c4:	2306      	movs	r3, #6
 80078c6:	425b      	negs	r3, r3
 80078c8:	617b      	str	r3, [r7, #20]
 80078ca:	e008      	b.n	80078de <osDelay+0x42>
  }
  else {
    stat = osOK;
 80078cc:	2300      	movs	r3, #0
 80078ce:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d003      	beq.n	80078de <osDelay+0x42>
      vTaskDelay(ticks);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	0018      	movs	r0, r3
 80078da:	f001 fb7b 	bl	8008fd4 <vTaskDelay>
    }
  }

  return (stat);
 80078de:	697b      	ldr	r3, [r7, #20]
}
 80078e0:	0018      	movs	r0, r3
 80078e2:	46bd      	mov	sp, r7
 80078e4:	b006      	add	sp, #24
 80078e6:	bd80      	pop	{r7, pc}
 80078e8:	20000d20 	.word	0x20000d20

080078ec <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b08a      	sub	sp, #40	@ 0x28
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80078f4:	2300      	movs	r3, #0
 80078f6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80078f8:	f3ef 8305 	mrs	r3, IPSR
 80078fc:	613b      	str	r3, [r7, #16]
  return(result);
 80078fe:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8007900:	2b00      	cmp	r3, #0
 8007902:	d000      	beq.n	8007906 <osMutexNew+0x1a>
 8007904:	e084      	b.n	8007a10 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007906:	f3ef 8310 	mrs	r3, PRIMASK
 800790a:	60fb      	str	r3, [r7, #12]
  return(result);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d004      	beq.n	800791c <osMutexNew+0x30>
 8007912:	4b42      	ldr	r3, [pc, #264]	@ (8007a1c <osMutexNew+0x130>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	2b02      	cmp	r3, #2
 8007918:	d100      	bne.n	800791c <osMutexNew+0x30>
 800791a:	e079      	b.n	8007a10 <osMutexNew+0x124>
    if (attr != NULL) {
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d003      	beq.n	800792a <osMutexNew+0x3e>
      type = attr->attr_bits;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	623b      	str	r3, [r7, #32]
 8007928:	e001      	b.n	800792e <osMutexNew+0x42>
    } else {
      type = 0U;
 800792a:	2300      	movs	r3, #0
 800792c:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800792e:	6a3b      	ldr	r3, [r7, #32]
 8007930:	2201      	movs	r2, #1
 8007932:	4013      	ands	r3, r2
 8007934:	d002      	beq.n	800793c <osMutexNew+0x50>
      rmtx = 1U;
 8007936:	2301      	movs	r3, #1
 8007938:	61fb      	str	r3, [r7, #28]
 800793a:	e001      	b.n	8007940 <osMutexNew+0x54>
    } else {
      rmtx = 0U;
 800793c:	2300      	movs	r3, #0
 800793e:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8007940:	6a3b      	ldr	r3, [r7, #32]
 8007942:	2208      	movs	r2, #8
 8007944:	4013      	ands	r3, r2
 8007946:	d000      	beq.n	800794a <osMutexNew+0x5e>
 8007948:	e062      	b.n	8007a10 <osMutexNew+0x124>
      mem = -1;
 800794a:	2301      	movs	r3, #1
 800794c:	425b      	negs	r3, r3
 800794e:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d015      	beq.n	8007982 <osMutexNew+0x96>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d006      	beq.n	800796c <osMutexNew+0x80>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	2b4f      	cmp	r3, #79	@ 0x4f
 8007964:	d902      	bls.n	800796c <osMutexNew+0x80>
          mem = 1;
 8007966:	2301      	movs	r3, #1
 8007968:	61bb      	str	r3, [r7, #24]
 800796a:	e00c      	b.n	8007986 <osMutexNew+0x9a>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d108      	bne.n	8007986 <osMutexNew+0x9a>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	68db      	ldr	r3, [r3, #12]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d104      	bne.n	8007986 <osMutexNew+0x9a>
            mem = 0;
 800797c:	2300      	movs	r3, #0
 800797e:	61bb      	str	r3, [r7, #24]
 8007980:	e001      	b.n	8007986 <osMutexNew+0x9a>
          }
        }
      }
      else {
        mem = 0;
 8007982:	2300      	movs	r3, #0
 8007984:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8007986:	69bb      	ldr	r3, [r7, #24]
 8007988:	2b01      	cmp	r3, #1
 800798a:	d114      	bne.n	80079b6 <osMutexNew+0xca>
        if (rmtx != 0U) {
 800798c:	69fb      	ldr	r3, [r7, #28]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d008      	beq.n	80079a4 <osMutexNew+0xb8>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	689b      	ldr	r3, [r3, #8]
 8007996:	0019      	movs	r1, r3
 8007998:	2004      	movs	r0, #4
 800799a:	f000 fc54 	bl	8008246 <xQueueCreateMutexStatic>
 800799e:	0003      	movs	r3, r0
 80079a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80079a2:	e019      	b.n	80079d8 <osMutexNew+0xec>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	689b      	ldr	r3, [r3, #8]
 80079a8:	0019      	movs	r1, r3
 80079aa:	2001      	movs	r0, #1
 80079ac:	f000 fc4b 	bl	8008246 <xQueueCreateMutexStatic>
 80079b0:	0003      	movs	r3, r0
 80079b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80079b4:	e010      	b.n	80079d8 <osMutexNew+0xec>
        }
      }
      else {
        if (mem == 0) {
 80079b6:	69bb      	ldr	r3, [r7, #24]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d10d      	bne.n	80079d8 <osMutexNew+0xec>
          if (rmtx != 0U) {
 80079bc:	69fb      	ldr	r3, [r7, #28]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d005      	beq.n	80079ce <osMutexNew+0xe2>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 80079c2:	2004      	movs	r0, #4
 80079c4:	f000 fc23 	bl	800820e <xQueueCreateMutex>
 80079c8:	0003      	movs	r3, r0
 80079ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80079cc:	e004      	b.n	80079d8 <osMutexNew+0xec>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 80079ce:	2001      	movs	r0, #1
 80079d0:	f000 fc1d 	bl	800820e <xQueueCreateMutex>
 80079d4:	0003      	movs	r3, r0
 80079d6:	627b      	str	r3, [r7, #36]	@ 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80079d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00e      	beq.n	80079fc <osMutexNew+0x110>
        if (attr != NULL) {
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d003      	beq.n	80079ec <osMutexNew+0x100>
          name = attr->name;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	617b      	str	r3, [r7, #20]
 80079ea:	e001      	b.n	80079f0 <osMutexNew+0x104>
        } else {
          name = NULL;
 80079ec:	2300      	movs	r3, #0
 80079ee:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 80079f0:	697a      	ldr	r2, [r7, #20]
 80079f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079f4:	0011      	movs	r1, r2
 80079f6:	0018      	movs	r0, r3
 80079f8:	f001 f90c 	bl	8008c14 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80079fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d006      	beq.n	8007a10 <osMutexNew+0x124>
 8007a02:	69fb      	ldr	r3, [r7, #28]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d003      	beq.n	8007a10 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8007a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8007a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007a12:	0018      	movs	r0, r3
 8007a14:	46bd      	mov	sp, r7
 8007a16:	b00a      	add	sp, #40	@ 0x28
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	46c0      	nop			@ (mov r8, r8)
 8007a1c:	20000d20 	.word	0x20000d20

08007a20 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b088      	sub	sp, #32
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2201      	movs	r2, #1
 8007a2e:	4393      	bics	r3, r2
 8007a30:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2201      	movs	r2, #1
 8007a36:	4013      	ands	r3, r2
 8007a38:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a3e:	f3ef 8305 	mrs	r3, IPSR
 8007a42:	613b      	str	r3, [r7, #16]
  return(result);
 8007a44:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d109      	bne.n	8007a5e <osMutexAcquire+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a4a:	f3ef 8310 	mrs	r3, PRIMASK
 8007a4e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d007      	beq.n	8007a66 <osMutexAcquire+0x46>
 8007a56:	4b1f      	ldr	r3, [pc, #124]	@ (8007ad4 <osMutexAcquire+0xb4>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	d103      	bne.n	8007a66 <osMutexAcquire+0x46>
    stat = osErrorISR;
 8007a5e:	2306      	movs	r3, #6
 8007a60:	425b      	negs	r3, r3
 8007a62:	61fb      	str	r3, [r7, #28]
 8007a64:	e030      	b.n	8007ac8 <osMutexAcquire+0xa8>
  }
  else if (hMutex == NULL) {
 8007a66:	69bb      	ldr	r3, [r7, #24]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d103      	bne.n	8007a74 <osMutexAcquire+0x54>
    stat = osErrorParameter;
 8007a6c:	2304      	movs	r3, #4
 8007a6e:	425b      	negs	r3, r3
 8007a70:	61fb      	str	r3, [r7, #28]
 8007a72:	e029      	b.n	8007ac8 <osMutexAcquire+0xa8>
  }
  else {
    if (rmtx != 0U) {
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d013      	beq.n	8007aa2 <osMutexAcquire+0x82>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8007a7a:	683a      	ldr	r2, [r7, #0]
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	0011      	movs	r1, r2
 8007a80:	0018      	movs	r0, r3
 8007a82:	f000 fc2c 	bl	80082de <xQueueTakeMutexRecursive>
 8007a86:	0003      	movs	r3, r0
 8007a88:	2b01      	cmp	r3, #1
 8007a8a:	d01d      	beq.n	8007ac8 <osMutexAcquire+0xa8>
        if (timeout != 0U) {
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d003      	beq.n	8007a9a <osMutexAcquire+0x7a>
          stat = osErrorTimeout;
 8007a92:	2302      	movs	r3, #2
 8007a94:	425b      	negs	r3, r3
 8007a96:	61fb      	str	r3, [r7, #28]
 8007a98:	e016      	b.n	8007ac8 <osMutexAcquire+0xa8>
        } else {
          stat = osErrorResource;
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	425b      	negs	r3, r3
 8007a9e:	61fb      	str	r3, [r7, #28]
 8007aa0:	e012      	b.n	8007ac8 <osMutexAcquire+0xa8>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8007aa2:	683a      	ldr	r2, [r7, #0]
 8007aa4:	69bb      	ldr	r3, [r7, #24]
 8007aa6:	0011      	movs	r1, r2
 8007aa8:	0018      	movs	r0, r3
 8007aaa:	f000 fe3d 	bl	8008728 <xQueueSemaphoreTake>
 8007aae:	0003      	movs	r3, r0
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d009      	beq.n	8007ac8 <osMutexAcquire+0xa8>
        if (timeout != 0U) {
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d003      	beq.n	8007ac2 <osMutexAcquire+0xa2>
          stat = osErrorTimeout;
 8007aba:	2302      	movs	r3, #2
 8007abc:	425b      	negs	r3, r3
 8007abe:	61fb      	str	r3, [r7, #28]
 8007ac0:	e002      	b.n	8007ac8 <osMutexAcquire+0xa8>
        } else {
          stat = osErrorResource;
 8007ac2:	2303      	movs	r3, #3
 8007ac4:	425b      	negs	r3, r3
 8007ac6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007ac8:	69fb      	ldr	r3, [r7, #28]
}
 8007aca:	0018      	movs	r0, r3
 8007acc:	46bd      	mov	sp, r7
 8007ace:	b008      	add	sp, #32
 8007ad0:	bd80      	pop	{r7, pc}
 8007ad2:	46c0      	nop			@ (mov r8, r8)
 8007ad4:	20000d20 	.word	0x20000d20

08007ad8 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b088      	sub	sp, #32
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	4393      	bics	r3, r2
 8007ae6:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2201      	movs	r2, #1
 8007aec:	4013      	ands	r3, r2
 8007aee:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8007af0:	2300      	movs	r3, #0
 8007af2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007af4:	f3ef 8305 	mrs	r3, IPSR
 8007af8:	613b      	str	r3, [r7, #16]
  return(result);
 8007afa:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d109      	bne.n	8007b14 <osMutexRelease+0x3c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b00:	f3ef 8310 	mrs	r3, PRIMASK
 8007b04:	60fb      	str	r3, [r7, #12]
  return(result);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d007      	beq.n	8007b1c <osMutexRelease+0x44>
 8007b0c:	4b16      	ldr	r3, [pc, #88]	@ (8007b68 <osMutexRelease+0x90>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	2b02      	cmp	r3, #2
 8007b12:	d103      	bne.n	8007b1c <osMutexRelease+0x44>
    stat = osErrorISR;
 8007b14:	2306      	movs	r3, #6
 8007b16:	425b      	negs	r3, r3
 8007b18:	61fb      	str	r3, [r7, #28]
 8007b1a:	e020      	b.n	8007b5e <osMutexRelease+0x86>
  }
  else if (hMutex == NULL) {
 8007b1c:	69bb      	ldr	r3, [r7, #24]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d103      	bne.n	8007b2a <osMutexRelease+0x52>
    stat = osErrorParameter;
 8007b22:	2304      	movs	r3, #4
 8007b24:	425b      	negs	r3, r3
 8007b26:	61fb      	str	r3, [r7, #28]
 8007b28:	e019      	b.n	8007b5e <osMutexRelease+0x86>
  }
  else {
    if (rmtx != 0U) {
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d00a      	beq.n	8007b46 <osMutexRelease+0x6e>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8007b30:	69bb      	ldr	r3, [r7, #24]
 8007b32:	0018      	movs	r0, r3
 8007b34:	f000 fba7 	bl	8008286 <xQueueGiveMutexRecursive>
 8007b38:	0003      	movs	r3, r0
 8007b3a:	2b01      	cmp	r3, #1
 8007b3c:	d00f      	beq.n	8007b5e <osMutexRelease+0x86>
        stat = osErrorResource;
 8007b3e:	2303      	movs	r3, #3
 8007b40:	425b      	negs	r3, r3
 8007b42:	61fb      	str	r3, [r7, #28]
 8007b44:	e00b      	b.n	8007b5e <osMutexRelease+0x86>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8007b46:	69b8      	ldr	r0, [r7, #24]
 8007b48:	2300      	movs	r3, #0
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	2100      	movs	r1, #0
 8007b4e:	f000 fbf7 	bl	8008340 <xQueueGenericSend>
 8007b52:	0003      	movs	r3, r0
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	d002      	beq.n	8007b5e <osMutexRelease+0x86>
        stat = osErrorResource;
 8007b58:	2303      	movs	r3, #3
 8007b5a:	425b      	negs	r3, r3
 8007b5c:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8007b5e:	69fb      	ldr	r3, [r7, #28]
}
 8007b60:	0018      	movs	r0, r3
 8007b62:	46bd      	mov	sp, r7
 8007b64:	b008      	add	sp, #32
 8007b66:	bd80      	pop	{r7, pc}
 8007b68:	20000d20 	.word	0x20000d20

08007b6c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007b6c:	b590      	push	{r4, r7, lr}
 8007b6e:	b08d      	sub	sp, #52	@ 0x34
 8007b70:	af02      	add	r7, sp, #8
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b7c:	f3ef 8305 	mrs	r3, IPSR
 8007b80:	61bb      	str	r3, [r7, #24]
  return(result);
 8007b82:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d000      	beq.n	8007b8a <osMessageQueueNew+0x1e>
 8007b88:	e06f      	b.n	8007c6a <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b8a:	f3ef 8310 	mrs	r3, PRIMASK
 8007b8e:	617b      	str	r3, [r7, #20]
  return(result);
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d004      	beq.n	8007ba0 <osMessageQueueNew+0x34>
 8007b96:	4b37      	ldr	r3, [pc, #220]	@ (8007c74 <osMessageQueueNew+0x108>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	2b02      	cmp	r3, #2
 8007b9c:	d100      	bne.n	8007ba0 <osMessageQueueNew+0x34>
 8007b9e:	e064      	b.n	8007c6a <osMessageQueueNew+0xfe>
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d100      	bne.n	8007ba8 <osMessageQueueNew+0x3c>
 8007ba6:	e060      	b.n	8007c6a <osMessageQueueNew+0xfe>
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d05d      	beq.n	8007c6a <osMessageQueueNew+0xfe>
    mem = -1;
 8007bae:	2301      	movs	r3, #1
 8007bb0:	425b      	negs	r3, r3
 8007bb2:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d028      	beq.n	8007c0c <osMessageQueueNew+0xa0>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d011      	beq.n	8007be6 <osMessageQueueNew+0x7a>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	68db      	ldr	r3, [r3, #12]
 8007bc6:	2b4f      	cmp	r3, #79	@ 0x4f
 8007bc8:	d90d      	bls.n	8007be6 <osMessageQueueNew+0x7a>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d009      	beq.n	8007be6 <osMessageQueueNew+0x7a>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	695a      	ldr	r2, [r3, #20]
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	68b9      	ldr	r1, [r7, #8]
 8007bda:	434b      	muls	r3, r1
 8007bdc:	429a      	cmp	r2, r3
 8007bde:	d302      	bcc.n	8007be6 <osMessageQueueNew+0x7a>
        mem = 1;
 8007be0:	2301      	movs	r3, #1
 8007be2:	623b      	str	r3, [r7, #32]
 8007be4:	e014      	b.n	8007c10 <osMessageQueueNew+0xa4>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d110      	bne.n	8007c10 <osMessageQueueNew+0xa4>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	68db      	ldr	r3, [r3, #12]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d10c      	bne.n	8007c10 <osMessageQueueNew+0xa4>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d108      	bne.n	8007c10 <osMessageQueueNew+0xa4>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	695b      	ldr	r3, [r3, #20]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d104      	bne.n	8007c10 <osMessageQueueNew+0xa4>
          mem = 0;
 8007c06:	2300      	movs	r3, #0
 8007c08:	623b      	str	r3, [r7, #32]
 8007c0a:	e001      	b.n	8007c10 <osMessageQueueNew+0xa4>
        }
      }
    }
    else {
      mem = 0;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007c10:	6a3b      	ldr	r3, [r7, #32]
 8007c12:	2b01      	cmp	r3, #1
 8007c14:	d10c      	bne.n	8007c30 <osMessageQueueNew+0xc4>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	691a      	ldr	r2, [r3, #16]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	68b9      	ldr	r1, [r7, #8]
 8007c20:	68f8      	ldr	r0, [r7, #12]
 8007c22:	2400      	movs	r4, #0
 8007c24:	9400      	str	r4, [sp, #0]
 8007c26:	f000 fa27 	bl	8008078 <xQueueGenericCreateStatic>
 8007c2a:	0003      	movs	r3, r0
 8007c2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c2e:	e00a      	b.n	8007c46 <osMessageQueueNew+0xda>
    }
    else {
      if (mem == 0) {
 8007c30:	6a3b      	ldr	r3, [r7, #32]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d107      	bne.n	8007c46 <osMessageQueueNew+0xda>
        hQueue = xQueueCreate (msg_count, msg_size);
 8007c36:	68b9      	ldr	r1, [r7, #8]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	0018      	movs	r0, r3
 8007c3e:	f000 fa6c 	bl	800811a <xQueueGenericCreate>
 8007c42:	0003      	movs	r3, r0
 8007c44:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d00e      	beq.n	8007c6a <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d003      	beq.n	8007c5a <osMessageQueueNew+0xee>
        name = attr->name;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	61fb      	str	r3, [r7, #28]
 8007c58:	e001      	b.n	8007c5e <osMessageQueueNew+0xf2>
      } else {
        name = NULL;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8007c5e:	69fa      	ldr	r2, [r7, #28]
 8007c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c62:	0011      	movs	r1, r2
 8007c64:	0018      	movs	r0, r3
 8007c66:	f000 ffd5 	bl	8008c14 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c6c:	0018      	movs	r0, r3
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	b00b      	add	sp, #44	@ 0x2c
 8007c72:	bd90      	pop	{r4, r7, pc}
 8007c74:	20000d20 	.word	0x20000d20

08007c78 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b08a      	sub	sp, #40	@ 0x28
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	60b9      	str	r1, [r7, #8]
 8007c82:	603b      	str	r3, [r7, #0]
 8007c84:	1dfb      	adds	r3, r7, #7
 8007c86:	701a      	strb	r2, [r3, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c90:	f3ef 8305 	mrs	r3, IPSR
 8007c94:	61fb      	str	r3, [r7, #28]
  return(result);
 8007c96:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d109      	bne.n	8007cb0 <osMessageQueuePut+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c9c:	f3ef 8310 	mrs	r3, PRIMASK
 8007ca0:	61bb      	str	r3, [r7, #24]
  return(result);
 8007ca2:	69bb      	ldr	r3, [r7, #24]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d028      	beq.n	8007cfa <osMessageQueuePut+0x82>
 8007ca8:	4b26      	ldr	r3, [pc, #152]	@ (8007d44 <osMessageQueuePut+0xcc>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	2b02      	cmp	r3, #2
 8007cae:	d124      	bne.n	8007cfa <osMessageQueuePut+0x82>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007cb0:	6a3b      	ldr	r3, [r7, #32]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d005      	beq.n	8007cc2 <osMessageQueuePut+0x4a>
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d002      	beq.n	8007cc2 <osMessageQueuePut+0x4a>
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d003      	beq.n	8007cca <osMessageQueuePut+0x52>
      stat = osErrorParameter;
 8007cc2:	2304      	movs	r3, #4
 8007cc4:	425b      	negs	r3, r3
 8007cc6:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007cc8:	e035      	b.n	8007d36 <osMessageQueuePut+0xbe>
    }
    else {
      yield = pdFALSE;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	617b      	str	r3, [r7, #20]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007cce:	2314      	movs	r3, #20
 8007cd0:	18fa      	adds	r2, r7, r3
 8007cd2:	68b9      	ldr	r1, [r7, #8]
 8007cd4:	6a38      	ldr	r0, [r7, #32]
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	f000 fbfa 	bl	80084d0 <xQueueGenericSendFromISR>
 8007cdc:	0003      	movs	r3, r0
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d003      	beq.n	8007cea <osMessageQueuePut+0x72>
        stat = osErrorResource;
 8007ce2:	2303      	movs	r3, #3
 8007ce4:	425b      	negs	r3, r3
 8007ce6:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007ce8:	e025      	b.n	8007d36 <osMessageQueuePut+0xbe>
      } else {
        portYIELD_FROM_ISR (yield);
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d022      	beq.n	8007d36 <osMessageQueuePut+0xbe>
 8007cf0:	4b15      	ldr	r3, [pc, #84]	@ (8007d48 <osMessageQueuePut+0xd0>)
 8007cf2:	2280      	movs	r2, #128	@ 0x80
 8007cf4:	0552      	lsls	r2, r2, #21
 8007cf6:	601a      	str	r2, [r3, #0]
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007cf8:	e01d      	b.n	8007d36 <osMessageQueuePut+0xbe>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007cfa:	6a3b      	ldr	r3, [r7, #32]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d002      	beq.n	8007d06 <osMessageQueuePut+0x8e>
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d103      	bne.n	8007d0e <osMessageQueuePut+0x96>
      stat = osErrorParameter;
 8007d06:	2304      	movs	r3, #4
 8007d08:	425b      	negs	r3, r3
 8007d0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d0c:	e014      	b.n	8007d38 <osMessageQueuePut+0xc0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007d0e:	683a      	ldr	r2, [r7, #0]
 8007d10:	68b9      	ldr	r1, [r7, #8]
 8007d12:	6a38      	ldr	r0, [r7, #32]
 8007d14:	2300      	movs	r3, #0
 8007d16:	f000 fb13 	bl	8008340 <xQueueGenericSend>
 8007d1a:	0003      	movs	r3, r0
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d00b      	beq.n	8007d38 <osMessageQueuePut+0xc0>
        if (timeout != 0U) {
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d003      	beq.n	8007d2e <osMessageQueuePut+0xb6>
          stat = osErrorTimeout;
 8007d26:	2302      	movs	r3, #2
 8007d28:	425b      	negs	r3, r3
 8007d2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d2c:	e004      	b.n	8007d38 <osMessageQueuePut+0xc0>
        } else {
          stat = osErrorResource;
 8007d2e:	2303      	movs	r3, #3
 8007d30:	425b      	negs	r3, r3
 8007d32:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d34:	e000      	b.n	8007d38 <osMessageQueuePut+0xc0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007d36:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return (stat);
 8007d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007d3a:	0018      	movs	r0, r3
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	b00a      	add	sp, #40	@ 0x28
 8007d40:	bd80      	pop	{r7, pc}
 8007d42:	46c0      	nop			@ (mov r8, r8)
 8007d44:	20000d20 	.word	0x20000d20
 8007d48:	e000ed04 	.word	0xe000ed04

08007d4c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b08a      	sub	sp, #40	@ 0x28
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	60f8      	str	r0, [r7, #12]
 8007d54:	60b9      	str	r1, [r7, #8]
 8007d56:	607a      	str	r2, [r7, #4]
 8007d58:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d62:	f3ef 8305 	mrs	r3, IPSR
 8007d66:	61fb      	str	r3, [r7, #28]
  return(result);
 8007d68:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d109      	bne.n	8007d82 <osMessageQueueGet+0x36>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d6e:	f3ef 8310 	mrs	r3, PRIMASK
 8007d72:	61bb      	str	r3, [r7, #24]
  return(result);
 8007d74:	69bb      	ldr	r3, [r7, #24]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d028      	beq.n	8007dcc <osMessageQueueGet+0x80>
 8007d7a:	4b26      	ldr	r3, [pc, #152]	@ (8007e14 <osMessageQueueGet+0xc8>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	2b02      	cmp	r3, #2
 8007d80:	d124      	bne.n	8007dcc <osMessageQueueGet+0x80>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007d82:	6a3b      	ldr	r3, [r7, #32]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d005      	beq.n	8007d94 <osMessageQueueGet+0x48>
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d002      	beq.n	8007d94 <osMessageQueueGet+0x48>
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d003      	beq.n	8007d9c <osMessageQueueGet+0x50>
      stat = osErrorParameter;
 8007d94:	2304      	movs	r3, #4
 8007d96:	425b      	negs	r3, r3
 8007d98:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007d9a:	e035      	b.n	8007e08 <osMessageQueueGet+0xbc>
    }
    else {
      yield = pdFALSE;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	617b      	str	r3, [r7, #20]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8007da0:	2314      	movs	r3, #20
 8007da2:	18fa      	adds	r2, r7, r3
 8007da4:	68b9      	ldr	r1, [r7, #8]
 8007da6:	6a3b      	ldr	r3, [r7, #32]
 8007da8:	0018      	movs	r0, r3
 8007daa:	f000 fd9b 	bl	80088e4 <xQueueReceiveFromISR>
 8007dae:	0003      	movs	r3, r0
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	d003      	beq.n	8007dbc <osMessageQueueGet+0x70>
        stat = osErrorResource;
 8007db4:	2303      	movs	r3, #3
 8007db6:	425b      	negs	r3, r3
 8007db8:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007dba:	e025      	b.n	8007e08 <osMessageQueueGet+0xbc>
      } else {
        portYIELD_FROM_ISR (yield);
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d022      	beq.n	8007e08 <osMessageQueueGet+0xbc>
 8007dc2:	4b15      	ldr	r3, [pc, #84]	@ (8007e18 <osMessageQueueGet+0xcc>)
 8007dc4:	2280      	movs	r2, #128	@ 0x80
 8007dc6:	0552      	lsls	r2, r2, #21
 8007dc8:	601a      	str	r2, [r3, #0]
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007dca:	e01d      	b.n	8007e08 <osMessageQueueGet+0xbc>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007dcc:	6a3b      	ldr	r3, [r7, #32]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d002      	beq.n	8007dd8 <osMessageQueueGet+0x8c>
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d103      	bne.n	8007de0 <osMessageQueueGet+0x94>
      stat = osErrorParameter;
 8007dd8:	2304      	movs	r3, #4
 8007dda:	425b      	negs	r3, r3
 8007ddc:	627b      	str	r3, [r7, #36]	@ 0x24
 8007dde:	e014      	b.n	8007e0a <osMessageQueueGet+0xbe>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007de0:	683a      	ldr	r2, [r7, #0]
 8007de2:	68b9      	ldr	r1, [r7, #8]
 8007de4:	6a3b      	ldr	r3, [r7, #32]
 8007de6:	0018      	movs	r0, r3
 8007de8:	f000 fbe6 	bl	80085b8 <xQueueReceive>
 8007dec:	0003      	movs	r3, r0
 8007dee:	2b01      	cmp	r3, #1
 8007df0:	d00b      	beq.n	8007e0a <osMessageQueueGet+0xbe>
        if (timeout != 0U) {
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d003      	beq.n	8007e00 <osMessageQueueGet+0xb4>
          stat = osErrorTimeout;
 8007df8:	2302      	movs	r3, #2
 8007dfa:	425b      	negs	r3, r3
 8007dfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8007dfe:	e004      	b.n	8007e0a <osMessageQueueGet+0xbe>
        } else {
          stat = osErrorResource;
 8007e00:	2303      	movs	r3, #3
 8007e02:	425b      	negs	r3, r3
 8007e04:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e06:	e000      	b.n	8007e0a <osMessageQueueGet+0xbe>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007e08:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return (stat);
 8007e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007e0c:	0018      	movs	r0, r3
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	b00a      	add	sp, #40	@ 0x28
 8007e12:	bd80      	pop	{r7, pc}
 8007e14:	20000d20 	.word	0x20000d20
 8007e18:	e000ed04 	.word	0xe000ed04

08007e1c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b084      	sub	sp, #16
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	60f8      	str	r0, [r7, #12]
 8007e24:	60b9      	str	r1, [r7, #8]
 8007e26:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	4a06      	ldr	r2, [pc, #24]	@ (8007e44 <vApplicationGetIdleTaskMemory+0x28>)
 8007e2c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	4a05      	ldr	r2, [pc, #20]	@ (8007e48 <vApplicationGetIdleTaskMemory+0x2c>)
 8007e32:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2280      	movs	r2, #128	@ 0x80
 8007e38:	601a      	str	r2, [r3, #0]
}
 8007e3a:	46c0      	nop			@ (mov r8, r8)
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	b004      	add	sp, #16
 8007e40:	bd80      	pop	{r7, pc}
 8007e42:	46c0      	nop			@ (mov r8, r8)
 8007e44:	20000d24 	.word	0x20000d24
 8007e48:	20000d80 	.word	0x20000d80

08007e4c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	60f8      	str	r0, [r7, #12]
 8007e54:	60b9      	str	r1, [r7, #8]
 8007e56:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	4a06      	ldr	r2, [pc, #24]	@ (8007e74 <vApplicationGetTimerTaskMemory+0x28>)
 8007e5c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	4a05      	ldr	r2, [pc, #20]	@ (8007e78 <vApplicationGetTimerTaskMemory+0x2c>)
 8007e62:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2280      	movs	r2, #128	@ 0x80
 8007e68:	601a      	str	r2, [r3, #0]
}
 8007e6a:	46c0      	nop			@ (mov r8, r8)
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	b004      	add	sp, #16
 8007e70:	bd80      	pop	{r7, pc}
 8007e72:	46c0      	nop			@ (mov r8, r8)
 8007e74:	20000f80 	.word	0x20000f80
 8007e78:	20000fdc 	.word	0x20000fdc

08007e7c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b082      	sub	sp, #8
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	3308      	adds	r3, #8
 8007e88:	001a      	movs	r2, r3
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2201      	movs	r2, #1
 8007e92:	4252      	negs	r2, r2
 8007e94:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	3308      	adds	r3, #8
 8007e9a:	001a      	movs	r2, r3
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	3308      	adds	r3, #8
 8007ea4:	001a      	movs	r2, r3
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2200      	movs	r2, #0
 8007eae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007eb0:	46c0      	nop			@ (mov r8, r8)
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	b002      	add	sp, #8
 8007eb6:	bd80      	pop	{r7, pc}

08007eb8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b082      	sub	sp, #8
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007ec6:	46c0      	nop			@ (mov r8, r8)
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	b002      	add	sp, #8
 8007ecc:	bd80      	pop	{r7, pc}

08007ece <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007ece:	b580      	push	{r7, lr}
 8007ed0:	b084      	sub	sp, #16
 8007ed2:	af00      	add	r7, sp, #0
 8007ed4:	6078      	str	r0, [r7, #4]
 8007ed6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	68fa      	ldr	r2, [r7, #12]
 8007ee2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	689a      	ldr	r2, [r3, #8]
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	689b      	ldr	r3, [r3, #8]
 8007ef0:	683a      	ldr	r2, [r7, #0]
 8007ef2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	683a      	ldr	r2, [r7, #0]
 8007ef8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	687a      	ldr	r2, [r7, #4]
 8007efe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	1c5a      	adds	r2, r3, #1
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	601a      	str	r2, [r3, #0]
}
 8007f0a:	46c0      	nop			@ (mov r8, r8)
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	b004      	add	sp, #16
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b084      	sub	sp, #16
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
 8007f1a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	3301      	adds	r3, #1
 8007f26:	d103      	bne.n	8007f30 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	691b      	ldr	r3, [r3, #16]
 8007f2c:	60fb      	str	r3, [r7, #12]
 8007f2e:	e00c      	b.n	8007f4a <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	3308      	adds	r3, #8
 8007f34:	60fb      	str	r3, [r7, #12]
 8007f36:	e002      	b.n	8007f3e <vListInsert+0x2c>
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	60fb      	str	r3, [r7, #12]
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	685b      	ldr	r3, [r3, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	68ba      	ldr	r2, [r7, #8]
 8007f46:	429a      	cmp	r2, r3
 8007f48:	d2f6      	bcs.n	8007f38 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	685a      	ldr	r2, [r3, #4]
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	683a      	ldr	r2, [r7, #0]
 8007f58:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	68fa      	ldr	r2, [r7, #12]
 8007f5e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	683a      	ldr	r2, [r7, #0]
 8007f64:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	687a      	ldr	r2, [r7, #4]
 8007f6a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	1c5a      	adds	r2, r3, #1
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	601a      	str	r2, [r3, #0]
}
 8007f76:	46c0      	nop			@ (mov r8, r8)
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	b004      	add	sp, #16
 8007f7c:	bd80      	pop	{r7, pc}

08007f7e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007f7e:	b580      	push	{r7, lr}
 8007f80:	b084      	sub	sp, #16
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	691b      	ldr	r3, [r3, #16]
 8007f8a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	687a      	ldr	r2, [r7, #4]
 8007f92:	6892      	ldr	r2, [r2, #8]
 8007f94:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	687a      	ldr	r2, [r7, #4]
 8007f9c:	6852      	ldr	r2, [r2, #4]
 8007f9e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	d103      	bne.n	8007fb2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	689a      	ldr	r2, [r3, #8]
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	1e5a      	subs	r2, r3, #1
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
}
 8007fc6:	0018      	movs	r0, r3
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	b004      	add	sp, #16
 8007fcc:	bd80      	pop	{r7, pc}

08007fce <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007fce:	b580      	push	{r7, lr}
 8007fd0:	b084      	sub	sp, #16
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	6078      	str	r0, [r7, #4]
 8007fd6:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d102      	bne.n	8007fe8 <xQueueGenericReset+0x1a>
 8007fe2:	b672      	cpsid	i
 8007fe4:	46c0      	nop			@ (mov r8, r8)
 8007fe6:	e7fd      	b.n	8007fe4 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8007fe8:	f002 f9b2 	bl	800a350 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681a      	ldr	r2, [r3, #0]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ff8:	434b      	muls	r3, r1
 8007ffa:	18d2      	adds	r2, r2, r3
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2200      	movs	r2, #0
 8008004:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008016:	1e59      	subs	r1, r3, #1
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800801c:	434b      	muls	r3, r1
 800801e:	18d2      	adds	r2, r2, r3
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2244      	movs	r2, #68	@ 0x44
 8008028:	21ff      	movs	r1, #255	@ 0xff
 800802a:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2245      	movs	r2, #69	@ 0x45
 8008030:	21ff      	movs	r1, #255	@ 0xff
 8008032:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d10d      	bne.n	8008056 <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	691b      	ldr	r3, [r3, #16]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d013      	beq.n	800806a <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	3310      	adds	r3, #16
 8008046:	0018      	movs	r0, r3
 8008048:	f001 fa68 	bl	800951c <xTaskRemoveFromEventList>
 800804c:	1e03      	subs	r3, r0, #0
 800804e:	d00c      	beq.n	800806a <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008050:	f002 f96e 	bl	800a330 <vPortYield>
 8008054:	e009      	b.n	800806a <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	3310      	adds	r3, #16
 800805a:	0018      	movs	r0, r3
 800805c:	f7ff ff0e 	bl	8007e7c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	3324      	adds	r3, #36	@ 0x24
 8008064:	0018      	movs	r0, r3
 8008066:	f7ff ff09 	bl	8007e7c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800806a:	f002 f983 	bl	800a374 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800806e:	2301      	movs	r3, #1
}
 8008070:	0018      	movs	r0, r3
 8008072:	46bd      	mov	sp, r7
 8008074:	b004      	add	sp, #16
 8008076:	bd80      	pop	{r7, pc}

08008078 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008078:	b590      	push	{r4, r7, lr}
 800807a:	b089      	sub	sp, #36	@ 0x24
 800807c:	af02      	add	r7, sp, #8
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	607a      	str	r2, [r7, #4]
 8008084:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d102      	bne.n	8008092 <xQueueGenericCreateStatic+0x1a>
 800808c:	b672      	cpsid	i
 800808e:	46c0      	nop			@ (mov r8, r8)
 8008090:	e7fd      	b.n	800808e <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d102      	bne.n	800809e <xQueueGenericCreateStatic+0x26>
 8008098:	b672      	cpsid	i
 800809a:	46c0      	nop			@ (mov r8, r8)
 800809c:	e7fd      	b.n	800809a <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d002      	beq.n	80080aa <xQueueGenericCreateStatic+0x32>
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d001      	beq.n	80080ae <xQueueGenericCreateStatic+0x36>
 80080aa:	2301      	movs	r3, #1
 80080ac:	e000      	b.n	80080b0 <xQueueGenericCreateStatic+0x38>
 80080ae:	2300      	movs	r3, #0
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d102      	bne.n	80080ba <xQueueGenericCreateStatic+0x42>
 80080b4:	b672      	cpsid	i
 80080b6:	46c0      	nop			@ (mov r8, r8)
 80080b8:	e7fd      	b.n	80080b6 <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d102      	bne.n	80080c6 <xQueueGenericCreateStatic+0x4e>
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d101      	bne.n	80080ca <xQueueGenericCreateStatic+0x52>
 80080c6:	2301      	movs	r3, #1
 80080c8:	e000      	b.n	80080cc <xQueueGenericCreateStatic+0x54>
 80080ca:	2300      	movs	r3, #0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d102      	bne.n	80080d6 <xQueueGenericCreateStatic+0x5e>
 80080d0:	b672      	cpsid	i
 80080d2:	46c0      	nop			@ (mov r8, r8)
 80080d4:	e7fd      	b.n	80080d2 <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80080d6:	2350      	movs	r3, #80	@ 0x50
 80080d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	2b50      	cmp	r3, #80	@ 0x50
 80080de:	d002      	beq.n	80080e6 <xQueueGenericCreateStatic+0x6e>
 80080e0:	b672      	cpsid	i
 80080e2:	46c0      	nop			@ (mov r8, r8)
 80080e4:	e7fd      	b.n	80080e2 <xQueueGenericCreateStatic+0x6a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80080e6:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d00e      	beq.n	8008110 <xQueueGenericCreateStatic+0x98>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	2246      	movs	r2, #70	@ 0x46
 80080f6:	2101      	movs	r1, #1
 80080f8:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80080fa:	2328      	movs	r3, #40	@ 0x28
 80080fc:	18fb      	adds	r3, r7, r3
 80080fe:	781c      	ldrb	r4, [r3, #0]
 8008100:	687a      	ldr	r2, [r7, #4]
 8008102:	68b9      	ldr	r1, [r7, #8]
 8008104:	68f8      	ldr	r0, [r7, #12]
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	9300      	str	r3, [sp, #0]
 800810a:	0023      	movs	r3, r4
 800810c:	f000 f83e 	bl	800818c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008110:	697b      	ldr	r3, [r7, #20]
	}
 8008112:	0018      	movs	r0, r3
 8008114:	46bd      	mov	sp, r7
 8008116:	b007      	add	sp, #28
 8008118:	bd90      	pop	{r4, r7, pc}

0800811a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800811a:	b590      	push	{r4, r7, lr}
 800811c:	b08b      	sub	sp, #44	@ 0x2c
 800811e:	af02      	add	r7, sp, #8
 8008120:	60f8      	str	r0, [r7, #12]
 8008122:	60b9      	str	r1, [r7, #8]
 8008124:	1dfb      	adds	r3, r7, #7
 8008126:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d102      	bne.n	8008134 <xQueueGenericCreate+0x1a>
 800812e:	b672      	cpsid	i
 8008130:	46c0      	nop			@ (mov r8, r8)
 8008132:	e7fd      	b.n	8008130 <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d102      	bne.n	8008140 <xQueueGenericCreate+0x26>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800813a:	2300      	movs	r3, #0
 800813c:	61fb      	str	r3, [r7, #28]
 800813e:	e003      	b.n	8008148 <xQueueGenericCreate+0x2e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	68ba      	ldr	r2, [r7, #8]
 8008144:	4353      	muls	r3, r2
 8008146:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008148:	69fb      	ldr	r3, [r7, #28]
 800814a:	3350      	adds	r3, #80	@ 0x50
 800814c:	0018      	movs	r0, r3
 800814e:	f002 f997 	bl	800a480 <pvPortMalloc>
 8008152:	0003      	movs	r3, r0
 8008154:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8008156:	69bb      	ldr	r3, [r7, #24]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d012      	beq.n	8008182 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800815c:	69bb      	ldr	r3, [r7, #24]
 800815e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	3350      	adds	r3, #80	@ 0x50
 8008164:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008166:	69bb      	ldr	r3, [r7, #24]
 8008168:	2246      	movs	r2, #70	@ 0x46
 800816a:	2100      	movs	r1, #0
 800816c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800816e:	1dfb      	adds	r3, r7, #7
 8008170:	781c      	ldrb	r4, [r3, #0]
 8008172:	697a      	ldr	r2, [r7, #20]
 8008174:	68b9      	ldr	r1, [r7, #8]
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	69bb      	ldr	r3, [r7, #24]
 800817a:	9300      	str	r3, [sp, #0]
 800817c:	0023      	movs	r3, r4
 800817e:	f000 f805 	bl	800818c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008182:	69bb      	ldr	r3, [r7, #24]
	}
 8008184:	0018      	movs	r0, r3
 8008186:	46bd      	mov	sp, r7
 8008188:	b009      	add	sp, #36	@ 0x24
 800818a:	bd90      	pop	{r4, r7, pc}

0800818c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b084      	sub	sp, #16
 8008190:	af00      	add	r7, sp, #0
 8008192:	60f8      	str	r0, [r7, #12]
 8008194:	60b9      	str	r1, [r7, #8]
 8008196:	607a      	str	r2, [r7, #4]
 8008198:	001a      	movs	r2, r3
 800819a:	1cfb      	adds	r3, r7, #3
 800819c:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d103      	bne.n	80081ac <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80081a4:	69bb      	ldr	r3, [r7, #24]
 80081a6:	69ba      	ldr	r2, [r7, #24]
 80081a8:	601a      	str	r2, [r3, #0]
 80081aa:	e002      	b.n	80081b2 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80081ac:	69bb      	ldr	r3, [r7, #24]
 80081ae:	687a      	ldr	r2, [r7, #4]
 80081b0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	68fa      	ldr	r2, [r7, #12]
 80081b6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80081b8:	69bb      	ldr	r3, [r7, #24]
 80081ba:	68ba      	ldr	r2, [r7, #8]
 80081bc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	2101      	movs	r1, #1
 80081c2:	0018      	movs	r0, r3
 80081c4:	f7ff ff03 	bl	8007fce <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	1cfa      	adds	r2, r7, #3
 80081cc:	214c      	movs	r1, #76	@ 0x4c
 80081ce:	7812      	ldrb	r2, [r2, #0]
 80081d0:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80081d2:	46c0      	nop			@ (mov r8, r8)
 80081d4:	46bd      	mov	sp, r7
 80081d6:	b004      	add	sp, #16
 80081d8:	bd80      	pop	{r7, pc}

080081da <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80081da:	b580      	push	{r7, lr}
 80081dc:	b082      	sub	sp, #8
 80081de:	af00      	add	r7, sp, #0
 80081e0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d00e      	beq.n	8008206 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2200      	movs	r2, #0
 80081ec:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	2300      	movs	r3, #0
 80081fe:	2200      	movs	r2, #0
 8008200:	2100      	movs	r1, #0
 8008202:	f000 f89d 	bl	8008340 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008206:	46c0      	nop			@ (mov r8, r8)
 8008208:	46bd      	mov	sp, r7
 800820a:	b002      	add	sp, #8
 800820c:	bd80      	pop	{r7, pc}

0800820e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800820e:	b580      	push	{r7, lr}
 8008210:	b086      	sub	sp, #24
 8008212:	af00      	add	r7, sp, #0
 8008214:	0002      	movs	r2, r0
 8008216:	1dfb      	adds	r3, r7, #7
 8008218:	701a      	strb	r2, [r3, #0]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800821a:	2301      	movs	r3, #1
 800821c:	617b      	str	r3, [r7, #20]
 800821e:	2300      	movs	r3, #0
 8008220:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008222:	1dfb      	adds	r3, r7, #7
 8008224:	781a      	ldrb	r2, [r3, #0]
 8008226:	6939      	ldr	r1, [r7, #16]
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	0018      	movs	r0, r3
 800822c:	f7ff ff75 	bl	800811a <xQueueGenericCreate>
 8008230:	0003      	movs	r3, r0
 8008232:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	0018      	movs	r0, r3
 8008238:	f7ff ffcf 	bl	80081da <prvInitialiseMutex>

		return xNewQueue;
 800823c:	68fb      	ldr	r3, [r7, #12]
	}
 800823e:	0018      	movs	r0, r3
 8008240:	46bd      	mov	sp, r7
 8008242:	b006      	add	sp, #24
 8008244:	bd80      	pop	{r7, pc}

08008246 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8008246:	b580      	push	{r7, lr}
 8008248:	b088      	sub	sp, #32
 800824a:	af02      	add	r7, sp, #8
 800824c:	0002      	movs	r2, r0
 800824e:	6039      	str	r1, [r7, #0]
 8008250:	1dfb      	adds	r3, r7, #7
 8008252:	701a      	strb	r2, [r3, #0]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008254:	2301      	movs	r3, #1
 8008256:	617b      	str	r3, [r7, #20]
 8008258:	2300      	movs	r3, #0
 800825a:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800825c:	683a      	ldr	r2, [r7, #0]
 800825e:	6939      	ldr	r1, [r7, #16]
 8008260:	6978      	ldr	r0, [r7, #20]
 8008262:	1dfb      	adds	r3, r7, #7
 8008264:	781b      	ldrb	r3, [r3, #0]
 8008266:	9300      	str	r3, [sp, #0]
 8008268:	0013      	movs	r3, r2
 800826a:	2200      	movs	r2, #0
 800826c:	f7ff ff04 	bl	8008078 <xQueueGenericCreateStatic>
 8008270:	0003      	movs	r3, r0
 8008272:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	0018      	movs	r0, r3
 8008278:	f7ff ffaf 	bl	80081da <prvInitialiseMutex>

		return xNewQueue;
 800827c:	68fb      	ldr	r3, [r7, #12]
	}
 800827e:	0018      	movs	r0, r3
 8008280:	46bd      	mov	sp, r7
 8008282:	b006      	add	sp, #24
 8008284:	bd80      	pop	{r7, pc}

08008286 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8008286:	b590      	push	{r4, r7, lr}
 8008288:	b085      	sub	sp, #20
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	60bb      	str	r3, [r7, #8]

		configASSERT( pxMutex );
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d102      	bne.n	800829e <xQueueGiveMutexRecursive+0x18>
 8008298:	b672      	cpsid	i
 800829a:	46c0      	nop			@ (mov r8, r8)
 800829c:	e7fd      	b.n	800829a <xQueueGiveMutexRecursive+0x14>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	689c      	ldr	r4, [r3, #8]
 80082a2:	f001 fad3 	bl	800984c <xTaskGetCurrentTaskHandle>
 80082a6:	0003      	movs	r3, r0
 80082a8:	429c      	cmp	r4, r3
 80082aa:	d111      	bne.n	80082d0 <xQueueGiveMutexRecursive+0x4a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	1e5a      	subs	r2, r3, #1
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	68db      	ldr	r3, [r3, #12]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d105      	bne.n	80082ca <xQueueGiveMutexRecursive+0x44>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80082be:	68b8      	ldr	r0, [r7, #8]
 80082c0:	2300      	movs	r3, #0
 80082c2:	2200      	movs	r2, #0
 80082c4:	2100      	movs	r1, #0
 80082c6:	f000 f83b 	bl	8008340 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80082ca:	2301      	movs	r3, #1
 80082cc:	60fb      	str	r3, [r7, #12]
 80082ce:	e001      	b.n	80082d4 <xQueueGiveMutexRecursive+0x4e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80082d0:	2300      	movs	r3, #0
 80082d2:	60fb      	str	r3, [r7, #12]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80082d4:	68fb      	ldr	r3, [r7, #12]
	}
 80082d6:	0018      	movs	r0, r3
 80082d8:	46bd      	mov	sp, r7
 80082da:	b005      	add	sp, #20
 80082dc:	bd90      	pop	{r4, r7, pc}

080082de <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80082de:	b590      	push	{r4, r7, lr}
 80082e0:	b085      	sub	sp, #20
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	6078      	str	r0, [r7, #4]
 80082e6:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	60bb      	str	r3, [r7, #8]

		configASSERT( pxMutex );
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d102      	bne.n	80082f8 <xQueueTakeMutexRecursive+0x1a>
 80082f2:	b672      	cpsid	i
 80082f4:	46c0      	nop			@ (mov r8, r8)
 80082f6:	e7fd      	b.n	80082f4 <xQueueTakeMutexRecursive+0x16>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	689c      	ldr	r4, [r3, #8]
 80082fc:	f001 faa6 	bl	800984c <xTaskGetCurrentTaskHandle>
 8008300:	0003      	movs	r3, r0
 8008302:	429c      	cmp	r4, r3
 8008304:	d107      	bne.n	8008316 <xQueueTakeMutexRecursive+0x38>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	68db      	ldr	r3, [r3, #12]
 800830a:	1c5a      	adds	r2, r3, #1
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8008310:	2301      	movs	r3, #1
 8008312:	60fb      	str	r3, [r7, #12]
 8008314:	e00f      	b.n	8008336 <xQueueTakeMutexRecursive+0x58>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8008316:	683a      	ldr	r2, [r7, #0]
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	0011      	movs	r1, r2
 800831c:	0018      	movs	r0, r3
 800831e:	f000 fa03 	bl	8008728 <xQueueSemaphoreTake>
 8008322:	0003      	movs	r3, r0
 8008324:	60fb      	str	r3, [r7, #12]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d004      	beq.n	8008336 <xQueueTakeMutexRecursive+0x58>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	68db      	ldr	r3, [r3, #12]
 8008330:	1c5a      	adds	r2, r3, #1
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8008336:	68fb      	ldr	r3, [r7, #12]
	}
 8008338:	0018      	movs	r0, r3
 800833a:	46bd      	mov	sp, r7
 800833c:	b005      	add	sp, #20
 800833e:	bd90      	pop	{r4, r7, pc}

08008340 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b08a      	sub	sp, #40	@ 0x28
 8008344:	af00      	add	r7, sp, #0
 8008346:	60f8      	str	r0, [r7, #12]
 8008348:	60b9      	str	r1, [r7, #8]
 800834a:	607a      	str	r2, [r7, #4]
 800834c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800834e:	2300      	movs	r3, #0
 8008350:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8008356:	6a3b      	ldr	r3, [r7, #32]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d102      	bne.n	8008362 <xQueueGenericSend+0x22>
 800835c:	b672      	cpsid	i
 800835e:	46c0      	nop			@ (mov r8, r8)
 8008360:	e7fd      	b.n	800835e <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d103      	bne.n	8008370 <xQueueGenericSend+0x30>
 8008368:	6a3b      	ldr	r3, [r7, #32]
 800836a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800836c:	2b00      	cmp	r3, #0
 800836e:	d101      	bne.n	8008374 <xQueueGenericSend+0x34>
 8008370:	2301      	movs	r3, #1
 8008372:	e000      	b.n	8008376 <xQueueGenericSend+0x36>
 8008374:	2300      	movs	r3, #0
 8008376:	2b00      	cmp	r3, #0
 8008378:	d102      	bne.n	8008380 <xQueueGenericSend+0x40>
 800837a:	b672      	cpsid	i
 800837c:	46c0      	nop			@ (mov r8, r8)
 800837e:	e7fd      	b.n	800837c <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	2b02      	cmp	r3, #2
 8008384:	d103      	bne.n	800838e <xQueueGenericSend+0x4e>
 8008386:	6a3b      	ldr	r3, [r7, #32]
 8008388:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800838a:	2b01      	cmp	r3, #1
 800838c:	d101      	bne.n	8008392 <xQueueGenericSend+0x52>
 800838e:	2301      	movs	r3, #1
 8008390:	e000      	b.n	8008394 <xQueueGenericSend+0x54>
 8008392:	2300      	movs	r3, #0
 8008394:	2b00      	cmp	r3, #0
 8008396:	d102      	bne.n	800839e <xQueueGenericSend+0x5e>
 8008398:	b672      	cpsid	i
 800839a:	46c0      	nop			@ (mov r8, r8)
 800839c:	e7fd      	b.n	800839a <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800839e:	f001 fa63 	bl	8009868 <xTaskGetSchedulerState>
 80083a2:	1e03      	subs	r3, r0, #0
 80083a4:	d102      	bne.n	80083ac <xQueueGenericSend+0x6c>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d101      	bne.n	80083b0 <xQueueGenericSend+0x70>
 80083ac:	2301      	movs	r3, #1
 80083ae:	e000      	b.n	80083b2 <xQueueGenericSend+0x72>
 80083b0:	2300      	movs	r3, #0
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d102      	bne.n	80083bc <xQueueGenericSend+0x7c>
 80083b6:	b672      	cpsid	i
 80083b8:	46c0      	nop			@ (mov r8, r8)
 80083ba:	e7fd      	b.n	80083b8 <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80083bc:	f001 ffc8 	bl	800a350 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80083c0:	6a3b      	ldr	r3, [r7, #32]
 80083c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083c4:	6a3b      	ldr	r3, [r7, #32]
 80083c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083c8:	429a      	cmp	r2, r3
 80083ca:	d302      	bcc.n	80083d2 <xQueueGenericSend+0x92>
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	2b02      	cmp	r3, #2
 80083d0:	d11e      	bne.n	8008410 <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80083d2:	683a      	ldr	r2, [r7, #0]
 80083d4:	68b9      	ldr	r1, [r7, #8]
 80083d6:	6a3b      	ldr	r3, [r7, #32]
 80083d8:	0018      	movs	r0, r3
 80083da:	f000 fafe 	bl	80089da <prvCopyDataToQueue>
 80083de:	0003      	movs	r3, r0
 80083e0:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80083e2:	6a3b      	ldr	r3, [r7, #32]
 80083e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d009      	beq.n	80083fe <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80083ea:	6a3b      	ldr	r3, [r7, #32]
 80083ec:	3324      	adds	r3, #36	@ 0x24
 80083ee:	0018      	movs	r0, r3
 80083f0:	f001 f894 	bl	800951c <xTaskRemoveFromEventList>
 80083f4:	1e03      	subs	r3, r0, #0
 80083f6:	d007      	beq.n	8008408 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80083f8:	f001 ff9a 	bl	800a330 <vPortYield>
 80083fc:	e004      	b.n	8008408 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80083fe:	69fb      	ldr	r3, [r7, #28]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d001      	beq.n	8008408 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008404:	f001 ff94 	bl	800a330 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008408:	f001 ffb4 	bl	800a374 <vPortExitCritical>
				return pdPASS;
 800840c:	2301      	movs	r3, #1
 800840e:	e05b      	b.n	80084c8 <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d103      	bne.n	800841e <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008416:	f001 ffad 	bl	800a374 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800841a:	2300      	movs	r3, #0
 800841c:	e054      	b.n	80084c8 <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 800841e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008420:	2b00      	cmp	r3, #0
 8008422:	d106      	bne.n	8008432 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008424:	2314      	movs	r3, #20
 8008426:	18fb      	adds	r3, r7, r3
 8008428:	0018      	movs	r0, r3
 800842a:	f001 f8d5 	bl	80095d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800842e:	2301      	movs	r3, #1
 8008430:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008432:	f001 ff9f 	bl	800a374 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008436:	f000 fe49 	bl	80090cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800843a:	f001 ff89 	bl	800a350 <vPortEnterCritical>
 800843e:	6a3b      	ldr	r3, [r7, #32]
 8008440:	2244      	movs	r2, #68	@ 0x44
 8008442:	5c9b      	ldrb	r3, [r3, r2]
 8008444:	b25b      	sxtb	r3, r3
 8008446:	3301      	adds	r3, #1
 8008448:	d103      	bne.n	8008452 <xQueueGenericSend+0x112>
 800844a:	6a3b      	ldr	r3, [r7, #32]
 800844c:	2244      	movs	r2, #68	@ 0x44
 800844e:	2100      	movs	r1, #0
 8008450:	5499      	strb	r1, [r3, r2]
 8008452:	6a3b      	ldr	r3, [r7, #32]
 8008454:	2245      	movs	r2, #69	@ 0x45
 8008456:	5c9b      	ldrb	r3, [r3, r2]
 8008458:	b25b      	sxtb	r3, r3
 800845a:	3301      	adds	r3, #1
 800845c:	d103      	bne.n	8008466 <xQueueGenericSend+0x126>
 800845e:	6a3b      	ldr	r3, [r7, #32]
 8008460:	2245      	movs	r2, #69	@ 0x45
 8008462:	2100      	movs	r1, #0
 8008464:	5499      	strb	r1, [r3, r2]
 8008466:	f001 ff85 	bl	800a374 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800846a:	1d3a      	adds	r2, r7, #4
 800846c:	2314      	movs	r3, #20
 800846e:	18fb      	adds	r3, r7, r3
 8008470:	0011      	movs	r1, r2
 8008472:	0018      	movs	r0, r3
 8008474:	f001 f8c4 	bl	8009600 <xTaskCheckForTimeOut>
 8008478:	1e03      	subs	r3, r0, #0
 800847a:	d11e      	bne.n	80084ba <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800847c:	6a3b      	ldr	r3, [r7, #32]
 800847e:	0018      	movs	r0, r3
 8008480:	f000 fbb0 	bl	8008be4 <prvIsQueueFull>
 8008484:	1e03      	subs	r3, r0, #0
 8008486:	d011      	beq.n	80084ac <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008488:	6a3b      	ldr	r3, [r7, #32]
 800848a:	3310      	adds	r3, #16
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	0011      	movs	r1, r2
 8008490:	0018      	movs	r0, r3
 8008492:	f000 fffb 	bl	800948c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008496:	6a3b      	ldr	r3, [r7, #32]
 8008498:	0018      	movs	r0, r3
 800849a:	f000 fb2f 	bl	8008afc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800849e:	f000 fe21 	bl	80090e4 <xTaskResumeAll>
 80084a2:	1e03      	subs	r3, r0, #0
 80084a4:	d18a      	bne.n	80083bc <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 80084a6:	f001 ff43 	bl	800a330 <vPortYield>
 80084aa:	e787      	b.n	80083bc <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80084ac:	6a3b      	ldr	r3, [r7, #32]
 80084ae:	0018      	movs	r0, r3
 80084b0:	f000 fb24 	bl	8008afc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80084b4:	f000 fe16 	bl	80090e4 <xTaskResumeAll>
 80084b8:	e780      	b.n	80083bc <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80084ba:	6a3b      	ldr	r3, [r7, #32]
 80084bc:	0018      	movs	r0, r3
 80084be:	f000 fb1d 	bl	8008afc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80084c2:	f000 fe0f 	bl	80090e4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80084c6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80084c8:	0018      	movs	r0, r3
 80084ca:	46bd      	mov	sp, r7
 80084cc:	b00a      	add	sp, #40	@ 0x28
 80084ce:	bd80      	pop	{r7, pc}

080084d0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80084d0:	b590      	push	{r4, r7, lr}
 80084d2:	b089      	sub	sp, #36	@ 0x24
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	60f8      	str	r0, [r7, #12]
 80084d8:	60b9      	str	r1, [r7, #8]
 80084da:	607a      	str	r2, [r7, #4]
 80084dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 80084e2:	69bb      	ldr	r3, [r7, #24]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d102      	bne.n	80084ee <xQueueGenericSendFromISR+0x1e>
 80084e8:	b672      	cpsid	i
 80084ea:	46c0      	nop			@ (mov r8, r8)
 80084ec:	e7fd      	b.n	80084ea <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d103      	bne.n	80084fc <xQueueGenericSendFromISR+0x2c>
 80084f4:	69bb      	ldr	r3, [r7, #24]
 80084f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d101      	bne.n	8008500 <xQueueGenericSendFromISR+0x30>
 80084fc:	2301      	movs	r3, #1
 80084fe:	e000      	b.n	8008502 <xQueueGenericSendFromISR+0x32>
 8008500:	2300      	movs	r3, #0
 8008502:	2b00      	cmp	r3, #0
 8008504:	d102      	bne.n	800850c <xQueueGenericSendFromISR+0x3c>
 8008506:	b672      	cpsid	i
 8008508:	46c0      	nop			@ (mov r8, r8)
 800850a:	e7fd      	b.n	8008508 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	2b02      	cmp	r3, #2
 8008510:	d103      	bne.n	800851a <xQueueGenericSendFromISR+0x4a>
 8008512:	69bb      	ldr	r3, [r7, #24]
 8008514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008516:	2b01      	cmp	r3, #1
 8008518:	d101      	bne.n	800851e <xQueueGenericSendFromISR+0x4e>
 800851a:	2301      	movs	r3, #1
 800851c:	e000      	b.n	8008520 <xQueueGenericSendFromISR+0x50>
 800851e:	2300      	movs	r3, #0
 8008520:	2b00      	cmp	r3, #0
 8008522:	d102      	bne.n	800852a <xQueueGenericSendFromISR+0x5a>
 8008524:	b672      	cpsid	i
 8008526:	46c0      	nop			@ (mov r8, r8)
 8008528:	e7fd      	b.n	8008526 <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800852a:	f001 ff3b 	bl	800a3a4 <ulSetInterruptMaskFromISR>
 800852e:	0003      	movs	r3, r0
 8008530:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008532:	69bb      	ldr	r3, [r7, #24]
 8008534:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008536:	69bb      	ldr	r3, [r7, #24]
 8008538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800853a:	429a      	cmp	r2, r3
 800853c:	d302      	bcc.n	8008544 <xQueueGenericSendFromISR+0x74>
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	2b02      	cmp	r3, #2
 8008542:	d12e      	bne.n	80085a2 <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008544:	2413      	movs	r4, #19
 8008546:	193b      	adds	r3, r7, r4
 8008548:	69ba      	ldr	r2, [r7, #24]
 800854a:	2145      	movs	r1, #69	@ 0x45
 800854c:	5c52      	ldrb	r2, [r2, r1]
 800854e:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008550:	683a      	ldr	r2, [r7, #0]
 8008552:	68b9      	ldr	r1, [r7, #8]
 8008554:	69bb      	ldr	r3, [r7, #24]
 8008556:	0018      	movs	r0, r3
 8008558:	f000 fa3f 	bl	80089da <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800855c:	193b      	adds	r3, r7, r4
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	b25b      	sxtb	r3, r3
 8008562:	3301      	adds	r3, #1
 8008564:	d111      	bne.n	800858a <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008566:	69bb      	ldr	r3, [r7, #24]
 8008568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800856a:	2b00      	cmp	r3, #0
 800856c:	d016      	beq.n	800859c <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	3324      	adds	r3, #36	@ 0x24
 8008572:	0018      	movs	r0, r3
 8008574:	f000 ffd2 	bl	800951c <xTaskRemoveFromEventList>
 8008578:	1e03      	subs	r3, r0, #0
 800857a:	d00f      	beq.n	800859c <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d00c      	beq.n	800859c <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2201      	movs	r2, #1
 8008586:	601a      	str	r2, [r3, #0]
 8008588:	e008      	b.n	800859c <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800858a:	2313      	movs	r3, #19
 800858c:	18fb      	adds	r3, r7, r3
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	3301      	adds	r3, #1
 8008592:	b2db      	uxtb	r3, r3
 8008594:	b259      	sxtb	r1, r3
 8008596:	69bb      	ldr	r3, [r7, #24]
 8008598:	2245      	movs	r2, #69	@ 0x45
 800859a:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800859c:	2301      	movs	r3, #1
 800859e:	61fb      	str	r3, [r7, #28]
		{
 80085a0:	e001      	b.n	80085a6 <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80085a2:	2300      	movs	r3, #0
 80085a4:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	0018      	movs	r0, r3
 80085aa:	f001 ff01 	bl	800a3b0 <vClearInterruptMaskFromISR>

	return xReturn;
 80085ae:	69fb      	ldr	r3, [r7, #28]
}
 80085b0:	0018      	movs	r0, r3
 80085b2:	46bd      	mov	sp, r7
 80085b4:	b009      	add	sp, #36	@ 0x24
 80085b6:	bd90      	pop	{r4, r7, pc}

080085b8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b08a      	sub	sp, #40	@ 0x28
 80085bc:	af00      	add	r7, sp, #0
 80085be:	60f8      	str	r0, [r7, #12]
 80085c0:	60b9      	str	r1, [r7, #8]
 80085c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80085c4:	2300      	movs	r3, #0
 80085c6:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80085cc:	6a3b      	ldr	r3, [r7, #32]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d102      	bne.n	80085d8 <xQueueReceive+0x20>
 80085d2:	b672      	cpsid	i
 80085d4:	46c0      	nop			@ (mov r8, r8)
 80085d6:	e7fd      	b.n	80085d4 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d103      	bne.n	80085e6 <xQueueReceive+0x2e>
 80085de:	6a3b      	ldr	r3, [r7, #32]
 80085e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d101      	bne.n	80085ea <xQueueReceive+0x32>
 80085e6:	2301      	movs	r3, #1
 80085e8:	e000      	b.n	80085ec <xQueueReceive+0x34>
 80085ea:	2300      	movs	r3, #0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d102      	bne.n	80085f6 <xQueueReceive+0x3e>
 80085f0:	b672      	cpsid	i
 80085f2:	46c0      	nop			@ (mov r8, r8)
 80085f4:	e7fd      	b.n	80085f2 <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80085f6:	f001 f937 	bl	8009868 <xTaskGetSchedulerState>
 80085fa:	1e03      	subs	r3, r0, #0
 80085fc:	d102      	bne.n	8008604 <xQueueReceive+0x4c>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d101      	bne.n	8008608 <xQueueReceive+0x50>
 8008604:	2301      	movs	r3, #1
 8008606:	e000      	b.n	800860a <xQueueReceive+0x52>
 8008608:	2300      	movs	r3, #0
 800860a:	2b00      	cmp	r3, #0
 800860c:	d102      	bne.n	8008614 <xQueueReceive+0x5c>
 800860e:	b672      	cpsid	i
 8008610:	46c0      	nop			@ (mov r8, r8)
 8008612:	e7fd      	b.n	8008610 <xQueueReceive+0x58>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008614:	f001 fe9c 	bl	800a350 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008618:	6a3b      	ldr	r3, [r7, #32]
 800861a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800861c:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800861e:	69fb      	ldr	r3, [r7, #28]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d01a      	beq.n	800865a <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008624:	68ba      	ldr	r2, [r7, #8]
 8008626:	6a3b      	ldr	r3, [r7, #32]
 8008628:	0011      	movs	r1, r2
 800862a:	0018      	movs	r0, r3
 800862c:	f000 fa40 	bl	8008ab0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008630:	69fb      	ldr	r3, [r7, #28]
 8008632:	1e5a      	subs	r2, r3, #1
 8008634:	6a3b      	ldr	r3, [r7, #32]
 8008636:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008638:	6a3b      	ldr	r3, [r7, #32]
 800863a:	691b      	ldr	r3, [r3, #16]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d008      	beq.n	8008652 <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008640:	6a3b      	ldr	r3, [r7, #32]
 8008642:	3310      	adds	r3, #16
 8008644:	0018      	movs	r0, r3
 8008646:	f000 ff69 	bl	800951c <xTaskRemoveFromEventList>
 800864a:	1e03      	subs	r3, r0, #0
 800864c:	d001      	beq.n	8008652 <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800864e:	f001 fe6f 	bl	800a330 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008652:	f001 fe8f 	bl	800a374 <vPortExitCritical>
				return pdPASS;
 8008656:	2301      	movs	r3, #1
 8008658:	e062      	b.n	8008720 <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d103      	bne.n	8008668 <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008660:	f001 fe88 	bl	800a374 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008664:	2300      	movs	r3, #0
 8008666:	e05b      	b.n	8008720 <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800866a:	2b00      	cmp	r3, #0
 800866c:	d106      	bne.n	800867c <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800866e:	2314      	movs	r3, #20
 8008670:	18fb      	adds	r3, r7, r3
 8008672:	0018      	movs	r0, r3
 8008674:	f000 ffb0 	bl	80095d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008678:	2301      	movs	r3, #1
 800867a:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800867c:	f001 fe7a 	bl	800a374 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008680:	f000 fd24 	bl	80090cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008684:	f001 fe64 	bl	800a350 <vPortEnterCritical>
 8008688:	6a3b      	ldr	r3, [r7, #32]
 800868a:	2244      	movs	r2, #68	@ 0x44
 800868c:	5c9b      	ldrb	r3, [r3, r2]
 800868e:	b25b      	sxtb	r3, r3
 8008690:	3301      	adds	r3, #1
 8008692:	d103      	bne.n	800869c <xQueueReceive+0xe4>
 8008694:	6a3b      	ldr	r3, [r7, #32]
 8008696:	2244      	movs	r2, #68	@ 0x44
 8008698:	2100      	movs	r1, #0
 800869a:	5499      	strb	r1, [r3, r2]
 800869c:	6a3b      	ldr	r3, [r7, #32]
 800869e:	2245      	movs	r2, #69	@ 0x45
 80086a0:	5c9b      	ldrb	r3, [r3, r2]
 80086a2:	b25b      	sxtb	r3, r3
 80086a4:	3301      	adds	r3, #1
 80086a6:	d103      	bne.n	80086b0 <xQueueReceive+0xf8>
 80086a8:	6a3b      	ldr	r3, [r7, #32]
 80086aa:	2245      	movs	r2, #69	@ 0x45
 80086ac:	2100      	movs	r1, #0
 80086ae:	5499      	strb	r1, [r3, r2]
 80086b0:	f001 fe60 	bl	800a374 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80086b4:	1d3a      	adds	r2, r7, #4
 80086b6:	2314      	movs	r3, #20
 80086b8:	18fb      	adds	r3, r7, r3
 80086ba:	0011      	movs	r1, r2
 80086bc:	0018      	movs	r0, r3
 80086be:	f000 ff9f 	bl	8009600 <xTaskCheckForTimeOut>
 80086c2:	1e03      	subs	r3, r0, #0
 80086c4:	d11e      	bne.n	8008704 <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80086c6:	6a3b      	ldr	r3, [r7, #32]
 80086c8:	0018      	movs	r0, r3
 80086ca:	f000 fa75 	bl	8008bb8 <prvIsQueueEmpty>
 80086ce:	1e03      	subs	r3, r0, #0
 80086d0:	d011      	beq.n	80086f6 <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80086d2:	6a3b      	ldr	r3, [r7, #32]
 80086d4:	3324      	adds	r3, #36	@ 0x24
 80086d6:	687a      	ldr	r2, [r7, #4]
 80086d8:	0011      	movs	r1, r2
 80086da:	0018      	movs	r0, r3
 80086dc:	f000 fed6 	bl	800948c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80086e0:	6a3b      	ldr	r3, [r7, #32]
 80086e2:	0018      	movs	r0, r3
 80086e4:	f000 fa0a 	bl	8008afc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80086e8:	f000 fcfc 	bl	80090e4 <xTaskResumeAll>
 80086ec:	1e03      	subs	r3, r0, #0
 80086ee:	d191      	bne.n	8008614 <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 80086f0:	f001 fe1e 	bl	800a330 <vPortYield>
 80086f4:	e78e      	b.n	8008614 <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80086f6:	6a3b      	ldr	r3, [r7, #32]
 80086f8:	0018      	movs	r0, r3
 80086fa:	f000 f9ff 	bl	8008afc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80086fe:	f000 fcf1 	bl	80090e4 <xTaskResumeAll>
 8008702:	e787      	b.n	8008614 <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008704:	6a3b      	ldr	r3, [r7, #32]
 8008706:	0018      	movs	r0, r3
 8008708:	f000 f9f8 	bl	8008afc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800870c:	f000 fcea 	bl	80090e4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008710:	6a3b      	ldr	r3, [r7, #32]
 8008712:	0018      	movs	r0, r3
 8008714:	f000 fa50 	bl	8008bb8 <prvIsQueueEmpty>
 8008718:	1e03      	subs	r3, r0, #0
 800871a:	d100      	bne.n	800871e <xQueueReceive+0x166>
 800871c:	e77a      	b.n	8008614 <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800871e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008720:	0018      	movs	r0, r3
 8008722:	46bd      	mov	sp, r7
 8008724:	b00a      	add	sp, #40	@ 0x28
 8008726:	bd80      	pop	{r7, pc}

08008728 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b08a      	sub	sp, #40	@ 0x28
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
 8008730:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008732:	2300      	movs	r3, #0
 8008734:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800873a:	2300      	movs	r3, #0
 800873c:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800873e:	69fb      	ldr	r3, [r7, #28]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d102      	bne.n	800874a <xQueueSemaphoreTake+0x22>
 8008744:	b672      	cpsid	i
 8008746:	46c0      	nop			@ (mov r8, r8)
 8008748:	e7fd      	b.n	8008746 <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800874a:	69fb      	ldr	r3, [r7, #28]
 800874c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800874e:	2b00      	cmp	r3, #0
 8008750:	d002      	beq.n	8008758 <xQueueSemaphoreTake+0x30>
 8008752:	b672      	cpsid	i
 8008754:	46c0      	nop			@ (mov r8, r8)
 8008756:	e7fd      	b.n	8008754 <xQueueSemaphoreTake+0x2c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008758:	f001 f886 	bl	8009868 <xTaskGetSchedulerState>
 800875c:	1e03      	subs	r3, r0, #0
 800875e:	d102      	bne.n	8008766 <xQueueSemaphoreTake+0x3e>
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d101      	bne.n	800876a <xQueueSemaphoreTake+0x42>
 8008766:	2301      	movs	r3, #1
 8008768:	e000      	b.n	800876c <xQueueSemaphoreTake+0x44>
 800876a:	2300      	movs	r3, #0
 800876c:	2b00      	cmp	r3, #0
 800876e:	d102      	bne.n	8008776 <xQueueSemaphoreTake+0x4e>
 8008770:	b672      	cpsid	i
 8008772:	46c0      	nop			@ (mov r8, r8)
 8008774:	e7fd      	b.n	8008772 <xQueueSemaphoreTake+0x4a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008776:	f001 fdeb 	bl	800a350 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800877a:	69fb      	ldr	r3, [r7, #28]
 800877c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800877e:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008780:	69bb      	ldr	r3, [r7, #24]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d01d      	beq.n	80087c2 <xQueueSemaphoreTake+0x9a>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008786:	69bb      	ldr	r3, [r7, #24]
 8008788:	1e5a      	subs	r2, r3, #1
 800878a:	69fb      	ldr	r3, [r7, #28]
 800878c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800878e:	69fb      	ldr	r3, [r7, #28]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d104      	bne.n	80087a0 <xQueueSemaphoreTake+0x78>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008796:	f001 f9bb 	bl	8009b10 <pvTaskIncrementMutexHeldCount>
 800879a:	0002      	movs	r2, r0
 800879c:	69fb      	ldr	r3, [r7, #28]
 800879e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80087a0:	69fb      	ldr	r3, [r7, #28]
 80087a2:	691b      	ldr	r3, [r3, #16]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d008      	beq.n	80087ba <xQueueSemaphoreTake+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80087a8:	69fb      	ldr	r3, [r7, #28]
 80087aa:	3310      	adds	r3, #16
 80087ac:	0018      	movs	r0, r3
 80087ae:	f000 feb5 	bl	800951c <xTaskRemoveFromEventList>
 80087b2:	1e03      	subs	r3, r0, #0
 80087b4:	d001      	beq.n	80087ba <xQueueSemaphoreTake+0x92>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80087b6:	f001 fdbb 	bl	800a330 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80087ba:	f001 fddb 	bl	800a374 <vPortExitCritical>
				return pdPASS;
 80087be:	2301      	movs	r3, #1
 80087c0:	e08c      	b.n	80088dc <xQueueSemaphoreTake+0x1b4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d109      	bne.n	80087dc <xQueueSemaphoreTake+0xb4>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80087c8:	6a3b      	ldr	r3, [r7, #32]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d002      	beq.n	80087d4 <xQueueSemaphoreTake+0xac>
 80087ce:	b672      	cpsid	i
 80087d0:	46c0      	nop			@ (mov r8, r8)
 80087d2:	e7fd      	b.n	80087d0 <xQueueSemaphoreTake+0xa8>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80087d4:	f001 fdce 	bl	800a374 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80087d8:	2300      	movs	r3, #0
 80087da:	e07f      	b.n	80088dc <xQueueSemaphoreTake+0x1b4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80087dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d106      	bne.n	80087f0 <xQueueSemaphoreTake+0xc8>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80087e2:	230c      	movs	r3, #12
 80087e4:	18fb      	adds	r3, r7, r3
 80087e6:	0018      	movs	r0, r3
 80087e8:	f000 fef6 	bl	80095d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80087ec:	2301      	movs	r3, #1
 80087ee:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80087f0:	f001 fdc0 	bl	800a374 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80087f4:	f000 fc6a 	bl	80090cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80087f8:	f001 fdaa 	bl	800a350 <vPortEnterCritical>
 80087fc:	69fb      	ldr	r3, [r7, #28]
 80087fe:	2244      	movs	r2, #68	@ 0x44
 8008800:	5c9b      	ldrb	r3, [r3, r2]
 8008802:	b25b      	sxtb	r3, r3
 8008804:	3301      	adds	r3, #1
 8008806:	d103      	bne.n	8008810 <xQueueSemaphoreTake+0xe8>
 8008808:	69fb      	ldr	r3, [r7, #28]
 800880a:	2244      	movs	r2, #68	@ 0x44
 800880c:	2100      	movs	r1, #0
 800880e:	5499      	strb	r1, [r3, r2]
 8008810:	69fb      	ldr	r3, [r7, #28]
 8008812:	2245      	movs	r2, #69	@ 0x45
 8008814:	5c9b      	ldrb	r3, [r3, r2]
 8008816:	b25b      	sxtb	r3, r3
 8008818:	3301      	adds	r3, #1
 800881a:	d103      	bne.n	8008824 <xQueueSemaphoreTake+0xfc>
 800881c:	69fb      	ldr	r3, [r7, #28]
 800881e:	2245      	movs	r2, #69	@ 0x45
 8008820:	2100      	movs	r1, #0
 8008822:	5499      	strb	r1, [r3, r2]
 8008824:	f001 fda6 	bl	800a374 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008828:	003a      	movs	r2, r7
 800882a:	230c      	movs	r3, #12
 800882c:	18fb      	adds	r3, r7, r3
 800882e:	0011      	movs	r1, r2
 8008830:	0018      	movs	r0, r3
 8008832:	f000 fee5 	bl	8009600 <xTaskCheckForTimeOut>
 8008836:	1e03      	subs	r3, r0, #0
 8008838:	d12e      	bne.n	8008898 <xQueueSemaphoreTake+0x170>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800883a:	69fb      	ldr	r3, [r7, #28]
 800883c:	0018      	movs	r0, r3
 800883e:	f000 f9bb 	bl	8008bb8 <prvIsQueueEmpty>
 8008842:	1e03      	subs	r3, r0, #0
 8008844:	d021      	beq.n	800888a <xQueueSemaphoreTake+0x162>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008846:	69fb      	ldr	r3, [r7, #28]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d10a      	bne.n	8008864 <xQueueSemaphoreTake+0x13c>
					{
						taskENTER_CRITICAL();
 800884e:	f001 fd7f 	bl	800a350 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008852:	69fb      	ldr	r3, [r7, #28]
 8008854:	689b      	ldr	r3, [r3, #8]
 8008856:	0018      	movs	r0, r3
 8008858:	f001 f822 	bl	80098a0 <xTaskPriorityInherit>
 800885c:	0003      	movs	r3, r0
 800885e:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 8008860:	f001 fd88 	bl	800a374 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008864:	69fb      	ldr	r3, [r7, #28]
 8008866:	3324      	adds	r3, #36	@ 0x24
 8008868:	683a      	ldr	r2, [r7, #0]
 800886a:	0011      	movs	r1, r2
 800886c:	0018      	movs	r0, r3
 800886e:	f000 fe0d 	bl	800948c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008872:	69fb      	ldr	r3, [r7, #28]
 8008874:	0018      	movs	r0, r3
 8008876:	f000 f941 	bl	8008afc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800887a:	f000 fc33 	bl	80090e4 <xTaskResumeAll>
 800887e:	1e03      	subs	r3, r0, #0
 8008880:	d000      	beq.n	8008884 <xQueueSemaphoreTake+0x15c>
 8008882:	e778      	b.n	8008776 <xQueueSemaphoreTake+0x4e>
				{
					portYIELD_WITHIN_API();
 8008884:	f001 fd54 	bl	800a330 <vPortYield>
 8008888:	e775      	b.n	8008776 <xQueueSemaphoreTake+0x4e>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800888a:	69fb      	ldr	r3, [r7, #28]
 800888c:	0018      	movs	r0, r3
 800888e:	f000 f935 	bl	8008afc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008892:	f000 fc27 	bl	80090e4 <xTaskResumeAll>
 8008896:	e76e      	b.n	8008776 <xQueueSemaphoreTake+0x4e>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008898:	69fb      	ldr	r3, [r7, #28]
 800889a:	0018      	movs	r0, r3
 800889c:	f000 f92e 	bl	8008afc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80088a0:	f000 fc20 	bl	80090e4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80088a4:	69fb      	ldr	r3, [r7, #28]
 80088a6:	0018      	movs	r0, r3
 80088a8:	f000 f986 	bl	8008bb8 <prvIsQueueEmpty>
 80088ac:	1e03      	subs	r3, r0, #0
 80088ae:	d100      	bne.n	80088b2 <xQueueSemaphoreTake+0x18a>
 80088b0:	e761      	b.n	8008776 <xQueueSemaphoreTake+0x4e>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80088b2:	6a3b      	ldr	r3, [r7, #32]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d010      	beq.n	80088da <xQueueSemaphoreTake+0x1b2>
					{
						taskENTER_CRITICAL();
 80088b8:	f001 fd4a 	bl	800a350 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80088bc:	69fb      	ldr	r3, [r7, #28]
 80088be:	0018      	movs	r0, r3
 80088c0:	f000 f875 	bl	80089ae <prvGetDisinheritPriorityAfterTimeout>
 80088c4:	0003      	movs	r3, r0
 80088c6:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80088c8:	69fb      	ldr	r3, [r7, #28]
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	697a      	ldr	r2, [r7, #20]
 80088ce:	0011      	movs	r1, r2
 80088d0:	0018      	movs	r0, r3
 80088d2:	f001 f8ab 	bl	8009a2c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80088d6:	f001 fd4d 	bl	800a374 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80088da:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80088dc:	0018      	movs	r0, r3
 80088de:	46bd      	mov	sp, r7
 80088e0:	b00a      	add	sp, #40	@ 0x28
 80088e2:	bd80      	pop	{r7, pc}

080088e4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80088e4:	b590      	push	{r4, r7, lr}
 80088e6:	b08b      	sub	sp, #44	@ 0x2c
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	60f8      	str	r0, [r7, #12]
 80088ec:	60b9      	str	r1, [r7, #8]
 80088ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80088f4:	6a3b      	ldr	r3, [r7, #32]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d102      	bne.n	8008900 <xQueueReceiveFromISR+0x1c>
 80088fa:	b672      	cpsid	i
 80088fc:	46c0      	nop			@ (mov r8, r8)
 80088fe:	e7fd      	b.n	80088fc <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d103      	bne.n	800890e <xQueueReceiveFromISR+0x2a>
 8008906:	6a3b      	ldr	r3, [r7, #32]
 8008908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800890a:	2b00      	cmp	r3, #0
 800890c:	d101      	bne.n	8008912 <xQueueReceiveFromISR+0x2e>
 800890e:	2301      	movs	r3, #1
 8008910:	e000      	b.n	8008914 <xQueueReceiveFromISR+0x30>
 8008912:	2300      	movs	r3, #0
 8008914:	2b00      	cmp	r3, #0
 8008916:	d102      	bne.n	800891e <xQueueReceiveFromISR+0x3a>
 8008918:	b672      	cpsid	i
 800891a:	46c0      	nop			@ (mov r8, r8)
 800891c:	e7fd      	b.n	800891a <xQueueReceiveFromISR+0x36>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800891e:	f001 fd41 	bl	800a3a4 <ulSetInterruptMaskFromISR>
 8008922:	0003      	movs	r3, r0
 8008924:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008926:	6a3b      	ldr	r3, [r7, #32]
 8008928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800892a:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800892c:	69bb      	ldr	r3, [r7, #24]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d032      	beq.n	8008998 <xQueueReceiveFromISR+0xb4>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008932:	2417      	movs	r4, #23
 8008934:	193b      	adds	r3, r7, r4
 8008936:	6a3a      	ldr	r2, [r7, #32]
 8008938:	2144      	movs	r1, #68	@ 0x44
 800893a:	5c52      	ldrb	r2, [r2, r1]
 800893c:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800893e:	68ba      	ldr	r2, [r7, #8]
 8008940:	6a3b      	ldr	r3, [r7, #32]
 8008942:	0011      	movs	r1, r2
 8008944:	0018      	movs	r0, r3
 8008946:	f000 f8b3 	bl	8008ab0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800894a:	69bb      	ldr	r3, [r7, #24]
 800894c:	1e5a      	subs	r2, r3, #1
 800894e:	6a3b      	ldr	r3, [r7, #32]
 8008950:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008952:	193b      	adds	r3, r7, r4
 8008954:	781b      	ldrb	r3, [r3, #0]
 8008956:	b25b      	sxtb	r3, r3
 8008958:	3301      	adds	r3, #1
 800895a:	d111      	bne.n	8008980 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800895c:	6a3b      	ldr	r3, [r7, #32]
 800895e:	691b      	ldr	r3, [r3, #16]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d016      	beq.n	8008992 <xQueueReceiveFromISR+0xae>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008964:	6a3b      	ldr	r3, [r7, #32]
 8008966:	3310      	adds	r3, #16
 8008968:	0018      	movs	r0, r3
 800896a:	f000 fdd7 	bl	800951c <xTaskRemoveFromEventList>
 800896e:	1e03      	subs	r3, r0, #0
 8008970:	d00f      	beq.n	8008992 <xQueueReceiveFromISR+0xae>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d00c      	beq.n	8008992 <xQueueReceiveFromISR+0xae>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2201      	movs	r2, #1
 800897c:	601a      	str	r2, [r3, #0]
 800897e:	e008      	b.n	8008992 <xQueueReceiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008980:	2317      	movs	r3, #23
 8008982:	18fb      	adds	r3, r7, r3
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	3301      	adds	r3, #1
 8008988:	b2db      	uxtb	r3, r3
 800898a:	b259      	sxtb	r1, r3
 800898c:	6a3b      	ldr	r3, [r7, #32]
 800898e:	2244      	movs	r2, #68	@ 0x44
 8008990:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8008992:	2301      	movs	r3, #1
 8008994:	627b      	str	r3, [r7, #36]	@ 0x24
 8008996:	e001      	b.n	800899c <xQueueReceiveFromISR+0xb8>
		}
		else
		{
			xReturn = pdFAIL;
 8008998:	2300      	movs	r3, #0
 800899a:	627b      	str	r3, [r7, #36]	@ 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800899c:	69fb      	ldr	r3, [r7, #28]
 800899e:	0018      	movs	r0, r3
 80089a0:	f001 fd06 	bl	800a3b0 <vClearInterruptMaskFromISR>

	return xReturn;
 80089a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80089a6:	0018      	movs	r0, r3
 80089a8:	46bd      	mov	sp, r7
 80089aa:	b00b      	add	sp, #44	@ 0x2c
 80089ac:	bd90      	pop	{r4, r7, pc}

080089ae <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80089ae:	b580      	push	{r7, lr}
 80089b0:	b084      	sub	sp, #16
 80089b2:	af00      	add	r7, sp, #0
 80089b4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d006      	beq.n	80089cc <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	2207      	movs	r2, #7
 80089c6:	1ad3      	subs	r3, r2, r3
 80089c8:	60fb      	str	r3, [r7, #12]
 80089ca:	e001      	b.n	80089d0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80089cc:	2300      	movs	r3, #0
 80089ce:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80089d0:	68fb      	ldr	r3, [r7, #12]
	}
 80089d2:	0018      	movs	r0, r3
 80089d4:	46bd      	mov	sp, r7
 80089d6:	b004      	add	sp, #16
 80089d8:	bd80      	pop	{r7, pc}

080089da <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80089da:	b580      	push	{r7, lr}
 80089dc:	b086      	sub	sp, #24
 80089de:	af00      	add	r7, sp, #0
 80089e0:	60f8      	str	r0, [r7, #12]
 80089e2:	60b9      	str	r1, [r7, #8]
 80089e4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80089e6:	2300      	movs	r3, #0
 80089e8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089ee:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d10e      	bne.n	8008a16 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d14e      	bne.n	8008a9e <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	689b      	ldr	r3, [r3, #8]
 8008a04:	0018      	movs	r0, r3
 8008a06:	f000 ffb3 	bl	8009970 <xTaskPriorityDisinherit>
 8008a0a:	0003      	movs	r3, r0
 8008a0c:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2200      	movs	r2, #0
 8008a12:	609a      	str	r2, [r3, #8]
 8008a14:	e043      	b.n	8008a9e <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d119      	bne.n	8008a50 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	6858      	ldr	r0, [r3, #4]
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	0019      	movs	r1, r3
 8008a28:	f002 fd16 	bl	800b458 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	685a      	ldr	r2, [r3, #4]
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a34:	18d2      	adds	r2, r2, r3
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	685a      	ldr	r2, [r3, #4]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	429a      	cmp	r2, r3
 8008a44:	d32b      	bcc.n	8008a9e <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	605a      	str	r2, [r3, #4]
 8008a4e:	e026      	b.n	8008a9e <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	68d8      	ldr	r0, [r3, #12]
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	0019      	movs	r1, r3
 8008a5c:	f002 fcfc 	bl	800b458 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	68da      	ldr	r2, [r3, #12]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a68:	425b      	negs	r3, r3
 8008a6a:	18d2      	adds	r2, r2, r3
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	68da      	ldr	r2, [r3, #12]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	429a      	cmp	r2, r3
 8008a7a:	d207      	bcs.n	8008a8c <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	689a      	ldr	r2, [r3, #8]
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a84:	425b      	negs	r3, r3
 8008a86:	18d2      	adds	r2, r2, r3
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2b02      	cmp	r3, #2
 8008a90:	d105      	bne.n	8008a9e <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008a92:	693b      	ldr	r3, [r7, #16]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d002      	beq.n	8008a9e <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	3b01      	subs	r3, #1
 8008a9c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	1c5a      	adds	r2, r3, #1
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008aa6:	697b      	ldr	r3, [r7, #20]
}
 8008aa8:	0018      	movs	r0, r3
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	b006      	add	sp, #24
 8008aae:	bd80      	pop	{r7, pc}

08008ab0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b082      	sub	sp, #8
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
 8008ab8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d018      	beq.n	8008af4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	68da      	ldr	r2, [r3, #12]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aca:	18d2      	adds	r2, r2, r3
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	68da      	ldr	r2, [r3, #12]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	689b      	ldr	r3, [r3, #8]
 8008ad8:	429a      	cmp	r2, r3
 8008ada:	d303      	bcc.n	8008ae4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681a      	ldr	r2, [r3, #0]
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	68d9      	ldr	r1, [r3, #12]
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	0018      	movs	r0, r3
 8008af0:	f002 fcb2 	bl	800b458 <memcpy>
	}
}
 8008af4:	46c0      	nop			@ (mov r8, r8)
 8008af6:	46bd      	mov	sp, r7
 8008af8:	b002      	add	sp, #8
 8008afa:	bd80      	pop	{r7, pc}

08008afc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b084      	sub	sp, #16
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008b04:	f001 fc24 	bl	800a350 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008b08:	230f      	movs	r3, #15
 8008b0a:	18fb      	adds	r3, r7, r3
 8008b0c:	687a      	ldr	r2, [r7, #4]
 8008b0e:	2145      	movs	r1, #69	@ 0x45
 8008b10:	5c52      	ldrb	r2, [r2, r1]
 8008b12:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b14:	e013      	b.n	8008b3e <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d016      	beq.n	8008b4c <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	3324      	adds	r3, #36	@ 0x24
 8008b22:	0018      	movs	r0, r3
 8008b24:	f000 fcfa 	bl	800951c <xTaskRemoveFromEventList>
 8008b28:	1e03      	subs	r3, r0, #0
 8008b2a:	d001      	beq.n	8008b30 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008b2c:	f000 fdba 	bl	80096a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008b30:	210f      	movs	r1, #15
 8008b32:	187b      	adds	r3, r7, r1
 8008b34:	781b      	ldrb	r3, [r3, #0]
 8008b36:	3b01      	subs	r3, #1
 8008b38:	b2da      	uxtb	r2, r3
 8008b3a:	187b      	adds	r3, r7, r1
 8008b3c:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b3e:	230f      	movs	r3, #15
 8008b40:	18fb      	adds	r3, r7, r3
 8008b42:	781b      	ldrb	r3, [r3, #0]
 8008b44:	b25b      	sxtb	r3, r3
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	dce5      	bgt.n	8008b16 <prvUnlockQueue+0x1a>
 8008b4a:	e000      	b.n	8008b4e <prvUnlockQueue+0x52>
					break;
 8008b4c:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2245      	movs	r2, #69	@ 0x45
 8008b52:	21ff      	movs	r1, #255	@ 0xff
 8008b54:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8008b56:	f001 fc0d 	bl	800a374 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008b5a:	f001 fbf9 	bl	800a350 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008b5e:	230e      	movs	r3, #14
 8008b60:	18fb      	adds	r3, r7, r3
 8008b62:	687a      	ldr	r2, [r7, #4]
 8008b64:	2144      	movs	r1, #68	@ 0x44
 8008b66:	5c52      	ldrb	r2, [r2, r1]
 8008b68:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b6a:	e013      	b.n	8008b94 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	691b      	ldr	r3, [r3, #16]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d016      	beq.n	8008ba2 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	3310      	adds	r3, #16
 8008b78:	0018      	movs	r0, r3
 8008b7a:	f000 fccf 	bl	800951c <xTaskRemoveFromEventList>
 8008b7e:	1e03      	subs	r3, r0, #0
 8008b80:	d001      	beq.n	8008b86 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8008b82:	f000 fd8f 	bl	80096a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008b86:	210e      	movs	r1, #14
 8008b88:	187b      	adds	r3, r7, r1
 8008b8a:	781b      	ldrb	r3, [r3, #0]
 8008b8c:	3b01      	subs	r3, #1
 8008b8e:	b2da      	uxtb	r2, r3
 8008b90:	187b      	adds	r3, r7, r1
 8008b92:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b94:	230e      	movs	r3, #14
 8008b96:	18fb      	adds	r3, r7, r3
 8008b98:	781b      	ldrb	r3, [r3, #0]
 8008b9a:	b25b      	sxtb	r3, r3
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	dce5      	bgt.n	8008b6c <prvUnlockQueue+0x70>
 8008ba0:	e000      	b.n	8008ba4 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8008ba2:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2244      	movs	r2, #68	@ 0x44
 8008ba8:	21ff      	movs	r1, #255	@ 0xff
 8008baa:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8008bac:	f001 fbe2 	bl	800a374 <vPortExitCritical>
}
 8008bb0:	46c0      	nop			@ (mov r8, r8)
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	b004      	add	sp, #16
 8008bb6:	bd80      	pop	{r7, pc}

08008bb8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b084      	sub	sp, #16
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008bc0:	f001 fbc6 	bl	800a350 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d102      	bne.n	8008bd2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	60fb      	str	r3, [r7, #12]
 8008bd0:	e001      	b.n	8008bd6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008bd6:	f001 fbcd 	bl	800a374 <vPortExitCritical>

	return xReturn;
 8008bda:	68fb      	ldr	r3, [r7, #12]
}
 8008bdc:	0018      	movs	r0, r3
 8008bde:	46bd      	mov	sp, r7
 8008be0:	b004      	add	sp, #16
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b084      	sub	sp, #16
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008bec:	f001 fbb0 	bl	800a350 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bf8:	429a      	cmp	r2, r3
 8008bfa:	d102      	bne.n	8008c02 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	60fb      	str	r3, [r7, #12]
 8008c00:	e001      	b.n	8008c06 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008c02:	2300      	movs	r3, #0
 8008c04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c06:	f001 fbb5 	bl	800a374 <vPortExitCritical>

	return xReturn;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
}
 8008c0c:	0018      	movs	r0, r3
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	b004      	add	sp, #16
 8008c12:	bd80      	pop	{r7, pc}

08008c14 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b084      	sub	sp, #16
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c1e:	2300      	movs	r3, #0
 8008c20:	60fb      	str	r3, [r7, #12]
 8008c22:	e015      	b.n	8008c50 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008c24:	4b0e      	ldr	r3, [pc, #56]	@ (8008c60 <vQueueAddToRegistry+0x4c>)
 8008c26:	68fa      	ldr	r2, [r7, #12]
 8008c28:	00d2      	lsls	r2, r2, #3
 8008c2a:	58d3      	ldr	r3, [r2, r3]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d10c      	bne.n	8008c4a <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008c30:	4b0b      	ldr	r3, [pc, #44]	@ (8008c60 <vQueueAddToRegistry+0x4c>)
 8008c32:	68fa      	ldr	r2, [r7, #12]
 8008c34:	00d2      	lsls	r2, r2, #3
 8008c36:	6839      	ldr	r1, [r7, #0]
 8008c38:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008c3a:	4a09      	ldr	r2, [pc, #36]	@ (8008c60 <vQueueAddToRegistry+0x4c>)
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	00db      	lsls	r3, r3, #3
 8008c40:	18d3      	adds	r3, r2, r3
 8008c42:	3304      	adds	r3, #4
 8008c44:	687a      	ldr	r2, [r7, #4]
 8008c46:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008c48:	e006      	b.n	8008c58 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	3301      	adds	r3, #1
 8008c4e:	60fb      	str	r3, [r7, #12]
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2b07      	cmp	r3, #7
 8008c54:	d9e6      	bls.n	8008c24 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008c56:	46c0      	nop			@ (mov r8, r8)
 8008c58:	46c0      	nop			@ (mov r8, r8)
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	b004      	add	sp, #16
 8008c5e:	bd80      	pop	{r7, pc}
 8008c60:	200011dc 	.word	0x200011dc

08008c64 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b086      	sub	sp, #24
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	60f8      	str	r0, [r7, #12]
 8008c6c:	60b9      	str	r1, [r7, #8]
 8008c6e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008c74:	f001 fb6c 	bl	800a350 <vPortEnterCritical>
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	2244      	movs	r2, #68	@ 0x44
 8008c7c:	5c9b      	ldrb	r3, [r3, r2]
 8008c7e:	b25b      	sxtb	r3, r3
 8008c80:	3301      	adds	r3, #1
 8008c82:	d103      	bne.n	8008c8c <vQueueWaitForMessageRestricted+0x28>
 8008c84:	697b      	ldr	r3, [r7, #20]
 8008c86:	2244      	movs	r2, #68	@ 0x44
 8008c88:	2100      	movs	r1, #0
 8008c8a:	5499      	strb	r1, [r3, r2]
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	2245      	movs	r2, #69	@ 0x45
 8008c90:	5c9b      	ldrb	r3, [r3, r2]
 8008c92:	b25b      	sxtb	r3, r3
 8008c94:	3301      	adds	r3, #1
 8008c96:	d103      	bne.n	8008ca0 <vQueueWaitForMessageRestricted+0x3c>
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	2245      	movs	r2, #69	@ 0x45
 8008c9c:	2100      	movs	r1, #0
 8008c9e:	5499      	strb	r1, [r3, r2]
 8008ca0:	f001 fb68 	bl	800a374 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d106      	bne.n	8008cba <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	3324      	adds	r3, #36	@ 0x24
 8008cb0:	687a      	ldr	r2, [r7, #4]
 8008cb2:	68b9      	ldr	r1, [r7, #8]
 8008cb4:	0018      	movs	r0, r3
 8008cb6:	f000 fc09 	bl	80094cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	0018      	movs	r0, r3
 8008cbe:	f7ff ff1d 	bl	8008afc <prvUnlockQueue>
	}
 8008cc2:	46c0      	nop			@ (mov r8, r8)
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	b006      	add	sp, #24
 8008cc8:	bd80      	pop	{r7, pc}

08008cca <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008cca:	b590      	push	{r4, r7, lr}
 8008ccc:	b08d      	sub	sp, #52	@ 0x34
 8008cce:	af04      	add	r7, sp, #16
 8008cd0:	60f8      	str	r0, [r7, #12]
 8008cd2:	60b9      	str	r1, [r7, #8]
 8008cd4:	607a      	str	r2, [r7, #4]
 8008cd6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008cd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d102      	bne.n	8008ce4 <xTaskCreateStatic+0x1a>
 8008cde:	b672      	cpsid	i
 8008ce0:	46c0      	nop			@ (mov r8, r8)
 8008ce2:	e7fd      	b.n	8008ce0 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8008ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d102      	bne.n	8008cf0 <xTaskCreateStatic+0x26>
 8008cea:	b672      	cpsid	i
 8008cec:	46c0      	nop			@ (mov r8, r8)
 8008cee:	e7fd      	b.n	8008cec <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008cf0:	235c      	movs	r3, #92	@ 0x5c
 8008cf2:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	2b5c      	cmp	r3, #92	@ 0x5c
 8008cf8:	d002      	beq.n	8008d00 <xTaskCreateStatic+0x36>
 8008cfa:	b672      	cpsid	i
 8008cfc:	46c0      	nop			@ (mov r8, r8)
 8008cfe:	e7fd      	b.n	8008cfc <xTaskCreateStatic+0x32>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008d00:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d020      	beq.n	8008d4a <xTaskCreateStatic+0x80>
 8008d08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d01d      	beq.n	8008d4a <xTaskCreateStatic+0x80>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d10:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008d12:	69fb      	ldr	r3, [r7, #28]
 8008d14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008d16:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008d18:	69fb      	ldr	r3, [r7, #28]
 8008d1a:	2259      	movs	r2, #89	@ 0x59
 8008d1c:	2102      	movs	r1, #2
 8008d1e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008d20:	683c      	ldr	r4, [r7, #0]
 8008d22:	687a      	ldr	r2, [r7, #4]
 8008d24:	68b9      	ldr	r1, [r7, #8]
 8008d26:	68f8      	ldr	r0, [r7, #12]
 8008d28:	2300      	movs	r3, #0
 8008d2a:	9303      	str	r3, [sp, #12]
 8008d2c:	69fb      	ldr	r3, [r7, #28]
 8008d2e:	9302      	str	r3, [sp, #8]
 8008d30:	2318      	movs	r3, #24
 8008d32:	18fb      	adds	r3, r7, r3
 8008d34:	9301      	str	r3, [sp, #4]
 8008d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d38:	9300      	str	r3, [sp, #0]
 8008d3a:	0023      	movs	r3, r4
 8008d3c:	f000 f858 	bl	8008df0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008d40:	69fb      	ldr	r3, [r7, #28]
 8008d42:	0018      	movs	r0, r3
 8008d44:	f000 f8de 	bl	8008f04 <prvAddNewTaskToReadyList>
 8008d48:	e001      	b.n	8008d4e <xTaskCreateStatic+0x84>
		}
		else
		{
			xReturn = NULL;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008d4e:	69bb      	ldr	r3, [r7, #24]
	}
 8008d50:	0018      	movs	r0, r3
 8008d52:	46bd      	mov	sp, r7
 8008d54:	b009      	add	sp, #36	@ 0x24
 8008d56:	bd90      	pop	{r4, r7, pc}

08008d58 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008d58:	b590      	push	{r4, r7, lr}
 8008d5a:	b08d      	sub	sp, #52	@ 0x34
 8008d5c:	af04      	add	r7, sp, #16
 8008d5e:	60f8      	str	r0, [r7, #12]
 8008d60:	60b9      	str	r1, [r7, #8]
 8008d62:	603b      	str	r3, [r7, #0]
 8008d64:	1dbb      	adds	r3, r7, #6
 8008d66:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008d68:	1dbb      	adds	r3, r7, #6
 8008d6a:	881b      	ldrh	r3, [r3, #0]
 8008d6c:	009b      	lsls	r3, r3, #2
 8008d6e:	0018      	movs	r0, r3
 8008d70:	f001 fb86 	bl	800a480 <pvPortMalloc>
 8008d74:	0003      	movs	r3, r0
 8008d76:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d010      	beq.n	8008da0 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008d7e:	205c      	movs	r0, #92	@ 0x5c
 8008d80:	f001 fb7e 	bl	800a480 <pvPortMalloc>
 8008d84:	0003      	movs	r3, r0
 8008d86:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8008d88:	69fb      	ldr	r3, [r7, #28]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d003      	beq.n	8008d96 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008d8e:	69fb      	ldr	r3, [r7, #28]
 8008d90:	697a      	ldr	r2, [r7, #20]
 8008d92:	631a      	str	r2, [r3, #48]	@ 0x30
 8008d94:	e006      	b.n	8008da4 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	0018      	movs	r0, r3
 8008d9a:	f001 fc1f 	bl	800a5dc <vPortFree>
 8008d9e:	e001      	b.n	8008da4 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008da0:	2300      	movs	r3, #0
 8008da2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008da4:	69fb      	ldr	r3, [r7, #28]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d01a      	beq.n	8008de0 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008daa:	69fb      	ldr	r3, [r7, #28]
 8008dac:	2259      	movs	r2, #89	@ 0x59
 8008dae:	2100      	movs	r1, #0
 8008db0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008db2:	1dbb      	adds	r3, r7, #6
 8008db4:	881a      	ldrh	r2, [r3, #0]
 8008db6:	683c      	ldr	r4, [r7, #0]
 8008db8:	68b9      	ldr	r1, [r7, #8]
 8008dba:	68f8      	ldr	r0, [r7, #12]
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	9303      	str	r3, [sp, #12]
 8008dc0:	69fb      	ldr	r3, [r7, #28]
 8008dc2:	9302      	str	r3, [sp, #8]
 8008dc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dc6:	9301      	str	r3, [sp, #4]
 8008dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dca:	9300      	str	r3, [sp, #0]
 8008dcc:	0023      	movs	r3, r4
 8008dce:	f000 f80f 	bl	8008df0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008dd2:	69fb      	ldr	r3, [r7, #28]
 8008dd4:	0018      	movs	r0, r3
 8008dd6:	f000 f895 	bl	8008f04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	61bb      	str	r3, [r7, #24]
 8008dde:	e002      	b.n	8008de6 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008de0:	2301      	movs	r3, #1
 8008de2:	425b      	negs	r3, r3
 8008de4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008de6:	69bb      	ldr	r3, [r7, #24]
	}
 8008de8:	0018      	movs	r0, r3
 8008dea:	46bd      	mov	sp, r7
 8008dec:	b009      	add	sp, #36	@ 0x24
 8008dee:	bd90      	pop	{r4, r7, pc}

08008df0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b086      	sub	sp, #24
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	60f8      	str	r0, [r7, #12]
 8008df8:	60b9      	str	r1, [r7, #8]
 8008dfa:	607a      	str	r2, [r7, #4]
 8008dfc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e00:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	009b      	lsls	r3, r3, #2
 8008e06:	001a      	movs	r2, r3
 8008e08:	21a5      	movs	r1, #165	@ 0xa5
 8008e0a:	f002 fa93 	bl	800b334 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	493a      	ldr	r1, [pc, #232]	@ (8008f00 <prvInitialiseNewTask+0x110>)
 8008e16:	468c      	mov	ip, r1
 8008e18:	4463      	add	r3, ip
 8008e1a:	009b      	lsls	r3, r3, #2
 8008e1c:	18d3      	adds	r3, r2, r3
 8008e1e:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008e20:	693b      	ldr	r3, [r7, #16]
 8008e22:	2207      	movs	r2, #7
 8008e24:	4393      	bics	r3, r2
 8008e26:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	2207      	movs	r2, #7
 8008e2c:	4013      	ands	r3, r2
 8008e2e:	d002      	beq.n	8008e36 <prvInitialiseNewTask+0x46>
 8008e30:	b672      	cpsid	i
 8008e32:	46c0      	nop			@ (mov r8, r8)
 8008e34:	e7fd      	b.n	8008e32 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d020      	beq.n	8008e7e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	617b      	str	r3, [r7, #20]
 8008e40:	e013      	b.n	8008e6a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008e42:	68ba      	ldr	r2, [r7, #8]
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	18d3      	adds	r3, r2, r3
 8008e48:	7818      	ldrb	r0, [r3, #0]
 8008e4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e4c:	2134      	movs	r1, #52	@ 0x34
 8008e4e:	697b      	ldr	r3, [r7, #20]
 8008e50:	18d3      	adds	r3, r2, r3
 8008e52:	185b      	adds	r3, r3, r1
 8008e54:	1c02      	adds	r2, r0, #0
 8008e56:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008e58:	68ba      	ldr	r2, [r7, #8]
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	18d3      	adds	r3, r2, r3
 8008e5e:	781b      	ldrb	r3, [r3, #0]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d006      	beq.n	8008e72 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e64:	697b      	ldr	r3, [r7, #20]
 8008e66:	3301      	adds	r3, #1
 8008e68:	617b      	str	r3, [r7, #20]
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	2b0f      	cmp	r3, #15
 8008e6e:	d9e8      	bls.n	8008e42 <prvInitialiseNewTask+0x52>
 8008e70:	e000      	b.n	8008e74 <prvInitialiseNewTask+0x84>
			{
				break;
 8008e72:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e76:	2243      	movs	r2, #67	@ 0x43
 8008e78:	2100      	movs	r1, #0
 8008e7a:	5499      	strb	r1, [r3, r2]
 8008e7c:	e003      	b.n	8008e86 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e80:	2234      	movs	r2, #52	@ 0x34
 8008e82:	2100      	movs	r1, #0
 8008e84:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008e86:	6a3b      	ldr	r3, [r7, #32]
 8008e88:	2b06      	cmp	r3, #6
 8008e8a:	d901      	bls.n	8008e90 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008e8c:	2306      	movs	r3, #6
 8008e8e:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e92:	6a3a      	ldr	r2, [r7, #32]
 8008e94:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e98:	6a3a      	ldr	r2, [r7, #32]
 8008e9a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ea4:	3304      	adds	r3, #4
 8008ea6:	0018      	movs	r0, r3
 8008ea8:	f7ff f806 	bl	8007eb8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eae:	3318      	adds	r3, #24
 8008eb0:	0018      	movs	r0, r3
 8008eb2:	f7ff f801 	bl	8007eb8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eb8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008eba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ebc:	6a3b      	ldr	r3, [r7, #32]
 8008ebe:	2207      	movs	r2, #7
 8008ec0:	1ad2      	subs	r2, r2, r3
 8008ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ec4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ec8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008eca:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ece:	2200      	movs	r2, #0
 8008ed0:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ed4:	2258      	movs	r2, #88	@ 0x58
 8008ed6:	2100      	movs	r1, #0
 8008ed8:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008eda:	683a      	ldr	r2, [r7, #0]
 8008edc:	68f9      	ldr	r1, [r7, #12]
 8008ede:	693b      	ldr	r3, [r7, #16]
 8008ee0:	0018      	movs	r0, r3
 8008ee2:	f001 f999 	bl	800a218 <pxPortInitialiseStack>
 8008ee6:	0002      	movs	r2, r0
 8008ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eea:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d002      	beq.n	8008ef8 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ef6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ef8:	46c0      	nop			@ (mov r8, r8)
 8008efa:	46bd      	mov	sp, r7
 8008efc:	b006      	add	sp, #24
 8008efe:	bd80      	pop	{r7, pc}
 8008f00:	3fffffff 	.word	0x3fffffff

08008f04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b082      	sub	sp, #8
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008f0c:	f001 fa20 	bl	800a350 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008f10:	4b2a      	ldr	r3, [pc, #168]	@ (8008fbc <prvAddNewTaskToReadyList+0xb8>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	1c5a      	adds	r2, r3, #1
 8008f16:	4b29      	ldr	r3, [pc, #164]	@ (8008fbc <prvAddNewTaskToReadyList+0xb8>)
 8008f18:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8008f1a:	4b29      	ldr	r3, [pc, #164]	@ (8008fc0 <prvAddNewTaskToReadyList+0xbc>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d109      	bne.n	8008f36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008f22:	4b27      	ldr	r3, [pc, #156]	@ (8008fc0 <prvAddNewTaskToReadyList+0xbc>)
 8008f24:	687a      	ldr	r2, [r7, #4]
 8008f26:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008f28:	4b24      	ldr	r3, [pc, #144]	@ (8008fbc <prvAddNewTaskToReadyList+0xb8>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d110      	bne.n	8008f52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008f30:	f000 fbd2 	bl	80096d8 <prvInitialiseTaskLists>
 8008f34:	e00d      	b.n	8008f52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008f36:	4b23      	ldr	r3, [pc, #140]	@ (8008fc4 <prvAddNewTaskToReadyList+0xc0>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d109      	bne.n	8008f52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008f3e:	4b20      	ldr	r3, [pc, #128]	@ (8008fc0 <prvAddNewTaskToReadyList+0xbc>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f48:	429a      	cmp	r2, r3
 8008f4a:	d802      	bhi.n	8008f52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008f4c:	4b1c      	ldr	r3, [pc, #112]	@ (8008fc0 <prvAddNewTaskToReadyList+0xbc>)
 8008f4e:	687a      	ldr	r2, [r7, #4]
 8008f50:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008f52:	4b1d      	ldr	r3, [pc, #116]	@ (8008fc8 <prvAddNewTaskToReadyList+0xc4>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	1c5a      	adds	r2, r3, #1
 8008f58:	4b1b      	ldr	r3, [pc, #108]	@ (8008fc8 <prvAddNewTaskToReadyList+0xc4>)
 8008f5a:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8008fc8 <prvAddNewTaskToReadyList+0xc4>)
 8008f5e:	681a      	ldr	r2, [r3, #0]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f68:	4b18      	ldr	r3, [pc, #96]	@ (8008fcc <prvAddNewTaskToReadyList+0xc8>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	429a      	cmp	r2, r3
 8008f6e:	d903      	bls.n	8008f78 <prvAddNewTaskToReadyList+0x74>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f74:	4b15      	ldr	r3, [pc, #84]	@ (8008fcc <prvAddNewTaskToReadyList+0xc8>)
 8008f76:	601a      	str	r2, [r3, #0]
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f7c:	0013      	movs	r3, r2
 8008f7e:	009b      	lsls	r3, r3, #2
 8008f80:	189b      	adds	r3, r3, r2
 8008f82:	009b      	lsls	r3, r3, #2
 8008f84:	4a12      	ldr	r2, [pc, #72]	@ (8008fd0 <prvAddNewTaskToReadyList+0xcc>)
 8008f86:	189a      	adds	r2, r3, r2
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	3304      	adds	r3, #4
 8008f8c:	0019      	movs	r1, r3
 8008f8e:	0010      	movs	r0, r2
 8008f90:	f7fe ff9d 	bl	8007ece <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008f94:	f001 f9ee 	bl	800a374 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008f98:	4b0a      	ldr	r3, [pc, #40]	@ (8008fc4 <prvAddNewTaskToReadyList+0xc0>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d008      	beq.n	8008fb2 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008fa0:	4b07      	ldr	r3, [pc, #28]	@ (8008fc0 <prvAddNewTaskToReadyList+0xbc>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008faa:	429a      	cmp	r2, r3
 8008fac:	d201      	bcs.n	8008fb2 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008fae:	f001 f9bf 	bl	800a330 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008fb2:	46c0      	nop			@ (mov r8, r8)
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	b002      	add	sp, #8
 8008fb8:	bd80      	pop	{r7, pc}
 8008fba:	46c0      	nop			@ (mov r8, r8)
 8008fbc:	2000131c 	.word	0x2000131c
 8008fc0:	2000121c 	.word	0x2000121c
 8008fc4:	20001328 	.word	0x20001328
 8008fc8:	20001338 	.word	0x20001338
 8008fcc:	20001324 	.word	0x20001324
 8008fd0:	20001220 	.word	0x20001220

08008fd4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b084      	sub	sp, #16
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d011      	beq.n	800900a <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800901c <vTaskDelay+0x48>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d002      	beq.n	8008ff4 <vTaskDelay+0x20>
 8008fee:	b672      	cpsid	i
 8008ff0:	46c0      	nop			@ (mov r8, r8)
 8008ff2:	e7fd      	b.n	8008ff0 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8008ff4:	f000 f86a 	bl	80090cc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2100      	movs	r1, #0
 8008ffc:	0018      	movs	r0, r3
 8008ffe:	f000 fd99 	bl	8009b34 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009002:	f000 f86f 	bl	80090e4 <xTaskResumeAll>
 8009006:	0003      	movs	r3, r0
 8009008:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d101      	bne.n	8009014 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8009010:	f001 f98e 	bl	800a330 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009014:	46c0      	nop			@ (mov r8, r8)
 8009016:	46bd      	mov	sp, r7
 8009018:	b004      	add	sp, #16
 800901a:	bd80      	pop	{r7, pc}
 800901c:	20001344 	.word	0x20001344

08009020 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009020:	b590      	push	{r4, r7, lr}
 8009022:	b089      	sub	sp, #36	@ 0x24
 8009024:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009026:	2300      	movs	r3, #0
 8009028:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800902a:	2300      	movs	r3, #0
 800902c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800902e:	003a      	movs	r2, r7
 8009030:	1d39      	adds	r1, r7, #4
 8009032:	2308      	movs	r3, #8
 8009034:	18fb      	adds	r3, r7, r3
 8009036:	0018      	movs	r0, r3
 8009038:	f7fe fef0 	bl	8007e1c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800903c:	683c      	ldr	r4, [r7, #0]
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	68ba      	ldr	r2, [r7, #8]
 8009042:	491c      	ldr	r1, [pc, #112]	@ (80090b4 <vTaskStartScheduler+0x94>)
 8009044:	481c      	ldr	r0, [pc, #112]	@ (80090b8 <vTaskStartScheduler+0x98>)
 8009046:	9202      	str	r2, [sp, #8]
 8009048:	9301      	str	r3, [sp, #4]
 800904a:	2300      	movs	r3, #0
 800904c:	9300      	str	r3, [sp, #0]
 800904e:	2300      	movs	r3, #0
 8009050:	0022      	movs	r2, r4
 8009052:	f7ff fe3a 	bl	8008cca <xTaskCreateStatic>
 8009056:	0002      	movs	r2, r0
 8009058:	4b18      	ldr	r3, [pc, #96]	@ (80090bc <vTaskStartScheduler+0x9c>)
 800905a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800905c:	4b17      	ldr	r3, [pc, #92]	@ (80090bc <vTaskStartScheduler+0x9c>)
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d002      	beq.n	800906a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009064:	2301      	movs	r3, #1
 8009066:	60fb      	str	r3, [r7, #12]
 8009068:	e001      	b.n	800906e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800906a:	2300      	movs	r3, #0
 800906c:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	2b01      	cmp	r3, #1
 8009072:	d103      	bne.n	800907c <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8009074:	f000 fdb2 	bl	8009bdc <xTimerCreateTimerTask>
 8009078:	0003      	movs	r3, r0
 800907a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2b01      	cmp	r3, #1
 8009080:	d10d      	bne.n	800909e <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8009082:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009084:	4b0e      	ldr	r3, [pc, #56]	@ (80090c0 <vTaskStartScheduler+0xa0>)
 8009086:	2201      	movs	r2, #1
 8009088:	4252      	negs	r2, r2
 800908a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800908c:	4b0d      	ldr	r3, [pc, #52]	@ (80090c4 <vTaskStartScheduler+0xa4>)
 800908e:	2201      	movs	r2, #1
 8009090:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009092:	4b0d      	ldr	r3, [pc, #52]	@ (80090c8 <vTaskStartScheduler+0xa8>)
 8009094:	2200      	movs	r2, #0
 8009096:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009098:	f001 f926 	bl	800a2e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800909c:	e005      	b.n	80090aa <vTaskStartScheduler+0x8a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	3301      	adds	r3, #1
 80090a2:	d102      	bne.n	80090aa <vTaskStartScheduler+0x8a>
 80090a4:	b672      	cpsid	i
 80090a6:	46c0      	nop			@ (mov r8, r8)
 80090a8:	e7fd      	b.n	80090a6 <vTaskStartScheduler+0x86>
}
 80090aa:	46c0      	nop			@ (mov r8, r8)
 80090ac:	46bd      	mov	sp, r7
 80090ae:	b005      	add	sp, #20
 80090b0:	bd90      	pop	{r4, r7, pc}
 80090b2:	46c0      	nop			@ (mov r8, r8)
 80090b4:	0800d8e8 	.word	0x0800d8e8
 80090b8:	080096b9 	.word	0x080096b9
 80090bc:	20001340 	.word	0x20001340
 80090c0:	2000133c 	.word	0x2000133c
 80090c4:	20001328 	.word	0x20001328
 80090c8:	20001320 	.word	0x20001320

080090cc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80090d0:	4b03      	ldr	r3, [pc, #12]	@ (80090e0 <vTaskSuspendAll+0x14>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	1c5a      	adds	r2, r3, #1
 80090d6:	4b02      	ldr	r3, [pc, #8]	@ (80090e0 <vTaskSuspendAll+0x14>)
 80090d8:	601a      	str	r2, [r3, #0]
	portMEMORY_BARRIER();
}
 80090da:	46c0      	nop			@ (mov r8, r8)
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}
 80090e0:	20001344 	.word	0x20001344

080090e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b084      	sub	sp, #16
 80090e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80090ea:	2300      	movs	r3, #0
 80090ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80090ee:	2300      	movs	r3, #0
 80090f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80090f2:	4b3a      	ldr	r3, [pc, #232]	@ (80091dc <xTaskResumeAll+0xf8>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d102      	bne.n	8009100 <xTaskResumeAll+0x1c>
 80090fa:	b672      	cpsid	i
 80090fc:	46c0      	nop			@ (mov r8, r8)
 80090fe:	e7fd      	b.n	80090fc <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009100:	f001 f926 	bl	800a350 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009104:	4b35      	ldr	r3, [pc, #212]	@ (80091dc <xTaskResumeAll+0xf8>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	1e5a      	subs	r2, r3, #1
 800910a:	4b34      	ldr	r3, [pc, #208]	@ (80091dc <xTaskResumeAll+0xf8>)
 800910c:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800910e:	4b33      	ldr	r3, [pc, #204]	@ (80091dc <xTaskResumeAll+0xf8>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d15b      	bne.n	80091ce <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009116:	4b32      	ldr	r3, [pc, #200]	@ (80091e0 <xTaskResumeAll+0xfc>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d057      	beq.n	80091ce <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800911e:	e02f      	b.n	8009180 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009120:	4b30      	ldr	r3, [pc, #192]	@ (80091e4 <xTaskResumeAll+0x100>)
 8009122:	68db      	ldr	r3, [r3, #12]
 8009124:	68db      	ldr	r3, [r3, #12]
 8009126:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	3318      	adds	r3, #24
 800912c:	0018      	movs	r0, r3
 800912e:	f7fe ff26 	bl	8007f7e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	3304      	adds	r3, #4
 8009136:	0018      	movs	r0, r3
 8009138:	f7fe ff21 	bl	8007f7e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009140:	4b29      	ldr	r3, [pc, #164]	@ (80091e8 <xTaskResumeAll+0x104>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	429a      	cmp	r2, r3
 8009146:	d903      	bls.n	8009150 <xTaskResumeAll+0x6c>
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800914c:	4b26      	ldr	r3, [pc, #152]	@ (80091e8 <xTaskResumeAll+0x104>)
 800914e:	601a      	str	r2, [r3, #0]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009154:	0013      	movs	r3, r2
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	189b      	adds	r3, r3, r2
 800915a:	009b      	lsls	r3, r3, #2
 800915c:	4a23      	ldr	r2, [pc, #140]	@ (80091ec <xTaskResumeAll+0x108>)
 800915e:	189a      	adds	r2, r3, r2
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	3304      	adds	r3, #4
 8009164:	0019      	movs	r1, r3
 8009166:	0010      	movs	r0, r2
 8009168:	f7fe feb1 	bl	8007ece <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009170:	4b1f      	ldr	r3, [pc, #124]	@ (80091f0 <xTaskResumeAll+0x10c>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009176:	429a      	cmp	r2, r3
 8009178:	d302      	bcc.n	8009180 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 800917a:	4b1e      	ldr	r3, [pc, #120]	@ (80091f4 <xTaskResumeAll+0x110>)
 800917c:	2201      	movs	r2, #1
 800917e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009180:	4b18      	ldr	r3, [pc, #96]	@ (80091e4 <xTaskResumeAll+0x100>)
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d1cb      	bne.n	8009120 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d001      	beq.n	8009192 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800918e:	f000 fb3f 	bl	8009810 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009192:	4b19      	ldr	r3, [pc, #100]	@ (80091f8 <xTaskResumeAll+0x114>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d00f      	beq.n	80091be <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800919e:	f000 f84b 	bl	8009238 <xTaskIncrementTick>
 80091a2:	1e03      	subs	r3, r0, #0
 80091a4:	d002      	beq.n	80091ac <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 80091a6:	4b13      	ldr	r3, [pc, #76]	@ (80091f4 <xTaskResumeAll+0x110>)
 80091a8:	2201      	movs	r2, #1
 80091aa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	3b01      	subs	r3, #1
 80091b0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d1f2      	bne.n	800919e <xTaskResumeAll+0xba>

						uxPendedTicks = 0;
 80091b8:	4b0f      	ldr	r3, [pc, #60]	@ (80091f8 <xTaskResumeAll+0x114>)
 80091ba:	2200      	movs	r2, #0
 80091bc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80091be:	4b0d      	ldr	r3, [pc, #52]	@ (80091f4 <xTaskResumeAll+0x110>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d003      	beq.n	80091ce <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80091c6:	2301      	movs	r3, #1
 80091c8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80091ca:	f001 f8b1 	bl	800a330 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80091ce:	f001 f8d1 	bl	800a374 <vPortExitCritical>

	return xAlreadyYielded;
 80091d2:	68bb      	ldr	r3, [r7, #8]
}
 80091d4:	0018      	movs	r0, r3
 80091d6:	46bd      	mov	sp, r7
 80091d8:	b004      	add	sp, #16
 80091da:	bd80      	pop	{r7, pc}
 80091dc:	20001344 	.word	0x20001344
 80091e0:	2000131c 	.word	0x2000131c
 80091e4:	200012dc 	.word	0x200012dc
 80091e8:	20001324 	.word	0x20001324
 80091ec:	20001220 	.word	0x20001220
 80091f0:	2000121c 	.word	0x2000121c
 80091f4:	20001330 	.word	0x20001330
 80091f8:	2000132c 	.word	0x2000132c

080091fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b082      	sub	sp, #8
 8009200:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009202:	4b04      	ldr	r3, [pc, #16]	@ (8009214 <xTaskGetTickCount+0x18>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009208:	687b      	ldr	r3, [r7, #4]
}
 800920a:	0018      	movs	r0, r3
 800920c:	46bd      	mov	sp, r7
 800920e:	b002      	add	sp, #8
 8009210:	bd80      	pop	{r7, pc}
 8009212:	46c0      	nop			@ (mov r8, r8)
 8009214:	20001320 	.word	0x20001320

08009218 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b082      	sub	sp, #8
 800921c:	af00      	add	r7, sp, #0
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800921e:	2300      	movs	r3, #0
 8009220:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8009222:	4b04      	ldr	r3, [pc, #16]	@ (8009234 <xTaskGetTickCountFromISR+0x1c>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009228:	683b      	ldr	r3, [r7, #0]
}
 800922a:	0018      	movs	r0, r3
 800922c:	46bd      	mov	sp, r7
 800922e:	b002      	add	sp, #8
 8009230:	bd80      	pop	{r7, pc}
 8009232:	46c0      	nop			@ (mov r8, r8)
 8009234:	20001320 	.word	0x20001320

08009238 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b086      	sub	sp, #24
 800923c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800923e:	2300      	movs	r3, #0
 8009240:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009242:	4b4a      	ldr	r3, [pc, #296]	@ (800936c <xTaskIncrementTick+0x134>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d000      	beq.n	800924c <xTaskIncrementTick+0x14>
 800924a:	e07f      	b.n	800934c <xTaskIncrementTick+0x114>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800924c:	4b48      	ldr	r3, [pc, #288]	@ (8009370 <xTaskIncrementTick+0x138>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	3301      	adds	r3, #1
 8009252:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009254:	4b46      	ldr	r3, [pc, #280]	@ (8009370 <xTaskIncrementTick+0x138>)
 8009256:	693a      	ldr	r2, [r7, #16]
 8009258:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d118      	bne.n	8009292 <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009260:	4b44      	ldr	r3, [pc, #272]	@ (8009374 <xTaskIncrementTick+0x13c>)
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d002      	beq.n	8009270 <xTaskIncrementTick+0x38>
 800926a:	b672      	cpsid	i
 800926c:	46c0      	nop			@ (mov r8, r8)
 800926e:	e7fd      	b.n	800926c <xTaskIncrementTick+0x34>
 8009270:	4b40      	ldr	r3, [pc, #256]	@ (8009374 <xTaskIncrementTick+0x13c>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	60fb      	str	r3, [r7, #12]
 8009276:	4b40      	ldr	r3, [pc, #256]	@ (8009378 <xTaskIncrementTick+0x140>)
 8009278:	681a      	ldr	r2, [r3, #0]
 800927a:	4b3e      	ldr	r3, [pc, #248]	@ (8009374 <xTaskIncrementTick+0x13c>)
 800927c:	601a      	str	r2, [r3, #0]
 800927e:	4b3e      	ldr	r3, [pc, #248]	@ (8009378 <xTaskIncrementTick+0x140>)
 8009280:	68fa      	ldr	r2, [r7, #12]
 8009282:	601a      	str	r2, [r3, #0]
 8009284:	4b3d      	ldr	r3, [pc, #244]	@ (800937c <xTaskIncrementTick+0x144>)
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	1c5a      	adds	r2, r3, #1
 800928a:	4b3c      	ldr	r3, [pc, #240]	@ (800937c <xTaskIncrementTick+0x144>)
 800928c:	601a      	str	r2, [r3, #0]
 800928e:	f000 fabf 	bl	8009810 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009292:	4b3b      	ldr	r3, [pc, #236]	@ (8009380 <xTaskIncrementTick+0x148>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	693a      	ldr	r2, [r7, #16]
 8009298:	429a      	cmp	r2, r3
 800929a:	d349      	bcc.n	8009330 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800929c:	4b35      	ldr	r3, [pc, #212]	@ (8009374 <xTaskIncrementTick+0x13c>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d104      	bne.n	80092b0 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092a6:	4b36      	ldr	r3, [pc, #216]	@ (8009380 <xTaskIncrementTick+0x148>)
 80092a8:	2201      	movs	r2, #1
 80092aa:	4252      	negs	r2, r2
 80092ac:	601a      	str	r2, [r3, #0]
					break;
 80092ae:	e03f      	b.n	8009330 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092b0:	4b30      	ldr	r3, [pc, #192]	@ (8009374 <xTaskIncrementTick+0x13c>)
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	68db      	ldr	r3, [r3, #12]
 80092b6:	68db      	ldr	r3, [r3, #12]
 80092b8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80092c0:	693a      	ldr	r2, [r7, #16]
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	429a      	cmp	r2, r3
 80092c6:	d203      	bcs.n	80092d0 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80092c8:	4b2d      	ldr	r3, [pc, #180]	@ (8009380 <xTaskIncrementTick+0x148>)
 80092ca:	687a      	ldr	r2, [r7, #4]
 80092cc:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80092ce:	e02f      	b.n	8009330 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	3304      	adds	r3, #4
 80092d4:	0018      	movs	r0, r3
 80092d6:	f7fe fe52 	bl	8007f7e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80092da:	68bb      	ldr	r3, [r7, #8]
 80092dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d004      	beq.n	80092ec <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	3318      	adds	r3, #24
 80092e6:	0018      	movs	r0, r3
 80092e8:	f7fe fe49 	bl	8007f7e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092f0:	4b24      	ldr	r3, [pc, #144]	@ (8009384 <xTaskIncrementTick+0x14c>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	429a      	cmp	r2, r3
 80092f6:	d903      	bls.n	8009300 <xTaskIncrementTick+0xc8>
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092fc:	4b21      	ldr	r3, [pc, #132]	@ (8009384 <xTaskIncrementTick+0x14c>)
 80092fe:	601a      	str	r2, [r3, #0]
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009304:	0013      	movs	r3, r2
 8009306:	009b      	lsls	r3, r3, #2
 8009308:	189b      	adds	r3, r3, r2
 800930a:	009b      	lsls	r3, r3, #2
 800930c:	4a1e      	ldr	r2, [pc, #120]	@ (8009388 <xTaskIncrementTick+0x150>)
 800930e:	189a      	adds	r2, r3, r2
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	3304      	adds	r3, #4
 8009314:	0019      	movs	r1, r3
 8009316:	0010      	movs	r0, r2
 8009318:	f7fe fdd9 	bl	8007ece <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009320:	4b1a      	ldr	r3, [pc, #104]	@ (800938c <xTaskIncrementTick+0x154>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009326:	429a      	cmp	r2, r3
 8009328:	d3b8      	bcc.n	800929c <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 800932a:	2301      	movs	r3, #1
 800932c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800932e:	e7b5      	b.n	800929c <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009330:	4b16      	ldr	r3, [pc, #88]	@ (800938c <xTaskIncrementTick+0x154>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009336:	4914      	ldr	r1, [pc, #80]	@ (8009388 <xTaskIncrementTick+0x150>)
 8009338:	0013      	movs	r3, r2
 800933a:	009b      	lsls	r3, r3, #2
 800933c:	189b      	adds	r3, r3, r2
 800933e:	009b      	lsls	r3, r3, #2
 8009340:	585b      	ldr	r3, [r3, r1]
 8009342:	2b01      	cmp	r3, #1
 8009344:	d907      	bls.n	8009356 <xTaskIncrementTick+0x11e>
			{
				xSwitchRequired = pdTRUE;
 8009346:	2301      	movs	r3, #1
 8009348:	617b      	str	r3, [r7, #20]
 800934a:	e004      	b.n	8009356 <xTaskIncrementTick+0x11e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800934c:	4b10      	ldr	r3, [pc, #64]	@ (8009390 <xTaskIncrementTick+0x158>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	1c5a      	adds	r2, r3, #1
 8009352:	4b0f      	ldr	r3, [pc, #60]	@ (8009390 <xTaskIncrementTick+0x158>)
 8009354:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009356:	4b0f      	ldr	r3, [pc, #60]	@ (8009394 <xTaskIncrementTick+0x15c>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d001      	beq.n	8009362 <xTaskIncrementTick+0x12a>
		{
			xSwitchRequired = pdTRUE;
 800935e:	2301      	movs	r3, #1
 8009360:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009362:	697b      	ldr	r3, [r7, #20]
}
 8009364:	0018      	movs	r0, r3
 8009366:	46bd      	mov	sp, r7
 8009368:	b006      	add	sp, #24
 800936a:	bd80      	pop	{r7, pc}
 800936c:	20001344 	.word	0x20001344
 8009370:	20001320 	.word	0x20001320
 8009374:	200012d4 	.word	0x200012d4
 8009378:	200012d8 	.word	0x200012d8
 800937c:	20001334 	.word	0x20001334
 8009380:	2000133c 	.word	0x2000133c
 8009384:	20001324 	.word	0x20001324
 8009388:	20001220 	.word	0x20001220
 800938c:	2000121c 	.word	0x2000121c
 8009390:	2000132c 	.word	0x2000132c
 8009394:	20001330 	.word	0x20001330

08009398 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b084      	sub	sp, #16
 800939c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800939e:	4b35      	ldr	r3, [pc, #212]	@ (8009474 <vTaskSwitchContext+0xdc>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d003      	beq.n	80093ae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80093a6:	4b34      	ldr	r3, [pc, #208]	@ (8009478 <vTaskSwitchContext+0xe0>)
 80093a8:	2201      	movs	r2, #1
 80093aa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80093ac:	e05e      	b.n	800946c <vTaskSwitchContext+0xd4>
		xYieldPending = pdFALSE;
 80093ae:	4b32      	ldr	r3, [pc, #200]	@ (8009478 <vTaskSwitchContext+0xe0>)
 80093b0:	2200      	movs	r2, #0
 80093b2:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80093b4:	4b31      	ldr	r3, [pc, #196]	@ (800947c <vTaskSwitchContext+0xe4>)
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093ba:	60bb      	str	r3, [r7, #8]
 80093bc:	4b30      	ldr	r3, [pc, #192]	@ (8009480 <vTaskSwitchContext+0xe8>)
 80093be:	607b      	str	r3, [r7, #4]
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	687a      	ldr	r2, [r7, #4]
 80093c6:	429a      	cmp	r2, r3
 80093c8:	d111      	bne.n	80093ee <vTaskSwitchContext+0x56>
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	3304      	adds	r3, #4
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	687a      	ldr	r2, [r7, #4]
 80093d2:	429a      	cmp	r2, r3
 80093d4:	d10b      	bne.n	80093ee <vTaskSwitchContext+0x56>
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	3308      	adds	r3, #8
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	687a      	ldr	r2, [r7, #4]
 80093de:	429a      	cmp	r2, r3
 80093e0:	d105      	bne.n	80093ee <vTaskSwitchContext+0x56>
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	330c      	adds	r3, #12
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	687a      	ldr	r2, [r7, #4]
 80093ea:	429a      	cmp	r2, r3
 80093ec:	d008      	beq.n	8009400 <vTaskSwitchContext+0x68>
 80093ee:	4b23      	ldr	r3, [pc, #140]	@ (800947c <vTaskSwitchContext+0xe4>)
 80093f0:	681a      	ldr	r2, [r3, #0]
 80093f2:	4b22      	ldr	r3, [pc, #136]	@ (800947c <vTaskSwitchContext+0xe4>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	3334      	adds	r3, #52	@ 0x34
 80093f8:	0019      	movs	r1, r3
 80093fa:	0010      	movs	r0, r2
 80093fc:	f7f9 fba0 	bl	8002b40 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009400:	4b20      	ldr	r3, [pc, #128]	@ (8009484 <vTaskSwitchContext+0xec>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	60fb      	str	r3, [r7, #12]
 8009406:	e008      	b.n	800941a <vTaskSwitchContext+0x82>
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d102      	bne.n	8009414 <vTaskSwitchContext+0x7c>
 800940e:	b672      	cpsid	i
 8009410:	46c0      	nop			@ (mov r8, r8)
 8009412:	e7fd      	b.n	8009410 <vTaskSwitchContext+0x78>
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	3b01      	subs	r3, #1
 8009418:	60fb      	str	r3, [r7, #12]
 800941a:	491b      	ldr	r1, [pc, #108]	@ (8009488 <vTaskSwitchContext+0xf0>)
 800941c:	68fa      	ldr	r2, [r7, #12]
 800941e:	0013      	movs	r3, r2
 8009420:	009b      	lsls	r3, r3, #2
 8009422:	189b      	adds	r3, r3, r2
 8009424:	009b      	lsls	r3, r3, #2
 8009426:	585b      	ldr	r3, [r3, r1]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d0ed      	beq.n	8009408 <vTaskSwitchContext+0x70>
 800942c:	68fa      	ldr	r2, [r7, #12]
 800942e:	0013      	movs	r3, r2
 8009430:	009b      	lsls	r3, r3, #2
 8009432:	189b      	adds	r3, r3, r2
 8009434:	009b      	lsls	r3, r3, #2
 8009436:	4a14      	ldr	r2, [pc, #80]	@ (8009488 <vTaskSwitchContext+0xf0>)
 8009438:	189b      	adds	r3, r3, r2
 800943a:	603b      	str	r3, [r7, #0]
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	685a      	ldr	r2, [r3, #4]
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	605a      	str	r2, [r3, #4]
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	685a      	ldr	r2, [r3, #4]
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	3308      	adds	r3, #8
 800944e:	429a      	cmp	r2, r3
 8009450:	d104      	bne.n	800945c <vTaskSwitchContext+0xc4>
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	685b      	ldr	r3, [r3, #4]
 8009456:	685a      	ldr	r2, [r3, #4]
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	605a      	str	r2, [r3, #4]
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	685b      	ldr	r3, [r3, #4]
 8009460:	68da      	ldr	r2, [r3, #12]
 8009462:	4b06      	ldr	r3, [pc, #24]	@ (800947c <vTaskSwitchContext+0xe4>)
 8009464:	601a      	str	r2, [r3, #0]
 8009466:	4b07      	ldr	r3, [pc, #28]	@ (8009484 <vTaskSwitchContext+0xec>)
 8009468:	68fa      	ldr	r2, [r7, #12]
 800946a:	601a      	str	r2, [r3, #0]
}
 800946c:	46c0      	nop			@ (mov r8, r8)
 800946e:	46bd      	mov	sp, r7
 8009470:	b004      	add	sp, #16
 8009472:	bd80      	pop	{r7, pc}
 8009474:	20001344 	.word	0x20001344
 8009478:	20001330 	.word	0x20001330
 800947c:	2000121c 	.word	0x2000121c
 8009480:	a5a5a5a5 	.word	0xa5a5a5a5
 8009484:	20001324 	.word	0x20001324
 8009488:	20001220 	.word	0x20001220

0800948c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b082      	sub	sp, #8
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d102      	bne.n	80094a2 <vTaskPlaceOnEventList+0x16>
 800949c:	b672      	cpsid	i
 800949e:	46c0      	nop			@ (mov r8, r8)
 80094a0:	e7fd      	b.n	800949e <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80094a2:	4b09      	ldr	r3, [pc, #36]	@ (80094c8 <vTaskPlaceOnEventList+0x3c>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	3318      	adds	r3, #24
 80094a8:	001a      	movs	r2, r3
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	0011      	movs	r1, r2
 80094ae:	0018      	movs	r0, r3
 80094b0:	f7fe fd2f 	bl	8007f12 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	2101      	movs	r1, #1
 80094b8:	0018      	movs	r0, r3
 80094ba:	f000 fb3b 	bl	8009b34 <prvAddCurrentTaskToDelayedList>
}
 80094be:	46c0      	nop			@ (mov r8, r8)
 80094c0:	46bd      	mov	sp, r7
 80094c2:	b002      	add	sp, #8
 80094c4:	bd80      	pop	{r7, pc}
 80094c6:	46c0      	nop			@ (mov r8, r8)
 80094c8:	2000121c 	.word	0x2000121c

080094cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b084      	sub	sp, #16
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	60f8      	str	r0, [r7, #12]
 80094d4:	60b9      	str	r1, [r7, #8]
 80094d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d102      	bne.n	80094e4 <vTaskPlaceOnEventListRestricted+0x18>
 80094de:	b672      	cpsid	i
 80094e0:	46c0      	nop			@ (mov r8, r8)
 80094e2:	e7fd      	b.n	80094e0 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80094e4:	4b0c      	ldr	r3, [pc, #48]	@ (8009518 <vTaskPlaceOnEventListRestricted+0x4c>)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	3318      	adds	r3, #24
 80094ea:	001a      	movs	r2, r3
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	0011      	movs	r1, r2
 80094f0:	0018      	movs	r0, r3
 80094f2:	f7fe fcec 	bl	8007ece <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d002      	beq.n	8009502 <vTaskPlaceOnEventListRestricted+0x36>
		{
			xTicksToWait = portMAX_DELAY;
 80094fc:	2301      	movs	r3, #1
 80094fe:	425b      	negs	r3, r3
 8009500:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009502:	687a      	ldr	r2, [r7, #4]
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	0011      	movs	r1, r2
 8009508:	0018      	movs	r0, r3
 800950a:	f000 fb13 	bl	8009b34 <prvAddCurrentTaskToDelayedList>
	}
 800950e:	46c0      	nop			@ (mov r8, r8)
 8009510:	46bd      	mov	sp, r7
 8009512:	b004      	add	sp, #16
 8009514:	bd80      	pop	{r7, pc}
 8009516:	46c0      	nop			@ (mov r8, r8)
 8009518:	2000121c 	.word	0x2000121c

0800951c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b084      	sub	sp, #16
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	68db      	ldr	r3, [r3, #12]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d102      	bne.n	8009538 <xTaskRemoveFromEventList+0x1c>
 8009532:	b672      	cpsid	i
 8009534:	46c0      	nop			@ (mov r8, r8)
 8009536:	e7fd      	b.n	8009534 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	3318      	adds	r3, #24
 800953c:	0018      	movs	r0, r3
 800953e:	f7fe fd1e 	bl	8007f7e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009542:	4b1f      	ldr	r3, [pc, #124]	@ (80095c0 <xTaskRemoveFromEventList+0xa4>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d11d      	bne.n	8009586 <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	3304      	adds	r3, #4
 800954e:	0018      	movs	r0, r3
 8009550:	f7fe fd15 	bl	8007f7e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009558:	4b1a      	ldr	r3, [pc, #104]	@ (80095c4 <xTaskRemoveFromEventList+0xa8>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	429a      	cmp	r2, r3
 800955e:	d903      	bls.n	8009568 <xTaskRemoveFromEventList+0x4c>
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009564:	4b17      	ldr	r3, [pc, #92]	@ (80095c4 <xTaskRemoveFromEventList+0xa8>)
 8009566:	601a      	str	r2, [r3, #0]
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800956c:	0013      	movs	r3, r2
 800956e:	009b      	lsls	r3, r3, #2
 8009570:	189b      	adds	r3, r3, r2
 8009572:	009b      	lsls	r3, r3, #2
 8009574:	4a14      	ldr	r2, [pc, #80]	@ (80095c8 <xTaskRemoveFromEventList+0xac>)
 8009576:	189a      	adds	r2, r3, r2
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	3304      	adds	r3, #4
 800957c:	0019      	movs	r1, r3
 800957e:	0010      	movs	r0, r2
 8009580:	f7fe fca5 	bl	8007ece <vListInsertEnd>
 8009584:	e007      	b.n	8009596 <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	3318      	adds	r3, #24
 800958a:	001a      	movs	r2, r3
 800958c:	4b0f      	ldr	r3, [pc, #60]	@ (80095cc <xTaskRemoveFromEventList+0xb0>)
 800958e:	0011      	movs	r1, r2
 8009590:	0018      	movs	r0, r3
 8009592:	f7fe fc9c 	bl	8007ece <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800959a:	4b0d      	ldr	r3, [pc, #52]	@ (80095d0 <xTaskRemoveFromEventList+0xb4>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a0:	429a      	cmp	r2, r3
 80095a2:	d905      	bls.n	80095b0 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80095a4:	2301      	movs	r3, #1
 80095a6:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80095a8:	4b0a      	ldr	r3, [pc, #40]	@ (80095d4 <xTaskRemoveFromEventList+0xb8>)
 80095aa:	2201      	movs	r2, #1
 80095ac:	601a      	str	r2, [r3, #0]
 80095ae:	e001      	b.n	80095b4 <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 80095b0:	2300      	movs	r3, #0
 80095b2:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80095b4:	68fb      	ldr	r3, [r7, #12]
}
 80095b6:	0018      	movs	r0, r3
 80095b8:	46bd      	mov	sp, r7
 80095ba:	b004      	add	sp, #16
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	46c0      	nop			@ (mov r8, r8)
 80095c0:	20001344 	.word	0x20001344
 80095c4:	20001324 	.word	0x20001324
 80095c8:	20001220 	.word	0x20001220
 80095cc:	200012dc 	.word	0x200012dc
 80095d0:	2000121c 	.word	0x2000121c
 80095d4:	20001330 	.word	0x20001330

080095d8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b082      	sub	sp, #8
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80095e0:	4b05      	ldr	r3, [pc, #20]	@ (80095f8 <vTaskInternalSetTimeOutState+0x20>)
 80095e2:	681a      	ldr	r2, [r3, #0]
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80095e8:	4b04      	ldr	r3, [pc, #16]	@ (80095fc <vTaskInternalSetTimeOutState+0x24>)
 80095ea:	681a      	ldr	r2, [r3, #0]
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	605a      	str	r2, [r3, #4]
}
 80095f0:	46c0      	nop			@ (mov r8, r8)
 80095f2:	46bd      	mov	sp, r7
 80095f4:	b002      	add	sp, #8
 80095f6:	bd80      	pop	{r7, pc}
 80095f8:	20001334 	.word	0x20001334
 80095fc:	20001320 	.word	0x20001320

08009600 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b086      	sub	sp, #24
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
 8009608:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d102      	bne.n	8009616 <xTaskCheckForTimeOut+0x16>
 8009610:	b672      	cpsid	i
 8009612:	46c0      	nop			@ (mov r8, r8)
 8009614:	e7fd      	b.n	8009612 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d102      	bne.n	8009622 <xTaskCheckForTimeOut+0x22>
 800961c:	b672      	cpsid	i
 800961e:	46c0      	nop			@ (mov r8, r8)
 8009620:	e7fd      	b.n	800961e <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 8009622:	f000 fe95 	bl	800a350 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009626:	4b1d      	ldr	r3, [pc, #116]	@ (800969c <xTaskCheckForTimeOut+0x9c>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	693a      	ldr	r2, [r7, #16]
 8009632:	1ad3      	subs	r3, r2, r3
 8009634:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	3301      	adds	r3, #1
 800963c:	d102      	bne.n	8009644 <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800963e:	2300      	movs	r3, #0
 8009640:	617b      	str	r3, [r7, #20]
 8009642:	e024      	b.n	800968e <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681a      	ldr	r2, [r3, #0]
 8009648:	4b15      	ldr	r3, [pc, #84]	@ (80096a0 <xTaskCheckForTimeOut+0xa0>)
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	429a      	cmp	r2, r3
 800964e:	d007      	beq.n	8009660 <xTaskCheckForTimeOut+0x60>
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	693a      	ldr	r2, [r7, #16]
 8009656:	429a      	cmp	r2, r3
 8009658:	d302      	bcc.n	8009660 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800965a:	2301      	movs	r3, #1
 800965c:	617b      	str	r3, [r7, #20]
 800965e:	e016      	b.n	800968e <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	68fa      	ldr	r2, [r7, #12]
 8009666:	429a      	cmp	r2, r3
 8009668:	d20c      	bcs.n	8009684 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	681a      	ldr	r2, [r3, #0]
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	1ad2      	subs	r2, r2, r3
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	0018      	movs	r0, r3
 800967a:	f7ff ffad 	bl	80095d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800967e:	2300      	movs	r3, #0
 8009680:	617b      	str	r3, [r7, #20]
 8009682:	e004      	b.n	800968e <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	2200      	movs	r2, #0
 8009688:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800968a:	2301      	movs	r3, #1
 800968c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800968e:	f000 fe71 	bl	800a374 <vPortExitCritical>

	return xReturn;
 8009692:	697b      	ldr	r3, [r7, #20]
}
 8009694:	0018      	movs	r0, r3
 8009696:	46bd      	mov	sp, r7
 8009698:	b006      	add	sp, #24
 800969a:	bd80      	pop	{r7, pc}
 800969c:	20001320 	.word	0x20001320
 80096a0:	20001334 	.word	0x20001334

080096a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80096a8:	4b02      	ldr	r3, [pc, #8]	@ (80096b4 <vTaskMissedYield+0x10>)
 80096aa:	2201      	movs	r2, #1
 80096ac:	601a      	str	r2, [r3, #0]
}
 80096ae:	46c0      	nop			@ (mov r8, r8)
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}
 80096b4:	20001330 	.word	0x20001330

080096b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b082      	sub	sp, #8
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80096c0:	f000 f84e 	bl	8009760 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80096c4:	4b03      	ldr	r3, [pc, #12]	@ (80096d4 <prvIdleTask+0x1c>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	2b01      	cmp	r3, #1
 80096ca:	d9f9      	bls.n	80096c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80096cc:	f000 fe30 	bl	800a330 <vPortYield>
		prvCheckTasksWaitingTermination();
 80096d0:	e7f6      	b.n	80096c0 <prvIdleTask+0x8>
 80096d2:	46c0      	nop			@ (mov r8, r8)
 80096d4:	20001220 	.word	0x20001220

080096d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b082      	sub	sp, #8
 80096dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80096de:	2300      	movs	r3, #0
 80096e0:	607b      	str	r3, [r7, #4]
 80096e2:	e00c      	b.n	80096fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80096e4:	687a      	ldr	r2, [r7, #4]
 80096e6:	0013      	movs	r3, r2
 80096e8:	009b      	lsls	r3, r3, #2
 80096ea:	189b      	adds	r3, r3, r2
 80096ec:	009b      	lsls	r3, r3, #2
 80096ee:	4a14      	ldr	r2, [pc, #80]	@ (8009740 <prvInitialiseTaskLists+0x68>)
 80096f0:	189b      	adds	r3, r3, r2
 80096f2:	0018      	movs	r0, r3
 80096f4:	f7fe fbc2 	bl	8007e7c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	3301      	adds	r3, #1
 80096fc:	607b      	str	r3, [r7, #4]
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2b06      	cmp	r3, #6
 8009702:	d9ef      	bls.n	80096e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009704:	4b0f      	ldr	r3, [pc, #60]	@ (8009744 <prvInitialiseTaskLists+0x6c>)
 8009706:	0018      	movs	r0, r3
 8009708:	f7fe fbb8 	bl	8007e7c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800970c:	4b0e      	ldr	r3, [pc, #56]	@ (8009748 <prvInitialiseTaskLists+0x70>)
 800970e:	0018      	movs	r0, r3
 8009710:	f7fe fbb4 	bl	8007e7c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009714:	4b0d      	ldr	r3, [pc, #52]	@ (800974c <prvInitialiseTaskLists+0x74>)
 8009716:	0018      	movs	r0, r3
 8009718:	f7fe fbb0 	bl	8007e7c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800971c:	4b0c      	ldr	r3, [pc, #48]	@ (8009750 <prvInitialiseTaskLists+0x78>)
 800971e:	0018      	movs	r0, r3
 8009720:	f7fe fbac 	bl	8007e7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009724:	4b0b      	ldr	r3, [pc, #44]	@ (8009754 <prvInitialiseTaskLists+0x7c>)
 8009726:	0018      	movs	r0, r3
 8009728:	f7fe fba8 	bl	8007e7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800972c:	4b0a      	ldr	r3, [pc, #40]	@ (8009758 <prvInitialiseTaskLists+0x80>)
 800972e:	4a05      	ldr	r2, [pc, #20]	@ (8009744 <prvInitialiseTaskLists+0x6c>)
 8009730:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009732:	4b0a      	ldr	r3, [pc, #40]	@ (800975c <prvInitialiseTaskLists+0x84>)
 8009734:	4a04      	ldr	r2, [pc, #16]	@ (8009748 <prvInitialiseTaskLists+0x70>)
 8009736:	601a      	str	r2, [r3, #0]
}
 8009738:	46c0      	nop			@ (mov r8, r8)
 800973a:	46bd      	mov	sp, r7
 800973c:	b002      	add	sp, #8
 800973e:	bd80      	pop	{r7, pc}
 8009740:	20001220 	.word	0x20001220
 8009744:	200012ac 	.word	0x200012ac
 8009748:	200012c0 	.word	0x200012c0
 800974c:	200012dc 	.word	0x200012dc
 8009750:	200012f0 	.word	0x200012f0
 8009754:	20001308 	.word	0x20001308
 8009758:	200012d4 	.word	0x200012d4
 800975c:	200012d8 	.word	0x200012d8

08009760 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b082      	sub	sp, #8
 8009764:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009766:	e01a      	b.n	800979e <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8009768:	f000 fdf2 	bl	800a350 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800976c:	4b10      	ldr	r3, [pc, #64]	@ (80097b0 <prvCheckTasksWaitingTermination+0x50>)
 800976e:	68db      	ldr	r3, [r3, #12]
 8009770:	68db      	ldr	r3, [r3, #12]
 8009772:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	3304      	adds	r3, #4
 8009778:	0018      	movs	r0, r3
 800977a:	f7fe fc00 	bl	8007f7e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800977e:	4b0d      	ldr	r3, [pc, #52]	@ (80097b4 <prvCheckTasksWaitingTermination+0x54>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	1e5a      	subs	r2, r3, #1
 8009784:	4b0b      	ldr	r3, [pc, #44]	@ (80097b4 <prvCheckTasksWaitingTermination+0x54>)
 8009786:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009788:	4b0b      	ldr	r3, [pc, #44]	@ (80097b8 <prvCheckTasksWaitingTermination+0x58>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	1e5a      	subs	r2, r3, #1
 800978e:	4b0a      	ldr	r3, [pc, #40]	@ (80097b8 <prvCheckTasksWaitingTermination+0x58>)
 8009790:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8009792:	f000 fdef 	bl	800a374 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	0018      	movs	r0, r3
 800979a:	f000 f80f 	bl	80097bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800979e:	4b06      	ldr	r3, [pc, #24]	@ (80097b8 <prvCheckTasksWaitingTermination+0x58>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d1e0      	bne.n	8009768 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80097a6:	46c0      	nop			@ (mov r8, r8)
 80097a8:	46c0      	nop			@ (mov r8, r8)
 80097aa:	46bd      	mov	sp, r7
 80097ac:	b002      	add	sp, #8
 80097ae:	bd80      	pop	{r7, pc}
 80097b0:	200012f0 	.word	0x200012f0
 80097b4:	2000131c 	.word	0x2000131c
 80097b8:	20001304 	.word	0x20001304

080097bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2259      	movs	r2, #89	@ 0x59
 80097c8:	5c9b      	ldrb	r3, [r3, r2]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d109      	bne.n	80097e2 <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097d2:	0018      	movs	r0, r3
 80097d4:	f000 ff02 	bl	800a5dc <vPortFree>
				vPortFree( pxTCB );
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	0018      	movs	r0, r3
 80097dc:	f000 fefe 	bl	800a5dc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80097e0:	e011      	b.n	8009806 <prvDeleteTCB+0x4a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2259      	movs	r2, #89	@ 0x59
 80097e6:	5c9b      	ldrb	r3, [r3, r2]
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d104      	bne.n	80097f6 <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	0018      	movs	r0, r3
 80097f0:	f000 fef4 	bl	800a5dc <vPortFree>
	}
 80097f4:	e007      	b.n	8009806 <prvDeleteTCB+0x4a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2259      	movs	r2, #89	@ 0x59
 80097fa:	5c9b      	ldrb	r3, [r3, r2]
 80097fc:	2b02      	cmp	r3, #2
 80097fe:	d002      	beq.n	8009806 <prvDeleteTCB+0x4a>
 8009800:	b672      	cpsid	i
 8009802:	46c0      	nop			@ (mov r8, r8)
 8009804:	e7fd      	b.n	8009802 <prvDeleteTCB+0x46>
	}
 8009806:	46c0      	nop			@ (mov r8, r8)
 8009808:	46bd      	mov	sp, r7
 800980a:	b002      	add	sp, #8
 800980c:	bd80      	pop	{r7, pc}
	...

08009810 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009816:	4b0b      	ldr	r3, [pc, #44]	@ (8009844 <prvResetNextTaskUnblockTime+0x34>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d104      	bne.n	800982a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009820:	4b09      	ldr	r3, [pc, #36]	@ (8009848 <prvResetNextTaskUnblockTime+0x38>)
 8009822:	2201      	movs	r2, #1
 8009824:	4252      	negs	r2, r2
 8009826:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009828:	e008      	b.n	800983c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800982a:	4b06      	ldr	r3, [pc, #24]	@ (8009844 <prvResetNextTaskUnblockTime+0x34>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	68db      	ldr	r3, [r3, #12]
 8009830:	68db      	ldr	r3, [r3, #12]
 8009832:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	685a      	ldr	r2, [r3, #4]
 8009838:	4b03      	ldr	r3, [pc, #12]	@ (8009848 <prvResetNextTaskUnblockTime+0x38>)
 800983a:	601a      	str	r2, [r3, #0]
}
 800983c:	46c0      	nop			@ (mov r8, r8)
 800983e:	46bd      	mov	sp, r7
 8009840:	b002      	add	sp, #8
 8009842:	bd80      	pop	{r7, pc}
 8009844:	200012d4 	.word	0x200012d4
 8009848:	2000133c 	.word	0x2000133c

0800984c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800984c:	b580      	push	{r7, lr}
 800984e:	b082      	sub	sp, #8
 8009850:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8009852:	4b04      	ldr	r3, [pc, #16]	@ (8009864 <xTaskGetCurrentTaskHandle+0x18>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009858:	687b      	ldr	r3, [r7, #4]
	}
 800985a:	0018      	movs	r0, r3
 800985c:	46bd      	mov	sp, r7
 800985e:	b002      	add	sp, #8
 8009860:	bd80      	pop	{r7, pc}
 8009862:	46c0      	nop			@ (mov r8, r8)
 8009864:	2000121c 	.word	0x2000121c

08009868 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009868:	b580      	push	{r7, lr}
 800986a:	b082      	sub	sp, #8
 800986c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800986e:	4b0a      	ldr	r3, [pc, #40]	@ (8009898 <xTaskGetSchedulerState+0x30>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d102      	bne.n	800987c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009876:	2301      	movs	r3, #1
 8009878:	607b      	str	r3, [r7, #4]
 800987a:	e008      	b.n	800988e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800987c:	4b07      	ldr	r3, [pc, #28]	@ (800989c <xTaskGetSchedulerState+0x34>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d102      	bne.n	800988a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009884:	2302      	movs	r3, #2
 8009886:	607b      	str	r3, [r7, #4]
 8009888:	e001      	b.n	800988e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800988a:	2300      	movs	r3, #0
 800988c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800988e:	687b      	ldr	r3, [r7, #4]
	}
 8009890:	0018      	movs	r0, r3
 8009892:	46bd      	mov	sp, r7
 8009894:	b002      	add	sp, #8
 8009896:	bd80      	pop	{r7, pc}
 8009898:	20001328 	.word	0x20001328
 800989c:	20001344 	.word	0x20001344

080098a0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80098ac:	2300      	movs	r3, #0
 80098ae:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d051      	beq.n	800995a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098ba:	4b2a      	ldr	r3, [pc, #168]	@ (8009964 <xTaskPriorityInherit+0xc4>)
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098c0:	429a      	cmp	r2, r3
 80098c2:	d241      	bcs.n	8009948 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	699b      	ldr	r3, [r3, #24]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	db06      	blt.n	80098da <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098cc:	4b25      	ldr	r3, [pc, #148]	@ (8009964 <xTaskPriorityInherit+0xc4>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098d2:	2207      	movs	r2, #7
 80098d4:	1ad2      	subs	r2, r2, r3
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	6959      	ldr	r1, [r3, #20]
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098e2:	0013      	movs	r3, r2
 80098e4:	009b      	lsls	r3, r3, #2
 80098e6:	189b      	adds	r3, r3, r2
 80098e8:	009b      	lsls	r3, r3, #2
 80098ea:	4a1f      	ldr	r2, [pc, #124]	@ (8009968 <xTaskPriorityInherit+0xc8>)
 80098ec:	189b      	adds	r3, r3, r2
 80098ee:	4299      	cmp	r1, r3
 80098f0:	d122      	bne.n	8009938 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80098f2:	68bb      	ldr	r3, [r7, #8]
 80098f4:	3304      	adds	r3, #4
 80098f6:	0018      	movs	r0, r3
 80098f8:	f7fe fb41 	bl	8007f7e <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80098fc:	4b19      	ldr	r3, [pc, #100]	@ (8009964 <xTaskPriorityInherit+0xc4>)
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800990a:	4b18      	ldr	r3, [pc, #96]	@ (800996c <xTaskPriorityInherit+0xcc>)
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	429a      	cmp	r2, r3
 8009910:	d903      	bls.n	800991a <xTaskPriorityInherit+0x7a>
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009916:	4b15      	ldr	r3, [pc, #84]	@ (800996c <xTaskPriorityInherit+0xcc>)
 8009918:	601a      	str	r2, [r3, #0]
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800991e:	0013      	movs	r3, r2
 8009920:	009b      	lsls	r3, r3, #2
 8009922:	189b      	adds	r3, r3, r2
 8009924:	009b      	lsls	r3, r3, #2
 8009926:	4a10      	ldr	r2, [pc, #64]	@ (8009968 <xTaskPriorityInherit+0xc8>)
 8009928:	189a      	adds	r2, r3, r2
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	3304      	adds	r3, #4
 800992e:	0019      	movs	r1, r3
 8009930:	0010      	movs	r0, r2
 8009932:	f7fe facc 	bl	8007ece <vListInsertEnd>
 8009936:	e004      	b.n	8009942 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009938:	4b0a      	ldr	r3, [pc, #40]	@ (8009964 <xTaskPriorityInherit+0xc4>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009942:	2301      	movs	r3, #1
 8009944:	60fb      	str	r3, [r7, #12]
 8009946:	e008      	b.n	800995a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800994c:	4b05      	ldr	r3, [pc, #20]	@ (8009964 <xTaskPriorityInherit+0xc4>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009952:	429a      	cmp	r2, r3
 8009954:	d201      	bcs.n	800995a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009956:	2301      	movs	r3, #1
 8009958:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800995a:	68fb      	ldr	r3, [r7, #12]
	}
 800995c:	0018      	movs	r0, r3
 800995e:	46bd      	mov	sp, r7
 8009960:	b004      	add	sp, #16
 8009962:	bd80      	pop	{r7, pc}
 8009964:	2000121c 	.word	0x2000121c
 8009968:	20001220 	.word	0x20001220
 800996c:	20001324 	.word	0x20001324

08009970 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009970:	b580      	push	{r7, lr}
 8009972:	b084      	sub	sp, #16
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800997c:	2300      	movs	r3, #0
 800997e:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d046      	beq.n	8009a14 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009986:	4b26      	ldr	r3, [pc, #152]	@ (8009a20 <xTaskPriorityDisinherit+0xb0>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	68ba      	ldr	r2, [r7, #8]
 800998c:	429a      	cmp	r2, r3
 800998e:	d002      	beq.n	8009996 <xTaskPriorityDisinherit+0x26>
 8009990:	b672      	cpsid	i
 8009992:	46c0      	nop			@ (mov r8, r8)
 8009994:	e7fd      	b.n	8009992 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800999a:	2b00      	cmp	r3, #0
 800999c:	d102      	bne.n	80099a4 <xTaskPriorityDisinherit+0x34>
 800999e:	b672      	cpsid	i
 80099a0:	46c0      	nop			@ (mov r8, r8)
 80099a2:	e7fd      	b.n	80099a0 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099a8:	1e5a      	subs	r2, r3, #1
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099b6:	429a      	cmp	r2, r3
 80099b8:	d02c      	beq.n	8009a14 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d128      	bne.n	8009a14 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	3304      	adds	r3, #4
 80099c6:	0018      	movs	r0, r3
 80099c8:	f7fe fad9 	bl	8007f7e <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099d8:	2207      	movs	r2, #7
 80099da:	1ad2      	subs	r2, r2, r3
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099e4:	4b0f      	ldr	r3, [pc, #60]	@ (8009a24 <xTaskPriorityDisinherit+0xb4>)
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	429a      	cmp	r2, r3
 80099ea:	d903      	bls.n	80099f4 <xTaskPriorityDisinherit+0x84>
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099f0:	4b0c      	ldr	r3, [pc, #48]	@ (8009a24 <xTaskPriorityDisinherit+0xb4>)
 80099f2:	601a      	str	r2, [r3, #0]
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099f8:	0013      	movs	r3, r2
 80099fa:	009b      	lsls	r3, r3, #2
 80099fc:	189b      	adds	r3, r3, r2
 80099fe:	009b      	lsls	r3, r3, #2
 8009a00:	4a09      	ldr	r2, [pc, #36]	@ (8009a28 <xTaskPriorityDisinherit+0xb8>)
 8009a02:	189a      	adds	r2, r3, r2
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	3304      	adds	r3, #4
 8009a08:	0019      	movs	r1, r3
 8009a0a:	0010      	movs	r0, r2
 8009a0c:	f7fe fa5f 	bl	8007ece <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009a10:	2301      	movs	r3, #1
 8009a12:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009a14:	68fb      	ldr	r3, [r7, #12]
	}
 8009a16:	0018      	movs	r0, r3
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	b004      	add	sp, #16
 8009a1c:	bd80      	pop	{r7, pc}
 8009a1e:	46c0      	nop			@ (mov r8, r8)
 8009a20:	2000121c 	.word	0x2000121c
 8009a24:	20001324 	.word	0x20001324
 8009a28:	20001220 	.word	0x20001220

08009a2c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b086      	sub	sp, #24
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
 8009a34:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d05a      	beq.n	8009afa <vTaskPriorityDisinheritAfterTimeout+0xce>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d102      	bne.n	8009a52 <vTaskPriorityDisinheritAfterTimeout+0x26>
 8009a4c:	b672      	cpsid	i
 8009a4e:	46c0      	nop			@ (mov r8, r8)
 8009a50:	e7fd      	b.n	8009a4e <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a56:	683a      	ldr	r2, [r7, #0]
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	d902      	bls.n	8009a62 <vTaskPriorityDisinheritAfterTimeout+0x36>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	617b      	str	r3, [r7, #20]
 8009a60:	e002      	b.n	8009a68 <vTaskPriorityDisinheritAfterTimeout+0x3c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009a62:	693b      	ldr	r3, [r7, #16]
 8009a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a66:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009a68:	693b      	ldr	r3, [r7, #16]
 8009a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a6c:	697a      	ldr	r2, [r7, #20]
 8009a6e:	429a      	cmp	r2, r3
 8009a70:	d043      	beq.n	8009afa <vTaskPriorityDisinheritAfterTimeout+0xce>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009a72:	693b      	ldr	r3, [r7, #16]
 8009a74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a76:	68fa      	ldr	r2, [r7, #12]
 8009a78:	429a      	cmp	r2, r3
 8009a7a:	d13e      	bne.n	8009afa <vTaskPriorityDisinheritAfterTimeout+0xce>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009a7c:	4b21      	ldr	r3, [pc, #132]	@ (8009b04 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	693a      	ldr	r2, [r7, #16]
 8009a82:	429a      	cmp	r2, r3
 8009a84:	d102      	bne.n	8009a8c <vTaskPriorityDisinheritAfterTimeout+0x60>
 8009a86:	b672      	cpsid	i
 8009a88:	46c0      	nop			@ (mov r8, r8)
 8009a8a:	e7fd      	b.n	8009a88 <vTaskPriorityDisinheritAfterTimeout+0x5c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009a8c:	693b      	ldr	r3, [r7, #16]
 8009a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a90:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 8009a92:	693b      	ldr	r3, [r7, #16]
 8009a94:	697a      	ldr	r2, [r7, #20]
 8009a96:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009a98:	693b      	ldr	r3, [r7, #16]
 8009a9a:	699b      	ldr	r3, [r3, #24]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	db04      	blt.n	8009aaa <vTaskPriorityDisinheritAfterTimeout+0x7e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	2207      	movs	r2, #7
 8009aa4:	1ad2      	subs	r2, r2, r3
 8009aa6:	693b      	ldr	r3, [r7, #16]
 8009aa8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009aaa:	693b      	ldr	r3, [r7, #16]
 8009aac:	6959      	ldr	r1, [r3, #20]
 8009aae:	68ba      	ldr	r2, [r7, #8]
 8009ab0:	0013      	movs	r3, r2
 8009ab2:	009b      	lsls	r3, r3, #2
 8009ab4:	189b      	adds	r3, r3, r2
 8009ab6:	009b      	lsls	r3, r3, #2
 8009ab8:	4a13      	ldr	r2, [pc, #76]	@ (8009b08 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 8009aba:	189b      	adds	r3, r3, r2
 8009abc:	4299      	cmp	r1, r3
 8009abe:	d11c      	bne.n	8009afa <vTaskPriorityDisinheritAfterTimeout+0xce>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	3304      	adds	r3, #4
 8009ac4:	0018      	movs	r0, r3
 8009ac6:	f7fe fa5a 	bl	8007f7e <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009aca:	693b      	ldr	r3, [r7, #16]
 8009acc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ace:	4b0f      	ldr	r3, [pc, #60]	@ (8009b0c <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	429a      	cmp	r2, r3
 8009ad4:	d903      	bls.n	8009ade <vTaskPriorityDisinheritAfterTimeout+0xb2>
 8009ad6:	693b      	ldr	r3, [r7, #16]
 8009ad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ada:	4b0c      	ldr	r3, [pc, #48]	@ (8009b0c <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 8009adc:	601a      	str	r2, [r3, #0]
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ae2:	0013      	movs	r3, r2
 8009ae4:	009b      	lsls	r3, r3, #2
 8009ae6:	189b      	adds	r3, r3, r2
 8009ae8:	009b      	lsls	r3, r3, #2
 8009aea:	4a07      	ldr	r2, [pc, #28]	@ (8009b08 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 8009aec:	189a      	adds	r2, r3, r2
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	3304      	adds	r3, #4
 8009af2:	0019      	movs	r1, r3
 8009af4:	0010      	movs	r0, r2
 8009af6:	f7fe f9ea 	bl	8007ece <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009afa:	46c0      	nop			@ (mov r8, r8)
 8009afc:	46bd      	mov	sp, r7
 8009afe:	b006      	add	sp, #24
 8009b00:	bd80      	pop	{r7, pc}
 8009b02:	46c0      	nop			@ (mov r8, r8)
 8009b04:	2000121c 	.word	0x2000121c
 8009b08:	20001220 	.word	0x20001220
 8009b0c:	20001324 	.word	0x20001324

08009b10 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009b14:	4b06      	ldr	r3, [pc, #24]	@ (8009b30 <pvTaskIncrementMutexHeldCount+0x20>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d004      	beq.n	8009b26 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009b1c:	4b04      	ldr	r3, [pc, #16]	@ (8009b30 <pvTaskIncrementMutexHeldCount+0x20>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009b22:	3201      	adds	r2, #1
 8009b24:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009b26:	4b02      	ldr	r3, [pc, #8]	@ (8009b30 <pvTaskIncrementMutexHeldCount+0x20>)
 8009b28:	681b      	ldr	r3, [r3, #0]
	}
 8009b2a:	0018      	movs	r0, r3
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	bd80      	pop	{r7, pc}
 8009b30:	2000121c 	.word	0x2000121c

08009b34 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b084      	sub	sp, #16
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009b3e:	4b21      	ldr	r3, [pc, #132]	@ (8009bc4 <prvAddCurrentTaskToDelayedList+0x90>)
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b44:	4b20      	ldr	r3, [pc, #128]	@ (8009bc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	3304      	adds	r3, #4
 8009b4a:	0018      	movs	r0, r3
 8009b4c:	f7fe fa17 	bl	8007f7e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	3301      	adds	r3, #1
 8009b54:	d10b      	bne.n	8009b6e <prvAddCurrentTaskToDelayedList+0x3a>
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d008      	beq.n	8009b6e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b5c:	4b1a      	ldr	r3, [pc, #104]	@ (8009bc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	1d1a      	adds	r2, r3, #4
 8009b62:	4b1a      	ldr	r3, [pc, #104]	@ (8009bcc <prvAddCurrentTaskToDelayedList+0x98>)
 8009b64:	0011      	movs	r1, r2
 8009b66:	0018      	movs	r0, r3
 8009b68:	f7fe f9b1 	bl	8007ece <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009b6c:	e026      	b.n	8009bbc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009b6e:	68fa      	ldr	r2, [r7, #12]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	18d3      	adds	r3, r2, r3
 8009b74:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009b76:	4b14      	ldr	r3, [pc, #80]	@ (8009bc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	68ba      	ldr	r2, [r7, #8]
 8009b7c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009b7e:	68ba      	ldr	r2, [r7, #8]
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	429a      	cmp	r2, r3
 8009b84:	d209      	bcs.n	8009b9a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b86:	4b12      	ldr	r3, [pc, #72]	@ (8009bd0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8009bc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	3304      	adds	r3, #4
 8009b90:	0019      	movs	r1, r3
 8009b92:	0010      	movs	r0, r2
 8009b94:	f7fe f9bd 	bl	8007f12 <vListInsert>
}
 8009b98:	e010      	b.n	8009bbc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8009bd4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009b9c:	681a      	ldr	r2, [r3, #0]
 8009b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8009bc8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	3304      	adds	r3, #4
 8009ba4:	0019      	movs	r1, r3
 8009ba6:	0010      	movs	r0, r2
 8009ba8:	f7fe f9b3 	bl	8007f12 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009bac:	4b0a      	ldr	r3, [pc, #40]	@ (8009bd8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	68ba      	ldr	r2, [r7, #8]
 8009bb2:	429a      	cmp	r2, r3
 8009bb4:	d202      	bcs.n	8009bbc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009bb6:	4b08      	ldr	r3, [pc, #32]	@ (8009bd8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009bb8:	68ba      	ldr	r2, [r7, #8]
 8009bba:	601a      	str	r2, [r3, #0]
}
 8009bbc:	46c0      	nop			@ (mov r8, r8)
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	b004      	add	sp, #16
 8009bc2:	bd80      	pop	{r7, pc}
 8009bc4:	20001320 	.word	0x20001320
 8009bc8:	2000121c 	.word	0x2000121c
 8009bcc:	20001308 	.word	0x20001308
 8009bd0:	200012d8 	.word	0x200012d8
 8009bd4:	200012d4 	.word	0x200012d4
 8009bd8:	2000133c 	.word	0x2000133c

08009bdc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009bdc:	b590      	push	{r4, r7, lr}
 8009bde:	b089      	sub	sp, #36	@ 0x24
 8009be0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009be2:	2300      	movs	r3, #0
 8009be4:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009be6:	f000 fad5 	bl	800a194 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009bea:	4b18      	ldr	r3, [pc, #96]	@ (8009c4c <xTimerCreateTimerTask+0x70>)
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d020      	beq.n	8009c34 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009bfa:	003a      	movs	r2, r7
 8009bfc:	1d39      	adds	r1, r7, #4
 8009bfe:	2308      	movs	r3, #8
 8009c00:	18fb      	adds	r3, r7, r3
 8009c02:	0018      	movs	r0, r3
 8009c04:	f7fe f922 	bl	8007e4c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009c08:	683c      	ldr	r4, [r7, #0]
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	68ba      	ldr	r2, [r7, #8]
 8009c0e:	4910      	ldr	r1, [pc, #64]	@ (8009c50 <xTimerCreateTimerTask+0x74>)
 8009c10:	4810      	ldr	r0, [pc, #64]	@ (8009c54 <xTimerCreateTimerTask+0x78>)
 8009c12:	9202      	str	r2, [sp, #8]
 8009c14:	9301      	str	r3, [sp, #4]
 8009c16:	2302      	movs	r3, #2
 8009c18:	9300      	str	r3, [sp, #0]
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	0022      	movs	r2, r4
 8009c1e:	f7ff f854 	bl	8008cca <xTaskCreateStatic>
 8009c22:	0002      	movs	r2, r0
 8009c24:	4b0c      	ldr	r3, [pc, #48]	@ (8009c58 <xTimerCreateTimerTask+0x7c>)
 8009c26:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009c28:	4b0b      	ldr	r3, [pc, #44]	@ (8009c58 <xTimerCreateTimerTask+0x7c>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d001      	beq.n	8009c34 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8009c30:	2301      	movs	r3, #1
 8009c32:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d102      	bne.n	8009c40 <xTimerCreateTimerTask+0x64>
 8009c3a:	b672      	cpsid	i
 8009c3c:	46c0      	nop			@ (mov r8, r8)
 8009c3e:	e7fd      	b.n	8009c3c <xTimerCreateTimerTask+0x60>
	return xReturn;
 8009c40:	68fb      	ldr	r3, [r7, #12]
}
 8009c42:	0018      	movs	r0, r3
 8009c44:	46bd      	mov	sp, r7
 8009c46:	b005      	add	sp, #20
 8009c48:	bd90      	pop	{r4, r7, pc}
 8009c4a:	46c0      	nop			@ (mov r8, r8)
 8009c4c:	20001378 	.word	0x20001378
 8009c50:	0800d8f0 	.word	0x0800d8f0
 8009c54:	08009d81 	.word	0x08009d81
 8009c58:	2000137c 	.word	0x2000137c

08009c5c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009c5c:	b590      	push	{r4, r7, lr}
 8009c5e:	b08b      	sub	sp, #44	@ 0x2c
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	60f8      	str	r0, [r7, #12]
 8009c64:	60b9      	str	r1, [r7, #8]
 8009c66:	607a      	str	r2, [r7, #4]
 8009c68:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d102      	bne.n	8009c7a <xTimerGenericCommand+0x1e>
 8009c74:	b672      	cpsid	i
 8009c76:	46c0      	nop			@ (mov r8, r8)
 8009c78:	e7fd      	b.n	8009c76 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009c7a:	4b1d      	ldr	r3, [pc, #116]	@ (8009cf0 <xTimerGenericCommand+0x94>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d030      	beq.n	8009ce4 <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009c82:	2414      	movs	r4, #20
 8009c84:	193b      	adds	r3, r7, r4
 8009c86:	68ba      	ldr	r2, [r7, #8]
 8009c88:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009c8a:	193b      	adds	r3, r7, r4
 8009c8c:	687a      	ldr	r2, [r7, #4]
 8009c8e:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009c90:	193b      	adds	r3, r7, r4
 8009c92:	68fa      	ldr	r2, [r7, #12]
 8009c94:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	2b05      	cmp	r3, #5
 8009c9a:	dc19      	bgt.n	8009cd0 <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009c9c:	f7ff fde4 	bl	8009868 <xTaskGetSchedulerState>
 8009ca0:	0003      	movs	r3, r0
 8009ca2:	2b02      	cmp	r3, #2
 8009ca4:	d109      	bne.n	8009cba <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009ca6:	4b12      	ldr	r3, [pc, #72]	@ (8009cf0 <xTimerGenericCommand+0x94>)
 8009ca8:	6818      	ldr	r0, [r3, #0]
 8009caa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009cac:	1939      	adds	r1, r7, r4
 8009cae:	2300      	movs	r3, #0
 8009cb0:	f7fe fb46 	bl	8008340 <xQueueGenericSend>
 8009cb4:	0003      	movs	r3, r0
 8009cb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8009cb8:	e014      	b.n	8009ce4 <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009cba:	4b0d      	ldr	r3, [pc, #52]	@ (8009cf0 <xTimerGenericCommand+0x94>)
 8009cbc:	6818      	ldr	r0, [r3, #0]
 8009cbe:	2314      	movs	r3, #20
 8009cc0:	18f9      	adds	r1, r7, r3
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	f7fe fb3b 	bl	8008340 <xQueueGenericSend>
 8009cca:	0003      	movs	r3, r0
 8009ccc:	627b      	str	r3, [r7, #36]	@ 0x24
 8009cce:	e009      	b.n	8009ce4 <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009cd0:	4b07      	ldr	r3, [pc, #28]	@ (8009cf0 <xTimerGenericCommand+0x94>)
 8009cd2:	6818      	ldr	r0, [r3, #0]
 8009cd4:	683a      	ldr	r2, [r7, #0]
 8009cd6:	2314      	movs	r3, #20
 8009cd8:	18f9      	adds	r1, r7, r3
 8009cda:	2300      	movs	r3, #0
 8009cdc:	f7fe fbf8 	bl	80084d0 <xQueueGenericSendFromISR>
 8009ce0:	0003      	movs	r3, r0
 8009ce2:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009ce6:	0018      	movs	r0, r3
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	b00b      	add	sp, #44	@ 0x2c
 8009cec:	bd90      	pop	{r4, r7, pc}
 8009cee:	46c0      	nop			@ (mov r8, r8)
 8009cf0:	20001378 	.word	0x20001378

08009cf4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b086      	sub	sp, #24
 8009cf8:	af02      	add	r7, sp, #8
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cfe:	4b1f      	ldr	r3, [pc, #124]	@ (8009d7c <prvProcessExpiredTimer+0x88>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	68db      	ldr	r3, [r3, #12]
 8009d04:	68db      	ldr	r3, [r3, #12]
 8009d06:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	3304      	adds	r3, #4
 8009d0c:	0018      	movs	r0, r3
 8009d0e:	f7fe f936 	bl	8007f7e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	2228      	movs	r2, #40	@ 0x28
 8009d16:	5c9b      	ldrb	r3, [r3, r2]
 8009d18:	001a      	movs	r2, r3
 8009d1a:	2304      	movs	r3, #4
 8009d1c:	4013      	ands	r3, r2
 8009d1e:	d01a      	beq.n	8009d56 <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	699a      	ldr	r2, [r3, #24]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	18d1      	adds	r1, r2, r3
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	683a      	ldr	r2, [r7, #0]
 8009d2c:	68f8      	ldr	r0, [r7, #12]
 8009d2e:	f000 f8c7 	bl	8009ec0 <prvInsertTimerInActiveList>
 8009d32:	1e03      	subs	r3, r0, #0
 8009d34:	d018      	beq.n	8009d68 <prvProcessExpiredTimer+0x74>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d36:	687a      	ldr	r2, [r7, #4]
 8009d38:	68f8      	ldr	r0, [r7, #12]
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	9300      	str	r3, [sp, #0]
 8009d3e:	2300      	movs	r3, #0
 8009d40:	2100      	movs	r1, #0
 8009d42:	f7ff ff8b 	bl	8009c5c <xTimerGenericCommand>
 8009d46:	0003      	movs	r3, r0
 8009d48:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8009d4a:	68bb      	ldr	r3, [r7, #8]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d10b      	bne.n	8009d68 <prvProcessExpiredTimer+0x74>
 8009d50:	b672      	cpsid	i
 8009d52:	46c0      	nop			@ (mov r8, r8)
 8009d54:	e7fd      	b.n	8009d52 <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	2228      	movs	r2, #40	@ 0x28
 8009d5a:	5c9b      	ldrb	r3, [r3, r2]
 8009d5c:	2201      	movs	r2, #1
 8009d5e:	4393      	bics	r3, r2
 8009d60:	b2d9      	uxtb	r1, r3
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	2228      	movs	r2, #40	@ 0x28
 8009d66:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	6a1b      	ldr	r3, [r3, #32]
 8009d6c:	68fa      	ldr	r2, [r7, #12]
 8009d6e:	0010      	movs	r0, r2
 8009d70:	4798      	blx	r3
}
 8009d72:	46c0      	nop			@ (mov r8, r8)
 8009d74:	46bd      	mov	sp, r7
 8009d76:	b004      	add	sp, #16
 8009d78:	bd80      	pop	{r7, pc}
 8009d7a:	46c0      	nop			@ (mov r8, r8)
 8009d7c:	20001370 	.word	0x20001370

08009d80 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b084      	sub	sp, #16
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009d88:	2308      	movs	r3, #8
 8009d8a:	18fb      	adds	r3, r7, r3
 8009d8c:	0018      	movs	r0, r3
 8009d8e:	f000 f855 	bl	8009e3c <prvGetNextExpireTime>
 8009d92:	0003      	movs	r3, r0
 8009d94:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009d96:	68ba      	ldr	r2, [r7, #8]
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	0011      	movs	r1, r2
 8009d9c:	0018      	movs	r0, r3
 8009d9e:	f000 f805 	bl	8009dac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009da2:	f000 f8cf 	bl	8009f44 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009da6:	46c0      	nop			@ (mov r8, r8)
 8009da8:	e7ee      	b.n	8009d88 <prvTimerTask+0x8>
	...

08009dac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b084      	sub	sp, #16
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
 8009db4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009db6:	f7ff f989 	bl	80090cc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009dba:	2308      	movs	r3, #8
 8009dbc:	18fb      	adds	r3, r7, r3
 8009dbe:	0018      	movs	r0, r3
 8009dc0:	f000 f85e 	bl	8009e80 <prvSampleTimeNow>
 8009dc4:	0003      	movs	r3, r0
 8009dc6:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d12b      	bne.n	8009e26 <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d10c      	bne.n	8009dee <prvProcessTimerOrBlockTask+0x42>
 8009dd4:	687a      	ldr	r2, [r7, #4]
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	429a      	cmp	r2, r3
 8009dda:	d808      	bhi.n	8009dee <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8009ddc:	f7ff f982 	bl	80090e4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009de0:	68fa      	ldr	r2, [r7, #12]
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	0011      	movs	r1, r2
 8009de6:	0018      	movs	r0, r3
 8009de8:	f7ff ff84 	bl	8009cf4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009dec:	e01d      	b.n	8009e2a <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d008      	beq.n	8009e06 <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009df4:	4b0f      	ldr	r3, [pc, #60]	@ (8009e34 <prvProcessTimerOrBlockTask+0x88>)
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d101      	bne.n	8009e02 <prvProcessTimerOrBlockTask+0x56>
 8009dfe:	2301      	movs	r3, #1
 8009e00:	e000      	b.n	8009e04 <prvProcessTimerOrBlockTask+0x58>
 8009e02:	2300      	movs	r3, #0
 8009e04:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009e06:	4b0c      	ldr	r3, [pc, #48]	@ (8009e38 <prvProcessTimerOrBlockTask+0x8c>)
 8009e08:	6818      	ldr	r0, [r3, #0]
 8009e0a:	687a      	ldr	r2, [r7, #4]
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	1ad3      	subs	r3, r2, r3
 8009e10:	683a      	ldr	r2, [r7, #0]
 8009e12:	0019      	movs	r1, r3
 8009e14:	f7fe ff26 	bl	8008c64 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009e18:	f7ff f964 	bl	80090e4 <xTaskResumeAll>
 8009e1c:	1e03      	subs	r3, r0, #0
 8009e1e:	d104      	bne.n	8009e2a <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 8009e20:	f000 fa86 	bl	800a330 <vPortYield>
}
 8009e24:	e001      	b.n	8009e2a <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 8009e26:	f7ff f95d 	bl	80090e4 <xTaskResumeAll>
}
 8009e2a:	46c0      	nop			@ (mov r8, r8)
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	b004      	add	sp, #16
 8009e30:	bd80      	pop	{r7, pc}
 8009e32:	46c0      	nop			@ (mov r8, r8)
 8009e34:	20001374 	.word	0x20001374
 8009e38:	20001378 	.word	0x20001378

08009e3c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b084      	sub	sp, #16
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009e44:	4b0d      	ldr	r3, [pc, #52]	@ (8009e7c <prvGetNextExpireTime+0x40>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d101      	bne.n	8009e52 <prvGetNextExpireTime+0x16>
 8009e4e:	2201      	movs	r2, #1
 8009e50:	e000      	b.n	8009e54 <prvGetNextExpireTime+0x18>
 8009e52:	2200      	movs	r2, #0
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d105      	bne.n	8009e6c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009e60:	4b06      	ldr	r3, [pc, #24]	@ (8009e7c <prvGetNextExpireTime+0x40>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	68db      	ldr	r3, [r3, #12]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	60fb      	str	r3, [r7, #12]
 8009e6a:	e001      	b.n	8009e70 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009e70:	68fb      	ldr	r3, [r7, #12]
}
 8009e72:	0018      	movs	r0, r3
 8009e74:	46bd      	mov	sp, r7
 8009e76:	b004      	add	sp, #16
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	46c0      	nop			@ (mov r8, r8)
 8009e7c:	20001370 	.word	0x20001370

08009e80 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b084      	sub	sp, #16
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009e88:	f7ff f9b8 	bl	80091fc <xTaskGetTickCount>
 8009e8c:	0003      	movs	r3, r0
 8009e8e:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8009e90:	4b0a      	ldr	r3, [pc, #40]	@ (8009ebc <prvSampleTimeNow+0x3c>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	68fa      	ldr	r2, [r7, #12]
 8009e96:	429a      	cmp	r2, r3
 8009e98:	d205      	bcs.n	8009ea6 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8009e9a:	f000 f91d 	bl	800a0d8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2201      	movs	r2, #1
 8009ea2:	601a      	str	r2, [r3, #0]
 8009ea4:	e002      	b.n	8009eac <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009eac:	4b03      	ldr	r3, [pc, #12]	@ (8009ebc <prvSampleTimeNow+0x3c>)
 8009eae:	68fa      	ldr	r2, [r7, #12]
 8009eb0:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
}
 8009eb4:	0018      	movs	r0, r3
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	b004      	add	sp, #16
 8009eba:	bd80      	pop	{r7, pc}
 8009ebc:	20001380 	.word	0x20001380

08009ec0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b086      	sub	sp, #24
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	60f8      	str	r0, [r7, #12]
 8009ec8:	60b9      	str	r1, [r7, #8]
 8009eca:	607a      	str	r2, [r7, #4]
 8009ecc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	68ba      	ldr	r2, [r7, #8]
 8009ed6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	68fa      	ldr	r2, [r7, #12]
 8009edc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009ede:	68ba      	ldr	r2, [r7, #8]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	429a      	cmp	r2, r3
 8009ee4:	d812      	bhi.n	8009f0c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ee6:	687a      	ldr	r2, [r7, #4]
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	1ad2      	subs	r2, r2, r3
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	699b      	ldr	r3, [r3, #24]
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	d302      	bcc.n	8009efa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	617b      	str	r3, [r7, #20]
 8009ef8:	e01b      	b.n	8009f32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009efa:	4b10      	ldr	r3, [pc, #64]	@ (8009f3c <prvInsertTimerInActiveList+0x7c>)
 8009efc:	681a      	ldr	r2, [r3, #0]
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	3304      	adds	r3, #4
 8009f02:	0019      	movs	r1, r3
 8009f04:	0010      	movs	r0, r2
 8009f06:	f7fe f804 	bl	8007f12 <vListInsert>
 8009f0a:	e012      	b.n	8009f32 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009f0c:	687a      	ldr	r2, [r7, #4]
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	429a      	cmp	r2, r3
 8009f12:	d206      	bcs.n	8009f22 <prvInsertTimerInActiveList+0x62>
 8009f14:	68ba      	ldr	r2, [r7, #8]
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d302      	bcc.n	8009f22 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	617b      	str	r3, [r7, #20]
 8009f20:	e007      	b.n	8009f32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009f22:	4b07      	ldr	r3, [pc, #28]	@ (8009f40 <prvInsertTimerInActiveList+0x80>)
 8009f24:	681a      	ldr	r2, [r3, #0]
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	3304      	adds	r3, #4
 8009f2a:	0019      	movs	r1, r3
 8009f2c:	0010      	movs	r0, r2
 8009f2e:	f7fd fff0 	bl	8007f12 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009f32:	697b      	ldr	r3, [r7, #20]
}
 8009f34:	0018      	movs	r0, r3
 8009f36:	46bd      	mov	sp, r7
 8009f38:	b006      	add	sp, #24
 8009f3a:	bd80      	pop	{r7, pc}
 8009f3c:	20001374 	.word	0x20001374
 8009f40:	20001370 	.word	0x20001370

08009f44 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009f44:	b590      	push	{r4, r7, lr}
 8009f46:	b08d      	sub	sp, #52	@ 0x34
 8009f48:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f4a:	e0b1      	b.n	800a0b0 <prvProcessReceivedCommands+0x16c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009f4c:	2208      	movs	r2, #8
 8009f4e:	18bb      	adds	r3, r7, r2
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	da10      	bge.n	8009f78 <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009f56:	18bb      	adds	r3, r7, r2
 8009f58:	3304      	adds	r3, #4
 8009f5a:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d102      	bne.n	8009f68 <prvProcessReceivedCommands+0x24>
 8009f62:	b672      	cpsid	i
 8009f64:	46c0      	nop			@ (mov r8, r8)
 8009f66:	e7fd      	b.n	8009f64 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f6a:	681a      	ldr	r2, [r3, #0]
 8009f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f6e:	6858      	ldr	r0, [r3, #4]
 8009f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f72:	689b      	ldr	r3, [r3, #8]
 8009f74:	0019      	movs	r1, r3
 8009f76:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009f78:	2208      	movs	r2, #8
 8009f7a:	18bb      	adds	r3, r7, r2
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	da00      	bge.n	8009f84 <prvProcessReceivedCommands+0x40>
 8009f82:	e095      	b.n	800a0b0 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009f84:	18bb      	adds	r3, r7, r2
 8009f86:	689b      	ldr	r3, [r3, #8]
 8009f88:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009f8a:	6a3b      	ldr	r3, [r7, #32]
 8009f8c:	695b      	ldr	r3, [r3, #20]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d004      	beq.n	8009f9c <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009f92:	6a3b      	ldr	r3, [r7, #32]
 8009f94:	3304      	adds	r3, #4
 8009f96:	0018      	movs	r0, r3
 8009f98:	f7fd fff1 	bl	8007f7e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009f9c:	1d3b      	adds	r3, r7, #4
 8009f9e:	0018      	movs	r0, r3
 8009fa0:	f7ff ff6e 	bl	8009e80 <prvSampleTimeNow>
 8009fa4:	0003      	movs	r3, r0
 8009fa6:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8009fa8:	2308      	movs	r3, #8
 8009faa:	18fb      	adds	r3, r7, r3
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	2b09      	cmp	r3, #9
 8009fb0:	d900      	bls.n	8009fb4 <prvProcessReceivedCommands+0x70>
 8009fb2:	e07a      	b.n	800a0aa <prvProcessReceivedCommands+0x166>
 8009fb4:	009a      	lsls	r2, r3, #2
 8009fb6:	4b46      	ldr	r3, [pc, #280]	@ (800a0d0 <prvProcessReceivedCommands+0x18c>)
 8009fb8:	18d3      	adds	r3, r2, r3
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009fbe:	6a3b      	ldr	r3, [r7, #32]
 8009fc0:	2228      	movs	r2, #40	@ 0x28
 8009fc2:	5c9b      	ldrb	r3, [r3, r2]
 8009fc4:	2201      	movs	r2, #1
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	b2d9      	uxtb	r1, r3
 8009fca:	6a3b      	ldr	r3, [r7, #32]
 8009fcc:	2228      	movs	r2, #40	@ 0x28
 8009fce:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009fd0:	2408      	movs	r4, #8
 8009fd2:	193b      	adds	r3, r7, r4
 8009fd4:	685a      	ldr	r2, [r3, #4]
 8009fd6:	6a3b      	ldr	r3, [r7, #32]
 8009fd8:	699b      	ldr	r3, [r3, #24]
 8009fda:	18d1      	adds	r1, r2, r3
 8009fdc:	193b      	adds	r3, r7, r4
 8009fde:	685b      	ldr	r3, [r3, #4]
 8009fe0:	69fa      	ldr	r2, [r7, #28]
 8009fe2:	6a38      	ldr	r0, [r7, #32]
 8009fe4:	f7ff ff6c 	bl	8009ec0 <prvInsertTimerInActiveList>
 8009fe8:	1e03      	subs	r3, r0, #0
 8009fea:	d060      	beq.n	800a0ae <prvProcessReceivedCommands+0x16a>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009fec:	6a3b      	ldr	r3, [r7, #32]
 8009fee:	6a1b      	ldr	r3, [r3, #32]
 8009ff0:	6a3a      	ldr	r2, [r7, #32]
 8009ff2:	0010      	movs	r0, r2
 8009ff4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ff6:	6a3b      	ldr	r3, [r7, #32]
 8009ff8:	2228      	movs	r2, #40	@ 0x28
 8009ffa:	5c9b      	ldrb	r3, [r3, r2]
 8009ffc:	001a      	movs	r2, r3
 8009ffe:	2304      	movs	r3, #4
 800a000:	4013      	ands	r3, r2
 800a002:	d054      	beq.n	800a0ae <prvProcessReceivedCommands+0x16a>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a004:	193b      	adds	r3, r7, r4
 800a006:	685a      	ldr	r2, [r3, #4]
 800a008:	6a3b      	ldr	r3, [r7, #32]
 800a00a:	699b      	ldr	r3, [r3, #24]
 800a00c:	18d2      	adds	r2, r2, r3
 800a00e:	6a38      	ldr	r0, [r7, #32]
 800a010:	2300      	movs	r3, #0
 800a012:	9300      	str	r3, [sp, #0]
 800a014:	2300      	movs	r3, #0
 800a016:	2100      	movs	r1, #0
 800a018:	f7ff fe20 	bl	8009c5c <xTimerGenericCommand>
 800a01c:	0003      	movs	r3, r0
 800a01e:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 800a020:	69bb      	ldr	r3, [r7, #24]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d143      	bne.n	800a0ae <prvProcessReceivedCommands+0x16a>
 800a026:	b672      	cpsid	i
 800a028:	46c0      	nop			@ (mov r8, r8)
 800a02a:	e7fd      	b.n	800a028 <prvProcessReceivedCommands+0xe4>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a02c:	6a3b      	ldr	r3, [r7, #32]
 800a02e:	2228      	movs	r2, #40	@ 0x28
 800a030:	5c9b      	ldrb	r3, [r3, r2]
 800a032:	2201      	movs	r2, #1
 800a034:	4393      	bics	r3, r2
 800a036:	b2d9      	uxtb	r1, r3
 800a038:	6a3b      	ldr	r3, [r7, #32]
 800a03a:	2228      	movs	r2, #40	@ 0x28
 800a03c:	5499      	strb	r1, [r3, r2]
					break;
 800a03e:	e037      	b.n	800a0b0 <prvProcessReceivedCommands+0x16c>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a040:	6a3b      	ldr	r3, [r7, #32]
 800a042:	2228      	movs	r2, #40	@ 0x28
 800a044:	5c9b      	ldrb	r3, [r3, r2]
 800a046:	2201      	movs	r2, #1
 800a048:	4313      	orrs	r3, r2
 800a04a:	b2d9      	uxtb	r1, r3
 800a04c:	6a3b      	ldr	r3, [r7, #32]
 800a04e:	2228      	movs	r2, #40	@ 0x28
 800a050:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a052:	2308      	movs	r3, #8
 800a054:	18fb      	adds	r3, r7, r3
 800a056:	685a      	ldr	r2, [r3, #4]
 800a058:	6a3b      	ldr	r3, [r7, #32]
 800a05a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a05c:	6a3b      	ldr	r3, [r7, #32]
 800a05e:	699b      	ldr	r3, [r3, #24]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d102      	bne.n	800a06a <prvProcessReceivedCommands+0x126>
 800a064:	b672      	cpsid	i
 800a066:	46c0      	nop			@ (mov r8, r8)
 800a068:	e7fd      	b.n	800a066 <prvProcessReceivedCommands+0x122>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a06a:	6a3b      	ldr	r3, [r7, #32]
 800a06c:	699a      	ldr	r2, [r3, #24]
 800a06e:	69fb      	ldr	r3, [r7, #28]
 800a070:	18d1      	adds	r1, r2, r3
 800a072:	69fb      	ldr	r3, [r7, #28]
 800a074:	69fa      	ldr	r2, [r7, #28]
 800a076:	6a38      	ldr	r0, [r7, #32]
 800a078:	f7ff ff22 	bl	8009ec0 <prvInsertTimerInActiveList>
					break;
 800a07c:	e018      	b.n	800a0b0 <prvProcessReceivedCommands+0x16c>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a07e:	6a3b      	ldr	r3, [r7, #32]
 800a080:	2228      	movs	r2, #40	@ 0x28
 800a082:	5c9b      	ldrb	r3, [r3, r2]
 800a084:	001a      	movs	r2, r3
 800a086:	2302      	movs	r3, #2
 800a088:	4013      	ands	r3, r2
 800a08a:	d104      	bne.n	800a096 <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 800a08c:	6a3b      	ldr	r3, [r7, #32]
 800a08e:	0018      	movs	r0, r3
 800a090:	f000 faa4 	bl	800a5dc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a094:	e00c      	b.n	800a0b0 <prvProcessReceivedCommands+0x16c>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a096:	6a3b      	ldr	r3, [r7, #32]
 800a098:	2228      	movs	r2, #40	@ 0x28
 800a09a:	5c9b      	ldrb	r3, [r3, r2]
 800a09c:	2201      	movs	r2, #1
 800a09e:	4393      	bics	r3, r2
 800a0a0:	b2d9      	uxtb	r1, r3
 800a0a2:	6a3b      	ldr	r3, [r7, #32]
 800a0a4:	2228      	movs	r2, #40	@ 0x28
 800a0a6:	5499      	strb	r1, [r3, r2]
					break;
 800a0a8:	e002      	b.n	800a0b0 <prvProcessReceivedCommands+0x16c>

				default	:
					/* Don't expect to get here. */
					break;
 800a0aa:	46c0      	nop			@ (mov r8, r8)
 800a0ac:	e000      	b.n	800a0b0 <prvProcessReceivedCommands+0x16c>
					break;
 800a0ae:	46c0      	nop			@ (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a0b0:	4b08      	ldr	r3, [pc, #32]	@ (800a0d4 <prvProcessReceivedCommands+0x190>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	2208      	movs	r2, #8
 800a0b6:	18b9      	adds	r1, r7, r2
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	0018      	movs	r0, r3
 800a0bc:	f7fe fa7c 	bl	80085b8 <xQueueReceive>
 800a0c0:	1e03      	subs	r3, r0, #0
 800a0c2:	d000      	beq.n	800a0c6 <prvProcessReceivedCommands+0x182>
 800a0c4:	e742      	b.n	8009f4c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a0c6:	46c0      	nop			@ (mov r8, r8)
 800a0c8:	46c0      	nop			@ (mov r8, r8)
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	b00b      	add	sp, #44	@ 0x2c
 800a0ce:	bd90      	pop	{r4, r7, pc}
 800a0d0:	0800da2c 	.word	0x0800da2c
 800a0d4:	20001378 	.word	0x20001378

0800a0d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b088      	sub	sp, #32
 800a0dc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a0de:	e042      	b.n	800a166 <prvSwitchTimerLists+0x8e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a0e0:	4b2a      	ldr	r3, [pc, #168]	@ (800a18c <prvSwitchTimerLists+0xb4>)
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	68db      	ldr	r3, [r3, #12]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0ea:	4b28      	ldr	r3, [pc, #160]	@ (800a18c <prvSwitchTimerLists+0xb4>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	68db      	ldr	r3, [r3, #12]
 800a0f0:	68db      	ldr	r3, [r3, #12]
 800a0f2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	3304      	adds	r3, #4
 800a0f8:	0018      	movs	r0, r3
 800a0fa:	f7fd ff40 	bl	8007f7e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	6a1b      	ldr	r3, [r3, #32]
 800a102:	68fa      	ldr	r2, [r7, #12]
 800a104:	0010      	movs	r0, r2
 800a106:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	2228      	movs	r2, #40	@ 0x28
 800a10c:	5c9b      	ldrb	r3, [r3, r2]
 800a10e:	001a      	movs	r2, r3
 800a110:	2304      	movs	r3, #4
 800a112:	4013      	ands	r3, r2
 800a114:	d027      	beq.n	800a166 <prvSwitchTimerLists+0x8e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	699b      	ldr	r3, [r3, #24]
 800a11a:	693a      	ldr	r2, [r7, #16]
 800a11c:	18d3      	adds	r3, r2, r3
 800a11e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a120:	68ba      	ldr	r2, [r7, #8]
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	429a      	cmp	r2, r3
 800a126:	d90e      	bls.n	800a146 <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	68ba      	ldr	r2, [r7, #8]
 800a12c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	68fa      	ldr	r2, [r7, #12]
 800a132:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a134:	4b15      	ldr	r3, [pc, #84]	@ (800a18c <prvSwitchTimerLists+0xb4>)
 800a136:	681a      	ldr	r2, [r3, #0]
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	3304      	adds	r3, #4
 800a13c:	0019      	movs	r1, r3
 800a13e:	0010      	movs	r0, r2
 800a140:	f7fd fee7 	bl	8007f12 <vListInsert>
 800a144:	e00f      	b.n	800a166 <prvSwitchTimerLists+0x8e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a146:	693a      	ldr	r2, [r7, #16]
 800a148:	68f8      	ldr	r0, [r7, #12]
 800a14a:	2300      	movs	r3, #0
 800a14c:	9300      	str	r3, [sp, #0]
 800a14e:	2300      	movs	r3, #0
 800a150:	2100      	movs	r1, #0
 800a152:	f7ff fd83 	bl	8009c5c <xTimerGenericCommand>
 800a156:	0003      	movs	r3, r0
 800a158:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d102      	bne.n	800a166 <prvSwitchTimerLists+0x8e>
 800a160:	b672      	cpsid	i
 800a162:	46c0      	nop			@ (mov r8, r8)
 800a164:	e7fd      	b.n	800a162 <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a166:	4b09      	ldr	r3, [pc, #36]	@ (800a18c <prvSwitchTimerLists+0xb4>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d1b7      	bne.n	800a0e0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a170:	4b06      	ldr	r3, [pc, #24]	@ (800a18c <prvSwitchTimerLists+0xb4>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a176:	4b06      	ldr	r3, [pc, #24]	@ (800a190 <prvSwitchTimerLists+0xb8>)
 800a178:	681a      	ldr	r2, [r3, #0]
 800a17a:	4b04      	ldr	r3, [pc, #16]	@ (800a18c <prvSwitchTimerLists+0xb4>)
 800a17c:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 800a17e:	4b04      	ldr	r3, [pc, #16]	@ (800a190 <prvSwitchTimerLists+0xb8>)
 800a180:	697a      	ldr	r2, [r7, #20]
 800a182:	601a      	str	r2, [r3, #0]
}
 800a184:	46c0      	nop			@ (mov r8, r8)
 800a186:	46bd      	mov	sp, r7
 800a188:	b006      	add	sp, #24
 800a18a:	bd80      	pop	{r7, pc}
 800a18c:	20001370 	.word	0x20001370
 800a190:	20001374 	.word	0x20001374

0800a194 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b082      	sub	sp, #8
 800a198:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a19a:	f000 f8d9 	bl	800a350 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a19e:	4b16      	ldr	r3, [pc, #88]	@ (800a1f8 <prvCheckForValidListAndQueue+0x64>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d123      	bne.n	800a1ee <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 800a1a6:	4b15      	ldr	r3, [pc, #84]	@ (800a1fc <prvCheckForValidListAndQueue+0x68>)
 800a1a8:	0018      	movs	r0, r3
 800a1aa:	f7fd fe67 	bl	8007e7c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a1ae:	4b14      	ldr	r3, [pc, #80]	@ (800a200 <prvCheckForValidListAndQueue+0x6c>)
 800a1b0:	0018      	movs	r0, r3
 800a1b2:	f7fd fe63 	bl	8007e7c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a1b6:	4b13      	ldr	r3, [pc, #76]	@ (800a204 <prvCheckForValidListAndQueue+0x70>)
 800a1b8:	4a10      	ldr	r2, [pc, #64]	@ (800a1fc <prvCheckForValidListAndQueue+0x68>)
 800a1ba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a1bc:	4b12      	ldr	r3, [pc, #72]	@ (800a208 <prvCheckForValidListAndQueue+0x74>)
 800a1be:	4a10      	ldr	r2, [pc, #64]	@ (800a200 <prvCheckForValidListAndQueue+0x6c>)
 800a1c0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a1c2:	4b12      	ldr	r3, [pc, #72]	@ (800a20c <prvCheckForValidListAndQueue+0x78>)
 800a1c4:	4a12      	ldr	r2, [pc, #72]	@ (800a210 <prvCheckForValidListAndQueue+0x7c>)
 800a1c6:	2100      	movs	r1, #0
 800a1c8:	9100      	str	r1, [sp, #0]
 800a1ca:	2110      	movs	r1, #16
 800a1cc:	2004      	movs	r0, #4
 800a1ce:	f7fd ff53 	bl	8008078 <xQueueGenericCreateStatic>
 800a1d2:	0002      	movs	r2, r0
 800a1d4:	4b08      	ldr	r3, [pc, #32]	@ (800a1f8 <prvCheckForValidListAndQueue+0x64>)
 800a1d6:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a1d8:	4b07      	ldr	r3, [pc, #28]	@ (800a1f8 <prvCheckForValidListAndQueue+0x64>)
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d006      	beq.n	800a1ee <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a1e0:	4b05      	ldr	r3, [pc, #20]	@ (800a1f8 <prvCheckForValidListAndQueue+0x64>)
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	4a0b      	ldr	r2, [pc, #44]	@ (800a214 <prvCheckForValidListAndQueue+0x80>)
 800a1e6:	0011      	movs	r1, r2
 800a1e8:	0018      	movs	r0, r3
 800a1ea:	f7fe fd13 	bl	8008c14 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a1ee:	f000 f8c1 	bl	800a374 <vPortExitCritical>
}
 800a1f2:	46c0      	nop			@ (mov r8, r8)
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd80      	pop	{r7, pc}
 800a1f8:	20001378 	.word	0x20001378
 800a1fc:	20001348 	.word	0x20001348
 800a200:	2000135c 	.word	0x2000135c
 800a204:	20001370 	.word	0x20001370
 800a208:	20001374 	.word	0x20001374
 800a20c:	200013c4 	.word	0x200013c4
 800a210:	20001384 	.word	0x20001384
 800a214:	0800d8f8 	.word	0x0800d8f8

0800a218 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b084      	sub	sp, #16
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	60f8      	str	r0, [r7, #12]
 800a220:	60b9      	str	r1, [r7, #8]
 800a222:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	3b04      	subs	r3, #4
 800a228:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	2280      	movs	r2, #128	@ 0x80
 800a22e:	0452      	lsls	r2, r2, #17
 800a230:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	3b04      	subs	r3, #4
 800a236:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800a238:	68ba      	ldr	r2, [r7, #8]
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	3b04      	subs	r3, #4
 800a242:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a244:	4a08      	ldr	r2, [pc, #32]	@ (800a268 <pxPortInitialiseStack+0x50>)
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	3b14      	subs	r3, #20
 800a24e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a250:	687a      	ldr	r2, [r7, #4]
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	3b20      	subs	r3, #32
 800a25a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a25c:	68fb      	ldr	r3, [r7, #12]
}
 800a25e:	0018      	movs	r0, r3
 800a260:	46bd      	mov	sp, r7
 800a262:	b004      	add	sp, #16
 800a264:	bd80      	pop	{r7, pc}
 800a266:	46c0      	nop			@ (mov r8, r8)
 800a268:	0800a26d 	.word	0x0800a26d

0800a26c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b082      	sub	sp, #8
 800a270:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a272:	2300      	movs	r3, #0
 800a274:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a276:	4b08      	ldr	r3, [pc, #32]	@ (800a298 <prvTaskExitError+0x2c>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	3301      	adds	r3, #1
 800a27c:	d002      	beq.n	800a284 <prvTaskExitError+0x18>
 800a27e:	b672      	cpsid	i
 800a280:	46c0      	nop			@ (mov r8, r8)
 800a282:	e7fd      	b.n	800a280 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800a284:	b672      	cpsid	i
	while( ulDummy == 0 )
 800a286:	46c0      	nop			@ (mov r8, r8)
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d0fc      	beq.n	800a288 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a28e:	46c0      	nop			@ (mov r8, r8)
 800a290:	46c0      	nop			@ (mov r8, r8)
 800a292:	46bd      	mov	sp, r7
 800a294:	b002      	add	sp, #8
 800a296:	bd80      	pop	{r7, pc}
 800a298:	20000010 	.word	0x20000010

0800a29c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800a2a0:	46c0      	nop			@ (mov r8, r8)
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}
	...

0800a2b0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 800a2b0:	4a0b      	ldr	r2, [pc, #44]	@ (800a2e0 <pxCurrentTCBConst2>)
 800a2b2:	6813      	ldr	r3, [r2, #0]
 800a2b4:	6818      	ldr	r0, [r3, #0]
 800a2b6:	3020      	adds	r0, #32
 800a2b8:	f380 8809 	msr	PSP, r0
 800a2bc:	2002      	movs	r0, #2
 800a2be:	f380 8814 	msr	CONTROL, r0
 800a2c2:	f3bf 8f6f 	isb	sy
 800a2c6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 800a2c8:	46ae      	mov	lr, r5
 800a2ca:	bc08      	pop	{r3}
 800a2cc:	bc04      	pop	{r2}
 800a2ce:	b662      	cpsie	i
 800a2d0:	4718      	bx	r3
 800a2d2:	46c0      	nop			@ (mov r8, r8)
 800a2d4:	46c0      	nop			@ (mov r8, r8)
 800a2d6:	46c0      	nop			@ (mov r8, r8)
 800a2d8:	46c0      	nop			@ (mov r8, r8)
 800a2da:	46c0      	nop			@ (mov r8, r8)
 800a2dc:	46c0      	nop			@ (mov r8, r8)
 800a2de:	46c0      	nop			@ (mov r8, r8)

0800a2e0 <pxCurrentTCBConst2>:
 800a2e0:	2000121c 	.word	0x2000121c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 800a2e4:	46c0      	nop			@ (mov r8, r8)
 800a2e6:	46c0      	nop			@ (mov r8, r8)

0800a2e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800a2ec:	4b0e      	ldr	r3, [pc, #56]	@ (800a328 <xPortStartScheduler+0x40>)
 800a2ee:	681a      	ldr	r2, [r3, #0]
 800a2f0:	4b0d      	ldr	r3, [pc, #52]	@ (800a328 <xPortStartScheduler+0x40>)
 800a2f2:	21ff      	movs	r1, #255	@ 0xff
 800a2f4:	0409      	lsls	r1, r1, #16
 800a2f6:	430a      	orrs	r2, r1
 800a2f8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800a2fa:	4b0b      	ldr	r3, [pc, #44]	@ (800a328 <xPortStartScheduler+0x40>)
 800a2fc:	681a      	ldr	r2, [r3, #0]
 800a2fe:	4b0a      	ldr	r3, [pc, #40]	@ (800a328 <xPortStartScheduler+0x40>)
 800a300:	21ff      	movs	r1, #255	@ 0xff
 800a302:	0609      	lsls	r1, r1, #24
 800a304:	430a      	orrs	r2, r1
 800a306:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 800a308:	f000 f898 	bl	800a43c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a30c:	4b07      	ldr	r3, [pc, #28]	@ (800a32c <xPortStartScheduler+0x44>)
 800a30e:	2200      	movs	r2, #0
 800a310:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 800a312:	f7ff ffcd 	bl	800a2b0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a316:	f7ff f83f 	bl	8009398 <vTaskSwitchContext>
	prvTaskExitError();
 800a31a:	f7ff ffa7 	bl	800a26c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a31e:	2300      	movs	r3, #0
}
 800a320:	0018      	movs	r0, r3
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}
 800a326:	46c0      	nop			@ (mov r8, r8)
 800a328:	e000ed20 	.word	0xe000ed20
 800a32c:	20000010 	.word	0x20000010

0800a330 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 800a330:	b580      	push	{r7, lr}
 800a332:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 800a334:	4b05      	ldr	r3, [pc, #20]	@ (800a34c <vPortYield+0x1c>)
 800a336:	2280      	movs	r2, #128	@ 0x80
 800a338:	0552      	lsls	r2, r2, #21
 800a33a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800a33c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800a340:	f3bf 8f6f 	isb	sy
}
 800a344:	46c0      	nop			@ (mov r8, r8)
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}
 800a34a:	46c0      	nop			@ (mov r8, r8)
 800a34c:	e000ed04 	.word	0xe000ed04

0800a350 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a350:	b580      	push	{r7, lr}
 800a352:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 800a354:	b672      	cpsid	i
    uxCriticalNesting++;
 800a356:	4b06      	ldr	r3, [pc, #24]	@ (800a370 <vPortEnterCritical+0x20>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	1c5a      	adds	r2, r3, #1
 800a35c:	4b04      	ldr	r3, [pc, #16]	@ (800a370 <vPortEnterCritical+0x20>)
 800a35e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 800a360:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800a364:	f3bf 8f6f 	isb	sy
}
 800a368:	46c0      	nop			@ (mov r8, r8)
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}
 800a36e:	46c0      	nop			@ (mov r8, r8)
 800a370:	20000010 	.word	0x20000010

0800a374 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a374:	b580      	push	{r7, lr}
 800a376:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a378:	4b09      	ldr	r3, [pc, #36]	@ (800a3a0 <vPortExitCritical+0x2c>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d102      	bne.n	800a386 <vPortExitCritical+0x12>
 800a380:	b672      	cpsid	i
 800a382:	46c0      	nop			@ (mov r8, r8)
 800a384:	e7fd      	b.n	800a382 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 800a386:	4b06      	ldr	r3, [pc, #24]	@ (800a3a0 <vPortExitCritical+0x2c>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	1e5a      	subs	r2, r3, #1
 800a38c:	4b04      	ldr	r3, [pc, #16]	@ (800a3a0 <vPortExitCritical+0x2c>)
 800a38e:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800a390:	4b03      	ldr	r3, [pc, #12]	@ (800a3a0 <vPortExitCritical+0x2c>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d100      	bne.n	800a39a <vPortExitCritical+0x26>
    {
        portENABLE_INTERRUPTS();
 800a398:	b662      	cpsie	i
    }
}
 800a39a:	46c0      	nop			@ (mov r8, r8)
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}
 800a3a0:	20000010 	.word	0x20000010

0800a3a4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 800a3a4:	f3ef 8010 	mrs	r0, PRIMASK
 800a3a8:	b672      	cpsid	i
 800a3aa:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800a3ac:	46c0      	nop			@ (mov r8, r8)
 800a3ae:	0018      	movs	r0, r3

0800a3b0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 800a3b0:	f380 8810 	msr	PRIMASK, r0
 800a3b4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 800a3b6:	46c0      	nop			@ (mov r8, r8)
	...

0800a3c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a3c0:	f3ef 8009 	mrs	r0, PSP
 800a3c4:	4b0e      	ldr	r3, [pc, #56]	@ (800a400 <pxCurrentTCBConst>)
 800a3c6:	681a      	ldr	r2, [r3, #0]
 800a3c8:	3820      	subs	r0, #32
 800a3ca:	6010      	str	r0, [r2, #0]
 800a3cc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800a3ce:	4644      	mov	r4, r8
 800a3d0:	464d      	mov	r5, r9
 800a3d2:	4656      	mov	r6, sl
 800a3d4:	465f      	mov	r7, fp
 800a3d6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800a3d8:	b508      	push	{r3, lr}
 800a3da:	b672      	cpsid	i
 800a3dc:	f7fe ffdc 	bl	8009398 <vTaskSwitchContext>
 800a3e0:	b662      	cpsie	i
 800a3e2:	bc0c      	pop	{r2, r3}
 800a3e4:	6811      	ldr	r1, [r2, #0]
 800a3e6:	6808      	ldr	r0, [r1, #0]
 800a3e8:	3010      	adds	r0, #16
 800a3ea:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800a3ec:	46a0      	mov	r8, r4
 800a3ee:	46a9      	mov	r9, r5
 800a3f0:	46b2      	mov	sl, r6
 800a3f2:	46bb      	mov	fp, r7
 800a3f4:	f380 8809 	msr	PSP, r0
 800a3f8:	3820      	subs	r0, #32
 800a3fa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800a3fc:	4718      	bx	r3
 800a3fe:	46c0      	nop			@ (mov r8, r8)

0800a400 <pxCurrentTCBConst>:
 800a400:	2000121c 	.word	0x2000121c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 800a404:	46c0      	nop			@ (mov r8, r8)
 800a406:	46c0      	nop			@ (mov r8, r8)

0800a408 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b082      	sub	sp, #8
 800a40c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800a40e:	f7ff ffc9 	bl	800a3a4 <ulSetInterruptMaskFromISR>
 800a412:	0003      	movs	r3, r0
 800a414:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a416:	f7fe ff0f 	bl	8009238 <xTaskIncrementTick>
 800a41a:	1e03      	subs	r3, r0, #0
 800a41c:	d003      	beq.n	800a426 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800a41e:	4b06      	ldr	r3, [pc, #24]	@ (800a438 <xPortSysTickHandler+0x30>)
 800a420:	2280      	movs	r2, #128	@ 0x80
 800a422:	0552      	lsls	r2, r2, #21
 800a424:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	0018      	movs	r0, r3
 800a42a:	f7ff ffc1 	bl	800a3b0 <vClearInterruptMaskFromISR>
}
 800a42e:	46c0      	nop			@ (mov r8, r8)
 800a430:	46bd      	mov	sp, r7
 800a432:	b002      	add	sp, #8
 800a434:	bd80      	pop	{r7, pc}
 800a436:	46c0      	nop			@ (mov r8, r8)
 800a438:	e000ed04 	.word	0xe000ed04

0800a43c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 800a440:	4b0b      	ldr	r3, [pc, #44]	@ (800a470 <prvSetupTimerInterrupt+0x34>)
 800a442:	2200      	movs	r2, #0
 800a444:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 800a446:	4b0b      	ldr	r3, [pc, #44]	@ (800a474 <prvSetupTimerInterrupt+0x38>)
 800a448:	2200      	movs	r2, #0
 800a44a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a44c:	4b0a      	ldr	r3, [pc, #40]	@ (800a478 <prvSetupTimerInterrupt+0x3c>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	22fa      	movs	r2, #250	@ 0xfa
 800a452:	0091      	lsls	r1, r2, #2
 800a454:	0018      	movs	r0, r3
 800a456:	f7f5 fe73 	bl	8000140 <__udivsi3>
 800a45a:	0003      	movs	r3, r0
 800a45c:	001a      	movs	r2, r3
 800a45e:	4b07      	ldr	r3, [pc, #28]	@ (800a47c <prvSetupTimerInterrupt+0x40>)
 800a460:	3a01      	subs	r2, #1
 800a462:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 800a464:	4b02      	ldr	r3, [pc, #8]	@ (800a470 <prvSetupTimerInterrupt+0x34>)
 800a466:	2207      	movs	r2, #7
 800a468:	601a      	str	r2, [r3, #0]
}
 800a46a:	46c0      	nop			@ (mov r8, r8)
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd80      	pop	{r7, pc}
 800a470:	e000e010 	.word	0xe000e010
 800a474:	e000e018 	.word	0xe000e018
 800a478:	20000004 	.word	0x20000004
 800a47c:	e000e014 	.word	0xe000e014

0800a480 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b086      	sub	sp, #24
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a488:	2300      	movs	r3, #0
 800a48a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800a48c:	f7fe fe1e 	bl	80090cc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a490:	4b4d      	ldr	r3, [pc, #308]	@ (800a5c8 <pvPortMalloc+0x148>)
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d101      	bne.n	800a49c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a498:	f000 f8ea 	bl	800a670 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a49c:	4b4b      	ldr	r3, [pc, #300]	@ (800a5cc <pvPortMalloc+0x14c>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	687a      	ldr	r2, [r7, #4]
 800a4a2:	4013      	ands	r3, r2
 800a4a4:	d000      	beq.n	800a4a8 <pvPortMalloc+0x28>
 800a4a6:	e07b      	b.n	800a5a0 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d013      	beq.n	800a4d6 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 800a4ae:	2208      	movs	r2, #8
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	189b      	adds	r3, r3, r2
 800a4b4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2207      	movs	r2, #7
 800a4ba:	4013      	ands	r3, r2
 800a4bc:	d00b      	beq.n	800a4d6 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	2207      	movs	r2, #7
 800a4c2:	4393      	bics	r3, r2
 800a4c4:	3308      	adds	r3, #8
 800a4c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2207      	movs	r2, #7
 800a4cc:	4013      	ands	r3, r2
 800a4ce:	d002      	beq.n	800a4d6 <pvPortMalloc+0x56>
 800a4d0:	b672      	cpsid	i
 800a4d2:	46c0      	nop			@ (mov r8, r8)
 800a4d4:	e7fd      	b.n	800a4d2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d061      	beq.n	800a5a0 <pvPortMalloc+0x120>
 800a4dc:	4b3c      	ldr	r3, [pc, #240]	@ (800a5d0 <pvPortMalloc+0x150>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	687a      	ldr	r2, [r7, #4]
 800a4e2:	429a      	cmp	r2, r3
 800a4e4:	d85c      	bhi.n	800a5a0 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a4e6:	4b3b      	ldr	r3, [pc, #236]	@ (800a5d4 <pvPortMalloc+0x154>)
 800a4e8:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800a4ea:	4b3a      	ldr	r3, [pc, #232]	@ (800a5d4 <pvPortMalloc+0x154>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a4f0:	e004      	b.n	800a4fc <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 800a4f2:	697b      	ldr	r3, [r7, #20]
 800a4f4:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a4fc:	697b      	ldr	r3, [r7, #20]
 800a4fe:	685b      	ldr	r3, [r3, #4]
 800a500:	687a      	ldr	r2, [r7, #4]
 800a502:	429a      	cmp	r2, r3
 800a504:	d903      	bls.n	800a50e <pvPortMalloc+0x8e>
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d1f1      	bne.n	800a4f2 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a50e:	4b2e      	ldr	r3, [pc, #184]	@ (800a5c8 <pvPortMalloc+0x148>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	697a      	ldr	r2, [r7, #20]
 800a514:	429a      	cmp	r2, r3
 800a516:	d043      	beq.n	800a5a0 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	2208      	movs	r2, #8
 800a51e:	189b      	adds	r3, r3, r2
 800a520:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a522:	697b      	ldr	r3, [r7, #20]
 800a524:	681a      	ldr	r2, [r3, #0]
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	685a      	ldr	r2, [r3, #4]
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	1ad2      	subs	r2, r2, r3
 800a532:	2308      	movs	r3, #8
 800a534:	005b      	lsls	r3, r3, #1
 800a536:	429a      	cmp	r2, r3
 800a538:	d917      	bls.n	800a56a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a53a:	697a      	ldr	r2, [r7, #20]
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	18d3      	adds	r3, r2, r3
 800a540:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	2207      	movs	r2, #7
 800a546:	4013      	ands	r3, r2
 800a548:	d002      	beq.n	800a550 <pvPortMalloc+0xd0>
 800a54a:	b672      	cpsid	i
 800a54c:	46c0      	nop			@ (mov r8, r8)
 800a54e:	e7fd      	b.n	800a54c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a550:	697b      	ldr	r3, [r7, #20]
 800a552:	685a      	ldr	r2, [r3, #4]
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	1ad2      	subs	r2, r2, r3
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a55c:	697b      	ldr	r3, [r7, #20]
 800a55e:	687a      	ldr	r2, [r7, #4]
 800a560:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	0018      	movs	r0, r3
 800a566:	f000 f8e3 	bl	800a730 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a56a:	4b19      	ldr	r3, [pc, #100]	@ (800a5d0 <pvPortMalloc+0x150>)
 800a56c:	681a      	ldr	r2, [r3, #0]
 800a56e:	697b      	ldr	r3, [r7, #20]
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	1ad2      	subs	r2, r2, r3
 800a574:	4b16      	ldr	r3, [pc, #88]	@ (800a5d0 <pvPortMalloc+0x150>)
 800a576:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a578:	4b15      	ldr	r3, [pc, #84]	@ (800a5d0 <pvPortMalloc+0x150>)
 800a57a:	681a      	ldr	r2, [r3, #0]
 800a57c:	4b16      	ldr	r3, [pc, #88]	@ (800a5d8 <pvPortMalloc+0x158>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	429a      	cmp	r2, r3
 800a582:	d203      	bcs.n	800a58c <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a584:	4b12      	ldr	r3, [pc, #72]	@ (800a5d0 <pvPortMalloc+0x150>)
 800a586:	681a      	ldr	r2, [r3, #0]
 800a588:	4b13      	ldr	r3, [pc, #76]	@ (800a5d8 <pvPortMalloc+0x158>)
 800a58a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a58c:	697b      	ldr	r3, [r7, #20]
 800a58e:	685a      	ldr	r2, [r3, #4]
 800a590:	4b0e      	ldr	r3, [pc, #56]	@ (800a5cc <pvPortMalloc+0x14c>)
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	431a      	orrs	r2, r3
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	2200      	movs	r2, #0
 800a59e:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a5a0:	f7fe fda0 	bl	80090e4 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d101      	bne.n	800a5ae <pvPortMalloc+0x12e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800a5aa:	f7f8 faaf 	bl	8002b0c <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	2207      	movs	r2, #7
 800a5b2:	4013      	ands	r3, r2
 800a5b4:	d002      	beq.n	800a5bc <pvPortMalloc+0x13c>
 800a5b6:	b672      	cpsid	i
 800a5b8:	46c0      	nop			@ (mov r8, r8)
 800a5ba:	e7fd      	b.n	800a5b8 <pvPortMalloc+0x138>
	return pvReturn;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
}
 800a5be:	0018      	movs	r0, r3
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	b006      	add	sp, #24
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	46c0      	nop			@ (mov r8, r8)
 800a5c8:	2000181c 	.word	0x2000181c
 800a5cc:	20001828 	.word	0x20001828
 800a5d0:	20001820 	.word	0x20001820
 800a5d4:	20001814 	.word	0x20001814
 800a5d8:	20001824 	.word	0x20001824

0800a5dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b084      	sub	sp, #16
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d037      	beq.n	800a65e <vPortFree+0x82>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a5ee:	2308      	movs	r3, #8
 800a5f0:	425b      	negs	r3, r3
 800a5f2:	68fa      	ldr	r2, [r7, #12]
 800a5f4:	18d3      	adds	r3, r2, r3
 800a5f6:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a5fc:	68bb      	ldr	r3, [r7, #8]
 800a5fe:	685a      	ldr	r2, [r3, #4]
 800a600:	4b19      	ldr	r3, [pc, #100]	@ (800a668 <vPortFree+0x8c>)
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	4013      	ands	r3, r2
 800a606:	d102      	bne.n	800a60e <vPortFree+0x32>
 800a608:	b672      	cpsid	i
 800a60a:	46c0      	nop			@ (mov r8, r8)
 800a60c:	e7fd      	b.n	800a60a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a60e:	68bb      	ldr	r3, [r7, #8]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d002      	beq.n	800a61c <vPortFree+0x40>
 800a616:	b672      	cpsid	i
 800a618:	46c0      	nop			@ (mov r8, r8)
 800a61a:	e7fd      	b.n	800a618 <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	685a      	ldr	r2, [r3, #4]
 800a620:	4b11      	ldr	r3, [pc, #68]	@ (800a668 <vPortFree+0x8c>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	4013      	ands	r3, r2
 800a626:	d01a      	beq.n	800a65e <vPortFree+0x82>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d116      	bne.n	800a65e <vPortFree+0x82>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a630:	68bb      	ldr	r3, [r7, #8]
 800a632:	685a      	ldr	r2, [r3, #4]
 800a634:	4b0c      	ldr	r3, [pc, #48]	@ (800a668 <vPortFree+0x8c>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	43db      	mvns	r3, r3
 800a63a:	401a      	ands	r2, r3
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a640:	f7fe fd44 	bl	80090cc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a644:	68bb      	ldr	r3, [r7, #8]
 800a646:	685a      	ldr	r2, [r3, #4]
 800a648:	4b08      	ldr	r3, [pc, #32]	@ (800a66c <vPortFree+0x90>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	18d2      	adds	r2, r2, r3
 800a64e:	4b07      	ldr	r3, [pc, #28]	@ (800a66c <vPortFree+0x90>)
 800a650:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a652:	68bb      	ldr	r3, [r7, #8]
 800a654:	0018      	movs	r0, r3
 800a656:	f000 f86b 	bl	800a730 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a65a:	f7fe fd43 	bl	80090e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a65e:	46c0      	nop			@ (mov r8, r8)
 800a660:	46bd      	mov	sp, r7
 800a662:	b004      	add	sp, #16
 800a664:	bd80      	pop	{r7, pc}
 800a666:	46c0      	nop			@ (mov r8, r8)
 800a668:	20001828 	.word	0x20001828
 800a66c:	20001820 	.word	0x20001820

0800a670 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b084      	sub	sp, #16
 800a674:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a676:	2380      	movs	r3, #128	@ 0x80
 800a678:	00db      	lsls	r3, r3, #3
 800a67a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a67c:	4b26      	ldr	r3, [pc, #152]	@ (800a718 <prvHeapInit+0xa8>)
 800a67e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	2207      	movs	r2, #7
 800a684:	4013      	ands	r3, r2
 800a686:	d00c      	beq.n	800a6a2 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	3307      	adds	r3, #7
 800a68c:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	2207      	movs	r2, #7
 800a692:	4393      	bics	r3, r2
 800a694:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a696:	68ba      	ldr	r2, [r7, #8]
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	1ad2      	subs	r2, r2, r3
 800a69c:	4b1e      	ldr	r3, [pc, #120]	@ (800a718 <prvHeapInit+0xa8>)
 800a69e:	18d3      	adds	r3, r2, r3
 800a6a0:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a6a6:	4b1d      	ldr	r3, [pc, #116]	@ (800a71c <prvHeapInit+0xac>)
 800a6a8:	687a      	ldr	r2, [r7, #4]
 800a6aa:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a6ac:	4b1b      	ldr	r3, [pc, #108]	@ (800a71c <prvHeapInit+0xac>)
 800a6ae:	2200      	movs	r2, #0
 800a6b0:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	68ba      	ldr	r2, [r7, #8]
 800a6b6:	18d3      	adds	r3, r2, r3
 800a6b8:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a6ba:	2208      	movs	r2, #8
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	1a9b      	subs	r3, r3, r2
 800a6c0:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	2207      	movs	r2, #7
 800a6c6:	4393      	bics	r3, r2
 800a6c8:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a6ca:	68fa      	ldr	r2, [r7, #12]
 800a6cc:	4b14      	ldr	r3, [pc, #80]	@ (800a720 <prvHeapInit+0xb0>)
 800a6ce:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800a6d0:	4b13      	ldr	r3, [pc, #76]	@ (800a720 <prvHeapInit+0xb0>)
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a6d8:	4b11      	ldr	r3, [pc, #68]	@ (800a720 <prvHeapInit+0xb0>)
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	2200      	movs	r2, #0
 800a6de:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	68fa      	ldr	r2, [r7, #12]
 800a6e8:	1ad2      	subs	r2, r2, r3
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a6ee:	4b0c      	ldr	r3, [pc, #48]	@ (800a720 <prvHeapInit+0xb0>)
 800a6f0:	681a      	ldr	r2, [r3, #0]
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	685a      	ldr	r2, [r3, #4]
 800a6fa:	4b0a      	ldr	r3, [pc, #40]	@ (800a724 <prvHeapInit+0xb4>)
 800a6fc:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	685a      	ldr	r2, [r3, #4]
 800a702:	4b09      	ldr	r3, [pc, #36]	@ (800a728 <prvHeapInit+0xb8>)
 800a704:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a706:	4b09      	ldr	r3, [pc, #36]	@ (800a72c <prvHeapInit+0xbc>)
 800a708:	2280      	movs	r2, #128	@ 0x80
 800a70a:	0612      	lsls	r2, r2, #24
 800a70c:	601a      	str	r2, [r3, #0]
}
 800a70e:	46c0      	nop			@ (mov r8, r8)
 800a710:	46bd      	mov	sp, r7
 800a712:	b004      	add	sp, #16
 800a714:	bd80      	pop	{r7, pc}
 800a716:	46c0      	nop			@ (mov r8, r8)
 800a718:	20001414 	.word	0x20001414
 800a71c:	20001814 	.word	0x20001814
 800a720:	2000181c 	.word	0x2000181c
 800a724:	20001824 	.word	0x20001824
 800a728:	20001820 	.word	0x20001820
 800a72c:	20001828 	.word	0x20001828

0800a730 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b084      	sub	sp, #16
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a738:	4b27      	ldr	r3, [pc, #156]	@ (800a7d8 <prvInsertBlockIntoFreeList+0xa8>)
 800a73a:	60fb      	str	r3, [r7, #12]
 800a73c:	e002      	b.n	800a744 <prvInsertBlockIntoFreeList+0x14>
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	60fb      	str	r3, [r7, #12]
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	687a      	ldr	r2, [r7, #4]
 800a74a:	429a      	cmp	r2, r3
 800a74c:	d8f7      	bhi.n	800a73e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	685b      	ldr	r3, [r3, #4]
 800a756:	68ba      	ldr	r2, [r7, #8]
 800a758:	18d3      	adds	r3, r2, r3
 800a75a:	687a      	ldr	r2, [r7, #4]
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d108      	bne.n	800a772 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	685a      	ldr	r2, [r3, #4]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	685b      	ldr	r3, [r3, #4]
 800a768:	18d2      	adds	r2, r2, r3
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	685b      	ldr	r3, [r3, #4]
 800a77a:	68ba      	ldr	r2, [r7, #8]
 800a77c:	18d2      	adds	r2, r2, r3
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	429a      	cmp	r2, r3
 800a784:	d118      	bne.n	800a7b8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	4b14      	ldr	r3, [pc, #80]	@ (800a7dc <prvInsertBlockIntoFreeList+0xac>)
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	429a      	cmp	r2, r3
 800a790:	d00d      	beq.n	800a7ae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	685a      	ldr	r2, [r3, #4]
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	685b      	ldr	r3, [r3, #4]
 800a79c:	18d2      	adds	r2, r2, r3
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	681a      	ldr	r2, [r3, #0]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	601a      	str	r2, [r3, #0]
 800a7ac:	e008      	b.n	800a7c0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a7ae:	4b0b      	ldr	r3, [pc, #44]	@ (800a7dc <prvInsertBlockIntoFreeList+0xac>)
 800a7b0:	681a      	ldr	r2, [r3, #0]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	601a      	str	r2, [r3, #0]
 800a7b6:	e003      	b.n	800a7c0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	681a      	ldr	r2, [r3, #0]
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a7c0:	68fa      	ldr	r2, [r7, #12]
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	429a      	cmp	r2, r3
 800a7c6:	d002      	beq.n	800a7ce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	687a      	ldr	r2, [r7, #4]
 800a7cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a7ce:	46c0      	nop			@ (mov r8, r8)
 800a7d0:	46bd      	mov	sp, r7
 800a7d2:	b004      	add	sp, #16
 800a7d4:	bd80      	pop	{r7, pc}
 800a7d6:	46c0      	nop			@ (mov r8, r8)
 800a7d8:	20001814 	.word	0x20001814
 800a7dc:	2000181c 	.word	0x2000181c

0800a7e0 <__cvt>:
 800a7e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a7e2:	001f      	movs	r7, r3
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	0016      	movs	r6, r2
 800a7e8:	b08b      	sub	sp, #44	@ 0x2c
 800a7ea:	429f      	cmp	r7, r3
 800a7ec:	da04      	bge.n	800a7f8 <__cvt+0x18>
 800a7ee:	2180      	movs	r1, #128	@ 0x80
 800a7f0:	0609      	lsls	r1, r1, #24
 800a7f2:	187b      	adds	r3, r7, r1
 800a7f4:	001f      	movs	r7, r3
 800a7f6:	232d      	movs	r3, #45	@ 0x2d
 800a7f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a7fa:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800a7fc:	7013      	strb	r3, [r2, #0]
 800a7fe:	2320      	movs	r3, #32
 800a800:	2203      	movs	r2, #3
 800a802:	439d      	bics	r5, r3
 800a804:	2d46      	cmp	r5, #70	@ 0x46
 800a806:	d007      	beq.n	800a818 <__cvt+0x38>
 800a808:	002b      	movs	r3, r5
 800a80a:	3b45      	subs	r3, #69	@ 0x45
 800a80c:	4259      	negs	r1, r3
 800a80e:	414b      	adcs	r3, r1
 800a810:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800a812:	3a01      	subs	r2, #1
 800a814:	18cb      	adds	r3, r1, r3
 800a816:	9310      	str	r3, [sp, #64]	@ 0x40
 800a818:	ab09      	add	r3, sp, #36	@ 0x24
 800a81a:	9304      	str	r3, [sp, #16]
 800a81c:	ab08      	add	r3, sp, #32
 800a81e:	9303      	str	r3, [sp, #12]
 800a820:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a822:	9200      	str	r2, [sp, #0]
 800a824:	9302      	str	r3, [sp, #8]
 800a826:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a828:	0032      	movs	r2, r6
 800a82a:	9301      	str	r3, [sp, #4]
 800a82c:	003b      	movs	r3, r7
 800a82e:	f000 fea1 	bl	800b574 <_dtoa_r>
 800a832:	0004      	movs	r4, r0
 800a834:	2d47      	cmp	r5, #71	@ 0x47
 800a836:	d11b      	bne.n	800a870 <__cvt+0x90>
 800a838:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a83a:	07db      	lsls	r3, r3, #31
 800a83c:	d511      	bpl.n	800a862 <__cvt+0x82>
 800a83e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a840:	18c3      	adds	r3, r0, r3
 800a842:	9307      	str	r3, [sp, #28]
 800a844:	2200      	movs	r2, #0
 800a846:	2300      	movs	r3, #0
 800a848:	0030      	movs	r0, r6
 800a84a:	0039      	movs	r1, r7
 800a84c:	f7f5 fdfe 	bl	800044c <__aeabi_dcmpeq>
 800a850:	2800      	cmp	r0, #0
 800a852:	d001      	beq.n	800a858 <__cvt+0x78>
 800a854:	9b07      	ldr	r3, [sp, #28]
 800a856:	9309      	str	r3, [sp, #36]	@ 0x24
 800a858:	2230      	movs	r2, #48	@ 0x30
 800a85a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a85c:	9907      	ldr	r1, [sp, #28]
 800a85e:	428b      	cmp	r3, r1
 800a860:	d320      	bcc.n	800a8a4 <__cvt+0xc4>
 800a862:	0020      	movs	r0, r4
 800a864:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a866:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a868:	1b1b      	subs	r3, r3, r4
 800a86a:	6013      	str	r3, [r2, #0]
 800a86c:	b00b      	add	sp, #44	@ 0x2c
 800a86e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a870:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a872:	18c3      	adds	r3, r0, r3
 800a874:	9307      	str	r3, [sp, #28]
 800a876:	2d46      	cmp	r5, #70	@ 0x46
 800a878:	d1e4      	bne.n	800a844 <__cvt+0x64>
 800a87a:	7803      	ldrb	r3, [r0, #0]
 800a87c:	2b30      	cmp	r3, #48	@ 0x30
 800a87e:	d10c      	bne.n	800a89a <__cvt+0xba>
 800a880:	2200      	movs	r2, #0
 800a882:	2300      	movs	r3, #0
 800a884:	0030      	movs	r0, r6
 800a886:	0039      	movs	r1, r7
 800a888:	f7f5 fde0 	bl	800044c <__aeabi_dcmpeq>
 800a88c:	2800      	cmp	r0, #0
 800a88e:	d104      	bne.n	800a89a <__cvt+0xba>
 800a890:	2301      	movs	r3, #1
 800a892:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800a894:	1a9b      	subs	r3, r3, r2
 800a896:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a898:	6013      	str	r3, [r2, #0]
 800a89a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a89c:	9a07      	ldr	r2, [sp, #28]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	18d3      	adds	r3, r2, r3
 800a8a2:	e7ce      	b.n	800a842 <__cvt+0x62>
 800a8a4:	1c59      	adds	r1, r3, #1
 800a8a6:	9109      	str	r1, [sp, #36]	@ 0x24
 800a8a8:	701a      	strb	r2, [r3, #0]
 800a8aa:	e7d6      	b.n	800a85a <__cvt+0x7a>

0800a8ac <__exponent>:
 800a8ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8ae:	232b      	movs	r3, #43	@ 0x2b
 800a8b0:	b085      	sub	sp, #20
 800a8b2:	0005      	movs	r5, r0
 800a8b4:	1e0c      	subs	r4, r1, #0
 800a8b6:	7002      	strb	r2, [r0, #0]
 800a8b8:	da01      	bge.n	800a8be <__exponent+0x12>
 800a8ba:	424c      	negs	r4, r1
 800a8bc:	3302      	adds	r3, #2
 800a8be:	706b      	strb	r3, [r5, #1]
 800a8c0:	2c09      	cmp	r4, #9
 800a8c2:	dd2c      	ble.n	800a91e <__exponent+0x72>
 800a8c4:	ab02      	add	r3, sp, #8
 800a8c6:	1dde      	adds	r6, r3, #7
 800a8c8:	0020      	movs	r0, r4
 800a8ca:	210a      	movs	r1, #10
 800a8cc:	f7f5 fda8 	bl	8000420 <__aeabi_idivmod>
 800a8d0:	0037      	movs	r7, r6
 800a8d2:	3130      	adds	r1, #48	@ 0x30
 800a8d4:	3e01      	subs	r6, #1
 800a8d6:	0020      	movs	r0, r4
 800a8d8:	7031      	strb	r1, [r6, #0]
 800a8da:	210a      	movs	r1, #10
 800a8dc:	9401      	str	r4, [sp, #4]
 800a8de:	f7f5 fcb9 	bl	8000254 <__divsi3>
 800a8e2:	9b01      	ldr	r3, [sp, #4]
 800a8e4:	0004      	movs	r4, r0
 800a8e6:	2b63      	cmp	r3, #99	@ 0x63
 800a8e8:	dcee      	bgt.n	800a8c8 <__exponent+0x1c>
 800a8ea:	1eba      	subs	r2, r7, #2
 800a8ec:	1ca8      	adds	r0, r5, #2
 800a8ee:	0001      	movs	r1, r0
 800a8f0:	0013      	movs	r3, r2
 800a8f2:	3430      	adds	r4, #48	@ 0x30
 800a8f4:	7014      	strb	r4, [r2, #0]
 800a8f6:	ac02      	add	r4, sp, #8
 800a8f8:	3407      	adds	r4, #7
 800a8fa:	429c      	cmp	r4, r3
 800a8fc:	d80a      	bhi.n	800a914 <__exponent+0x68>
 800a8fe:	2300      	movs	r3, #0
 800a900:	4294      	cmp	r4, r2
 800a902:	d303      	bcc.n	800a90c <__exponent+0x60>
 800a904:	3309      	adds	r3, #9
 800a906:	aa02      	add	r2, sp, #8
 800a908:	189b      	adds	r3, r3, r2
 800a90a:	1bdb      	subs	r3, r3, r7
 800a90c:	18c0      	adds	r0, r0, r3
 800a90e:	1b40      	subs	r0, r0, r5
 800a910:	b005      	add	sp, #20
 800a912:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a914:	781c      	ldrb	r4, [r3, #0]
 800a916:	3301      	adds	r3, #1
 800a918:	700c      	strb	r4, [r1, #0]
 800a91a:	3101      	adds	r1, #1
 800a91c:	e7eb      	b.n	800a8f6 <__exponent+0x4a>
 800a91e:	2330      	movs	r3, #48	@ 0x30
 800a920:	18e4      	adds	r4, r4, r3
 800a922:	70ab      	strb	r3, [r5, #2]
 800a924:	1d28      	adds	r0, r5, #4
 800a926:	70ec      	strb	r4, [r5, #3]
 800a928:	e7f1      	b.n	800a90e <__exponent+0x62>
	...

0800a92c <_printf_float>:
 800a92c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a92e:	b097      	sub	sp, #92	@ 0x5c
 800a930:	000d      	movs	r5, r1
 800a932:	920a      	str	r2, [sp, #40]	@ 0x28
 800a934:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800a936:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a938:	9009      	str	r0, [sp, #36]	@ 0x24
 800a93a:	f000 fd03 	bl	800b344 <_localeconv_r>
 800a93e:	6803      	ldr	r3, [r0, #0]
 800a940:	0018      	movs	r0, r3
 800a942:	930d      	str	r3, [sp, #52]	@ 0x34
 800a944:	f7f5 fbe0 	bl	8000108 <strlen>
 800a948:	2300      	movs	r3, #0
 800a94a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a94c:	9314      	str	r3, [sp, #80]	@ 0x50
 800a94e:	7e2b      	ldrb	r3, [r5, #24]
 800a950:	2207      	movs	r2, #7
 800a952:	930c      	str	r3, [sp, #48]	@ 0x30
 800a954:	682b      	ldr	r3, [r5, #0]
 800a956:	930e      	str	r3, [sp, #56]	@ 0x38
 800a958:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a95a:	6823      	ldr	r3, [r4, #0]
 800a95c:	05c9      	lsls	r1, r1, #23
 800a95e:	d545      	bpl.n	800a9ec <_printf_float+0xc0>
 800a960:	189b      	adds	r3, r3, r2
 800a962:	4393      	bics	r3, r2
 800a964:	001a      	movs	r2, r3
 800a966:	3208      	adds	r2, #8
 800a968:	6022      	str	r2, [r4, #0]
 800a96a:	2201      	movs	r2, #1
 800a96c:	681e      	ldr	r6, [r3, #0]
 800a96e:	685f      	ldr	r7, [r3, #4]
 800a970:	007b      	lsls	r3, r7, #1
 800a972:	085b      	lsrs	r3, r3, #1
 800a974:	9311      	str	r3, [sp, #68]	@ 0x44
 800a976:	9610      	str	r6, [sp, #64]	@ 0x40
 800a978:	64ae      	str	r6, [r5, #72]	@ 0x48
 800a97a:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800a97c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a97e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a980:	4ba7      	ldr	r3, [pc, #668]	@ (800ac20 <_printf_float+0x2f4>)
 800a982:	4252      	negs	r2, r2
 800a984:	f7f7 fddc 	bl	8002540 <__aeabi_dcmpun>
 800a988:	2800      	cmp	r0, #0
 800a98a:	d131      	bne.n	800a9f0 <_printf_float+0xc4>
 800a98c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a98e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a990:	2201      	movs	r2, #1
 800a992:	4ba3      	ldr	r3, [pc, #652]	@ (800ac20 <_printf_float+0x2f4>)
 800a994:	4252      	negs	r2, r2
 800a996:	f7f5 fd69 	bl	800046c <__aeabi_dcmple>
 800a99a:	2800      	cmp	r0, #0
 800a99c:	d128      	bne.n	800a9f0 <_printf_float+0xc4>
 800a99e:	2200      	movs	r2, #0
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	0030      	movs	r0, r6
 800a9a4:	0039      	movs	r1, r7
 800a9a6:	f7f5 fd57 	bl	8000458 <__aeabi_dcmplt>
 800a9aa:	2800      	cmp	r0, #0
 800a9ac:	d003      	beq.n	800a9b6 <_printf_float+0x8a>
 800a9ae:	002b      	movs	r3, r5
 800a9b0:	222d      	movs	r2, #45	@ 0x2d
 800a9b2:	3343      	adds	r3, #67	@ 0x43
 800a9b4:	701a      	strb	r2, [r3, #0]
 800a9b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a9b8:	4f9a      	ldr	r7, [pc, #616]	@ (800ac24 <_printf_float+0x2f8>)
 800a9ba:	2b47      	cmp	r3, #71	@ 0x47
 800a9bc:	d800      	bhi.n	800a9c0 <_printf_float+0x94>
 800a9be:	4f9a      	ldr	r7, [pc, #616]	@ (800ac28 <_printf_float+0x2fc>)
 800a9c0:	2303      	movs	r3, #3
 800a9c2:	2400      	movs	r4, #0
 800a9c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a9c6:	612b      	str	r3, [r5, #16]
 800a9c8:	3301      	adds	r3, #1
 800a9ca:	439a      	bics	r2, r3
 800a9cc:	602a      	str	r2, [r5, #0]
 800a9ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9d0:	0029      	movs	r1, r5
 800a9d2:	9300      	str	r3, [sp, #0]
 800a9d4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a9d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9d8:	aa15      	add	r2, sp, #84	@ 0x54
 800a9da:	f000 f9e5 	bl	800ada8 <_printf_common>
 800a9de:	3001      	adds	r0, #1
 800a9e0:	d000      	beq.n	800a9e4 <_printf_float+0xb8>
 800a9e2:	e09e      	b.n	800ab22 <_printf_float+0x1f6>
 800a9e4:	2001      	movs	r0, #1
 800a9e6:	4240      	negs	r0, r0
 800a9e8:	b017      	add	sp, #92	@ 0x5c
 800a9ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9ec:	3307      	adds	r3, #7
 800a9ee:	e7b8      	b.n	800a962 <_printf_float+0x36>
 800a9f0:	0032      	movs	r2, r6
 800a9f2:	003b      	movs	r3, r7
 800a9f4:	0030      	movs	r0, r6
 800a9f6:	0039      	movs	r1, r7
 800a9f8:	f7f7 fda2 	bl	8002540 <__aeabi_dcmpun>
 800a9fc:	2800      	cmp	r0, #0
 800a9fe:	d00b      	beq.n	800aa18 <_printf_float+0xec>
 800aa00:	2f00      	cmp	r7, #0
 800aa02:	da03      	bge.n	800aa0c <_printf_float+0xe0>
 800aa04:	002b      	movs	r3, r5
 800aa06:	222d      	movs	r2, #45	@ 0x2d
 800aa08:	3343      	adds	r3, #67	@ 0x43
 800aa0a:	701a      	strb	r2, [r3, #0]
 800aa0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aa0e:	4f87      	ldr	r7, [pc, #540]	@ (800ac2c <_printf_float+0x300>)
 800aa10:	2b47      	cmp	r3, #71	@ 0x47
 800aa12:	d8d5      	bhi.n	800a9c0 <_printf_float+0x94>
 800aa14:	4f86      	ldr	r7, [pc, #536]	@ (800ac30 <_printf_float+0x304>)
 800aa16:	e7d3      	b.n	800a9c0 <_printf_float+0x94>
 800aa18:	2220      	movs	r2, #32
 800aa1a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800aa1c:	686b      	ldr	r3, [r5, #4]
 800aa1e:	4394      	bics	r4, r2
 800aa20:	1c5a      	adds	r2, r3, #1
 800aa22:	d146      	bne.n	800aab2 <_printf_float+0x186>
 800aa24:	3307      	adds	r3, #7
 800aa26:	606b      	str	r3, [r5, #4]
 800aa28:	2380      	movs	r3, #128	@ 0x80
 800aa2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa2c:	00db      	lsls	r3, r3, #3
 800aa2e:	4313      	orrs	r3, r2
 800aa30:	2200      	movs	r2, #0
 800aa32:	602b      	str	r3, [r5, #0]
 800aa34:	9206      	str	r2, [sp, #24]
 800aa36:	aa14      	add	r2, sp, #80	@ 0x50
 800aa38:	9205      	str	r2, [sp, #20]
 800aa3a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800aa3c:	a90a      	add	r1, sp, #40	@ 0x28
 800aa3e:	9204      	str	r2, [sp, #16]
 800aa40:	aa13      	add	r2, sp, #76	@ 0x4c
 800aa42:	9203      	str	r2, [sp, #12]
 800aa44:	2223      	movs	r2, #35	@ 0x23
 800aa46:	1852      	adds	r2, r2, r1
 800aa48:	9202      	str	r2, [sp, #8]
 800aa4a:	9301      	str	r3, [sp, #4]
 800aa4c:	686b      	ldr	r3, [r5, #4]
 800aa4e:	0032      	movs	r2, r6
 800aa50:	9300      	str	r3, [sp, #0]
 800aa52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aa54:	003b      	movs	r3, r7
 800aa56:	f7ff fec3 	bl	800a7e0 <__cvt>
 800aa5a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800aa5c:	0007      	movs	r7, r0
 800aa5e:	2c47      	cmp	r4, #71	@ 0x47
 800aa60:	d12d      	bne.n	800aabe <_printf_float+0x192>
 800aa62:	1cd3      	adds	r3, r2, #3
 800aa64:	db02      	blt.n	800aa6c <_printf_float+0x140>
 800aa66:	686b      	ldr	r3, [r5, #4]
 800aa68:	429a      	cmp	r2, r3
 800aa6a:	dd47      	ble.n	800aafc <_printf_float+0x1d0>
 800aa6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aa6e:	3b02      	subs	r3, #2
 800aa70:	b2db      	uxtb	r3, r3
 800aa72:	930c      	str	r3, [sp, #48]	@ 0x30
 800aa74:	0028      	movs	r0, r5
 800aa76:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800aa78:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800aa7a:	3901      	subs	r1, #1
 800aa7c:	3050      	adds	r0, #80	@ 0x50
 800aa7e:	9113      	str	r1, [sp, #76]	@ 0x4c
 800aa80:	f7ff ff14 	bl	800a8ac <__exponent>
 800aa84:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800aa86:	0004      	movs	r4, r0
 800aa88:	1813      	adds	r3, r2, r0
 800aa8a:	612b      	str	r3, [r5, #16]
 800aa8c:	2a01      	cmp	r2, #1
 800aa8e:	dc02      	bgt.n	800aa96 <_printf_float+0x16a>
 800aa90:	682a      	ldr	r2, [r5, #0]
 800aa92:	07d2      	lsls	r2, r2, #31
 800aa94:	d501      	bpl.n	800aa9a <_printf_float+0x16e>
 800aa96:	3301      	adds	r3, #1
 800aa98:	612b      	str	r3, [r5, #16]
 800aa9a:	2323      	movs	r3, #35	@ 0x23
 800aa9c:	aa0a      	add	r2, sp, #40	@ 0x28
 800aa9e:	189b      	adds	r3, r3, r2
 800aaa0:	781b      	ldrb	r3, [r3, #0]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d100      	bne.n	800aaa8 <_printf_float+0x17c>
 800aaa6:	e792      	b.n	800a9ce <_printf_float+0xa2>
 800aaa8:	002b      	movs	r3, r5
 800aaaa:	222d      	movs	r2, #45	@ 0x2d
 800aaac:	3343      	adds	r3, #67	@ 0x43
 800aaae:	701a      	strb	r2, [r3, #0]
 800aab0:	e78d      	b.n	800a9ce <_printf_float+0xa2>
 800aab2:	2c47      	cmp	r4, #71	@ 0x47
 800aab4:	d1b8      	bne.n	800aa28 <_printf_float+0xfc>
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d1b6      	bne.n	800aa28 <_printf_float+0xfc>
 800aaba:	3301      	adds	r3, #1
 800aabc:	e7b3      	b.n	800aa26 <_printf_float+0xfa>
 800aabe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aac0:	2b65      	cmp	r3, #101	@ 0x65
 800aac2:	d9d7      	bls.n	800aa74 <_printf_float+0x148>
 800aac4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aac6:	2b66      	cmp	r3, #102	@ 0x66
 800aac8:	d11a      	bne.n	800ab00 <_printf_float+0x1d4>
 800aaca:	686b      	ldr	r3, [r5, #4]
 800aacc:	2a00      	cmp	r2, #0
 800aace:	dd09      	ble.n	800aae4 <_printf_float+0x1b8>
 800aad0:	612a      	str	r2, [r5, #16]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d102      	bne.n	800aadc <_printf_float+0x1b0>
 800aad6:	6829      	ldr	r1, [r5, #0]
 800aad8:	07c9      	lsls	r1, r1, #31
 800aada:	d50b      	bpl.n	800aaf4 <_printf_float+0x1c8>
 800aadc:	3301      	adds	r3, #1
 800aade:	189b      	adds	r3, r3, r2
 800aae0:	612b      	str	r3, [r5, #16]
 800aae2:	e007      	b.n	800aaf4 <_printf_float+0x1c8>
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d103      	bne.n	800aaf0 <_printf_float+0x1c4>
 800aae8:	2201      	movs	r2, #1
 800aaea:	6829      	ldr	r1, [r5, #0]
 800aaec:	4211      	tst	r1, r2
 800aaee:	d000      	beq.n	800aaf2 <_printf_float+0x1c6>
 800aaf0:	1c9a      	adds	r2, r3, #2
 800aaf2:	612a      	str	r2, [r5, #16]
 800aaf4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800aaf6:	2400      	movs	r4, #0
 800aaf8:	65ab      	str	r3, [r5, #88]	@ 0x58
 800aafa:	e7ce      	b.n	800aa9a <_printf_float+0x16e>
 800aafc:	2367      	movs	r3, #103	@ 0x67
 800aafe:	930c      	str	r3, [sp, #48]	@ 0x30
 800ab00:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ab02:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ab04:	4299      	cmp	r1, r3
 800ab06:	db06      	blt.n	800ab16 <_printf_float+0x1ea>
 800ab08:	682b      	ldr	r3, [r5, #0]
 800ab0a:	6129      	str	r1, [r5, #16]
 800ab0c:	07db      	lsls	r3, r3, #31
 800ab0e:	d5f1      	bpl.n	800aaf4 <_printf_float+0x1c8>
 800ab10:	3101      	adds	r1, #1
 800ab12:	6129      	str	r1, [r5, #16]
 800ab14:	e7ee      	b.n	800aaf4 <_printf_float+0x1c8>
 800ab16:	2201      	movs	r2, #1
 800ab18:	2900      	cmp	r1, #0
 800ab1a:	dce0      	bgt.n	800aade <_printf_float+0x1b2>
 800ab1c:	1892      	adds	r2, r2, r2
 800ab1e:	1a52      	subs	r2, r2, r1
 800ab20:	e7dd      	b.n	800aade <_printf_float+0x1b2>
 800ab22:	682a      	ldr	r2, [r5, #0]
 800ab24:	0553      	lsls	r3, r2, #21
 800ab26:	d408      	bmi.n	800ab3a <_printf_float+0x20e>
 800ab28:	692b      	ldr	r3, [r5, #16]
 800ab2a:	003a      	movs	r2, r7
 800ab2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ab2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab30:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800ab32:	47a0      	blx	r4
 800ab34:	3001      	adds	r0, #1
 800ab36:	d129      	bne.n	800ab8c <_printf_float+0x260>
 800ab38:	e754      	b.n	800a9e4 <_printf_float+0xb8>
 800ab3a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab3c:	2b65      	cmp	r3, #101	@ 0x65
 800ab3e:	d800      	bhi.n	800ab42 <_printf_float+0x216>
 800ab40:	e0db      	b.n	800acfa <_printf_float+0x3ce>
 800ab42:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800ab44:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800ab46:	2200      	movs	r2, #0
 800ab48:	2300      	movs	r3, #0
 800ab4a:	f7f5 fc7f 	bl	800044c <__aeabi_dcmpeq>
 800ab4e:	2800      	cmp	r0, #0
 800ab50:	d033      	beq.n	800abba <_printf_float+0x28e>
 800ab52:	2301      	movs	r3, #1
 800ab54:	4a37      	ldr	r2, [pc, #220]	@ (800ac34 <_printf_float+0x308>)
 800ab56:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ab58:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab5a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800ab5c:	47a0      	blx	r4
 800ab5e:	3001      	adds	r0, #1
 800ab60:	d100      	bne.n	800ab64 <_printf_float+0x238>
 800ab62:	e73f      	b.n	800a9e4 <_printf_float+0xb8>
 800ab64:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800ab66:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ab68:	42b3      	cmp	r3, r6
 800ab6a:	db02      	blt.n	800ab72 <_printf_float+0x246>
 800ab6c:	682b      	ldr	r3, [r5, #0]
 800ab6e:	07db      	lsls	r3, r3, #31
 800ab70:	d50c      	bpl.n	800ab8c <_printf_float+0x260>
 800ab72:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800ab74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab76:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ab78:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ab7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab7c:	47a0      	blx	r4
 800ab7e:	2400      	movs	r4, #0
 800ab80:	3001      	adds	r0, #1
 800ab82:	d100      	bne.n	800ab86 <_printf_float+0x25a>
 800ab84:	e72e      	b.n	800a9e4 <_printf_float+0xb8>
 800ab86:	1e73      	subs	r3, r6, #1
 800ab88:	42a3      	cmp	r3, r4
 800ab8a:	dc0a      	bgt.n	800aba2 <_printf_float+0x276>
 800ab8c:	682b      	ldr	r3, [r5, #0]
 800ab8e:	079b      	lsls	r3, r3, #30
 800ab90:	d500      	bpl.n	800ab94 <_printf_float+0x268>
 800ab92:	e106      	b.n	800ada2 <_printf_float+0x476>
 800ab94:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ab96:	68e8      	ldr	r0, [r5, #12]
 800ab98:	4298      	cmp	r0, r3
 800ab9a:	db00      	blt.n	800ab9e <_printf_float+0x272>
 800ab9c:	e724      	b.n	800a9e8 <_printf_float+0xbc>
 800ab9e:	0018      	movs	r0, r3
 800aba0:	e722      	b.n	800a9e8 <_printf_float+0xbc>
 800aba2:	002a      	movs	r2, r5
 800aba4:	2301      	movs	r3, #1
 800aba6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800aba8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800abaa:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800abac:	321a      	adds	r2, #26
 800abae:	47b8      	blx	r7
 800abb0:	3001      	adds	r0, #1
 800abb2:	d100      	bne.n	800abb6 <_printf_float+0x28a>
 800abb4:	e716      	b.n	800a9e4 <_printf_float+0xb8>
 800abb6:	3401      	adds	r4, #1
 800abb8:	e7e5      	b.n	800ab86 <_printf_float+0x25a>
 800abba:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	dc3b      	bgt.n	800ac38 <_printf_float+0x30c>
 800abc0:	2301      	movs	r3, #1
 800abc2:	4a1c      	ldr	r2, [pc, #112]	@ (800ac34 <_printf_float+0x308>)
 800abc4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800abc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800abc8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800abca:	47a0      	blx	r4
 800abcc:	3001      	adds	r0, #1
 800abce:	d100      	bne.n	800abd2 <_printf_float+0x2a6>
 800abd0:	e708      	b.n	800a9e4 <_printf_float+0xb8>
 800abd2:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800abd4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800abd6:	4333      	orrs	r3, r6
 800abd8:	d102      	bne.n	800abe0 <_printf_float+0x2b4>
 800abda:	682b      	ldr	r3, [r5, #0]
 800abdc:	07db      	lsls	r3, r3, #31
 800abde:	d5d5      	bpl.n	800ab8c <_printf_float+0x260>
 800abe0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800abe2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800abe4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800abe6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800abe8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800abea:	47a0      	blx	r4
 800abec:	2300      	movs	r3, #0
 800abee:	3001      	adds	r0, #1
 800abf0:	d100      	bne.n	800abf4 <_printf_float+0x2c8>
 800abf2:	e6f7      	b.n	800a9e4 <_printf_float+0xb8>
 800abf4:	930c      	str	r3, [sp, #48]	@ 0x30
 800abf6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800abf8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800abfa:	425b      	negs	r3, r3
 800abfc:	4293      	cmp	r3, r2
 800abfe:	dc01      	bgt.n	800ac04 <_printf_float+0x2d8>
 800ac00:	0033      	movs	r3, r6
 800ac02:	e792      	b.n	800ab2a <_printf_float+0x1fe>
 800ac04:	002a      	movs	r2, r5
 800ac06:	2301      	movs	r3, #1
 800ac08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ac0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ac0c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800ac0e:	321a      	adds	r2, #26
 800ac10:	47a0      	blx	r4
 800ac12:	3001      	adds	r0, #1
 800ac14:	d100      	bne.n	800ac18 <_printf_float+0x2ec>
 800ac16:	e6e5      	b.n	800a9e4 <_printf_float+0xb8>
 800ac18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ac1a:	3301      	adds	r3, #1
 800ac1c:	e7ea      	b.n	800abf4 <_printf_float+0x2c8>
 800ac1e:	46c0      	nop			@ (mov r8, r8)
 800ac20:	7fefffff 	.word	0x7fefffff
 800ac24:	0800da58 	.word	0x0800da58
 800ac28:	0800da54 	.word	0x0800da54
 800ac2c:	0800da60 	.word	0x0800da60
 800ac30:	0800da5c 	.word	0x0800da5c
 800ac34:	0800da64 	.word	0x0800da64
 800ac38:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ac3a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800ac3c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ac3e:	429e      	cmp	r6, r3
 800ac40:	dd00      	ble.n	800ac44 <_printf_float+0x318>
 800ac42:	001e      	movs	r6, r3
 800ac44:	2e00      	cmp	r6, #0
 800ac46:	dc31      	bgt.n	800acac <_printf_float+0x380>
 800ac48:	43f3      	mvns	r3, r6
 800ac4a:	2400      	movs	r4, #0
 800ac4c:	17db      	asrs	r3, r3, #31
 800ac4e:	4033      	ands	r3, r6
 800ac50:	930e      	str	r3, [sp, #56]	@ 0x38
 800ac52:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800ac54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac56:	1af3      	subs	r3, r6, r3
 800ac58:	42a3      	cmp	r3, r4
 800ac5a:	dc30      	bgt.n	800acbe <_printf_float+0x392>
 800ac5c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ac5e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ac60:	429a      	cmp	r2, r3
 800ac62:	dc38      	bgt.n	800acd6 <_printf_float+0x3aa>
 800ac64:	682b      	ldr	r3, [r5, #0]
 800ac66:	07db      	lsls	r3, r3, #31
 800ac68:	d435      	bmi.n	800acd6 <_printf_float+0x3aa>
 800ac6a:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800ac6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ac6e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ac70:	1b9b      	subs	r3, r3, r6
 800ac72:	1b14      	subs	r4, r2, r4
 800ac74:	429c      	cmp	r4, r3
 800ac76:	dd00      	ble.n	800ac7a <_printf_float+0x34e>
 800ac78:	001c      	movs	r4, r3
 800ac7a:	2c00      	cmp	r4, #0
 800ac7c:	dc34      	bgt.n	800ace8 <_printf_float+0x3bc>
 800ac7e:	43e3      	mvns	r3, r4
 800ac80:	2600      	movs	r6, #0
 800ac82:	17db      	asrs	r3, r3, #31
 800ac84:	401c      	ands	r4, r3
 800ac86:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ac88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ac8a:	1ad3      	subs	r3, r2, r3
 800ac8c:	1b1b      	subs	r3, r3, r4
 800ac8e:	42b3      	cmp	r3, r6
 800ac90:	dc00      	bgt.n	800ac94 <_printf_float+0x368>
 800ac92:	e77b      	b.n	800ab8c <_printf_float+0x260>
 800ac94:	002a      	movs	r2, r5
 800ac96:	2301      	movs	r3, #1
 800ac98:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ac9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ac9c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800ac9e:	321a      	adds	r2, #26
 800aca0:	47b8      	blx	r7
 800aca2:	3001      	adds	r0, #1
 800aca4:	d100      	bne.n	800aca8 <_printf_float+0x37c>
 800aca6:	e69d      	b.n	800a9e4 <_printf_float+0xb8>
 800aca8:	3601      	adds	r6, #1
 800acaa:	e7ec      	b.n	800ac86 <_printf_float+0x35a>
 800acac:	0033      	movs	r3, r6
 800acae:	003a      	movs	r2, r7
 800acb0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800acb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800acb4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800acb6:	47a0      	blx	r4
 800acb8:	3001      	adds	r0, #1
 800acba:	d1c5      	bne.n	800ac48 <_printf_float+0x31c>
 800acbc:	e692      	b.n	800a9e4 <_printf_float+0xb8>
 800acbe:	002a      	movs	r2, r5
 800acc0:	2301      	movs	r3, #1
 800acc2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800acc4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800acc6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800acc8:	321a      	adds	r2, #26
 800acca:	47b0      	blx	r6
 800accc:	3001      	adds	r0, #1
 800acce:	d100      	bne.n	800acd2 <_printf_float+0x3a6>
 800acd0:	e688      	b.n	800a9e4 <_printf_float+0xb8>
 800acd2:	3401      	adds	r4, #1
 800acd4:	e7bd      	b.n	800ac52 <_printf_float+0x326>
 800acd6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800acd8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800acda:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800acdc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800acde:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800ace0:	47a0      	blx	r4
 800ace2:	3001      	adds	r0, #1
 800ace4:	d1c1      	bne.n	800ac6a <_printf_float+0x33e>
 800ace6:	e67d      	b.n	800a9e4 <_printf_float+0xb8>
 800ace8:	19ba      	adds	r2, r7, r6
 800acea:	0023      	movs	r3, r4
 800acec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800acee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800acf0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800acf2:	47b0      	blx	r6
 800acf4:	3001      	adds	r0, #1
 800acf6:	d1c2      	bne.n	800ac7e <_printf_float+0x352>
 800acf8:	e674      	b.n	800a9e4 <_printf_float+0xb8>
 800acfa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800acfc:	930c      	str	r3, [sp, #48]	@ 0x30
 800acfe:	2b01      	cmp	r3, #1
 800ad00:	dc02      	bgt.n	800ad08 <_printf_float+0x3dc>
 800ad02:	2301      	movs	r3, #1
 800ad04:	421a      	tst	r2, r3
 800ad06:	d039      	beq.n	800ad7c <_printf_float+0x450>
 800ad08:	2301      	movs	r3, #1
 800ad0a:	003a      	movs	r2, r7
 800ad0c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ad0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad10:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ad12:	47b0      	blx	r6
 800ad14:	3001      	adds	r0, #1
 800ad16:	d100      	bne.n	800ad1a <_printf_float+0x3ee>
 800ad18:	e664      	b.n	800a9e4 <_printf_float+0xb8>
 800ad1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ad1e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ad20:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad22:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ad24:	47b0      	blx	r6
 800ad26:	3001      	adds	r0, #1
 800ad28:	d100      	bne.n	800ad2c <_printf_float+0x400>
 800ad2a:	e65b      	b.n	800a9e4 <_printf_float+0xb8>
 800ad2c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800ad2e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800ad30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad32:	2200      	movs	r2, #0
 800ad34:	3b01      	subs	r3, #1
 800ad36:	930c      	str	r3, [sp, #48]	@ 0x30
 800ad38:	2300      	movs	r3, #0
 800ad3a:	f7f5 fb87 	bl	800044c <__aeabi_dcmpeq>
 800ad3e:	2800      	cmp	r0, #0
 800ad40:	d11a      	bne.n	800ad78 <_printf_float+0x44c>
 800ad42:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad44:	1c7a      	adds	r2, r7, #1
 800ad46:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ad48:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad4a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ad4c:	47b0      	blx	r6
 800ad4e:	3001      	adds	r0, #1
 800ad50:	d10e      	bne.n	800ad70 <_printf_float+0x444>
 800ad52:	e647      	b.n	800a9e4 <_printf_float+0xb8>
 800ad54:	002a      	movs	r2, r5
 800ad56:	2301      	movs	r3, #1
 800ad58:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ad5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad5c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800ad5e:	321a      	adds	r2, #26
 800ad60:	47b8      	blx	r7
 800ad62:	3001      	adds	r0, #1
 800ad64:	d100      	bne.n	800ad68 <_printf_float+0x43c>
 800ad66:	e63d      	b.n	800a9e4 <_printf_float+0xb8>
 800ad68:	3601      	adds	r6, #1
 800ad6a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad6c:	429e      	cmp	r6, r3
 800ad6e:	dbf1      	blt.n	800ad54 <_printf_float+0x428>
 800ad70:	002a      	movs	r2, r5
 800ad72:	0023      	movs	r3, r4
 800ad74:	3250      	adds	r2, #80	@ 0x50
 800ad76:	e6d9      	b.n	800ab2c <_printf_float+0x200>
 800ad78:	2600      	movs	r6, #0
 800ad7a:	e7f6      	b.n	800ad6a <_printf_float+0x43e>
 800ad7c:	003a      	movs	r2, r7
 800ad7e:	e7e2      	b.n	800ad46 <_printf_float+0x41a>
 800ad80:	002a      	movs	r2, r5
 800ad82:	2301      	movs	r3, #1
 800ad84:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ad86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad88:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ad8a:	3219      	adds	r2, #25
 800ad8c:	47b0      	blx	r6
 800ad8e:	3001      	adds	r0, #1
 800ad90:	d100      	bne.n	800ad94 <_printf_float+0x468>
 800ad92:	e627      	b.n	800a9e4 <_printf_float+0xb8>
 800ad94:	3401      	adds	r4, #1
 800ad96:	68eb      	ldr	r3, [r5, #12]
 800ad98:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800ad9a:	1a9b      	subs	r3, r3, r2
 800ad9c:	42a3      	cmp	r3, r4
 800ad9e:	dcef      	bgt.n	800ad80 <_printf_float+0x454>
 800ada0:	e6f8      	b.n	800ab94 <_printf_float+0x268>
 800ada2:	2400      	movs	r4, #0
 800ada4:	e7f7      	b.n	800ad96 <_printf_float+0x46a>
 800ada6:	46c0      	nop			@ (mov r8, r8)

0800ada8 <_printf_common>:
 800ada8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800adaa:	0016      	movs	r6, r2
 800adac:	9301      	str	r3, [sp, #4]
 800adae:	688a      	ldr	r2, [r1, #8]
 800adb0:	690b      	ldr	r3, [r1, #16]
 800adb2:	000c      	movs	r4, r1
 800adb4:	9000      	str	r0, [sp, #0]
 800adb6:	4293      	cmp	r3, r2
 800adb8:	da00      	bge.n	800adbc <_printf_common+0x14>
 800adba:	0013      	movs	r3, r2
 800adbc:	0022      	movs	r2, r4
 800adbe:	6033      	str	r3, [r6, #0]
 800adc0:	3243      	adds	r2, #67	@ 0x43
 800adc2:	7812      	ldrb	r2, [r2, #0]
 800adc4:	2a00      	cmp	r2, #0
 800adc6:	d001      	beq.n	800adcc <_printf_common+0x24>
 800adc8:	3301      	adds	r3, #1
 800adca:	6033      	str	r3, [r6, #0]
 800adcc:	6823      	ldr	r3, [r4, #0]
 800adce:	069b      	lsls	r3, r3, #26
 800add0:	d502      	bpl.n	800add8 <_printf_common+0x30>
 800add2:	6833      	ldr	r3, [r6, #0]
 800add4:	3302      	adds	r3, #2
 800add6:	6033      	str	r3, [r6, #0]
 800add8:	6822      	ldr	r2, [r4, #0]
 800adda:	2306      	movs	r3, #6
 800addc:	0015      	movs	r5, r2
 800adde:	401d      	ands	r5, r3
 800ade0:	421a      	tst	r2, r3
 800ade2:	d027      	beq.n	800ae34 <_printf_common+0x8c>
 800ade4:	0023      	movs	r3, r4
 800ade6:	3343      	adds	r3, #67	@ 0x43
 800ade8:	781b      	ldrb	r3, [r3, #0]
 800adea:	1e5a      	subs	r2, r3, #1
 800adec:	4193      	sbcs	r3, r2
 800adee:	6822      	ldr	r2, [r4, #0]
 800adf0:	0692      	lsls	r2, r2, #26
 800adf2:	d430      	bmi.n	800ae56 <_printf_common+0xae>
 800adf4:	0022      	movs	r2, r4
 800adf6:	9901      	ldr	r1, [sp, #4]
 800adf8:	9800      	ldr	r0, [sp, #0]
 800adfa:	9d08      	ldr	r5, [sp, #32]
 800adfc:	3243      	adds	r2, #67	@ 0x43
 800adfe:	47a8      	blx	r5
 800ae00:	3001      	adds	r0, #1
 800ae02:	d025      	beq.n	800ae50 <_printf_common+0xa8>
 800ae04:	2206      	movs	r2, #6
 800ae06:	6823      	ldr	r3, [r4, #0]
 800ae08:	2500      	movs	r5, #0
 800ae0a:	4013      	ands	r3, r2
 800ae0c:	2b04      	cmp	r3, #4
 800ae0e:	d105      	bne.n	800ae1c <_printf_common+0x74>
 800ae10:	6833      	ldr	r3, [r6, #0]
 800ae12:	68e5      	ldr	r5, [r4, #12]
 800ae14:	1aed      	subs	r5, r5, r3
 800ae16:	43eb      	mvns	r3, r5
 800ae18:	17db      	asrs	r3, r3, #31
 800ae1a:	401d      	ands	r5, r3
 800ae1c:	68a3      	ldr	r3, [r4, #8]
 800ae1e:	6922      	ldr	r2, [r4, #16]
 800ae20:	4293      	cmp	r3, r2
 800ae22:	dd01      	ble.n	800ae28 <_printf_common+0x80>
 800ae24:	1a9b      	subs	r3, r3, r2
 800ae26:	18ed      	adds	r5, r5, r3
 800ae28:	2600      	movs	r6, #0
 800ae2a:	42b5      	cmp	r5, r6
 800ae2c:	d120      	bne.n	800ae70 <_printf_common+0xc8>
 800ae2e:	2000      	movs	r0, #0
 800ae30:	e010      	b.n	800ae54 <_printf_common+0xac>
 800ae32:	3501      	adds	r5, #1
 800ae34:	68e3      	ldr	r3, [r4, #12]
 800ae36:	6832      	ldr	r2, [r6, #0]
 800ae38:	1a9b      	subs	r3, r3, r2
 800ae3a:	42ab      	cmp	r3, r5
 800ae3c:	ddd2      	ble.n	800ade4 <_printf_common+0x3c>
 800ae3e:	0022      	movs	r2, r4
 800ae40:	2301      	movs	r3, #1
 800ae42:	9901      	ldr	r1, [sp, #4]
 800ae44:	9800      	ldr	r0, [sp, #0]
 800ae46:	9f08      	ldr	r7, [sp, #32]
 800ae48:	3219      	adds	r2, #25
 800ae4a:	47b8      	blx	r7
 800ae4c:	3001      	adds	r0, #1
 800ae4e:	d1f0      	bne.n	800ae32 <_printf_common+0x8a>
 800ae50:	2001      	movs	r0, #1
 800ae52:	4240      	negs	r0, r0
 800ae54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ae56:	2030      	movs	r0, #48	@ 0x30
 800ae58:	18e1      	adds	r1, r4, r3
 800ae5a:	3143      	adds	r1, #67	@ 0x43
 800ae5c:	7008      	strb	r0, [r1, #0]
 800ae5e:	0021      	movs	r1, r4
 800ae60:	1c5a      	adds	r2, r3, #1
 800ae62:	3145      	adds	r1, #69	@ 0x45
 800ae64:	7809      	ldrb	r1, [r1, #0]
 800ae66:	18a2      	adds	r2, r4, r2
 800ae68:	3243      	adds	r2, #67	@ 0x43
 800ae6a:	3302      	adds	r3, #2
 800ae6c:	7011      	strb	r1, [r2, #0]
 800ae6e:	e7c1      	b.n	800adf4 <_printf_common+0x4c>
 800ae70:	0022      	movs	r2, r4
 800ae72:	2301      	movs	r3, #1
 800ae74:	9901      	ldr	r1, [sp, #4]
 800ae76:	9800      	ldr	r0, [sp, #0]
 800ae78:	9f08      	ldr	r7, [sp, #32]
 800ae7a:	321a      	adds	r2, #26
 800ae7c:	47b8      	blx	r7
 800ae7e:	3001      	adds	r0, #1
 800ae80:	d0e6      	beq.n	800ae50 <_printf_common+0xa8>
 800ae82:	3601      	adds	r6, #1
 800ae84:	e7d1      	b.n	800ae2a <_printf_common+0x82>
	...

0800ae88 <_printf_i>:
 800ae88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae8a:	b08b      	sub	sp, #44	@ 0x2c
 800ae8c:	9206      	str	r2, [sp, #24]
 800ae8e:	000a      	movs	r2, r1
 800ae90:	3243      	adds	r2, #67	@ 0x43
 800ae92:	9307      	str	r3, [sp, #28]
 800ae94:	9005      	str	r0, [sp, #20]
 800ae96:	9203      	str	r2, [sp, #12]
 800ae98:	7e0a      	ldrb	r2, [r1, #24]
 800ae9a:	000c      	movs	r4, r1
 800ae9c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ae9e:	2a78      	cmp	r2, #120	@ 0x78
 800aea0:	d809      	bhi.n	800aeb6 <_printf_i+0x2e>
 800aea2:	2a62      	cmp	r2, #98	@ 0x62
 800aea4:	d80b      	bhi.n	800aebe <_printf_i+0x36>
 800aea6:	2a00      	cmp	r2, #0
 800aea8:	d100      	bne.n	800aeac <_printf_i+0x24>
 800aeaa:	e0ba      	b.n	800b022 <_printf_i+0x19a>
 800aeac:	497a      	ldr	r1, [pc, #488]	@ (800b098 <_printf_i+0x210>)
 800aeae:	9104      	str	r1, [sp, #16]
 800aeb0:	2a58      	cmp	r2, #88	@ 0x58
 800aeb2:	d100      	bne.n	800aeb6 <_printf_i+0x2e>
 800aeb4:	e08e      	b.n	800afd4 <_printf_i+0x14c>
 800aeb6:	0025      	movs	r5, r4
 800aeb8:	3542      	adds	r5, #66	@ 0x42
 800aeba:	702a      	strb	r2, [r5, #0]
 800aebc:	e022      	b.n	800af04 <_printf_i+0x7c>
 800aebe:	0010      	movs	r0, r2
 800aec0:	3863      	subs	r0, #99	@ 0x63
 800aec2:	2815      	cmp	r0, #21
 800aec4:	d8f7      	bhi.n	800aeb6 <_printf_i+0x2e>
 800aec6:	f7f5 f931 	bl	800012c <__gnu_thumb1_case_shi>
 800aeca:	0016      	.short	0x0016
 800aecc:	fff6001f 	.word	0xfff6001f
 800aed0:	fff6fff6 	.word	0xfff6fff6
 800aed4:	001ffff6 	.word	0x001ffff6
 800aed8:	fff6fff6 	.word	0xfff6fff6
 800aedc:	fff6fff6 	.word	0xfff6fff6
 800aee0:	0036009f 	.word	0x0036009f
 800aee4:	fff6007e 	.word	0xfff6007e
 800aee8:	00b0fff6 	.word	0x00b0fff6
 800aeec:	0036fff6 	.word	0x0036fff6
 800aef0:	fff6fff6 	.word	0xfff6fff6
 800aef4:	0082      	.short	0x0082
 800aef6:	0025      	movs	r5, r4
 800aef8:	681a      	ldr	r2, [r3, #0]
 800aefa:	3542      	adds	r5, #66	@ 0x42
 800aefc:	1d11      	adds	r1, r2, #4
 800aefe:	6019      	str	r1, [r3, #0]
 800af00:	6813      	ldr	r3, [r2, #0]
 800af02:	702b      	strb	r3, [r5, #0]
 800af04:	2301      	movs	r3, #1
 800af06:	e09e      	b.n	800b046 <_printf_i+0x1be>
 800af08:	6818      	ldr	r0, [r3, #0]
 800af0a:	6809      	ldr	r1, [r1, #0]
 800af0c:	1d02      	adds	r2, r0, #4
 800af0e:	060d      	lsls	r5, r1, #24
 800af10:	d50b      	bpl.n	800af2a <_printf_i+0xa2>
 800af12:	6806      	ldr	r6, [r0, #0]
 800af14:	601a      	str	r2, [r3, #0]
 800af16:	2e00      	cmp	r6, #0
 800af18:	da03      	bge.n	800af22 <_printf_i+0x9a>
 800af1a:	232d      	movs	r3, #45	@ 0x2d
 800af1c:	9a03      	ldr	r2, [sp, #12]
 800af1e:	4276      	negs	r6, r6
 800af20:	7013      	strb	r3, [r2, #0]
 800af22:	4b5d      	ldr	r3, [pc, #372]	@ (800b098 <_printf_i+0x210>)
 800af24:	270a      	movs	r7, #10
 800af26:	9304      	str	r3, [sp, #16]
 800af28:	e018      	b.n	800af5c <_printf_i+0xd4>
 800af2a:	6806      	ldr	r6, [r0, #0]
 800af2c:	601a      	str	r2, [r3, #0]
 800af2e:	0649      	lsls	r1, r1, #25
 800af30:	d5f1      	bpl.n	800af16 <_printf_i+0x8e>
 800af32:	b236      	sxth	r6, r6
 800af34:	e7ef      	b.n	800af16 <_printf_i+0x8e>
 800af36:	6808      	ldr	r0, [r1, #0]
 800af38:	6819      	ldr	r1, [r3, #0]
 800af3a:	c940      	ldmia	r1!, {r6}
 800af3c:	0605      	lsls	r5, r0, #24
 800af3e:	d402      	bmi.n	800af46 <_printf_i+0xbe>
 800af40:	0640      	lsls	r0, r0, #25
 800af42:	d500      	bpl.n	800af46 <_printf_i+0xbe>
 800af44:	b2b6      	uxth	r6, r6
 800af46:	6019      	str	r1, [r3, #0]
 800af48:	4b53      	ldr	r3, [pc, #332]	@ (800b098 <_printf_i+0x210>)
 800af4a:	270a      	movs	r7, #10
 800af4c:	9304      	str	r3, [sp, #16]
 800af4e:	2a6f      	cmp	r2, #111	@ 0x6f
 800af50:	d100      	bne.n	800af54 <_printf_i+0xcc>
 800af52:	3f02      	subs	r7, #2
 800af54:	0023      	movs	r3, r4
 800af56:	2200      	movs	r2, #0
 800af58:	3343      	adds	r3, #67	@ 0x43
 800af5a:	701a      	strb	r2, [r3, #0]
 800af5c:	6863      	ldr	r3, [r4, #4]
 800af5e:	60a3      	str	r3, [r4, #8]
 800af60:	2b00      	cmp	r3, #0
 800af62:	db06      	blt.n	800af72 <_printf_i+0xea>
 800af64:	2104      	movs	r1, #4
 800af66:	6822      	ldr	r2, [r4, #0]
 800af68:	9d03      	ldr	r5, [sp, #12]
 800af6a:	438a      	bics	r2, r1
 800af6c:	6022      	str	r2, [r4, #0]
 800af6e:	4333      	orrs	r3, r6
 800af70:	d00c      	beq.n	800af8c <_printf_i+0x104>
 800af72:	9d03      	ldr	r5, [sp, #12]
 800af74:	0030      	movs	r0, r6
 800af76:	0039      	movs	r1, r7
 800af78:	f7f5 f968 	bl	800024c <__aeabi_uidivmod>
 800af7c:	9b04      	ldr	r3, [sp, #16]
 800af7e:	3d01      	subs	r5, #1
 800af80:	5c5b      	ldrb	r3, [r3, r1]
 800af82:	702b      	strb	r3, [r5, #0]
 800af84:	0033      	movs	r3, r6
 800af86:	0006      	movs	r6, r0
 800af88:	429f      	cmp	r7, r3
 800af8a:	d9f3      	bls.n	800af74 <_printf_i+0xec>
 800af8c:	2f08      	cmp	r7, #8
 800af8e:	d109      	bne.n	800afa4 <_printf_i+0x11c>
 800af90:	6823      	ldr	r3, [r4, #0]
 800af92:	07db      	lsls	r3, r3, #31
 800af94:	d506      	bpl.n	800afa4 <_printf_i+0x11c>
 800af96:	6862      	ldr	r2, [r4, #4]
 800af98:	6923      	ldr	r3, [r4, #16]
 800af9a:	429a      	cmp	r2, r3
 800af9c:	dc02      	bgt.n	800afa4 <_printf_i+0x11c>
 800af9e:	2330      	movs	r3, #48	@ 0x30
 800afa0:	3d01      	subs	r5, #1
 800afa2:	702b      	strb	r3, [r5, #0]
 800afa4:	9b03      	ldr	r3, [sp, #12]
 800afa6:	1b5b      	subs	r3, r3, r5
 800afa8:	6123      	str	r3, [r4, #16]
 800afaa:	9b07      	ldr	r3, [sp, #28]
 800afac:	0021      	movs	r1, r4
 800afae:	9300      	str	r3, [sp, #0]
 800afb0:	9805      	ldr	r0, [sp, #20]
 800afb2:	9b06      	ldr	r3, [sp, #24]
 800afb4:	aa09      	add	r2, sp, #36	@ 0x24
 800afb6:	f7ff fef7 	bl	800ada8 <_printf_common>
 800afba:	3001      	adds	r0, #1
 800afbc:	d148      	bne.n	800b050 <_printf_i+0x1c8>
 800afbe:	2001      	movs	r0, #1
 800afc0:	4240      	negs	r0, r0
 800afc2:	b00b      	add	sp, #44	@ 0x2c
 800afc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afc6:	2220      	movs	r2, #32
 800afc8:	6809      	ldr	r1, [r1, #0]
 800afca:	430a      	orrs	r2, r1
 800afcc:	6022      	str	r2, [r4, #0]
 800afce:	2278      	movs	r2, #120	@ 0x78
 800afd0:	4932      	ldr	r1, [pc, #200]	@ (800b09c <_printf_i+0x214>)
 800afd2:	9104      	str	r1, [sp, #16]
 800afd4:	0021      	movs	r1, r4
 800afd6:	3145      	adds	r1, #69	@ 0x45
 800afd8:	700a      	strb	r2, [r1, #0]
 800afda:	6819      	ldr	r1, [r3, #0]
 800afdc:	6822      	ldr	r2, [r4, #0]
 800afde:	c940      	ldmia	r1!, {r6}
 800afe0:	0610      	lsls	r0, r2, #24
 800afe2:	d402      	bmi.n	800afea <_printf_i+0x162>
 800afe4:	0650      	lsls	r0, r2, #25
 800afe6:	d500      	bpl.n	800afea <_printf_i+0x162>
 800afe8:	b2b6      	uxth	r6, r6
 800afea:	6019      	str	r1, [r3, #0]
 800afec:	07d3      	lsls	r3, r2, #31
 800afee:	d502      	bpl.n	800aff6 <_printf_i+0x16e>
 800aff0:	2320      	movs	r3, #32
 800aff2:	4313      	orrs	r3, r2
 800aff4:	6023      	str	r3, [r4, #0]
 800aff6:	2e00      	cmp	r6, #0
 800aff8:	d001      	beq.n	800affe <_printf_i+0x176>
 800affa:	2710      	movs	r7, #16
 800affc:	e7aa      	b.n	800af54 <_printf_i+0xcc>
 800affe:	2220      	movs	r2, #32
 800b000:	6823      	ldr	r3, [r4, #0]
 800b002:	4393      	bics	r3, r2
 800b004:	6023      	str	r3, [r4, #0]
 800b006:	e7f8      	b.n	800affa <_printf_i+0x172>
 800b008:	681a      	ldr	r2, [r3, #0]
 800b00a:	680d      	ldr	r5, [r1, #0]
 800b00c:	1d10      	adds	r0, r2, #4
 800b00e:	6949      	ldr	r1, [r1, #20]
 800b010:	6018      	str	r0, [r3, #0]
 800b012:	6813      	ldr	r3, [r2, #0]
 800b014:	062e      	lsls	r6, r5, #24
 800b016:	d501      	bpl.n	800b01c <_printf_i+0x194>
 800b018:	6019      	str	r1, [r3, #0]
 800b01a:	e002      	b.n	800b022 <_printf_i+0x19a>
 800b01c:	066d      	lsls	r5, r5, #25
 800b01e:	d5fb      	bpl.n	800b018 <_printf_i+0x190>
 800b020:	8019      	strh	r1, [r3, #0]
 800b022:	2300      	movs	r3, #0
 800b024:	9d03      	ldr	r5, [sp, #12]
 800b026:	6123      	str	r3, [r4, #16]
 800b028:	e7bf      	b.n	800afaa <_printf_i+0x122>
 800b02a:	681a      	ldr	r2, [r3, #0]
 800b02c:	1d11      	adds	r1, r2, #4
 800b02e:	6019      	str	r1, [r3, #0]
 800b030:	6815      	ldr	r5, [r2, #0]
 800b032:	2100      	movs	r1, #0
 800b034:	0028      	movs	r0, r5
 800b036:	6862      	ldr	r2, [r4, #4]
 800b038:	f000 fa03 	bl	800b442 <memchr>
 800b03c:	2800      	cmp	r0, #0
 800b03e:	d001      	beq.n	800b044 <_printf_i+0x1bc>
 800b040:	1b40      	subs	r0, r0, r5
 800b042:	6060      	str	r0, [r4, #4]
 800b044:	6863      	ldr	r3, [r4, #4]
 800b046:	6123      	str	r3, [r4, #16]
 800b048:	2300      	movs	r3, #0
 800b04a:	9a03      	ldr	r2, [sp, #12]
 800b04c:	7013      	strb	r3, [r2, #0]
 800b04e:	e7ac      	b.n	800afaa <_printf_i+0x122>
 800b050:	002a      	movs	r2, r5
 800b052:	6923      	ldr	r3, [r4, #16]
 800b054:	9906      	ldr	r1, [sp, #24]
 800b056:	9805      	ldr	r0, [sp, #20]
 800b058:	9d07      	ldr	r5, [sp, #28]
 800b05a:	47a8      	blx	r5
 800b05c:	3001      	adds	r0, #1
 800b05e:	d0ae      	beq.n	800afbe <_printf_i+0x136>
 800b060:	6823      	ldr	r3, [r4, #0]
 800b062:	079b      	lsls	r3, r3, #30
 800b064:	d415      	bmi.n	800b092 <_printf_i+0x20a>
 800b066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b068:	68e0      	ldr	r0, [r4, #12]
 800b06a:	4298      	cmp	r0, r3
 800b06c:	daa9      	bge.n	800afc2 <_printf_i+0x13a>
 800b06e:	0018      	movs	r0, r3
 800b070:	e7a7      	b.n	800afc2 <_printf_i+0x13a>
 800b072:	0022      	movs	r2, r4
 800b074:	2301      	movs	r3, #1
 800b076:	9906      	ldr	r1, [sp, #24]
 800b078:	9805      	ldr	r0, [sp, #20]
 800b07a:	9e07      	ldr	r6, [sp, #28]
 800b07c:	3219      	adds	r2, #25
 800b07e:	47b0      	blx	r6
 800b080:	3001      	adds	r0, #1
 800b082:	d09c      	beq.n	800afbe <_printf_i+0x136>
 800b084:	3501      	adds	r5, #1
 800b086:	68e3      	ldr	r3, [r4, #12]
 800b088:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b08a:	1a9b      	subs	r3, r3, r2
 800b08c:	42ab      	cmp	r3, r5
 800b08e:	dcf0      	bgt.n	800b072 <_printf_i+0x1ea>
 800b090:	e7e9      	b.n	800b066 <_printf_i+0x1de>
 800b092:	2500      	movs	r5, #0
 800b094:	e7f7      	b.n	800b086 <_printf_i+0x1fe>
 800b096:	46c0      	nop			@ (mov r8, r8)
 800b098:	0800da66 	.word	0x0800da66
 800b09c:	0800da77 	.word	0x0800da77

0800b0a0 <std>:
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	b510      	push	{r4, lr}
 800b0a4:	0004      	movs	r4, r0
 800b0a6:	6003      	str	r3, [r0, #0]
 800b0a8:	6043      	str	r3, [r0, #4]
 800b0aa:	6083      	str	r3, [r0, #8]
 800b0ac:	8181      	strh	r1, [r0, #12]
 800b0ae:	6643      	str	r3, [r0, #100]	@ 0x64
 800b0b0:	81c2      	strh	r2, [r0, #14]
 800b0b2:	6103      	str	r3, [r0, #16]
 800b0b4:	6143      	str	r3, [r0, #20]
 800b0b6:	6183      	str	r3, [r0, #24]
 800b0b8:	0019      	movs	r1, r3
 800b0ba:	2208      	movs	r2, #8
 800b0bc:	305c      	adds	r0, #92	@ 0x5c
 800b0be:	f000 f939 	bl	800b334 <memset>
 800b0c2:	4b0b      	ldr	r3, [pc, #44]	@ (800b0f0 <std+0x50>)
 800b0c4:	6224      	str	r4, [r4, #32]
 800b0c6:	6263      	str	r3, [r4, #36]	@ 0x24
 800b0c8:	4b0a      	ldr	r3, [pc, #40]	@ (800b0f4 <std+0x54>)
 800b0ca:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b0cc:	4b0a      	ldr	r3, [pc, #40]	@ (800b0f8 <std+0x58>)
 800b0ce:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b0d0:	4b0a      	ldr	r3, [pc, #40]	@ (800b0fc <std+0x5c>)
 800b0d2:	6323      	str	r3, [r4, #48]	@ 0x30
 800b0d4:	4b0a      	ldr	r3, [pc, #40]	@ (800b100 <std+0x60>)
 800b0d6:	429c      	cmp	r4, r3
 800b0d8:	d005      	beq.n	800b0e6 <std+0x46>
 800b0da:	4b0a      	ldr	r3, [pc, #40]	@ (800b104 <std+0x64>)
 800b0dc:	429c      	cmp	r4, r3
 800b0de:	d002      	beq.n	800b0e6 <std+0x46>
 800b0e0:	4b09      	ldr	r3, [pc, #36]	@ (800b108 <std+0x68>)
 800b0e2:	429c      	cmp	r4, r3
 800b0e4:	d103      	bne.n	800b0ee <std+0x4e>
 800b0e6:	0020      	movs	r0, r4
 800b0e8:	3058      	adds	r0, #88	@ 0x58
 800b0ea:	f000 f9a7 	bl	800b43c <__retarget_lock_init_recursive>
 800b0ee:	bd10      	pop	{r4, pc}
 800b0f0:	0800b229 	.word	0x0800b229
 800b0f4:	0800b251 	.word	0x0800b251
 800b0f8:	0800b289 	.word	0x0800b289
 800b0fc:	0800b2b5 	.word	0x0800b2b5
 800b100:	2000182c 	.word	0x2000182c
 800b104:	20001894 	.word	0x20001894
 800b108:	200018fc 	.word	0x200018fc

0800b10c <stdio_exit_handler>:
 800b10c:	b510      	push	{r4, lr}
 800b10e:	4a03      	ldr	r2, [pc, #12]	@ (800b11c <stdio_exit_handler+0x10>)
 800b110:	4903      	ldr	r1, [pc, #12]	@ (800b120 <stdio_exit_handler+0x14>)
 800b112:	4804      	ldr	r0, [pc, #16]	@ (800b124 <stdio_exit_handler+0x18>)
 800b114:	f000 f86c 	bl	800b1f0 <_fwalk_sglue>
 800b118:	bd10      	pop	{r4, pc}
 800b11a:	46c0      	nop			@ (mov r8, r8)
 800b11c:	20000014 	.word	0x20000014
 800b120:	0800ce61 	.word	0x0800ce61
 800b124:	20000024 	.word	0x20000024

0800b128 <cleanup_stdio>:
 800b128:	6841      	ldr	r1, [r0, #4]
 800b12a:	4b0b      	ldr	r3, [pc, #44]	@ (800b158 <cleanup_stdio+0x30>)
 800b12c:	b510      	push	{r4, lr}
 800b12e:	0004      	movs	r4, r0
 800b130:	4299      	cmp	r1, r3
 800b132:	d001      	beq.n	800b138 <cleanup_stdio+0x10>
 800b134:	f001 fe94 	bl	800ce60 <_fflush_r>
 800b138:	68a1      	ldr	r1, [r4, #8]
 800b13a:	4b08      	ldr	r3, [pc, #32]	@ (800b15c <cleanup_stdio+0x34>)
 800b13c:	4299      	cmp	r1, r3
 800b13e:	d002      	beq.n	800b146 <cleanup_stdio+0x1e>
 800b140:	0020      	movs	r0, r4
 800b142:	f001 fe8d 	bl	800ce60 <_fflush_r>
 800b146:	68e1      	ldr	r1, [r4, #12]
 800b148:	4b05      	ldr	r3, [pc, #20]	@ (800b160 <cleanup_stdio+0x38>)
 800b14a:	4299      	cmp	r1, r3
 800b14c:	d002      	beq.n	800b154 <cleanup_stdio+0x2c>
 800b14e:	0020      	movs	r0, r4
 800b150:	f001 fe86 	bl	800ce60 <_fflush_r>
 800b154:	bd10      	pop	{r4, pc}
 800b156:	46c0      	nop			@ (mov r8, r8)
 800b158:	2000182c 	.word	0x2000182c
 800b15c:	20001894 	.word	0x20001894
 800b160:	200018fc 	.word	0x200018fc

0800b164 <global_stdio_init.part.0>:
 800b164:	b510      	push	{r4, lr}
 800b166:	4b09      	ldr	r3, [pc, #36]	@ (800b18c <global_stdio_init.part.0+0x28>)
 800b168:	4a09      	ldr	r2, [pc, #36]	@ (800b190 <global_stdio_init.part.0+0x2c>)
 800b16a:	2104      	movs	r1, #4
 800b16c:	601a      	str	r2, [r3, #0]
 800b16e:	4809      	ldr	r0, [pc, #36]	@ (800b194 <global_stdio_init.part.0+0x30>)
 800b170:	2200      	movs	r2, #0
 800b172:	f7ff ff95 	bl	800b0a0 <std>
 800b176:	2201      	movs	r2, #1
 800b178:	2109      	movs	r1, #9
 800b17a:	4807      	ldr	r0, [pc, #28]	@ (800b198 <global_stdio_init.part.0+0x34>)
 800b17c:	f7ff ff90 	bl	800b0a0 <std>
 800b180:	2202      	movs	r2, #2
 800b182:	2112      	movs	r1, #18
 800b184:	4805      	ldr	r0, [pc, #20]	@ (800b19c <global_stdio_init.part.0+0x38>)
 800b186:	f7ff ff8b 	bl	800b0a0 <std>
 800b18a:	bd10      	pop	{r4, pc}
 800b18c:	20001964 	.word	0x20001964
 800b190:	0800b10d 	.word	0x0800b10d
 800b194:	2000182c 	.word	0x2000182c
 800b198:	20001894 	.word	0x20001894
 800b19c:	200018fc 	.word	0x200018fc

0800b1a0 <__sfp_lock_acquire>:
 800b1a0:	b510      	push	{r4, lr}
 800b1a2:	4802      	ldr	r0, [pc, #8]	@ (800b1ac <__sfp_lock_acquire+0xc>)
 800b1a4:	f000 f94b 	bl	800b43e <__retarget_lock_acquire_recursive>
 800b1a8:	bd10      	pop	{r4, pc}
 800b1aa:	46c0      	nop			@ (mov r8, r8)
 800b1ac:	2000196d 	.word	0x2000196d

0800b1b0 <__sfp_lock_release>:
 800b1b0:	b510      	push	{r4, lr}
 800b1b2:	4802      	ldr	r0, [pc, #8]	@ (800b1bc <__sfp_lock_release+0xc>)
 800b1b4:	f000 f944 	bl	800b440 <__retarget_lock_release_recursive>
 800b1b8:	bd10      	pop	{r4, pc}
 800b1ba:	46c0      	nop			@ (mov r8, r8)
 800b1bc:	2000196d 	.word	0x2000196d

0800b1c0 <__sinit>:
 800b1c0:	b510      	push	{r4, lr}
 800b1c2:	0004      	movs	r4, r0
 800b1c4:	f7ff ffec 	bl	800b1a0 <__sfp_lock_acquire>
 800b1c8:	6a23      	ldr	r3, [r4, #32]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d002      	beq.n	800b1d4 <__sinit+0x14>
 800b1ce:	f7ff ffef 	bl	800b1b0 <__sfp_lock_release>
 800b1d2:	bd10      	pop	{r4, pc}
 800b1d4:	4b04      	ldr	r3, [pc, #16]	@ (800b1e8 <__sinit+0x28>)
 800b1d6:	6223      	str	r3, [r4, #32]
 800b1d8:	4b04      	ldr	r3, [pc, #16]	@ (800b1ec <__sinit+0x2c>)
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d1f6      	bne.n	800b1ce <__sinit+0xe>
 800b1e0:	f7ff ffc0 	bl	800b164 <global_stdio_init.part.0>
 800b1e4:	e7f3      	b.n	800b1ce <__sinit+0xe>
 800b1e6:	46c0      	nop			@ (mov r8, r8)
 800b1e8:	0800b129 	.word	0x0800b129
 800b1ec:	20001964 	.word	0x20001964

0800b1f0 <_fwalk_sglue>:
 800b1f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b1f2:	0014      	movs	r4, r2
 800b1f4:	2600      	movs	r6, #0
 800b1f6:	9000      	str	r0, [sp, #0]
 800b1f8:	9101      	str	r1, [sp, #4]
 800b1fa:	68a5      	ldr	r5, [r4, #8]
 800b1fc:	6867      	ldr	r7, [r4, #4]
 800b1fe:	3f01      	subs	r7, #1
 800b200:	d504      	bpl.n	800b20c <_fwalk_sglue+0x1c>
 800b202:	6824      	ldr	r4, [r4, #0]
 800b204:	2c00      	cmp	r4, #0
 800b206:	d1f8      	bne.n	800b1fa <_fwalk_sglue+0xa>
 800b208:	0030      	movs	r0, r6
 800b20a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b20c:	89ab      	ldrh	r3, [r5, #12]
 800b20e:	2b01      	cmp	r3, #1
 800b210:	d908      	bls.n	800b224 <_fwalk_sglue+0x34>
 800b212:	220e      	movs	r2, #14
 800b214:	5eab      	ldrsh	r3, [r5, r2]
 800b216:	3301      	adds	r3, #1
 800b218:	d004      	beq.n	800b224 <_fwalk_sglue+0x34>
 800b21a:	0029      	movs	r1, r5
 800b21c:	9800      	ldr	r0, [sp, #0]
 800b21e:	9b01      	ldr	r3, [sp, #4]
 800b220:	4798      	blx	r3
 800b222:	4306      	orrs	r6, r0
 800b224:	3568      	adds	r5, #104	@ 0x68
 800b226:	e7ea      	b.n	800b1fe <_fwalk_sglue+0xe>

0800b228 <__sread>:
 800b228:	b570      	push	{r4, r5, r6, lr}
 800b22a:	000c      	movs	r4, r1
 800b22c:	250e      	movs	r5, #14
 800b22e:	5f49      	ldrsh	r1, [r1, r5]
 800b230:	f000 f8b2 	bl	800b398 <_read_r>
 800b234:	2800      	cmp	r0, #0
 800b236:	db03      	blt.n	800b240 <__sread+0x18>
 800b238:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b23a:	181b      	adds	r3, r3, r0
 800b23c:	6563      	str	r3, [r4, #84]	@ 0x54
 800b23e:	bd70      	pop	{r4, r5, r6, pc}
 800b240:	89a3      	ldrh	r3, [r4, #12]
 800b242:	4a02      	ldr	r2, [pc, #8]	@ (800b24c <__sread+0x24>)
 800b244:	4013      	ands	r3, r2
 800b246:	81a3      	strh	r3, [r4, #12]
 800b248:	e7f9      	b.n	800b23e <__sread+0x16>
 800b24a:	46c0      	nop			@ (mov r8, r8)
 800b24c:	ffffefff 	.word	0xffffefff

0800b250 <__swrite>:
 800b250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b252:	001f      	movs	r7, r3
 800b254:	898b      	ldrh	r3, [r1, #12]
 800b256:	0005      	movs	r5, r0
 800b258:	000c      	movs	r4, r1
 800b25a:	0016      	movs	r6, r2
 800b25c:	05db      	lsls	r3, r3, #23
 800b25e:	d505      	bpl.n	800b26c <__swrite+0x1c>
 800b260:	230e      	movs	r3, #14
 800b262:	5ec9      	ldrsh	r1, [r1, r3]
 800b264:	2200      	movs	r2, #0
 800b266:	2302      	movs	r3, #2
 800b268:	f000 f882 	bl	800b370 <_lseek_r>
 800b26c:	89a3      	ldrh	r3, [r4, #12]
 800b26e:	4a05      	ldr	r2, [pc, #20]	@ (800b284 <__swrite+0x34>)
 800b270:	0028      	movs	r0, r5
 800b272:	4013      	ands	r3, r2
 800b274:	81a3      	strh	r3, [r4, #12]
 800b276:	0032      	movs	r2, r6
 800b278:	230e      	movs	r3, #14
 800b27a:	5ee1      	ldrsh	r1, [r4, r3]
 800b27c:	003b      	movs	r3, r7
 800b27e:	f000 f89f 	bl	800b3c0 <_write_r>
 800b282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b284:	ffffefff 	.word	0xffffefff

0800b288 <__sseek>:
 800b288:	b570      	push	{r4, r5, r6, lr}
 800b28a:	000c      	movs	r4, r1
 800b28c:	250e      	movs	r5, #14
 800b28e:	5f49      	ldrsh	r1, [r1, r5]
 800b290:	f000 f86e 	bl	800b370 <_lseek_r>
 800b294:	89a3      	ldrh	r3, [r4, #12]
 800b296:	1c42      	adds	r2, r0, #1
 800b298:	d103      	bne.n	800b2a2 <__sseek+0x1a>
 800b29a:	4a05      	ldr	r2, [pc, #20]	@ (800b2b0 <__sseek+0x28>)
 800b29c:	4013      	ands	r3, r2
 800b29e:	81a3      	strh	r3, [r4, #12]
 800b2a0:	bd70      	pop	{r4, r5, r6, pc}
 800b2a2:	2280      	movs	r2, #128	@ 0x80
 800b2a4:	0152      	lsls	r2, r2, #5
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	81a3      	strh	r3, [r4, #12]
 800b2aa:	6560      	str	r0, [r4, #84]	@ 0x54
 800b2ac:	e7f8      	b.n	800b2a0 <__sseek+0x18>
 800b2ae:	46c0      	nop			@ (mov r8, r8)
 800b2b0:	ffffefff 	.word	0xffffefff

0800b2b4 <__sclose>:
 800b2b4:	b510      	push	{r4, lr}
 800b2b6:	230e      	movs	r3, #14
 800b2b8:	5ec9      	ldrsh	r1, [r1, r3]
 800b2ba:	f000 f847 	bl	800b34c <_close_r>
 800b2be:	bd10      	pop	{r4, pc}

0800b2c0 <_vsniprintf_r>:
 800b2c0:	b530      	push	{r4, r5, lr}
 800b2c2:	0005      	movs	r5, r0
 800b2c4:	0014      	movs	r4, r2
 800b2c6:	0008      	movs	r0, r1
 800b2c8:	001a      	movs	r2, r3
 800b2ca:	b09b      	sub	sp, #108	@ 0x6c
 800b2cc:	2c00      	cmp	r4, #0
 800b2ce:	da05      	bge.n	800b2dc <_vsniprintf_r+0x1c>
 800b2d0:	238b      	movs	r3, #139	@ 0x8b
 800b2d2:	2001      	movs	r0, #1
 800b2d4:	602b      	str	r3, [r5, #0]
 800b2d6:	4240      	negs	r0, r0
 800b2d8:	b01b      	add	sp, #108	@ 0x6c
 800b2da:	bd30      	pop	{r4, r5, pc}
 800b2dc:	2382      	movs	r3, #130	@ 0x82
 800b2de:	4669      	mov	r1, sp
 800b2e0:	009b      	lsls	r3, r3, #2
 800b2e2:	818b      	strh	r3, [r1, #12]
 800b2e4:	2100      	movs	r1, #0
 800b2e6:	9000      	str	r0, [sp, #0]
 800b2e8:	9119      	str	r1, [sp, #100]	@ 0x64
 800b2ea:	9004      	str	r0, [sp, #16]
 800b2ec:	428c      	cmp	r4, r1
 800b2ee:	d000      	beq.n	800b2f2 <_vsniprintf_r+0x32>
 800b2f0:	1e61      	subs	r1, r4, #1
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	9102      	str	r1, [sp, #8]
 800b2f6:	9105      	str	r1, [sp, #20]
 800b2f8:	4669      	mov	r1, sp
 800b2fa:	425b      	negs	r3, r3
 800b2fc:	81cb      	strh	r3, [r1, #14]
 800b2fe:	0028      	movs	r0, r5
 800b300:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b302:	f001 fc29 	bl	800cb58 <_svfiprintf_r>
 800b306:	1c43      	adds	r3, r0, #1
 800b308:	da01      	bge.n	800b30e <_vsniprintf_r+0x4e>
 800b30a:	238b      	movs	r3, #139	@ 0x8b
 800b30c:	602b      	str	r3, [r5, #0]
 800b30e:	2c00      	cmp	r4, #0
 800b310:	d0e2      	beq.n	800b2d8 <_vsniprintf_r+0x18>
 800b312:	2200      	movs	r2, #0
 800b314:	9b00      	ldr	r3, [sp, #0]
 800b316:	701a      	strb	r2, [r3, #0]
 800b318:	e7de      	b.n	800b2d8 <_vsniprintf_r+0x18>
	...

0800b31c <vsniprintf>:
 800b31c:	b513      	push	{r0, r1, r4, lr}
 800b31e:	4c04      	ldr	r4, [pc, #16]	@ (800b330 <vsniprintf+0x14>)
 800b320:	9300      	str	r3, [sp, #0]
 800b322:	0013      	movs	r3, r2
 800b324:	000a      	movs	r2, r1
 800b326:	0001      	movs	r1, r0
 800b328:	6820      	ldr	r0, [r4, #0]
 800b32a:	f7ff ffc9 	bl	800b2c0 <_vsniprintf_r>
 800b32e:	bd16      	pop	{r1, r2, r4, pc}
 800b330:	20000020 	.word	0x20000020

0800b334 <memset>:
 800b334:	0003      	movs	r3, r0
 800b336:	1882      	adds	r2, r0, r2
 800b338:	4293      	cmp	r3, r2
 800b33a:	d100      	bne.n	800b33e <memset+0xa>
 800b33c:	4770      	bx	lr
 800b33e:	7019      	strb	r1, [r3, #0]
 800b340:	3301      	adds	r3, #1
 800b342:	e7f9      	b.n	800b338 <memset+0x4>

0800b344 <_localeconv_r>:
 800b344:	4800      	ldr	r0, [pc, #0]	@ (800b348 <_localeconv_r+0x4>)
 800b346:	4770      	bx	lr
 800b348:	20000160 	.word	0x20000160

0800b34c <_close_r>:
 800b34c:	2300      	movs	r3, #0
 800b34e:	b570      	push	{r4, r5, r6, lr}
 800b350:	4d06      	ldr	r5, [pc, #24]	@ (800b36c <_close_r+0x20>)
 800b352:	0004      	movs	r4, r0
 800b354:	0008      	movs	r0, r1
 800b356:	602b      	str	r3, [r5, #0]
 800b358:	f7f8 fea8 	bl	80040ac <_close>
 800b35c:	1c43      	adds	r3, r0, #1
 800b35e:	d103      	bne.n	800b368 <_close_r+0x1c>
 800b360:	682b      	ldr	r3, [r5, #0]
 800b362:	2b00      	cmp	r3, #0
 800b364:	d000      	beq.n	800b368 <_close_r+0x1c>
 800b366:	6023      	str	r3, [r4, #0]
 800b368:	bd70      	pop	{r4, r5, r6, pc}
 800b36a:	46c0      	nop			@ (mov r8, r8)
 800b36c:	20001968 	.word	0x20001968

0800b370 <_lseek_r>:
 800b370:	b570      	push	{r4, r5, r6, lr}
 800b372:	0004      	movs	r4, r0
 800b374:	0008      	movs	r0, r1
 800b376:	0011      	movs	r1, r2
 800b378:	001a      	movs	r2, r3
 800b37a:	2300      	movs	r3, #0
 800b37c:	4d05      	ldr	r5, [pc, #20]	@ (800b394 <_lseek_r+0x24>)
 800b37e:	602b      	str	r3, [r5, #0]
 800b380:	f7f8 feb5 	bl	80040ee <_lseek>
 800b384:	1c43      	adds	r3, r0, #1
 800b386:	d103      	bne.n	800b390 <_lseek_r+0x20>
 800b388:	682b      	ldr	r3, [r5, #0]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d000      	beq.n	800b390 <_lseek_r+0x20>
 800b38e:	6023      	str	r3, [r4, #0]
 800b390:	bd70      	pop	{r4, r5, r6, pc}
 800b392:	46c0      	nop			@ (mov r8, r8)
 800b394:	20001968 	.word	0x20001968

0800b398 <_read_r>:
 800b398:	b570      	push	{r4, r5, r6, lr}
 800b39a:	0004      	movs	r4, r0
 800b39c:	0008      	movs	r0, r1
 800b39e:	0011      	movs	r1, r2
 800b3a0:	001a      	movs	r2, r3
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	4d05      	ldr	r5, [pc, #20]	@ (800b3bc <_read_r+0x24>)
 800b3a6:	602b      	str	r3, [r5, #0]
 800b3a8:	f7f8 fe47 	bl	800403a <_read>
 800b3ac:	1c43      	adds	r3, r0, #1
 800b3ae:	d103      	bne.n	800b3b8 <_read_r+0x20>
 800b3b0:	682b      	ldr	r3, [r5, #0]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d000      	beq.n	800b3b8 <_read_r+0x20>
 800b3b6:	6023      	str	r3, [r4, #0]
 800b3b8:	bd70      	pop	{r4, r5, r6, pc}
 800b3ba:	46c0      	nop			@ (mov r8, r8)
 800b3bc:	20001968 	.word	0x20001968

0800b3c0 <_write_r>:
 800b3c0:	b570      	push	{r4, r5, r6, lr}
 800b3c2:	0004      	movs	r4, r0
 800b3c4:	0008      	movs	r0, r1
 800b3c6:	0011      	movs	r1, r2
 800b3c8:	001a      	movs	r2, r3
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	4d05      	ldr	r5, [pc, #20]	@ (800b3e4 <_write_r+0x24>)
 800b3ce:	602b      	str	r3, [r5, #0]
 800b3d0:	f7f8 fe50 	bl	8004074 <_write>
 800b3d4:	1c43      	adds	r3, r0, #1
 800b3d6:	d103      	bne.n	800b3e0 <_write_r+0x20>
 800b3d8:	682b      	ldr	r3, [r5, #0]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d000      	beq.n	800b3e0 <_write_r+0x20>
 800b3de:	6023      	str	r3, [r4, #0]
 800b3e0:	bd70      	pop	{r4, r5, r6, pc}
 800b3e2:	46c0      	nop			@ (mov r8, r8)
 800b3e4:	20001968 	.word	0x20001968

0800b3e8 <__errno>:
 800b3e8:	4b01      	ldr	r3, [pc, #4]	@ (800b3f0 <__errno+0x8>)
 800b3ea:	6818      	ldr	r0, [r3, #0]
 800b3ec:	4770      	bx	lr
 800b3ee:	46c0      	nop			@ (mov r8, r8)
 800b3f0:	20000020 	.word	0x20000020

0800b3f4 <__libc_init_array>:
 800b3f4:	b570      	push	{r4, r5, r6, lr}
 800b3f6:	2600      	movs	r6, #0
 800b3f8:	4c0c      	ldr	r4, [pc, #48]	@ (800b42c <__libc_init_array+0x38>)
 800b3fa:	4d0d      	ldr	r5, [pc, #52]	@ (800b430 <__libc_init_array+0x3c>)
 800b3fc:	1b64      	subs	r4, r4, r5
 800b3fe:	10a4      	asrs	r4, r4, #2
 800b400:	42a6      	cmp	r6, r4
 800b402:	d109      	bne.n	800b418 <__libc_init_array+0x24>
 800b404:	2600      	movs	r6, #0
 800b406:	f002 f8f1 	bl	800d5ec <_init>
 800b40a:	4c0a      	ldr	r4, [pc, #40]	@ (800b434 <__libc_init_array+0x40>)
 800b40c:	4d0a      	ldr	r5, [pc, #40]	@ (800b438 <__libc_init_array+0x44>)
 800b40e:	1b64      	subs	r4, r4, r5
 800b410:	10a4      	asrs	r4, r4, #2
 800b412:	42a6      	cmp	r6, r4
 800b414:	d105      	bne.n	800b422 <__libc_init_array+0x2e>
 800b416:	bd70      	pop	{r4, r5, r6, pc}
 800b418:	00b3      	lsls	r3, r6, #2
 800b41a:	58eb      	ldr	r3, [r5, r3]
 800b41c:	4798      	blx	r3
 800b41e:	3601      	adds	r6, #1
 800b420:	e7ee      	b.n	800b400 <__libc_init_array+0xc>
 800b422:	00b3      	lsls	r3, r6, #2
 800b424:	58eb      	ldr	r3, [r5, r3]
 800b426:	4798      	blx	r3
 800b428:	3601      	adds	r6, #1
 800b42a:	e7f2      	b.n	800b412 <__libc_init_array+0x1e>
 800b42c:	0800ddd4 	.word	0x0800ddd4
 800b430:	0800ddd4 	.word	0x0800ddd4
 800b434:	0800ddd8 	.word	0x0800ddd8
 800b438:	0800ddd4 	.word	0x0800ddd4

0800b43c <__retarget_lock_init_recursive>:
 800b43c:	4770      	bx	lr

0800b43e <__retarget_lock_acquire_recursive>:
 800b43e:	4770      	bx	lr

0800b440 <__retarget_lock_release_recursive>:
 800b440:	4770      	bx	lr

0800b442 <memchr>:
 800b442:	b2c9      	uxtb	r1, r1
 800b444:	1882      	adds	r2, r0, r2
 800b446:	4290      	cmp	r0, r2
 800b448:	d101      	bne.n	800b44e <memchr+0xc>
 800b44a:	2000      	movs	r0, #0
 800b44c:	4770      	bx	lr
 800b44e:	7803      	ldrb	r3, [r0, #0]
 800b450:	428b      	cmp	r3, r1
 800b452:	d0fb      	beq.n	800b44c <memchr+0xa>
 800b454:	3001      	adds	r0, #1
 800b456:	e7f6      	b.n	800b446 <memchr+0x4>

0800b458 <memcpy>:
 800b458:	2300      	movs	r3, #0
 800b45a:	b510      	push	{r4, lr}
 800b45c:	429a      	cmp	r2, r3
 800b45e:	d100      	bne.n	800b462 <memcpy+0xa>
 800b460:	bd10      	pop	{r4, pc}
 800b462:	5ccc      	ldrb	r4, [r1, r3]
 800b464:	54c4      	strb	r4, [r0, r3]
 800b466:	3301      	adds	r3, #1
 800b468:	e7f8      	b.n	800b45c <memcpy+0x4>

0800b46a <quorem>:
 800b46a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b46c:	6903      	ldr	r3, [r0, #16]
 800b46e:	690c      	ldr	r4, [r1, #16]
 800b470:	b089      	sub	sp, #36	@ 0x24
 800b472:	9003      	str	r0, [sp, #12]
 800b474:	9106      	str	r1, [sp, #24]
 800b476:	2000      	movs	r0, #0
 800b478:	42a3      	cmp	r3, r4
 800b47a:	db63      	blt.n	800b544 <quorem+0xda>
 800b47c:	000b      	movs	r3, r1
 800b47e:	3c01      	subs	r4, #1
 800b480:	3314      	adds	r3, #20
 800b482:	00a5      	lsls	r5, r4, #2
 800b484:	9304      	str	r3, [sp, #16]
 800b486:	195b      	adds	r3, r3, r5
 800b488:	9305      	str	r3, [sp, #20]
 800b48a:	9b03      	ldr	r3, [sp, #12]
 800b48c:	3314      	adds	r3, #20
 800b48e:	9301      	str	r3, [sp, #4]
 800b490:	195d      	adds	r5, r3, r5
 800b492:	9b05      	ldr	r3, [sp, #20]
 800b494:	682f      	ldr	r7, [r5, #0]
 800b496:	681e      	ldr	r6, [r3, #0]
 800b498:	0038      	movs	r0, r7
 800b49a:	3601      	adds	r6, #1
 800b49c:	0031      	movs	r1, r6
 800b49e:	f7f4 fe4f 	bl	8000140 <__udivsi3>
 800b4a2:	9002      	str	r0, [sp, #8]
 800b4a4:	42b7      	cmp	r7, r6
 800b4a6:	d327      	bcc.n	800b4f8 <quorem+0x8e>
 800b4a8:	9b04      	ldr	r3, [sp, #16]
 800b4aa:	2700      	movs	r7, #0
 800b4ac:	469c      	mov	ip, r3
 800b4ae:	9e01      	ldr	r6, [sp, #4]
 800b4b0:	9707      	str	r7, [sp, #28]
 800b4b2:	4662      	mov	r2, ip
 800b4b4:	ca08      	ldmia	r2!, {r3}
 800b4b6:	6830      	ldr	r0, [r6, #0]
 800b4b8:	4694      	mov	ip, r2
 800b4ba:	9a02      	ldr	r2, [sp, #8]
 800b4bc:	b299      	uxth	r1, r3
 800b4be:	4351      	muls	r1, r2
 800b4c0:	0c1b      	lsrs	r3, r3, #16
 800b4c2:	4353      	muls	r3, r2
 800b4c4:	19c9      	adds	r1, r1, r7
 800b4c6:	0c0a      	lsrs	r2, r1, #16
 800b4c8:	189b      	adds	r3, r3, r2
 800b4ca:	b289      	uxth	r1, r1
 800b4cc:	b282      	uxth	r2, r0
 800b4ce:	1a52      	subs	r2, r2, r1
 800b4d0:	9907      	ldr	r1, [sp, #28]
 800b4d2:	0c1f      	lsrs	r7, r3, #16
 800b4d4:	1852      	adds	r2, r2, r1
 800b4d6:	0c00      	lsrs	r0, r0, #16
 800b4d8:	b29b      	uxth	r3, r3
 800b4da:	1411      	asrs	r1, r2, #16
 800b4dc:	1ac3      	subs	r3, r0, r3
 800b4de:	185b      	adds	r3, r3, r1
 800b4e0:	1419      	asrs	r1, r3, #16
 800b4e2:	b292      	uxth	r2, r2
 800b4e4:	041b      	lsls	r3, r3, #16
 800b4e6:	431a      	orrs	r2, r3
 800b4e8:	9b05      	ldr	r3, [sp, #20]
 800b4ea:	9107      	str	r1, [sp, #28]
 800b4ec:	c604      	stmia	r6!, {r2}
 800b4ee:	4563      	cmp	r3, ip
 800b4f0:	d2df      	bcs.n	800b4b2 <quorem+0x48>
 800b4f2:	682b      	ldr	r3, [r5, #0]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d02b      	beq.n	800b550 <quorem+0xe6>
 800b4f8:	9906      	ldr	r1, [sp, #24]
 800b4fa:	9803      	ldr	r0, [sp, #12]
 800b4fc:	f001 f9b6 	bl	800c86c <__mcmp>
 800b500:	2800      	cmp	r0, #0
 800b502:	db1e      	blt.n	800b542 <quorem+0xd8>
 800b504:	2600      	movs	r6, #0
 800b506:	9d01      	ldr	r5, [sp, #4]
 800b508:	9904      	ldr	r1, [sp, #16]
 800b50a:	c901      	ldmia	r1!, {r0}
 800b50c:	682b      	ldr	r3, [r5, #0]
 800b50e:	b287      	uxth	r7, r0
 800b510:	b29a      	uxth	r2, r3
 800b512:	1bd2      	subs	r2, r2, r7
 800b514:	1992      	adds	r2, r2, r6
 800b516:	0c00      	lsrs	r0, r0, #16
 800b518:	0c1b      	lsrs	r3, r3, #16
 800b51a:	1a1b      	subs	r3, r3, r0
 800b51c:	1410      	asrs	r0, r2, #16
 800b51e:	181b      	adds	r3, r3, r0
 800b520:	141e      	asrs	r6, r3, #16
 800b522:	b292      	uxth	r2, r2
 800b524:	041b      	lsls	r3, r3, #16
 800b526:	431a      	orrs	r2, r3
 800b528:	9b05      	ldr	r3, [sp, #20]
 800b52a:	c504      	stmia	r5!, {r2}
 800b52c:	428b      	cmp	r3, r1
 800b52e:	d2ec      	bcs.n	800b50a <quorem+0xa0>
 800b530:	9a01      	ldr	r2, [sp, #4]
 800b532:	00a3      	lsls	r3, r4, #2
 800b534:	18d3      	adds	r3, r2, r3
 800b536:	681a      	ldr	r2, [r3, #0]
 800b538:	2a00      	cmp	r2, #0
 800b53a:	d014      	beq.n	800b566 <quorem+0xfc>
 800b53c:	9b02      	ldr	r3, [sp, #8]
 800b53e:	3301      	adds	r3, #1
 800b540:	9302      	str	r3, [sp, #8]
 800b542:	9802      	ldr	r0, [sp, #8]
 800b544:	b009      	add	sp, #36	@ 0x24
 800b546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b548:	682b      	ldr	r3, [r5, #0]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d104      	bne.n	800b558 <quorem+0xee>
 800b54e:	3c01      	subs	r4, #1
 800b550:	9b01      	ldr	r3, [sp, #4]
 800b552:	3d04      	subs	r5, #4
 800b554:	42ab      	cmp	r3, r5
 800b556:	d3f7      	bcc.n	800b548 <quorem+0xde>
 800b558:	9b03      	ldr	r3, [sp, #12]
 800b55a:	611c      	str	r4, [r3, #16]
 800b55c:	e7cc      	b.n	800b4f8 <quorem+0x8e>
 800b55e:	681a      	ldr	r2, [r3, #0]
 800b560:	2a00      	cmp	r2, #0
 800b562:	d104      	bne.n	800b56e <quorem+0x104>
 800b564:	3c01      	subs	r4, #1
 800b566:	9a01      	ldr	r2, [sp, #4]
 800b568:	3b04      	subs	r3, #4
 800b56a:	429a      	cmp	r2, r3
 800b56c:	d3f7      	bcc.n	800b55e <quorem+0xf4>
 800b56e:	9b03      	ldr	r3, [sp, #12]
 800b570:	611c      	str	r4, [r3, #16]
 800b572:	e7e3      	b.n	800b53c <quorem+0xd2>

0800b574 <_dtoa_r>:
 800b574:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b576:	0014      	movs	r4, r2
 800b578:	001d      	movs	r5, r3
 800b57a:	69c6      	ldr	r6, [r0, #28]
 800b57c:	b09d      	sub	sp, #116	@ 0x74
 800b57e:	940a      	str	r4, [sp, #40]	@ 0x28
 800b580:	950b      	str	r5, [sp, #44]	@ 0x2c
 800b582:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800b584:	9003      	str	r0, [sp, #12]
 800b586:	2e00      	cmp	r6, #0
 800b588:	d10f      	bne.n	800b5aa <_dtoa_r+0x36>
 800b58a:	2010      	movs	r0, #16
 800b58c:	f000 fe2c 	bl	800c1e8 <malloc>
 800b590:	9b03      	ldr	r3, [sp, #12]
 800b592:	1e02      	subs	r2, r0, #0
 800b594:	61d8      	str	r0, [r3, #28]
 800b596:	d104      	bne.n	800b5a2 <_dtoa_r+0x2e>
 800b598:	21ef      	movs	r1, #239	@ 0xef
 800b59a:	4bc7      	ldr	r3, [pc, #796]	@ (800b8b8 <_dtoa_r+0x344>)
 800b59c:	48c7      	ldr	r0, [pc, #796]	@ (800b8bc <_dtoa_r+0x348>)
 800b59e:	f001 fcaf 	bl	800cf00 <__assert_func>
 800b5a2:	6046      	str	r6, [r0, #4]
 800b5a4:	6086      	str	r6, [r0, #8]
 800b5a6:	6006      	str	r6, [r0, #0]
 800b5a8:	60c6      	str	r6, [r0, #12]
 800b5aa:	9b03      	ldr	r3, [sp, #12]
 800b5ac:	69db      	ldr	r3, [r3, #28]
 800b5ae:	6819      	ldr	r1, [r3, #0]
 800b5b0:	2900      	cmp	r1, #0
 800b5b2:	d00b      	beq.n	800b5cc <_dtoa_r+0x58>
 800b5b4:	685a      	ldr	r2, [r3, #4]
 800b5b6:	2301      	movs	r3, #1
 800b5b8:	4093      	lsls	r3, r2
 800b5ba:	604a      	str	r2, [r1, #4]
 800b5bc:	608b      	str	r3, [r1, #8]
 800b5be:	9803      	ldr	r0, [sp, #12]
 800b5c0:	f000 ff12 	bl	800c3e8 <_Bfree>
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	9b03      	ldr	r3, [sp, #12]
 800b5c8:	69db      	ldr	r3, [r3, #28]
 800b5ca:	601a      	str	r2, [r3, #0]
 800b5cc:	2d00      	cmp	r5, #0
 800b5ce:	da1e      	bge.n	800b60e <_dtoa_r+0x9a>
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	603b      	str	r3, [r7, #0]
 800b5d4:	006b      	lsls	r3, r5, #1
 800b5d6:	085b      	lsrs	r3, r3, #1
 800b5d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b5da:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b5dc:	4bb8      	ldr	r3, [pc, #736]	@ (800b8c0 <_dtoa_r+0x34c>)
 800b5de:	4ab8      	ldr	r2, [pc, #736]	@ (800b8c0 <_dtoa_r+0x34c>)
 800b5e0:	403b      	ands	r3, r7
 800b5e2:	4293      	cmp	r3, r2
 800b5e4:	d116      	bne.n	800b614 <_dtoa_r+0xa0>
 800b5e6:	4bb7      	ldr	r3, [pc, #732]	@ (800b8c4 <_dtoa_r+0x350>)
 800b5e8:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b5ea:	6013      	str	r3, [r2, #0]
 800b5ec:	033b      	lsls	r3, r7, #12
 800b5ee:	0b1b      	lsrs	r3, r3, #12
 800b5f0:	4323      	orrs	r3, r4
 800b5f2:	d101      	bne.n	800b5f8 <_dtoa_r+0x84>
 800b5f4:	f000 fd80 	bl	800c0f8 <_dtoa_r+0xb84>
 800b5f8:	4bb3      	ldr	r3, [pc, #716]	@ (800b8c8 <_dtoa_r+0x354>)
 800b5fa:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b5fc:	9308      	str	r3, [sp, #32]
 800b5fe:	2a00      	cmp	r2, #0
 800b600:	d002      	beq.n	800b608 <_dtoa_r+0x94>
 800b602:	4bb2      	ldr	r3, [pc, #712]	@ (800b8cc <_dtoa_r+0x358>)
 800b604:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b606:	6013      	str	r3, [r2, #0]
 800b608:	9808      	ldr	r0, [sp, #32]
 800b60a:	b01d      	add	sp, #116	@ 0x74
 800b60c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b60e:	2300      	movs	r3, #0
 800b610:	603b      	str	r3, [r7, #0]
 800b612:	e7e2      	b.n	800b5da <_dtoa_r+0x66>
 800b614:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b616:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b618:	9212      	str	r2, [sp, #72]	@ 0x48
 800b61a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b61c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b61e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b620:	2200      	movs	r2, #0
 800b622:	2300      	movs	r3, #0
 800b624:	f7f4 ff12 	bl	800044c <__aeabi_dcmpeq>
 800b628:	1e06      	subs	r6, r0, #0
 800b62a:	d00b      	beq.n	800b644 <_dtoa_r+0xd0>
 800b62c:	2301      	movs	r3, #1
 800b62e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b630:	6013      	str	r3, [r2, #0]
 800b632:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800b634:	2b00      	cmp	r3, #0
 800b636:	d002      	beq.n	800b63e <_dtoa_r+0xca>
 800b638:	4ba5      	ldr	r3, [pc, #660]	@ (800b8d0 <_dtoa_r+0x35c>)
 800b63a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b63c:	6013      	str	r3, [r2, #0]
 800b63e:	4ba5      	ldr	r3, [pc, #660]	@ (800b8d4 <_dtoa_r+0x360>)
 800b640:	9308      	str	r3, [sp, #32]
 800b642:	e7e1      	b.n	800b608 <_dtoa_r+0x94>
 800b644:	ab1a      	add	r3, sp, #104	@ 0x68
 800b646:	9301      	str	r3, [sp, #4]
 800b648:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b64a:	9300      	str	r3, [sp, #0]
 800b64c:	9803      	ldr	r0, [sp, #12]
 800b64e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b650:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b652:	f001 f9c1 	bl	800c9d8 <__d2b>
 800b656:	007a      	lsls	r2, r7, #1
 800b658:	9005      	str	r0, [sp, #20]
 800b65a:	0d52      	lsrs	r2, r2, #21
 800b65c:	d100      	bne.n	800b660 <_dtoa_r+0xec>
 800b65e:	e07b      	b.n	800b758 <_dtoa_r+0x1e4>
 800b660:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b662:	9618      	str	r6, [sp, #96]	@ 0x60
 800b664:	0319      	lsls	r1, r3, #12
 800b666:	4b9c      	ldr	r3, [pc, #624]	@ (800b8d8 <_dtoa_r+0x364>)
 800b668:	0b09      	lsrs	r1, r1, #12
 800b66a:	430b      	orrs	r3, r1
 800b66c:	499b      	ldr	r1, [pc, #620]	@ (800b8dc <_dtoa_r+0x368>)
 800b66e:	1857      	adds	r7, r2, r1
 800b670:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b672:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b674:	0019      	movs	r1, r3
 800b676:	2200      	movs	r2, #0
 800b678:	4b99      	ldr	r3, [pc, #612]	@ (800b8e0 <_dtoa_r+0x36c>)
 800b67a:	f7f6 fb57 	bl	8001d2c <__aeabi_dsub>
 800b67e:	4a99      	ldr	r2, [pc, #612]	@ (800b8e4 <_dtoa_r+0x370>)
 800b680:	4b99      	ldr	r3, [pc, #612]	@ (800b8e8 <_dtoa_r+0x374>)
 800b682:	f7f6 f86d 	bl	8001760 <__aeabi_dmul>
 800b686:	4a99      	ldr	r2, [pc, #612]	@ (800b8ec <_dtoa_r+0x378>)
 800b688:	4b99      	ldr	r3, [pc, #612]	@ (800b8f0 <_dtoa_r+0x37c>)
 800b68a:	f7f5 f869 	bl	8000760 <__aeabi_dadd>
 800b68e:	0004      	movs	r4, r0
 800b690:	0038      	movs	r0, r7
 800b692:	000d      	movs	r5, r1
 800b694:	f7f6 ffb2 	bl	80025fc <__aeabi_i2d>
 800b698:	4a96      	ldr	r2, [pc, #600]	@ (800b8f4 <_dtoa_r+0x380>)
 800b69a:	4b97      	ldr	r3, [pc, #604]	@ (800b8f8 <_dtoa_r+0x384>)
 800b69c:	f7f6 f860 	bl	8001760 <__aeabi_dmul>
 800b6a0:	0002      	movs	r2, r0
 800b6a2:	000b      	movs	r3, r1
 800b6a4:	0020      	movs	r0, r4
 800b6a6:	0029      	movs	r1, r5
 800b6a8:	f7f5 f85a 	bl	8000760 <__aeabi_dadd>
 800b6ac:	0004      	movs	r4, r0
 800b6ae:	000d      	movs	r5, r1
 800b6b0:	f7f6 ff68 	bl	8002584 <__aeabi_d2iz>
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	9004      	str	r0, [sp, #16]
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	0020      	movs	r0, r4
 800b6bc:	0029      	movs	r1, r5
 800b6be:	f7f4 fecb 	bl	8000458 <__aeabi_dcmplt>
 800b6c2:	2800      	cmp	r0, #0
 800b6c4:	d00b      	beq.n	800b6de <_dtoa_r+0x16a>
 800b6c6:	9804      	ldr	r0, [sp, #16]
 800b6c8:	f7f6 ff98 	bl	80025fc <__aeabi_i2d>
 800b6cc:	002b      	movs	r3, r5
 800b6ce:	0022      	movs	r2, r4
 800b6d0:	f7f4 febc 	bl	800044c <__aeabi_dcmpeq>
 800b6d4:	4243      	negs	r3, r0
 800b6d6:	4158      	adcs	r0, r3
 800b6d8:	9b04      	ldr	r3, [sp, #16]
 800b6da:	1a1b      	subs	r3, r3, r0
 800b6dc:	9304      	str	r3, [sp, #16]
 800b6de:	2301      	movs	r3, #1
 800b6e0:	9315      	str	r3, [sp, #84]	@ 0x54
 800b6e2:	9b04      	ldr	r3, [sp, #16]
 800b6e4:	2b16      	cmp	r3, #22
 800b6e6:	d810      	bhi.n	800b70a <_dtoa_r+0x196>
 800b6e8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b6ea:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b6ec:	9a04      	ldr	r2, [sp, #16]
 800b6ee:	4b83      	ldr	r3, [pc, #524]	@ (800b8fc <_dtoa_r+0x388>)
 800b6f0:	00d2      	lsls	r2, r2, #3
 800b6f2:	189b      	adds	r3, r3, r2
 800b6f4:	681a      	ldr	r2, [r3, #0]
 800b6f6:	685b      	ldr	r3, [r3, #4]
 800b6f8:	f7f4 feae 	bl	8000458 <__aeabi_dcmplt>
 800b6fc:	2800      	cmp	r0, #0
 800b6fe:	d047      	beq.n	800b790 <_dtoa_r+0x21c>
 800b700:	9b04      	ldr	r3, [sp, #16]
 800b702:	3b01      	subs	r3, #1
 800b704:	9304      	str	r3, [sp, #16]
 800b706:	2300      	movs	r3, #0
 800b708:	9315      	str	r3, [sp, #84]	@ 0x54
 800b70a:	2200      	movs	r2, #0
 800b70c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800b70e:	9206      	str	r2, [sp, #24]
 800b710:	1bdb      	subs	r3, r3, r7
 800b712:	1e5a      	subs	r2, r3, #1
 800b714:	d53e      	bpl.n	800b794 <_dtoa_r+0x220>
 800b716:	2201      	movs	r2, #1
 800b718:	1ad3      	subs	r3, r2, r3
 800b71a:	9306      	str	r3, [sp, #24]
 800b71c:	2300      	movs	r3, #0
 800b71e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b720:	9b04      	ldr	r3, [sp, #16]
 800b722:	2b00      	cmp	r3, #0
 800b724:	db38      	blt.n	800b798 <_dtoa_r+0x224>
 800b726:	9a04      	ldr	r2, [sp, #16]
 800b728:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b72a:	4694      	mov	ip, r2
 800b72c:	4463      	add	r3, ip
 800b72e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b730:	2300      	movs	r3, #0
 800b732:	9214      	str	r2, [sp, #80]	@ 0x50
 800b734:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b736:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b738:	2401      	movs	r4, #1
 800b73a:	2b09      	cmp	r3, #9
 800b73c:	d862      	bhi.n	800b804 <_dtoa_r+0x290>
 800b73e:	2b05      	cmp	r3, #5
 800b740:	dd02      	ble.n	800b748 <_dtoa_r+0x1d4>
 800b742:	2400      	movs	r4, #0
 800b744:	3b04      	subs	r3, #4
 800b746:	9322      	str	r3, [sp, #136]	@ 0x88
 800b748:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b74a:	1e98      	subs	r0, r3, #2
 800b74c:	2803      	cmp	r0, #3
 800b74e:	d863      	bhi.n	800b818 <_dtoa_r+0x2a4>
 800b750:	f7f4 fce2 	bl	8000118 <__gnu_thumb1_case_uqi>
 800b754:	2b385654 	.word	0x2b385654
 800b758:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800b75a:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800b75c:	18f6      	adds	r6, r6, r3
 800b75e:	4b68      	ldr	r3, [pc, #416]	@ (800b900 <_dtoa_r+0x38c>)
 800b760:	18f2      	adds	r2, r6, r3
 800b762:	2a20      	cmp	r2, #32
 800b764:	dd0f      	ble.n	800b786 <_dtoa_r+0x212>
 800b766:	2340      	movs	r3, #64	@ 0x40
 800b768:	1a9b      	subs	r3, r3, r2
 800b76a:	409f      	lsls	r7, r3
 800b76c:	4b65      	ldr	r3, [pc, #404]	@ (800b904 <_dtoa_r+0x390>)
 800b76e:	0038      	movs	r0, r7
 800b770:	18f3      	adds	r3, r6, r3
 800b772:	40dc      	lsrs	r4, r3
 800b774:	4320      	orrs	r0, r4
 800b776:	f7f6 ff6f 	bl	8002658 <__aeabi_ui2d>
 800b77a:	2201      	movs	r2, #1
 800b77c:	4b62      	ldr	r3, [pc, #392]	@ (800b908 <_dtoa_r+0x394>)
 800b77e:	1e77      	subs	r7, r6, #1
 800b780:	18cb      	adds	r3, r1, r3
 800b782:	9218      	str	r2, [sp, #96]	@ 0x60
 800b784:	e776      	b.n	800b674 <_dtoa_r+0x100>
 800b786:	2320      	movs	r3, #32
 800b788:	0020      	movs	r0, r4
 800b78a:	1a9b      	subs	r3, r3, r2
 800b78c:	4098      	lsls	r0, r3
 800b78e:	e7f2      	b.n	800b776 <_dtoa_r+0x202>
 800b790:	9015      	str	r0, [sp, #84]	@ 0x54
 800b792:	e7ba      	b.n	800b70a <_dtoa_r+0x196>
 800b794:	920d      	str	r2, [sp, #52]	@ 0x34
 800b796:	e7c3      	b.n	800b720 <_dtoa_r+0x1ac>
 800b798:	9b06      	ldr	r3, [sp, #24]
 800b79a:	9a04      	ldr	r2, [sp, #16]
 800b79c:	1a9b      	subs	r3, r3, r2
 800b79e:	9306      	str	r3, [sp, #24]
 800b7a0:	4253      	negs	r3, r2
 800b7a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	9314      	str	r3, [sp, #80]	@ 0x50
 800b7a8:	e7c5      	b.n	800b736 <_dtoa_r+0x1c2>
 800b7aa:	2301      	movs	r3, #1
 800b7ac:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b7ae:	9310      	str	r3, [sp, #64]	@ 0x40
 800b7b0:	4694      	mov	ip, r2
 800b7b2:	9b04      	ldr	r3, [sp, #16]
 800b7b4:	4463      	add	r3, ip
 800b7b6:	930e      	str	r3, [sp, #56]	@ 0x38
 800b7b8:	3301      	adds	r3, #1
 800b7ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	dc08      	bgt.n	800b7d2 <_dtoa_r+0x25e>
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	e006      	b.n	800b7d2 <_dtoa_r+0x25e>
 800b7c4:	2301      	movs	r3, #1
 800b7c6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b7c8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	dd28      	ble.n	800b820 <_dtoa_r+0x2ac>
 800b7ce:	930e      	str	r3, [sp, #56]	@ 0x38
 800b7d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7d2:	9a03      	ldr	r2, [sp, #12]
 800b7d4:	2100      	movs	r1, #0
 800b7d6:	69d0      	ldr	r0, [r2, #28]
 800b7d8:	2204      	movs	r2, #4
 800b7da:	0015      	movs	r5, r2
 800b7dc:	3514      	adds	r5, #20
 800b7de:	429d      	cmp	r5, r3
 800b7e0:	d923      	bls.n	800b82a <_dtoa_r+0x2b6>
 800b7e2:	6041      	str	r1, [r0, #4]
 800b7e4:	9803      	ldr	r0, [sp, #12]
 800b7e6:	f000 fdbb 	bl	800c360 <_Balloc>
 800b7ea:	9008      	str	r0, [sp, #32]
 800b7ec:	2800      	cmp	r0, #0
 800b7ee:	d11f      	bne.n	800b830 <_dtoa_r+0x2bc>
 800b7f0:	21b0      	movs	r1, #176	@ 0xb0
 800b7f2:	4b46      	ldr	r3, [pc, #280]	@ (800b90c <_dtoa_r+0x398>)
 800b7f4:	4831      	ldr	r0, [pc, #196]	@ (800b8bc <_dtoa_r+0x348>)
 800b7f6:	9a08      	ldr	r2, [sp, #32]
 800b7f8:	31ff      	adds	r1, #255	@ 0xff
 800b7fa:	e6d0      	b.n	800b59e <_dtoa_r+0x2a>
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	e7e2      	b.n	800b7c6 <_dtoa_r+0x252>
 800b800:	2300      	movs	r3, #0
 800b802:	e7d3      	b.n	800b7ac <_dtoa_r+0x238>
 800b804:	2300      	movs	r3, #0
 800b806:	9410      	str	r4, [sp, #64]	@ 0x40
 800b808:	9322      	str	r3, [sp, #136]	@ 0x88
 800b80a:	3b01      	subs	r3, #1
 800b80c:	2200      	movs	r2, #0
 800b80e:	930e      	str	r3, [sp, #56]	@ 0x38
 800b810:	9309      	str	r3, [sp, #36]	@ 0x24
 800b812:	3313      	adds	r3, #19
 800b814:	9223      	str	r2, [sp, #140]	@ 0x8c
 800b816:	e7dc      	b.n	800b7d2 <_dtoa_r+0x25e>
 800b818:	2301      	movs	r3, #1
 800b81a:	9310      	str	r3, [sp, #64]	@ 0x40
 800b81c:	3b02      	subs	r3, #2
 800b81e:	e7f5      	b.n	800b80c <_dtoa_r+0x298>
 800b820:	2301      	movs	r3, #1
 800b822:	001a      	movs	r2, r3
 800b824:	930e      	str	r3, [sp, #56]	@ 0x38
 800b826:	9309      	str	r3, [sp, #36]	@ 0x24
 800b828:	e7f4      	b.n	800b814 <_dtoa_r+0x2a0>
 800b82a:	3101      	adds	r1, #1
 800b82c:	0052      	lsls	r2, r2, #1
 800b82e:	e7d4      	b.n	800b7da <_dtoa_r+0x266>
 800b830:	9b03      	ldr	r3, [sp, #12]
 800b832:	9a08      	ldr	r2, [sp, #32]
 800b834:	69db      	ldr	r3, [r3, #28]
 800b836:	601a      	str	r2, [r3, #0]
 800b838:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b83a:	2b0e      	cmp	r3, #14
 800b83c:	d900      	bls.n	800b840 <_dtoa_r+0x2cc>
 800b83e:	e0d6      	b.n	800b9ee <_dtoa_r+0x47a>
 800b840:	2c00      	cmp	r4, #0
 800b842:	d100      	bne.n	800b846 <_dtoa_r+0x2d2>
 800b844:	e0d3      	b.n	800b9ee <_dtoa_r+0x47a>
 800b846:	9b04      	ldr	r3, [sp, #16]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	dd63      	ble.n	800b914 <_dtoa_r+0x3a0>
 800b84c:	210f      	movs	r1, #15
 800b84e:	9a04      	ldr	r2, [sp, #16]
 800b850:	4b2a      	ldr	r3, [pc, #168]	@ (800b8fc <_dtoa_r+0x388>)
 800b852:	400a      	ands	r2, r1
 800b854:	00d2      	lsls	r2, r2, #3
 800b856:	189b      	adds	r3, r3, r2
 800b858:	681e      	ldr	r6, [r3, #0]
 800b85a:	685f      	ldr	r7, [r3, #4]
 800b85c:	9b04      	ldr	r3, [sp, #16]
 800b85e:	2402      	movs	r4, #2
 800b860:	111d      	asrs	r5, r3, #4
 800b862:	05db      	lsls	r3, r3, #23
 800b864:	d50a      	bpl.n	800b87c <_dtoa_r+0x308>
 800b866:	4b2a      	ldr	r3, [pc, #168]	@ (800b910 <_dtoa_r+0x39c>)
 800b868:	400d      	ands	r5, r1
 800b86a:	6a1a      	ldr	r2, [r3, #32]
 800b86c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b86e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b870:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b872:	f7f5 fb3b 	bl	8000eec <__aeabi_ddiv>
 800b876:	900a      	str	r0, [sp, #40]	@ 0x28
 800b878:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b87a:	3401      	adds	r4, #1
 800b87c:	4b24      	ldr	r3, [pc, #144]	@ (800b910 <_dtoa_r+0x39c>)
 800b87e:	930c      	str	r3, [sp, #48]	@ 0x30
 800b880:	2d00      	cmp	r5, #0
 800b882:	d108      	bne.n	800b896 <_dtoa_r+0x322>
 800b884:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b886:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b888:	0032      	movs	r2, r6
 800b88a:	003b      	movs	r3, r7
 800b88c:	f7f5 fb2e 	bl	8000eec <__aeabi_ddiv>
 800b890:	900a      	str	r0, [sp, #40]	@ 0x28
 800b892:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b894:	e059      	b.n	800b94a <_dtoa_r+0x3d6>
 800b896:	2301      	movs	r3, #1
 800b898:	421d      	tst	r5, r3
 800b89a:	d009      	beq.n	800b8b0 <_dtoa_r+0x33c>
 800b89c:	18e4      	adds	r4, r4, r3
 800b89e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b8a0:	0030      	movs	r0, r6
 800b8a2:	681a      	ldr	r2, [r3, #0]
 800b8a4:	685b      	ldr	r3, [r3, #4]
 800b8a6:	0039      	movs	r1, r7
 800b8a8:	f7f5 ff5a 	bl	8001760 <__aeabi_dmul>
 800b8ac:	0006      	movs	r6, r0
 800b8ae:	000f      	movs	r7, r1
 800b8b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b8b2:	106d      	asrs	r5, r5, #1
 800b8b4:	3308      	adds	r3, #8
 800b8b6:	e7e2      	b.n	800b87e <_dtoa_r+0x30a>
 800b8b8:	0800da95 	.word	0x0800da95
 800b8bc:	0800daac 	.word	0x0800daac
 800b8c0:	7ff00000 	.word	0x7ff00000
 800b8c4:	0000270f 	.word	0x0000270f
 800b8c8:	0800da91 	.word	0x0800da91
 800b8cc:	0800da94 	.word	0x0800da94
 800b8d0:	0800da65 	.word	0x0800da65
 800b8d4:	0800da64 	.word	0x0800da64
 800b8d8:	3ff00000 	.word	0x3ff00000
 800b8dc:	fffffc01 	.word	0xfffffc01
 800b8e0:	3ff80000 	.word	0x3ff80000
 800b8e4:	636f4361 	.word	0x636f4361
 800b8e8:	3fd287a7 	.word	0x3fd287a7
 800b8ec:	8b60c8b3 	.word	0x8b60c8b3
 800b8f0:	3fc68a28 	.word	0x3fc68a28
 800b8f4:	509f79fb 	.word	0x509f79fb
 800b8f8:	3fd34413 	.word	0x3fd34413
 800b8fc:	0800dc00 	.word	0x0800dc00
 800b900:	00000432 	.word	0x00000432
 800b904:	00000412 	.word	0x00000412
 800b908:	fe100000 	.word	0xfe100000
 800b90c:	0800db04 	.word	0x0800db04
 800b910:	0800dbd8 	.word	0x0800dbd8
 800b914:	9b04      	ldr	r3, [sp, #16]
 800b916:	2402      	movs	r4, #2
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d016      	beq.n	800b94a <_dtoa_r+0x3d6>
 800b91c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b91e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b920:	220f      	movs	r2, #15
 800b922:	425d      	negs	r5, r3
 800b924:	402a      	ands	r2, r5
 800b926:	4bd5      	ldr	r3, [pc, #852]	@ (800bc7c <_dtoa_r+0x708>)
 800b928:	00d2      	lsls	r2, r2, #3
 800b92a:	189b      	adds	r3, r3, r2
 800b92c:	681a      	ldr	r2, [r3, #0]
 800b92e:	685b      	ldr	r3, [r3, #4]
 800b930:	f7f5 ff16 	bl	8001760 <__aeabi_dmul>
 800b934:	2701      	movs	r7, #1
 800b936:	2300      	movs	r3, #0
 800b938:	900a      	str	r0, [sp, #40]	@ 0x28
 800b93a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b93c:	4ed0      	ldr	r6, [pc, #832]	@ (800bc80 <_dtoa_r+0x70c>)
 800b93e:	112d      	asrs	r5, r5, #4
 800b940:	2d00      	cmp	r5, #0
 800b942:	d000      	beq.n	800b946 <_dtoa_r+0x3d2>
 800b944:	e095      	b.n	800ba72 <_dtoa_r+0x4fe>
 800b946:	2b00      	cmp	r3, #0
 800b948:	d1a2      	bne.n	800b890 <_dtoa_r+0x31c>
 800b94a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b94c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b94e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b950:	2b00      	cmp	r3, #0
 800b952:	d100      	bne.n	800b956 <_dtoa_r+0x3e2>
 800b954:	e098      	b.n	800ba88 <_dtoa_r+0x514>
 800b956:	2200      	movs	r2, #0
 800b958:	0030      	movs	r0, r6
 800b95a:	0039      	movs	r1, r7
 800b95c:	4bc9      	ldr	r3, [pc, #804]	@ (800bc84 <_dtoa_r+0x710>)
 800b95e:	f7f4 fd7b 	bl	8000458 <__aeabi_dcmplt>
 800b962:	2800      	cmp	r0, #0
 800b964:	d100      	bne.n	800b968 <_dtoa_r+0x3f4>
 800b966:	e08f      	b.n	800ba88 <_dtoa_r+0x514>
 800b968:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d100      	bne.n	800b970 <_dtoa_r+0x3fc>
 800b96e:	e08b      	b.n	800ba88 <_dtoa_r+0x514>
 800b970:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b972:	2b00      	cmp	r3, #0
 800b974:	dd37      	ble.n	800b9e6 <_dtoa_r+0x472>
 800b976:	9b04      	ldr	r3, [sp, #16]
 800b978:	2200      	movs	r2, #0
 800b97a:	3b01      	subs	r3, #1
 800b97c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b97e:	0030      	movs	r0, r6
 800b980:	4bc1      	ldr	r3, [pc, #772]	@ (800bc88 <_dtoa_r+0x714>)
 800b982:	0039      	movs	r1, r7
 800b984:	f7f5 feec 	bl	8001760 <__aeabi_dmul>
 800b988:	900a      	str	r0, [sp, #40]	@ 0x28
 800b98a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b98c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b98e:	3401      	adds	r4, #1
 800b990:	0020      	movs	r0, r4
 800b992:	9311      	str	r3, [sp, #68]	@ 0x44
 800b994:	f7f6 fe32 	bl	80025fc <__aeabi_i2d>
 800b998:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b99a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b99c:	f7f5 fee0 	bl	8001760 <__aeabi_dmul>
 800b9a0:	4bba      	ldr	r3, [pc, #744]	@ (800bc8c <_dtoa_r+0x718>)
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	f7f4 fedc 	bl	8000760 <__aeabi_dadd>
 800b9a8:	4bb9      	ldr	r3, [pc, #740]	@ (800bc90 <_dtoa_r+0x71c>)
 800b9aa:	0006      	movs	r6, r0
 800b9ac:	18cf      	adds	r7, r1, r3
 800b9ae:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d16d      	bne.n	800ba90 <_dtoa_r+0x51c>
 800b9b4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b9b6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	4bb6      	ldr	r3, [pc, #728]	@ (800bc94 <_dtoa_r+0x720>)
 800b9bc:	f7f6 f9b6 	bl	8001d2c <__aeabi_dsub>
 800b9c0:	0032      	movs	r2, r6
 800b9c2:	003b      	movs	r3, r7
 800b9c4:	0004      	movs	r4, r0
 800b9c6:	000d      	movs	r5, r1
 800b9c8:	f7f4 fd5a 	bl	8000480 <__aeabi_dcmpgt>
 800b9cc:	2800      	cmp	r0, #0
 800b9ce:	d000      	beq.n	800b9d2 <_dtoa_r+0x45e>
 800b9d0:	e2b6      	b.n	800bf40 <_dtoa_r+0x9cc>
 800b9d2:	2180      	movs	r1, #128	@ 0x80
 800b9d4:	0609      	lsls	r1, r1, #24
 800b9d6:	187b      	adds	r3, r7, r1
 800b9d8:	0032      	movs	r2, r6
 800b9da:	0020      	movs	r0, r4
 800b9dc:	0029      	movs	r1, r5
 800b9de:	f7f4 fd3b 	bl	8000458 <__aeabi_dcmplt>
 800b9e2:	2800      	cmp	r0, #0
 800b9e4:	d128      	bne.n	800ba38 <_dtoa_r+0x4c4>
 800b9e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b9e8:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800b9ea:	930a      	str	r3, [sp, #40]	@ 0x28
 800b9ec:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b9ee:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	da00      	bge.n	800b9f6 <_dtoa_r+0x482>
 800b9f4:	e174      	b.n	800bce0 <_dtoa_r+0x76c>
 800b9f6:	9a04      	ldr	r2, [sp, #16]
 800b9f8:	2a0e      	cmp	r2, #14
 800b9fa:	dd00      	ble.n	800b9fe <_dtoa_r+0x48a>
 800b9fc:	e170      	b.n	800bce0 <_dtoa_r+0x76c>
 800b9fe:	4b9f      	ldr	r3, [pc, #636]	@ (800bc7c <_dtoa_r+0x708>)
 800ba00:	00d2      	lsls	r2, r2, #3
 800ba02:	189b      	adds	r3, r3, r2
 800ba04:	685c      	ldr	r4, [r3, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	9306      	str	r3, [sp, #24]
 800ba0a:	9407      	str	r4, [sp, #28]
 800ba0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	db00      	blt.n	800ba14 <_dtoa_r+0x4a0>
 800ba12:	e0e7      	b.n	800bbe4 <_dtoa_r+0x670>
 800ba14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	dd00      	ble.n	800ba1c <_dtoa_r+0x4a8>
 800ba1a:	e0e3      	b.n	800bbe4 <_dtoa_r+0x670>
 800ba1c:	d10c      	bne.n	800ba38 <_dtoa_r+0x4c4>
 800ba1e:	9806      	ldr	r0, [sp, #24]
 800ba20:	9907      	ldr	r1, [sp, #28]
 800ba22:	2200      	movs	r2, #0
 800ba24:	4b9b      	ldr	r3, [pc, #620]	@ (800bc94 <_dtoa_r+0x720>)
 800ba26:	f7f5 fe9b 	bl	8001760 <__aeabi_dmul>
 800ba2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ba2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba2e:	f7f4 fd31 	bl	8000494 <__aeabi_dcmpge>
 800ba32:	2800      	cmp	r0, #0
 800ba34:	d100      	bne.n	800ba38 <_dtoa_r+0x4c4>
 800ba36:	e286      	b.n	800bf46 <_dtoa_r+0x9d2>
 800ba38:	2600      	movs	r6, #0
 800ba3a:	0037      	movs	r7, r6
 800ba3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ba3e:	9c08      	ldr	r4, [sp, #32]
 800ba40:	43db      	mvns	r3, r3
 800ba42:	930c      	str	r3, [sp, #48]	@ 0x30
 800ba44:	9704      	str	r7, [sp, #16]
 800ba46:	2700      	movs	r7, #0
 800ba48:	0031      	movs	r1, r6
 800ba4a:	9803      	ldr	r0, [sp, #12]
 800ba4c:	f000 fccc 	bl	800c3e8 <_Bfree>
 800ba50:	9b04      	ldr	r3, [sp, #16]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d100      	bne.n	800ba58 <_dtoa_r+0x4e4>
 800ba56:	e0bb      	b.n	800bbd0 <_dtoa_r+0x65c>
 800ba58:	2f00      	cmp	r7, #0
 800ba5a:	d005      	beq.n	800ba68 <_dtoa_r+0x4f4>
 800ba5c:	429f      	cmp	r7, r3
 800ba5e:	d003      	beq.n	800ba68 <_dtoa_r+0x4f4>
 800ba60:	0039      	movs	r1, r7
 800ba62:	9803      	ldr	r0, [sp, #12]
 800ba64:	f000 fcc0 	bl	800c3e8 <_Bfree>
 800ba68:	9904      	ldr	r1, [sp, #16]
 800ba6a:	9803      	ldr	r0, [sp, #12]
 800ba6c:	f000 fcbc 	bl	800c3e8 <_Bfree>
 800ba70:	e0ae      	b.n	800bbd0 <_dtoa_r+0x65c>
 800ba72:	423d      	tst	r5, r7
 800ba74:	d005      	beq.n	800ba82 <_dtoa_r+0x50e>
 800ba76:	6832      	ldr	r2, [r6, #0]
 800ba78:	6873      	ldr	r3, [r6, #4]
 800ba7a:	f7f5 fe71 	bl	8001760 <__aeabi_dmul>
 800ba7e:	003b      	movs	r3, r7
 800ba80:	3401      	adds	r4, #1
 800ba82:	106d      	asrs	r5, r5, #1
 800ba84:	3608      	adds	r6, #8
 800ba86:	e75b      	b.n	800b940 <_dtoa_r+0x3cc>
 800ba88:	9b04      	ldr	r3, [sp, #16]
 800ba8a:	930c      	str	r3, [sp, #48]	@ 0x30
 800ba8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba8e:	e77f      	b.n	800b990 <_dtoa_r+0x41c>
 800ba90:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ba92:	4b7a      	ldr	r3, [pc, #488]	@ (800bc7c <_dtoa_r+0x708>)
 800ba94:	3a01      	subs	r2, #1
 800ba96:	00d2      	lsls	r2, r2, #3
 800ba98:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800ba9a:	189b      	adds	r3, r3, r2
 800ba9c:	681a      	ldr	r2, [r3, #0]
 800ba9e:	685b      	ldr	r3, [r3, #4]
 800baa0:	2900      	cmp	r1, #0
 800baa2:	d04c      	beq.n	800bb3e <_dtoa_r+0x5ca>
 800baa4:	2000      	movs	r0, #0
 800baa6:	497c      	ldr	r1, [pc, #496]	@ (800bc98 <_dtoa_r+0x724>)
 800baa8:	f7f5 fa20 	bl	8000eec <__aeabi_ddiv>
 800baac:	0032      	movs	r2, r6
 800baae:	003b      	movs	r3, r7
 800bab0:	f7f6 f93c 	bl	8001d2c <__aeabi_dsub>
 800bab4:	9a08      	ldr	r2, [sp, #32]
 800bab6:	0006      	movs	r6, r0
 800bab8:	4694      	mov	ip, r2
 800baba:	000f      	movs	r7, r1
 800babc:	9b08      	ldr	r3, [sp, #32]
 800babe:	9316      	str	r3, [sp, #88]	@ 0x58
 800bac0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bac2:	4463      	add	r3, ip
 800bac4:	9311      	str	r3, [sp, #68]	@ 0x44
 800bac6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bac8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800baca:	f7f6 fd5b 	bl	8002584 <__aeabi_d2iz>
 800bace:	0005      	movs	r5, r0
 800bad0:	f7f6 fd94 	bl	80025fc <__aeabi_i2d>
 800bad4:	0002      	movs	r2, r0
 800bad6:	000b      	movs	r3, r1
 800bad8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bada:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800badc:	f7f6 f926 	bl	8001d2c <__aeabi_dsub>
 800bae0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bae2:	3530      	adds	r5, #48	@ 0x30
 800bae4:	1c5c      	adds	r4, r3, #1
 800bae6:	701d      	strb	r5, [r3, #0]
 800bae8:	0032      	movs	r2, r6
 800baea:	003b      	movs	r3, r7
 800baec:	900a      	str	r0, [sp, #40]	@ 0x28
 800baee:	910b      	str	r1, [sp, #44]	@ 0x2c
 800baf0:	f7f4 fcb2 	bl	8000458 <__aeabi_dcmplt>
 800baf4:	2800      	cmp	r0, #0
 800baf6:	d16b      	bne.n	800bbd0 <_dtoa_r+0x65c>
 800baf8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bafa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bafc:	2000      	movs	r0, #0
 800bafe:	4961      	ldr	r1, [pc, #388]	@ (800bc84 <_dtoa_r+0x710>)
 800bb00:	f7f6 f914 	bl	8001d2c <__aeabi_dsub>
 800bb04:	0032      	movs	r2, r6
 800bb06:	003b      	movs	r3, r7
 800bb08:	f7f4 fca6 	bl	8000458 <__aeabi_dcmplt>
 800bb0c:	2800      	cmp	r0, #0
 800bb0e:	d000      	beq.n	800bb12 <_dtoa_r+0x59e>
 800bb10:	e0c6      	b.n	800bca0 <_dtoa_r+0x72c>
 800bb12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bb14:	42a3      	cmp	r3, r4
 800bb16:	d100      	bne.n	800bb1a <_dtoa_r+0x5a6>
 800bb18:	e765      	b.n	800b9e6 <_dtoa_r+0x472>
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	0030      	movs	r0, r6
 800bb1e:	0039      	movs	r1, r7
 800bb20:	4b59      	ldr	r3, [pc, #356]	@ (800bc88 <_dtoa_r+0x714>)
 800bb22:	f7f5 fe1d 	bl	8001760 <__aeabi_dmul>
 800bb26:	2200      	movs	r2, #0
 800bb28:	0006      	movs	r6, r0
 800bb2a:	000f      	movs	r7, r1
 800bb2c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bb2e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bb30:	4b55      	ldr	r3, [pc, #340]	@ (800bc88 <_dtoa_r+0x714>)
 800bb32:	f7f5 fe15 	bl	8001760 <__aeabi_dmul>
 800bb36:	9416      	str	r4, [sp, #88]	@ 0x58
 800bb38:	900a      	str	r0, [sp, #40]	@ 0x28
 800bb3a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bb3c:	e7c3      	b.n	800bac6 <_dtoa_r+0x552>
 800bb3e:	0030      	movs	r0, r6
 800bb40:	0039      	movs	r1, r7
 800bb42:	f7f5 fe0d 	bl	8001760 <__aeabi_dmul>
 800bb46:	9d08      	ldr	r5, [sp, #32]
 800bb48:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bb4a:	002b      	movs	r3, r5
 800bb4c:	4694      	mov	ip, r2
 800bb4e:	9016      	str	r0, [sp, #88]	@ 0x58
 800bb50:	9117      	str	r1, [sp, #92]	@ 0x5c
 800bb52:	4463      	add	r3, ip
 800bb54:	9319      	str	r3, [sp, #100]	@ 0x64
 800bb56:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bb58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bb5a:	f7f6 fd13 	bl	8002584 <__aeabi_d2iz>
 800bb5e:	0004      	movs	r4, r0
 800bb60:	f7f6 fd4c 	bl	80025fc <__aeabi_i2d>
 800bb64:	000b      	movs	r3, r1
 800bb66:	0002      	movs	r2, r0
 800bb68:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bb6a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bb6c:	f7f6 f8de 	bl	8001d2c <__aeabi_dsub>
 800bb70:	3430      	adds	r4, #48	@ 0x30
 800bb72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb74:	702c      	strb	r4, [r5, #0]
 800bb76:	3501      	adds	r5, #1
 800bb78:	0006      	movs	r6, r0
 800bb7a:	000f      	movs	r7, r1
 800bb7c:	42ab      	cmp	r3, r5
 800bb7e:	d12a      	bne.n	800bbd6 <_dtoa_r+0x662>
 800bb80:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800bb82:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800bb84:	9b08      	ldr	r3, [sp, #32]
 800bb86:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800bb88:	469c      	mov	ip, r3
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	4b42      	ldr	r3, [pc, #264]	@ (800bc98 <_dtoa_r+0x724>)
 800bb8e:	4464      	add	r4, ip
 800bb90:	f7f4 fde6 	bl	8000760 <__aeabi_dadd>
 800bb94:	0002      	movs	r2, r0
 800bb96:	000b      	movs	r3, r1
 800bb98:	0030      	movs	r0, r6
 800bb9a:	0039      	movs	r1, r7
 800bb9c:	f7f4 fc70 	bl	8000480 <__aeabi_dcmpgt>
 800bba0:	2800      	cmp	r0, #0
 800bba2:	d000      	beq.n	800bba6 <_dtoa_r+0x632>
 800bba4:	e07c      	b.n	800bca0 <_dtoa_r+0x72c>
 800bba6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800bba8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bbaa:	2000      	movs	r0, #0
 800bbac:	493a      	ldr	r1, [pc, #232]	@ (800bc98 <_dtoa_r+0x724>)
 800bbae:	f7f6 f8bd 	bl	8001d2c <__aeabi_dsub>
 800bbb2:	0002      	movs	r2, r0
 800bbb4:	000b      	movs	r3, r1
 800bbb6:	0030      	movs	r0, r6
 800bbb8:	0039      	movs	r1, r7
 800bbba:	f7f4 fc4d 	bl	8000458 <__aeabi_dcmplt>
 800bbbe:	2800      	cmp	r0, #0
 800bbc0:	d100      	bne.n	800bbc4 <_dtoa_r+0x650>
 800bbc2:	e710      	b.n	800b9e6 <_dtoa_r+0x472>
 800bbc4:	0023      	movs	r3, r4
 800bbc6:	3c01      	subs	r4, #1
 800bbc8:	7822      	ldrb	r2, [r4, #0]
 800bbca:	2a30      	cmp	r2, #48	@ 0x30
 800bbcc:	d0fa      	beq.n	800bbc4 <_dtoa_r+0x650>
 800bbce:	001c      	movs	r4, r3
 800bbd0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bbd2:	9304      	str	r3, [sp, #16]
 800bbd4:	e042      	b.n	800bc5c <_dtoa_r+0x6e8>
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	4b2b      	ldr	r3, [pc, #172]	@ (800bc88 <_dtoa_r+0x714>)
 800bbda:	f7f5 fdc1 	bl	8001760 <__aeabi_dmul>
 800bbde:	900a      	str	r0, [sp, #40]	@ 0x28
 800bbe0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800bbe2:	e7b8      	b.n	800bb56 <_dtoa_r+0x5e2>
 800bbe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbe6:	9d08      	ldr	r5, [sp, #32]
 800bbe8:	3b01      	subs	r3, #1
 800bbea:	195b      	adds	r3, r3, r5
 800bbec:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800bbee:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800bbf0:	930a      	str	r3, [sp, #40]	@ 0x28
 800bbf2:	9a06      	ldr	r2, [sp, #24]
 800bbf4:	9b07      	ldr	r3, [sp, #28]
 800bbf6:	0030      	movs	r0, r6
 800bbf8:	0039      	movs	r1, r7
 800bbfa:	f7f5 f977 	bl	8000eec <__aeabi_ddiv>
 800bbfe:	f7f6 fcc1 	bl	8002584 <__aeabi_d2iz>
 800bc02:	9009      	str	r0, [sp, #36]	@ 0x24
 800bc04:	f7f6 fcfa 	bl	80025fc <__aeabi_i2d>
 800bc08:	9a06      	ldr	r2, [sp, #24]
 800bc0a:	9b07      	ldr	r3, [sp, #28]
 800bc0c:	f7f5 fda8 	bl	8001760 <__aeabi_dmul>
 800bc10:	0002      	movs	r2, r0
 800bc12:	000b      	movs	r3, r1
 800bc14:	0030      	movs	r0, r6
 800bc16:	0039      	movs	r1, r7
 800bc18:	f7f6 f888 	bl	8001d2c <__aeabi_dsub>
 800bc1c:	002b      	movs	r3, r5
 800bc1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc20:	3501      	adds	r5, #1
 800bc22:	3230      	adds	r2, #48	@ 0x30
 800bc24:	701a      	strb	r2, [r3, #0]
 800bc26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bc28:	002c      	movs	r4, r5
 800bc2a:	429a      	cmp	r2, r3
 800bc2c:	d14b      	bne.n	800bcc6 <_dtoa_r+0x752>
 800bc2e:	0002      	movs	r2, r0
 800bc30:	000b      	movs	r3, r1
 800bc32:	f7f4 fd95 	bl	8000760 <__aeabi_dadd>
 800bc36:	9a06      	ldr	r2, [sp, #24]
 800bc38:	9b07      	ldr	r3, [sp, #28]
 800bc3a:	0006      	movs	r6, r0
 800bc3c:	000f      	movs	r7, r1
 800bc3e:	f7f4 fc1f 	bl	8000480 <__aeabi_dcmpgt>
 800bc42:	2800      	cmp	r0, #0
 800bc44:	d12a      	bne.n	800bc9c <_dtoa_r+0x728>
 800bc46:	9a06      	ldr	r2, [sp, #24]
 800bc48:	9b07      	ldr	r3, [sp, #28]
 800bc4a:	0030      	movs	r0, r6
 800bc4c:	0039      	movs	r1, r7
 800bc4e:	f7f4 fbfd 	bl	800044c <__aeabi_dcmpeq>
 800bc52:	2800      	cmp	r0, #0
 800bc54:	d002      	beq.n	800bc5c <_dtoa_r+0x6e8>
 800bc56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc58:	07dd      	lsls	r5, r3, #31
 800bc5a:	d41f      	bmi.n	800bc9c <_dtoa_r+0x728>
 800bc5c:	9905      	ldr	r1, [sp, #20]
 800bc5e:	9803      	ldr	r0, [sp, #12]
 800bc60:	f000 fbc2 	bl	800c3e8 <_Bfree>
 800bc64:	2300      	movs	r3, #0
 800bc66:	7023      	strb	r3, [r4, #0]
 800bc68:	9b04      	ldr	r3, [sp, #16]
 800bc6a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bc6c:	3301      	adds	r3, #1
 800bc6e:	6013      	str	r3, [r2, #0]
 800bc70:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d100      	bne.n	800bc78 <_dtoa_r+0x704>
 800bc76:	e4c7      	b.n	800b608 <_dtoa_r+0x94>
 800bc78:	601c      	str	r4, [r3, #0]
 800bc7a:	e4c5      	b.n	800b608 <_dtoa_r+0x94>
 800bc7c:	0800dc00 	.word	0x0800dc00
 800bc80:	0800dbd8 	.word	0x0800dbd8
 800bc84:	3ff00000 	.word	0x3ff00000
 800bc88:	40240000 	.word	0x40240000
 800bc8c:	401c0000 	.word	0x401c0000
 800bc90:	fcc00000 	.word	0xfcc00000
 800bc94:	40140000 	.word	0x40140000
 800bc98:	3fe00000 	.word	0x3fe00000
 800bc9c:	9b04      	ldr	r3, [sp, #16]
 800bc9e:	930c      	str	r3, [sp, #48]	@ 0x30
 800bca0:	0023      	movs	r3, r4
 800bca2:	001c      	movs	r4, r3
 800bca4:	3b01      	subs	r3, #1
 800bca6:	781a      	ldrb	r2, [r3, #0]
 800bca8:	2a39      	cmp	r2, #57	@ 0x39
 800bcaa:	d108      	bne.n	800bcbe <_dtoa_r+0x74a>
 800bcac:	9a08      	ldr	r2, [sp, #32]
 800bcae:	429a      	cmp	r2, r3
 800bcb0:	d1f7      	bne.n	800bca2 <_dtoa_r+0x72e>
 800bcb2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bcb4:	9908      	ldr	r1, [sp, #32]
 800bcb6:	3201      	adds	r2, #1
 800bcb8:	920c      	str	r2, [sp, #48]	@ 0x30
 800bcba:	2230      	movs	r2, #48	@ 0x30
 800bcbc:	700a      	strb	r2, [r1, #0]
 800bcbe:	781a      	ldrb	r2, [r3, #0]
 800bcc0:	3201      	adds	r2, #1
 800bcc2:	701a      	strb	r2, [r3, #0]
 800bcc4:	e784      	b.n	800bbd0 <_dtoa_r+0x65c>
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	4bc6      	ldr	r3, [pc, #792]	@ (800bfe4 <_dtoa_r+0xa70>)
 800bcca:	f7f5 fd49 	bl	8001760 <__aeabi_dmul>
 800bcce:	2200      	movs	r2, #0
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	0006      	movs	r6, r0
 800bcd4:	000f      	movs	r7, r1
 800bcd6:	f7f4 fbb9 	bl	800044c <__aeabi_dcmpeq>
 800bcda:	2800      	cmp	r0, #0
 800bcdc:	d089      	beq.n	800bbf2 <_dtoa_r+0x67e>
 800bcde:	e7bd      	b.n	800bc5c <_dtoa_r+0x6e8>
 800bce0:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800bce2:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800bce4:	9c06      	ldr	r4, [sp, #24]
 800bce6:	2f00      	cmp	r7, #0
 800bce8:	d014      	beq.n	800bd14 <_dtoa_r+0x7a0>
 800bcea:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800bcec:	2a01      	cmp	r2, #1
 800bcee:	dd00      	ble.n	800bcf2 <_dtoa_r+0x77e>
 800bcf0:	e0e4      	b.n	800bebc <_dtoa_r+0x948>
 800bcf2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800bcf4:	2a00      	cmp	r2, #0
 800bcf6:	d100      	bne.n	800bcfa <_dtoa_r+0x786>
 800bcf8:	e0da      	b.n	800beb0 <_dtoa_r+0x93c>
 800bcfa:	4abb      	ldr	r2, [pc, #748]	@ (800bfe8 <_dtoa_r+0xa74>)
 800bcfc:	189b      	adds	r3, r3, r2
 800bcfe:	9a06      	ldr	r2, [sp, #24]
 800bd00:	2101      	movs	r1, #1
 800bd02:	18d2      	adds	r2, r2, r3
 800bd04:	9206      	str	r2, [sp, #24]
 800bd06:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bd08:	9803      	ldr	r0, [sp, #12]
 800bd0a:	18d3      	adds	r3, r2, r3
 800bd0c:	930d      	str	r3, [sp, #52]	@ 0x34
 800bd0e:	f000 fc23 	bl	800c558 <__i2b>
 800bd12:	0007      	movs	r7, r0
 800bd14:	2c00      	cmp	r4, #0
 800bd16:	d00e      	beq.n	800bd36 <_dtoa_r+0x7c2>
 800bd18:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	dd0b      	ble.n	800bd36 <_dtoa_r+0x7c2>
 800bd1e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bd20:	0023      	movs	r3, r4
 800bd22:	4294      	cmp	r4, r2
 800bd24:	dd00      	ble.n	800bd28 <_dtoa_r+0x7b4>
 800bd26:	0013      	movs	r3, r2
 800bd28:	9a06      	ldr	r2, [sp, #24]
 800bd2a:	1ae4      	subs	r4, r4, r3
 800bd2c:	1ad2      	subs	r2, r2, r3
 800bd2e:	9206      	str	r2, [sp, #24]
 800bd30:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bd32:	1ad3      	subs	r3, r2, r3
 800bd34:	930d      	str	r3, [sp, #52]	@ 0x34
 800bd36:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d021      	beq.n	800bd80 <_dtoa_r+0x80c>
 800bd3c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d100      	bne.n	800bd44 <_dtoa_r+0x7d0>
 800bd42:	e0d3      	b.n	800beec <_dtoa_r+0x978>
 800bd44:	9e05      	ldr	r6, [sp, #20]
 800bd46:	2d00      	cmp	r5, #0
 800bd48:	d014      	beq.n	800bd74 <_dtoa_r+0x800>
 800bd4a:	0039      	movs	r1, r7
 800bd4c:	002a      	movs	r2, r5
 800bd4e:	9803      	ldr	r0, [sp, #12]
 800bd50:	f000 fcc4 	bl	800c6dc <__pow5mult>
 800bd54:	9a05      	ldr	r2, [sp, #20]
 800bd56:	0001      	movs	r1, r0
 800bd58:	0007      	movs	r7, r0
 800bd5a:	9803      	ldr	r0, [sp, #12]
 800bd5c:	f000 fc14 	bl	800c588 <__multiply>
 800bd60:	0006      	movs	r6, r0
 800bd62:	9905      	ldr	r1, [sp, #20]
 800bd64:	9803      	ldr	r0, [sp, #12]
 800bd66:	f000 fb3f 	bl	800c3e8 <_Bfree>
 800bd6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd6c:	9605      	str	r6, [sp, #20]
 800bd6e:	1b5b      	subs	r3, r3, r5
 800bd70:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bd72:	d005      	beq.n	800bd80 <_dtoa_r+0x80c>
 800bd74:	0031      	movs	r1, r6
 800bd76:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800bd78:	9803      	ldr	r0, [sp, #12]
 800bd7a:	f000 fcaf 	bl	800c6dc <__pow5mult>
 800bd7e:	9005      	str	r0, [sp, #20]
 800bd80:	2101      	movs	r1, #1
 800bd82:	9803      	ldr	r0, [sp, #12]
 800bd84:	f000 fbe8 	bl	800c558 <__i2b>
 800bd88:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bd8a:	0006      	movs	r6, r0
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d100      	bne.n	800bd92 <_dtoa_r+0x81e>
 800bd90:	e1bc      	b.n	800c10c <_dtoa_r+0xb98>
 800bd92:	001a      	movs	r2, r3
 800bd94:	0001      	movs	r1, r0
 800bd96:	9803      	ldr	r0, [sp, #12]
 800bd98:	f000 fca0 	bl	800c6dc <__pow5mult>
 800bd9c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bd9e:	0006      	movs	r6, r0
 800bda0:	2500      	movs	r5, #0
 800bda2:	2b01      	cmp	r3, #1
 800bda4:	dc16      	bgt.n	800bdd4 <_dtoa_r+0x860>
 800bda6:	2500      	movs	r5, #0
 800bda8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bdaa:	42ab      	cmp	r3, r5
 800bdac:	d10e      	bne.n	800bdcc <_dtoa_r+0x858>
 800bdae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bdb0:	031b      	lsls	r3, r3, #12
 800bdb2:	42ab      	cmp	r3, r5
 800bdb4:	d10a      	bne.n	800bdcc <_dtoa_r+0x858>
 800bdb6:	4b8d      	ldr	r3, [pc, #564]	@ (800bfec <_dtoa_r+0xa78>)
 800bdb8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bdba:	4213      	tst	r3, r2
 800bdbc:	d006      	beq.n	800bdcc <_dtoa_r+0x858>
 800bdbe:	9b06      	ldr	r3, [sp, #24]
 800bdc0:	3501      	adds	r5, #1
 800bdc2:	3301      	adds	r3, #1
 800bdc4:	9306      	str	r3, [sp, #24]
 800bdc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bdc8:	3301      	adds	r3, #1
 800bdca:	930d      	str	r3, [sp, #52]	@ 0x34
 800bdcc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bdce:	2001      	movs	r0, #1
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d008      	beq.n	800bde6 <_dtoa_r+0x872>
 800bdd4:	6933      	ldr	r3, [r6, #16]
 800bdd6:	3303      	adds	r3, #3
 800bdd8:	009b      	lsls	r3, r3, #2
 800bdda:	18f3      	adds	r3, r6, r3
 800bddc:	6858      	ldr	r0, [r3, #4]
 800bdde:	f000 fb6b 	bl	800c4b8 <__hi0bits>
 800bde2:	2320      	movs	r3, #32
 800bde4:	1a18      	subs	r0, r3, r0
 800bde6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bde8:	1818      	adds	r0, r3, r0
 800bdea:	0002      	movs	r2, r0
 800bdec:	231f      	movs	r3, #31
 800bdee:	401a      	ands	r2, r3
 800bdf0:	4218      	tst	r0, r3
 800bdf2:	d100      	bne.n	800bdf6 <_dtoa_r+0x882>
 800bdf4:	e081      	b.n	800befa <_dtoa_r+0x986>
 800bdf6:	3301      	adds	r3, #1
 800bdf8:	1a9b      	subs	r3, r3, r2
 800bdfa:	2b04      	cmp	r3, #4
 800bdfc:	dd79      	ble.n	800bef2 <_dtoa_r+0x97e>
 800bdfe:	231c      	movs	r3, #28
 800be00:	1a9b      	subs	r3, r3, r2
 800be02:	9a06      	ldr	r2, [sp, #24]
 800be04:	18e4      	adds	r4, r4, r3
 800be06:	18d2      	adds	r2, r2, r3
 800be08:	9206      	str	r2, [sp, #24]
 800be0a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800be0c:	18d3      	adds	r3, r2, r3
 800be0e:	930d      	str	r3, [sp, #52]	@ 0x34
 800be10:	9b06      	ldr	r3, [sp, #24]
 800be12:	2b00      	cmp	r3, #0
 800be14:	dd05      	ble.n	800be22 <_dtoa_r+0x8ae>
 800be16:	001a      	movs	r2, r3
 800be18:	9905      	ldr	r1, [sp, #20]
 800be1a:	9803      	ldr	r0, [sp, #12]
 800be1c:	f000 fcba 	bl	800c794 <__lshift>
 800be20:	9005      	str	r0, [sp, #20]
 800be22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800be24:	2b00      	cmp	r3, #0
 800be26:	dd05      	ble.n	800be34 <_dtoa_r+0x8c0>
 800be28:	0031      	movs	r1, r6
 800be2a:	001a      	movs	r2, r3
 800be2c:	9803      	ldr	r0, [sp, #12]
 800be2e:	f000 fcb1 	bl	800c794 <__lshift>
 800be32:	0006      	movs	r6, r0
 800be34:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800be36:	2b00      	cmp	r3, #0
 800be38:	d061      	beq.n	800befe <_dtoa_r+0x98a>
 800be3a:	0031      	movs	r1, r6
 800be3c:	9805      	ldr	r0, [sp, #20]
 800be3e:	f000 fd15 	bl	800c86c <__mcmp>
 800be42:	2800      	cmp	r0, #0
 800be44:	da5b      	bge.n	800befe <_dtoa_r+0x98a>
 800be46:	9b04      	ldr	r3, [sp, #16]
 800be48:	220a      	movs	r2, #10
 800be4a:	3b01      	subs	r3, #1
 800be4c:	930c      	str	r3, [sp, #48]	@ 0x30
 800be4e:	9905      	ldr	r1, [sp, #20]
 800be50:	2300      	movs	r3, #0
 800be52:	9803      	ldr	r0, [sp, #12]
 800be54:	f000 faec 	bl	800c430 <__multadd>
 800be58:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800be5a:	9005      	str	r0, [sp, #20]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d100      	bne.n	800be62 <_dtoa_r+0x8ee>
 800be60:	e15b      	b.n	800c11a <_dtoa_r+0xba6>
 800be62:	2300      	movs	r3, #0
 800be64:	0039      	movs	r1, r7
 800be66:	220a      	movs	r2, #10
 800be68:	9803      	ldr	r0, [sp, #12]
 800be6a:	f000 fae1 	bl	800c430 <__multadd>
 800be6e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be70:	0007      	movs	r7, r0
 800be72:	2b00      	cmp	r3, #0
 800be74:	dc4d      	bgt.n	800bf12 <_dtoa_r+0x99e>
 800be76:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800be78:	2b02      	cmp	r3, #2
 800be7a:	dd46      	ble.n	800bf0a <_dtoa_r+0x996>
 800be7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d000      	beq.n	800be84 <_dtoa_r+0x910>
 800be82:	e5db      	b.n	800ba3c <_dtoa_r+0x4c8>
 800be84:	0031      	movs	r1, r6
 800be86:	2205      	movs	r2, #5
 800be88:	9803      	ldr	r0, [sp, #12]
 800be8a:	f000 fad1 	bl	800c430 <__multadd>
 800be8e:	0006      	movs	r6, r0
 800be90:	0001      	movs	r1, r0
 800be92:	9805      	ldr	r0, [sp, #20]
 800be94:	f000 fcea 	bl	800c86c <__mcmp>
 800be98:	2800      	cmp	r0, #0
 800be9a:	dc00      	bgt.n	800be9e <_dtoa_r+0x92a>
 800be9c:	e5ce      	b.n	800ba3c <_dtoa_r+0x4c8>
 800be9e:	9b08      	ldr	r3, [sp, #32]
 800bea0:	9a08      	ldr	r2, [sp, #32]
 800bea2:	1c5c      	adds	r4, r3, #1
 800bea4:	2331      	movs	r3, #49	@ 0x31
 800bea6:	7013      	strb	r3, [r2, #0]
 800bea8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800beaa:	3301      	adds	r3, #1
 800beac:	930c      	str	r3, [sp, #48]	@ 0x30
 800beae:	e5c9      	b.n	800ba44 <_dtoa_r+0x4d0>
 800beb0:	2336      	movs	r3, #54	@ 0x36
 800beb2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800beb4:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800beb6:	1a9b      	subs	r3, r3, r2
 800beb8:	9c06      	ldr	r4, [sp, #24]
 800beba:	e720      	b.n	800bcfe <_dtoa_r+0x78a>
 800bebc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bebe:	1e5d      	subs	r5, r3, #1
 800bec0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bec2:	42ab      	cmp	r3, r5
 800bec4:	db08      	blt.n	800bed8 <_dtoa_r+0x964>
 800bec6:	1b5d      	subs	r5, r3, r5
 800bec8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800beca:	2b00      	cmp	r3, #0
 800becc:	daf4      	bge.n	800beb8 <_dtoa_r+0x944>
 800bece:	9b06      	ldr	r3, [sp, #24]
 800bed0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bed2:	1a9c      	subs	r4, r3, r2
 800bed4:	2300      	movs	r3, #0
 800bed6:	e712      	b.n	800bcfe <_dtoa_r+0x78a>
 800bed8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800beda:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800bedc:	1aeb      	subs	r3, r5, r3
 800bede:	18d3      	adds	r3, r2, r3
 800bee0:	9314      	str	r3, [sp, #80]	@ 0x50
 800bee2:	950f      	str	r5, [sp, #60]	@ 0x3c
 800bee4:	9c06      	ldr	r4, [sp, #24]
 800bee6:	2500      	movs	r5, #0
 800bee8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800beea:	e708      	b.n	800bcfe <_dtoa_r+0x78a>
 800beec:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800beee:	9905      	ldr	r1, [sp, #20]
 800bef0:	e742      	b.n	800bd78 <_dtoa_r+0x804>
 800bef2:	2b04      	cmp	r3, #4
 800bef4:	d08c      	beq.n	800be10 <_dtoa_r+0x89c>
 800bef6:	331c      	adds	r3, #28
 800bef8:	e783      	b.n	800be02 <_dtoa_r+0x88e>
 800befa:	0013      	movs	r3, r2
 800befc:	e7fb      	b.n	800bef6 <_dtoa_r+0x982>
 800befe:	9b04      	ldr	r3, [sp, #16]
 800bf00:	930c      	str	r3, [sp, #48]	@ 0x30
 800bf02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf04:	930e      	str	r3, [sp, #56]	@ 0x38
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	ddb5      	ble.n	800be76 <_dtoa_r+0x902>
 800bf0a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d100      	bne.n	800bf12 <_dtoa_r+0x99e>
 800bf10:	e107      	b.n	800c122 <_dtoa_r+0xbae>
 800bf12:	2c00      	cmp	r4, #0
 800bf14:	dd05      	ble.n	800bf22 <_dtoa_r+0x9ae>
 800bf16:	0039      	movs	r1, r7
 800bf18:	0022      	movs	r2, r4
 800bf1a:	9803      	ldr	r0, [sp, #12]
 800bf1c:	f000 fc3a 	bl	800c794 <__lshift>
 800bf20:	0007      	movs	r7, r0
 800bf22:	9704      	str	r7, [sp, #16]
 800bf24:	2d00      	cmp	r5, #0
 800bf26:	d020      	beq.n	800bf6a <_dtoa_r+0x9f6>
 800bf28:	6879      	ldr	r1, [r7, #4]
 800bf2a:	9803      	ldr	r0, [sp, #12]
 800bf2c:	f000 fa18 	bl	800c360 <_Balloc>
 800bf30:	1e04      	subs	r4, r0, #0
 800bf32:	d10c      	bne.n	800bf4e <_dtoa_r+0x9da>
 800bf34:	0022      	movs	r2, r4
 800bf36:	4b2e      	ldr	r3, [pc, #184]	@ (800bff0 <_dtoa_r+0xa7c>)
 800bf38:	482e      	ldr	r0, [pc, #184]	@ (800bff4 <_dtoa_r+0xa80>)
 800bf3a:	492f      	ldr	r1, [pc, #188]	@ (800bff8 <_dtoa_r+0xa84>)
 800bf3c:	f7ff fb2f 	bl	800b59e <_dtoa_r+0x2a>
 800bf40:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800bf42:	0037      	movs	r7, r6
 800bf44:	e7ab      	b.n	800be9e <_dtoa_r+0x92a>
 800bf46:	9b04      	ldr	r3, [sp, #16]
 800bf48:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800bf4a:	930c      	str	r3, [sp, #48]	@ 0x30
 800bf4c:	e7f9      	b.n	800bf42 <_dtoa_r+0x9ce>
 800bf4e:	0039      	movs	r1, r7
 800bf50:	693a      	ldr	r2, [r7, #16]
 800bf52:	310c      	adds	r1, #12
 800bf54:	3202      	adds	r2, #2
 800bf56:	0092      	lsls	r2, r2, #2
 800bf58:	300c      	adds	r0, #12
 800bf5a:	f7ff fa7d 	bl	800b458 <memcpy>
 800bf5e:	2201      	movs	r2, #1
 800bf60:	0021      	movs	r1, r4
 800bf62:	9803      	ldr	r0, [sp, #12]
 800bf64:	f000 fc16 	bl	800c794 <__lshift>
 800bf68:	9004      	str	r0, [sp, #16]
 800bf6a:	9b08      	ldr	r3, [sp, #32]
 800bf6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bf6e:	9306      	str	r3, [sp, #24]
 800bf70:	3b01      	subs	r3, #1
 800bf72:	189b      	adds	r3, r3, r2
 800bf74:	2201      	movs	r2, #1
 800bf76:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bf78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf7a:	4013      	ands	r3, r2
 800bf7c:	930e      	str	r3, [sp, #56]	@ 0x38
 800bf7e:	0031      	movs	r1, r6
 800bf80:	9805      	ldr	r0, [sp, #20]
 800bf82:	f7ff fa72 	bl	800b46a <quorem>
 800bf86:	0039      	movs	r1, r7
 800bf88:	0005      	movs	r5, r0
 800bf8a:	900a      	str	r0, [sp, #40]	@ 0x28
 800bf8c:	9805      	ldr	r0, [sp, #20]
 800bf8e:	f000 fc6d 	bl	800c86c <__mcmp>
 800bf92:	9a04      	ldr	r2, [sp, #16]
 800bf94:	900d      	str	r0, [sp, #52]	@ 0x34
 800bf96:	0031      	movs	r1, r6
 800bf98:	9803      	ldr	r0, [sp, #12]
 800bf9a:	f000 fc83 	bl	800c8a4 <__mdiff>
 800bf9e:	2201      	movs	r2, #1
 800bfa0:	68c3      	ldr	r3, [r0, #12]
 800bfa2:	0004      	movs	r4, r0
 800bfa4:	3530      	adds	r5, #48	@ 0x30
 800bfa6:	9209      	str	r2, [sp, #36]	@ 0x24
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d104      	bne.n	800bfb6 <_dtoa_r+0xa42>
 800bfac:	0001      	movs	r1, r0
 800bfae:	9805      	ldr	r0, [sp, #20]
 800bfb0:	f000 fc5c 	bl	800c86c <__mcmp>
 800bfb4:	9009      	str	r0, [sp, #36]	@ 0x24
 800bfb6:	0021      	movs	r1, r4
 800bfb8:	9803      	ldr	r0, [sp, #12]
 800bfba:	f000 fa15 	bl	800c3e8 <_Bfree>
 800bfbe:	9b06      	ldr	r3, [sp, #24]
 800bfc0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800bfc2:	1c5c      	adds	r4, r3, #1
 800bfc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfc6:	4313      	orrs	r3, r2
 800bfc8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bfca:	4313      	orrs	r3, r2
 800bfcc:	d116      	bne.n	800bffc <_dtoa_r+0xa88>
 800bfce:	2d39      	cmp	r5, #57	@ 0x39
 800bfd0:	d02f      	beq.n	800c032 <_dtoa_r+0xabe>
 800bfd2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	dd01      	ble.n	800bfdc <_dtoa_r+0xa68>
 800bfd8:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800bfda:	3531      	adds	r5, #49	@ 0x31
 800bfdc:	9b06      	ldr	r3, [sp, #24]
 800bfde:	701d      	strb	r5, [r3, #0]
 800bfe0:	e532      	b.n	800ba48 <_dtoa_r+0x4d4>
 800bfe2:	46c0      	nop			@ (mov r8, r8)
 800bfe4:	40240000 	.word	0x40240000
 800bfe8:	00000433 	.word	0x00000433
 800bfec:	7ff00000 	.word	0x7ff00000
 800bff0:	0800db04 	.word	0x0800db04
 800bff4:	0800daac 	.word	0x0800daac
 800bff8:	000002ef 	.word	0x000002ef
 800bffc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bffe:	2b00      	cmp	r3, #0
 800c000:	db04      	blt.n	800c00c <_dtoa_r+0xa98>
 800c002:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c004:	4313      	orrs	r3, r2
 800c006:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c008:	4313      	orrs	r3, r2
 800c00a:	d11e      	bne.n	800c04a <_dtoa_r+0xad6>
 800c00c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c00e:	2b00      	cmp	r3, #0
 800c010:	dde4      	ble.n	800bfdc <_dtoa_r+0xa68>
 800c012:	9905      	ldr	r1, [sp, #20]
 800c014:	2201      	movs	r2, #1
 800c016:	9803      	ldr	r0, [sp, #12]
 800c018:	f000 fbbc 	bl	800c794 <__lshift>
 800c01c:	0031      	movs	r1, r6
 800c01e:	9005      	str	r0, [sp, #20]
 800c020:	f000 fc24 	bl	800c86c <__mcmp>
 800c024:	2800      	cmp	r0, #0
 800c026:	dc02      	bgt.n	800c02e <_dtoa_r+0xaba>
 800c028:	d1d8      	bne.n	800bfdc <_dtoa_r+0xa68>
 800c02a:	07eb      	lsls	r3, r5, #31
 800c02c:	d5d6      	bpl.n	800bfdc <_dtoa_r+0xa68>
 800c02e:	2d39      	cmp	r5, #57	@ 0x39
 800c030:	d1d2      	bne.n	800bfd8 <_dtoa_r+0xa64>
 800c032:	2339      	movs	r3, #57	@ 0x39
 800c034:	9a06      	ldr	r2, [sp, #24]
 800c036:	7013      	strb	r3, [r2, #0]
 800c038:	0023      	movs	r3, r4
 800c03a:	001c      	movs	r4, r3
 800c03c:	3b01      	subs	r3, #1
 800c03e:	781a      	ldrb	r2, [r3, #0]
 800c040:	2a39      	cmp	r2, #57	@ 0x39
 800c042:	d050      	beq.n	800c0e6 <_dtoa_r+0xb72>
 800c044:	3201      	adds	r2, #1
 800c046:	701a      	strb	r2, [r3, #0]
 800c048:	e4fe      	b.n	800ba48 <_dtoa_r+0x4d4>
 800c04a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	dd03      	ble.n	800c058 <_dtoa_r+0xae4>
 800c050:	2d39      	cmp	r5, #57	@ 0x39
 800c052:	d0ee      	beq.n	800c032 <_dtoa_r+0xabe>
 800c054:	3501      	adds	r5, #1
 800c056:	e7c1      	b.n	800bfdc <_dtoa_r+0xa68>
 800c058:	9b06      	ldr	r3, [sp, #24]
 800c05a:	9a06      	ldr	r2, [sp, #24]
 800c05c:	701d      	strb	r5, [r3, #0]
 800c05e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c060:	4293      	cmp	r3, r2
 800c062:	d02b      	beq.n	800c0bc <_dtoa_r+0xb48>
 800c064:	2300      	movs	r3, #0
 800c066:	220a      	movs	r2, #10
 800c068:	9905      	ldr	r1, [sp, #20]
 800c06a:	9803      	ldr	r0, [sp, #12]
 800c06c:	f000 f9e0 	bl	800c430 <__multadd>
 800c070:	9b04      	ldr	r3, [sp, #16]
 800c072:	9005      	str	r0, [sp, #20]
 800c074:	429f      	cmp	r7, r3
 800c076:	d109      	bne.n	800c08c <_dtoa_r+0xb18>
 800c078:	0039      	movs	r1, r7
 800c07a:	2300      	movs	r3, #0
 800c07c:	220a      	movs	r2, #10
 800c07e:	9803      	ldr	r0, [sp, #12]
 800c080:	f000 f9d6 	bl	800c430 <__multadd>
 800c084:	0007      	movs	r7, r0
 800c086:	9004      	str	r0, [sp, #16]
 800c088:	9406      	str	r4, [sp, #24]
 800c08a:	e778      	b.n	800bf7e <_dtoa_r+0xa0a>
 800c08c:	0039      	movs	r1, r7
 800c08e:	2300      	movs	r3, #0
 800c090:	220a      	movs	r2, #10
 800c092:	9803      	ldr	r0, [sp, #12]
 800c094:	f000 f9cc 	bl	800c430 <__multadd>
 800c098:	2300      	movs	r3, #0
 800c09a:	0007      	movs	r7, r0
 800c09c:	220a      	movs	r2, #10
 800c09e:	9904      	ldr	r1, [sp, #16]
 800c0a0:	9803      	ldr	r0, [sp, #12]
 800c0a2:	f000 f9c5 	bl	800c430 <__multadd>
 800c0a6:	9004      	str	r0, [sp, #16]
 800c0a8:	e7ee      	b.n	800c088 <_dtoa_r+0xb14>
 800c0aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c0ac:	2401      	movs	r4, #1
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	dd00      	ble.n	800c0b4 <_dtoa_r+0xb40>
 800c0b2:	001c      	movs	r4, r3
 800c0b4:	9704      	str	r7, [sp, #16]
 800c0b6:	2700      	movs	r7, #0
 800c0b8:	9b08      	ldr	r3, [sp, #32]
 800c0ba:	191c      	adds	r4, r3, r4
 800c0bc:	9905      	ldr	r1, [sp, #20]
 800c0be:	2201      	movs	r2, #1
 800c0c0:	9803      	ldr	r0, [sp, #12]
 800c0c2:	f000 fb67 	bl	800c794 <__lshift>
 800c0c6:	0031      	movs	r1, r6
 800c0c8:	9005      	str	r0, [sp, #20]
 800c0ca:	f000 fbcf 	bl	800c86c <__mcmp>
 800c0ce:	2800      	cmp	r0, #0
 800c0d0:	dcb2      	bgt.n	800c038 <_dtoa_r+0xac4>
 800c0d2:	d101      	bne.n	800c0d8 <_dtoa_r+0xb64>
 800c0d4:	07ed      	lsls	r5, r5, #31
 800c0d6:	d4af      	bmi.n	800c038 <_dtoa_r+0xac4>
 800c0d8:	0023      	movs	r3, r4
 800c0da:	001c      	movs	r4, r3
 800c0dc:	3b01      	subs	r3, #1
 800c0de:	781a      	ldrb	r2, [r3, #0]
 800c0e0:	2a30      	cmp	r2, #48	@ 0x30
 800c0e2:	d0fa      	beq.n	800c0da <_dtoa_r+0xb66>
 800c0e4:	e4b0      	b.n	800ba48 <_dtoa_r+0x4d4>
 800c0e6:	9a08      	ldr	r2, [sp, #32]
 800c0e8:	429a      	cmp	r2, r3
 800c0ea:	d1a6      	bne.n	800c03a <_dtoa_r+0xac6>
 800c0ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c0ee:	3301      	adds	r3, #1
 800c0f0:	930c      	str	r3, [sp, #48]	@ 0x30
 800c0f2:	2331      	movs	r3, #49	@ 0x31
 800c0f4:	7013      	strb	r3, [r2, #0]
 800c0f6:	e4a7      	b.n	800ba48 <_dtoa_r+0x4d4>
 800c0f8:	4b14      	ldr	r3, [pc, #80]	@ (800c14c <_dtoa_r+0xbd8>)
 800c0fa:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c0fc:	9308      	str	r3, [sp, #32]
 800c0fe:	4b14      	ldr	r3, [pc, #80]	@ (800c150 <_dtoa_r+0xbdc>)
 800c100:	2a00      	cmp	r2, #0
 800c102:	d001      	beq.n	800c108 <_dtoa_r+0xb94>
 800c104:	f7ff fa7e 	bl	800b604 <_dtoa_r+0x90>
 800c108:	f7ff fa7e 	bl	800b608 <_dtoa_r+0x94>
 800c10c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c10e:	2b01      	cmp	r3, #1
 800c110:	dc00      	bgt.n	800c114 <_dtoa_r+0xba0>
 800c112:	e648      	b.n	800bda6 <_dtoa_r+0x832>
 800c114:	2001      	movs	r0, #1
 800c116:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800c118:	e665      	b.n	800bde6 <_dtoa_r+0x872>
 800c11a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	dc00      	bgt.n	800c122 <_dtoa_r+0xbae>
 800c120:	e6a9      	b.n	800be76 <_dtoa_r+0x902>
 800c122:	2400      	movs	r4, #0
 800c124:	0031      	movs	r1, r6
 800c126:	9805      	ldr	r0, [sp, #20]
 800c128:	f7ff f99f 	bl	800b46a <quorem>
 800c12c:	9b08      	ldr	r3, [sp, #32]
 800c12e:	3030      	adds	r0, #48	@ 0x30
 800c130:	5518      	strb	r0, [r3, r4]
 800c132:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c134:	3401      	adds	r4, #1
 800c136:	0005      	movs	r5, r0
 800c138:	42a3      	cmp	r3, r4
 800c13a:	ddb6      	ble.n	800c0aa <_dtoa_r+0xb36>
 800c13c:	2300      	movs	r3, #0
 800c13e:	220a      	movs	r2, #10
 800c140:	9905      	ldr	r1, [sp, #20]
 800c142:	9803      	ldr	r0, [sp, #12]
 800c144:	f000 f974 	bl	800c430 <__multadd>
 800c148:	9005      	str	r0, [sp, #20]
 800c14a:	e7eb      	b.n	800c124 <_dtoa_r+0xbb0>
 800c14c:	0800da88 	.word	0x0800da88
 800c150:	0800da90 	.word	0x0800da90

0800c154 <_free_r>:
 800c154:	b570      	push	{r4, r5, r6, lr}
 800c156:	0005      	movs	r5, r0
 800c158:	1e0c      	subs	r4, r1, #0
 800c15a:	d010      	beq.n	800c17e <_free_r+0x2a>
 800c15c:	3c04      	subs	r4, #4
 800c15e:	6823      	ldr	r3, [r4, #0]
 800c160:	2b00      	cmp	r3, #0
 800c162:	da00      	bge.n	800c166 <_free_r+0x12>
 800c164:	18e4      	adds	r4, r4, r3
 800c166:	0028      	movs	r0, r5
 800c168:	f000 f8ea 	bl	800c340 <__malloc_lock>
 800c16c:	4a1d      	ldr	r2, [pc, #116]	@ (800c1e4 <_free_r+0x90>)
 800c16e:	6813      	ldr	r3, [r2, #0]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d105      	bne.n	800c180 <_free_r+0x2c>
 800c174:	6063      	str	r3, [r4, #4]
 800c176:	6014      	str	r4, [r2, #0]
 800c178:	0028      	movs	r0, r5
 800c17a:	f000 f8e9 	bl	800c350 <__malloc_unlock>
 800c17e:	bd70      	pop	{r4, r5, r6, pc}
 800c180:	42a3      	cmp	r3, r4
 800c182:	d908      	bls.n	800c196 <_free_r+0x42>
 800c184:	6820      	ldr	r0, [r4, #0]
 800c186:	1821      	adds	r1, r4, r0
 800c188:	428b      	cmp	r3, r1
 800c18a:	d1f3      	bne.n	800c174 <_free_r+0x20>
 800c18c:	6819      	ldr	r1, [r3, #0]
 800c18e:	685b      	ldr	r3, [r3, #4]
 800c190:	1809      	adds	r1, r1, r0
 800c192:	6021      	str	r1, [r4, #0]
 800c194:	e7ee      	b.n	800c174 <_free_r+0x20>
 800c196:	001a      	movs	r2, r3
 800c198:	685b      	ldr	r3, [r3, #4]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d001      	beq.n	800c1a2 <_free_r+0x4e>
 800c19e:	42a3      	cmp	r3, r4
 800c1a0:	d9f9      	bls.n	800c196 <_free_r+0x42>
 800c1a2:	6811      	ldr	r1, [r2, #0]
 800c1a4:	1850      	adds	r0, r2, r1
 800c1a6:	42a0      	cmp	r0, r4
 800c1a8:	d10b      	bne.n	800c1c2 <_free_r+0x6e>
 800c1aa:	6820      	ldr	r0, [r4, #0]
 800c1ac:	1809      	adds	r1, r1, r0
 800c1ae:	1850      	adds	r0, r2, r1
 800c1b0:	6011      	str	r1, [r2, #0]
 800c1b2:	4283      	cmp	r3, r0
 800c1b4:	d1e0      	bne.n	800c178 <_free_r+0x24>
 800c1b6:	6818      	ldr	r0, [r3, #0]
 800c1b8:	685b      	ldr	r3, [r3, #4]
 800c1ba:	1841      	adds	r1, r0, r1
 800c1bc:	6011      	str	r1, [r2, #0]
 800c1be:	6053      	str	r3, [r2, #4]
 800c1c0:	e7da      	b.n	800c178 <_free_r+0x24>
 800c1c2:	42a0      	cmp	r0, r4
 800c1c4:	d902      	bls.n	800c1cc <_free_r+0x78>
 800c1c6:	230c      	movs	r3, #12
 800c1c8:	602b      	str	r3, [r5, #0]
 800c1ca:	e7d5      	b.n	800c178 <_free_r+0x24>
 800c1cc:	6820      	ldr	r0, [r4, #0]
 800c1ce:	1821      	adds	r1, r4, r0
 800c1d0:	428b      	cmp	r3, r1
 800c1d2:	d103      	bne.n	800c1dc <_free_r+0x88>
 800c1d4:	6819      	ldr	r1, [r3, #0]
 800c1d6:	685b      	ldr	r3, [r3, #4]
 800c1d8:	1809      	adds	r1, r1, r0
 800c1da:	6021      	str	r1, [r4, #0]
 800c1dc:	6063      	str	r3, [r4, #4]
 800c1de:	6054      	str	r4, [r2, #4]
 800c1e0:	e7ca      	b.n	800c178 <_free_r+0x24>
 800c1e2:	46c0      	nop			@ (mov r8, r8)
 800c1e4:	20001974 	.word	0x20001974

0800c1e8 <malloc>:
 800c1e8:	b510      	push	{r4, lr}
 800c1ea:	4b03      	ldr	r3, [pc, #12]	@ (800c1f8 <malloc+0x10>)
 800c1ec:	0001      	movs	r1, r0
 800c1ee:	6818      	ldr	r0, [r3, #0]
 800c1f0:	f000 f826 	bl	800c240 <_malloc_r>
 800c1f4:	bd10      	pop	{r4, pc}
 800c1f6:	46c0      	nop			@ (mov r8, r8)
 800c1f8:	20000020 	.word	0x20000020

0800c1fc <sbrk_aligned>:
 800c1fc:	b570      	push	{r4, r5, r6, lr}
 800c1fe:	4e0f      	ldr	r6, [pc, #60]	@ (800c23c <sbrk_aligned+0x40>)
 800c200:	000d      	movs	r5, r1
 800c202:	6831      	ldr	r1, [r6, #0]
 800c204:	0004      	movs	r4, r0
 800c206:	2900      	cmp	r1, #0
 800c208:	d102      	bne.n	800c210 <sbrk_aligned+0x14>
 800c20a:	f000 fe67 	bl	800cedc <_sbrk_r>
 800c20e:	6030      	str	r0, [r6, #0]
 800c210:	0029      	movs	r1, r5
 800c212:	0020      	movs	r0, r4
 800c214:	f000 fe62 	bl	800cedc <_sbrk_r>
 800c218:	1c43      	adds	r3, r0, #1
 800c21a:	d103      	bne.n	800c224 <sbrk_aligned+0x28>
 800c21c:	2501      	movs	r5, #1
 800c21e:	426d      	negs	r5, r5
 800c220:	0028      	movs	r0, r5
 800c222:	bd70      	pop	{r4, r5, r6, pc}
 800c224:	2303      	movs	r3, #3
 800c226:	1cc5      	adds	r5, r0, #3
 800c228:	439d      	bics	r5, r3
 800c22a:	42a8      	cmp	r0, r5
 800c22c:	d0f8      	beq.n	800c220 <sbrk_aligned+0x24>
 800c22e:	1a29      	subs	r1, r5, r0
 800c230:	0020      	movs	r0, r4
 800c232:	f000 fe53 	bl	800cedc <_sbrk_r>
 800c236:	3001      	adds	r0, #1
 800c238:	d1f2      	bne.n	800c220 <sbrk_aligned+0x24>
 800c23a:	e7ef      	b.n	800c21c <sbrk_aligned+0x20>
 800c23c:	20001970 	.word	0x20001970

0800c240 <_malloc_r>:
 800c240:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c242:	2203      	movs	r2, #3
 800c244:	1ccb      	adds	r3, r1, #3
 800c246:	4393      	bics	r3, r2
 800c248:	3308      	adds	r3, #8
 800c24a:	0005      	movs	r5, r0
 800c24c:	001f      	movs	r7, r3
 800c24e:	2b0c      	cmp	r3, #12
 800c250:	d234      	bcs.n	800c2bc <_malloc_r+0x7c>
 800c252:	270c      	movs	r7, #12
 800c254:	42b9      	cmp	r1, r7
 800c256:	d833      	bhi.n	800c2c0 <_malloc_r+0x80>
 800c258:	0028      	movs	r0, r5
 800c25a:	f000 f871 	bl	800c340 <__malloc_lock>
 800c25e:	4e37      	ldr	r6, [pc, #220]	@ (800c33c <_malloc_r+0xfc>)
 800c260:	6833      	ldr	r3, [r6, #0]
 800c262:	001c      	movs	r4, r3
 800c264:	2c00      	cmp	r4, #0
 800c266:	d12f      	bne.n	800c2c8 <_malloc_r+0x88>
 800c268:	0039      	movs	r1, r7
 800c26a:	0028      	movs	r0, r5
 800c26c:	f7ff ffc6 	bl	800c1fc <sbrk_aligned>
 800c270:	0004      	movs	r4, r0
 800c272:	1c43      	adds	r3, r0, #1
 800c274:	d15f      	bne.n	800c336 <_malloc_r+0xf6>
 800c276:	6834      	ldr	r4, [r6, #0]
 800c278:	9400      	str	r4, [sp, #0]
 800c27a:	9b00      	ldr	r3, [sp, #0]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d14a      	bne.n	800c316 <_malloc_r+0xd6>
 800c280:	2c00      	cmp	r4, #0
 800c282:	d052      	beq.n	800c32a <_malloc_r+0xea>
 800c284:	6823      	ldr	r3, [r4, #0]
 800c286:	0028      	movs	r0, r5
 800c288:	18e3      	adds	r3, r4, r3
 800c28a:	9900      	ldr	r1, [sp, #0]
 800c28c:	9301      	str	r3, [sp, #4]
 800c28e:	f000 fe25 	bl	800cedc <_sbrk_r>
 800c292:	9b01      	ldr	r3, [sp, #4]
 800c294:	4283      	cmp	r3, r0
 800c296:	d148      	bne.n	800c32a <_malloc_r+0xea>
 800c298:	6823      	ldr	r3, [r4, #0]
 800c29a:	0028      	movs	r0, r5
 800c29c:	1aff      	subs	r7, r7, r3
 800c29e:	0039      	movs	r1, r7
 800c2a0:	f7ff ffac 	bl	800c1fc <sbrk_aligned>
 800c2a4:	3001      	adds	r0, #1
 800c2a6:	d040      	beq.n	800c32a <_malloc_r+0xea>
 800c2a8:	6823      	ldr	r3, [r4, #0]
 800c2aa:	19db      	adds	r3, r3, r7
 800c2ac:	6023      	str	r3, [r4, #0]
 800c2ae:	6833      	ldr	r3, [r6, #0]
 800c2b0:	685a      	ldr	r2, [r3, #4]
 800c2b2:	2a00      	cmp	r2, #0
 800c2b4:	d133      	bne.n	800c31e <_malloc_r+0xde>
 800c2b6:	9b00      	ldr	r3, [sp, #0]
 800c2b8:	6033      	str	r3, [r6, #0]
 800c2ba:	e019      	b.n	800c2f0 <_malloc_r+0xb0>
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	dac9      	bge.n	800c254 <_malloc_r+0x14>
 800c2c0:	230c      	movs	r3, #12
 800c2c2:	602b      	str	r3, [r5, #0]
 800c2c4:	2000      	movs	r0, #0
 800c2c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c2c8:	6821      	ldr	r1, [r4, #0]
 800c2ca:	1bc9      	subs	r1, r1, r7
 800c2cc:	d420      	bmi.n	800c310 <_malloc_r+0xd0>
 800c2ce:	290b      	cmp	r1, #11
 800c2d0:	d90a      	bls.n	800c2e8 <_malloc_r+0xa8>
 800c2d2:	19e2      	adds	r2, r4, r7
 800c2d4:	6027      	str	r7, [r4, #0]
 800c2d6:	42a3      	cmp	r3, r4
 800c2d8:	d104      	bne.n	800c2e4 <_malloc_r+0xa4>
 800c2da:	6032      	str	r2, [r6, #0]
 800c2dc:	6863      	ldr	r3, [r4, #4]
 800c2de:	6011      	str	r1, [r2, #0]
 800c2e0:	6053      	str	r3, [r2, #4]
 800c2e2:	e005      	b.n	800c2f0 <_malloc_r+0xb0>
 800c2e4:	605a      	str	r2, [r3, #4]
 800c2e6:	e7f9      	b.n	800c2dc <_malloc_r+0x9c>
 800c2e8:	6862      	ldr	r2, [r4, #4]
 800c2ea:	42a3      	cmp	r3, r4
 800c2ec:	d10e      	bne.n	800c30c <_malloc_r+0xcc>
 800c2ee:	6032      	str	r2, [r6, #0]
 800c2f0:	0028      	movs	r0, r5
 800c2f2:	f000 f82d 	bl	800c350 <__malloc_unlock>
 800c2f6:	0020      	movs	r0, r4
 800c2f8:	2207      	movs	r2, #7
 800c2fa:	300b      	adds	r0, #11
 800c2fc:	1d23      	adds	r3, r4, #4
 800c2fe:	4390      	bics	r0, r2
 800c300:	1ac2      	subs	r2, r0, r3
 800c302:	4298      	cmp	r0, r3
 800c304:	d0df      	beq.n	800c2c6 <_malloc_r+0x86>
 800c306:	1a1b      	subs	r3, r3, r0
 800c308:	50a3      	str	r3, [r4, r2]
 800c30a:	e7dc      	b.n	800c2c6 <_malloc_r+0x86>
 800c30c:	605a      	str	r2, [r3, #4]
 800c30e:	e7ef      	b.n	800c2f0 <_malloc_r+0xb0>
 800c310:	0023      	movs	r3, r4
 800c312:	6864      	ldr	r4, [r4, #4]
 800c314:	e7a6      	b.n	800c264 <_malloc_r+0x24>
 800c316:	9c00      	ldr	r4, [sp, #0]
 800c318:	6863      	ldr	r3, [r4, #4]
 800c31a:	9300      	str	r3, [sp, #0]
 800c31c:	e7ad      	b.n	800c27a <_malloc_r+0x3a>
 800c31e:	001a      	movs	r2, r3
 800c320:	685b      	ldr	r3, [r3, #4]
 800c322:	42a3      	cmp	r3, r4
 800c324:	d1fb      	bne.n	800c31e <_malloc_r+0xde>
 800c326:	2300      	movs	r3, #0
 800c328:	e7da      	b.n	800c2e0 <_malloc_r+0xa0>
 800c32a:	230c      	movs	r3, #12
 800c32c:	0028      	movs	r0, r5
 800c32e:	602b      	str	r3, [r5, #0]
 800c330:	f000 f80e 	bl	800c350 <__malloc_unlock>
 800c334:	e7c6      	b.n	800c2c4 <_malloc_r+0x84>
 800c336:	6007      	str	r7, [r0, #0]
 800c338:	e7da      	b.n	800c2f0 <_malloc_r+0xb0>
 800c33a:	46c0      	nop			@ (mov r8, r8)
 800c33c:	20001974 	.word	0x20001974

0800c340 <__malloc_lock>:
 800c340:	b510      	push	{r4, lr}
 800c342:	4802      	ldr	r0, [pc, #8]	@ (800c34c <__malloc_lock+0xc>)
 800c344:	f7ff f87b 	bl	800b43e <__retarget_lock_acquire_recursive>
 800c348:	bd10      	pop	{r4, pc}
 800c34a:	46c0      	nop			@ (mov r8, r8)
 800c34c:	2000196c 	.word	0x2000196c

0800c350 <__malloc_unlock>:
 800c350:	b510      	push	{r4, lr}
 800c352:	4802      	ldr	r0, [pc, #8]	@ (800c35c <__malloc_unlock+0xc>)
 800c354:	f7ff f874 	bl	800b440 <__retarget_lock_release_recursive>
 800c358:	bd10      	pop	{r4, pc}
 800c35a:	46c0      	nop			@ (mov r8, r8)
 800c35c:	2000196c 	.word	0x2000196c

0800c360 <_Balloc>:
 800c360:	b570      	push	{r4, r5, r6, lr}
 800c362:	69c5      	ldr	r5, [r0, #28]
 800c364:	0006      	movs	r6, r0
 800c366:	000c      	movs	r4, r1
 800c368:	2d00      	cmp	r5, #0
 800c36a:	d10e      	bne.n	800c38a <_Balloc+0x2a>
 800c36c:	2010      	movs	r0, #16
 800c36e:	f7ff ff3b 	bl	800c1e8 <malloc>
 800c372:	1e02      	subs	r2, r0, #0
 800c374:	61f0      	str	r0, [r6, #28]
 800c376:	d104      	bne.n	800c382 <_Balloc+0x22>
 800c378:	216b      	movs	r1, #107	@ 0x6b
 800c37a:	4b19      	ldr	r3, [pc, #100]	@ (800c3e0 <_Balloc+0x80>)
 800c37c:	4819      	ldr	r0, [pc, #100]	@ (800c3e4 <_Balloc+0x84>)
 800c37e:	f000 fdbf 	bl	800cf00 <__assert_func>
 800c382:	6045      	str	r5, [r0, #4]
 800c384:	6085      	str	r5, [r0, #8]
 800c386:	6005      	str	r5, [r0, #0]
 800c388:	60c5      	str	r5, [r0, #12]
 800c38a:	69f5      	ldr	r5, [r6, #28]
 800c38c:	68eb      	ldr	r3, [r5, #12]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d013      	beq.n	800c3ba <_Balloc+0x5a>
 800c392:	69f3      	ldr	r3, [r6, #28]
 800c394:	00a2      	lsls	r2, r4, #2
 800c396:	68db      	ldr	r3, [r3, #12]
 800c398:	189b      	adds	r3, r3, r2
 800c39a:	6818      	ldr	r0, [r3, #0]
 800c39c:	2800      	cmp	r0, #0
 800c39e:	d118      	bne.n	800c3d2 <_Balloc+0x72>
 800c3a0:	2101      	movs	r1, #1
 800c3a2:	000d      	movs	r5, r1
 800c3a4:	40a5      	lsls	r5, r4
 800c3a6:	1d6a      	adds	r2, r5, #5
 800c3a8:	0030      	movs	r0, r6
 800c3aa:	0092      	lsls	r2, r2, #2
 800c3ac:	f000 fdc6 	bl	800cf3c <_calloc_r>
 800c3b0:	2800      	cmp	r0, #0
 800c3b2:	d00c      	beq.n	800c3ce <_Balloc+0x6e>
 800c3b4:	6044      	str	r4, [r0, #4]
 800c3b6:	6085      	str	r5, [r0, #8]
 800c3b8:	e00d      	b.n	800c3d6 <_Balloc+0x76>
 800c3ba:	2221      	movs	r2, #33	@ 0x21
 800c3bc:	2104      	movs	r1, #4
 800c3be:	0030      	movs	r0, r6
 800c3c0:	f000 fdbc 	bl	800cf3c <_calloc_r>
 800c3c4:	69f3      	ldr	r3, [r6, #28]
 800c3c6:	60e8      	str	r0, [r5, #12]
 800c3c8:	68db      	ldr	r3, [r3, #12]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d1e1      	bne.n	800c392 <_Balloc+0x32>
 800c3ce:	2000      	movs	r0, #0
 800c3d0:	bd70      	pop	{r4, r5, r6, pc}
 800c3d2:	6802      	ldr	r2, [r0, #0]
 800c3d4:	601a      	str	r2, [r3, #0]
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	6103      	str	r3, [r0, #16]
 800c3da:	60c3      	str	r3, [r0, #12]
 800c3dc:	e7f8      	b.n	800c3d0 <_Balloc+0x70>
 800c3de:	46c0      	nop			@ (mov r8, r8)
 800c3e0:	0800da95 	.word	0x0800da95
 800c3e4:	0800db15 	.word	0x0800db15

0800c3e8 <_Bfree>:
 800c3e8:	b570      	push	{r4, r5, r6, lr}
 800c3ea:	69c6      	ldr	r6, [r0, #28]
 800c3ec:	0005      	movs	r5, r0
 800c3ee:	000c      	movs	r4, r1
 800c3f0:	2e00      	cmp	r6, #0
 800c3f2:	d10e      	bne.n	800c412 <_Bfree+0x2a>
 800c3f4:	2010      	movs	r0, #16
 800c3f6:	f7ff fef7 	bl	800c1e8 <malloc>
 800c3fa:	1e02      	subs	r2, r0, #0
 800c3fc:	61e8      	str	r0, [r5, #28]
 800c3fe:	d104      	bne.n	800c40a <_Bfree+0x22>
 800c400:	218f      	movs	r1, #143	@ 0x8f
 800c402:	4b09      	ldr	r3, [pc, #36]	@ (800c428 <_Bfree+0x40>)
 800c404:	4809      	ldr	r0, [pc, #36]	@ (800c42c <_Bfree+0x44>)
 800c406:	f000 fd7b 	bl	800cf00 <__assert_func>
 800c40a:	6046      	str	r6, [r0, #4]
 800c40c:	6086      	str	r6, [r0, #8]
 800c40e:	6006      	str	r6, [r0, #0]
 800c410:	60c6      	str	r6, [r0, #12]
 800c412:	2c00      	cmp	r4, #0
 800c414:	d007      	beq.n	800c426 <_Bfree+0x3e>
 800c416:	69eb      	ldr	r3, [r5, #28]
 800c418:	6862      	ldr	r2, [r4, #4]
 800c41a:	68db      	ldr	r3, [r3, #12]
 800c41c:	0092      	lsls	r2, r2, #2
 800c41e:	189b      	adds	r3, r3, r2
 800c420:	681a      	ldr	r2, [r3, #0]
 800c422:	6022      	str	r2, [r4, #0]
 800c424:	601c      	str	r4, [r3, #0]
 800c426:	bd70      	pop	{r4, r5, r6, pc}
 800c428:	0800da95 	.word	0x0800da95
 800c42c:	0800db15 	.word	0x0800db15

0800c430 <__multadd>:
 800c430:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c432:	000f      	movs	r7, r1
 800c434:	9001      	str	r0, [sp, #4]
 800c436:	000c      	movs	r4, r1
 800c438:	001e      	movs	r6, r3
 800c43a:	2000      	movs	r0, #0
 800c43c:	690d      	ldr	r5, [r1, #16]
 800c43e:	3714      	adds	r7, #20
 800c440:	683b      	ldr	r3, [r7, #0]
 800c442:	3001      	adds	r0, #1
 800c444:	b299      	uxth	r1, r3
 800c446:	4351      	muls	r1, r2
 800c448:	0c1b      	lsrs	r3, r3, #16
 800c44a:	4353      	muls	r3, r2
 800c44c:	1989      	adds	r1, r1, r6
 800c44e:	0c0e      	lsrs	r6, r1, #16
 800c450:	199b      	adds	r3, r3, r6
 800c452:	0c1e      	lsrs	r6, r3, #16
 800c454:	b289      	uxth	r1, r1
 800c456:	041b      	lsls	r3, r3, #16
 800c458:	185b      	adds	r3, r3, r1
 800c45a:	c708      	stmia	r7!, {r3}
 800c45c:	4285      	cmp	r5, r0
 800c45e:	dcef      	bgt.n	800c440 <__multadd+0x10>
 800c460:	2e00      	cmp	r6, #0
 800c462:	d022      	beq.n	800c4aa <__multadd+0x7a>
 800c464:	68a3      	ldr	r3, [r4, #8]
 800c466:	42ab      	cmp	r3, r5
 800c468:	dc19      	bgt.n	800c49e <__multadd+0x6e>
 800c46a:	6861      	ldr	r1, [r4, #4]
 800c46c:	9801      	ldr	r0, [sp, #4]
 800c46e:	3101      	adds	r1, #1
 800c470:	f7ff ff76 	bl	800c360 <_Balloc>
 800c474:	1e07      	subs	r7, r0, #0
 800c476:	d105      	bne.n	800c484 <__multadd+0x54>
 800c478:	003a      	movs	r2, r7
 800c47a:	21ba      	movs	r1, #186	@ 0xba
 800c47c:	4b0c      	ldr	r3, [pc, #48]	@ (800c4b0 <__multadd+0x80>)
 800c47e:	480d      	ldr	r0, [pc, #52]	@ (800c4b4 <__multadd+0x84>)
 800c480:	f000 fd3e 	bl	800cf00 <__assert_func>
 800c484:	0021      	movs	r1, r4
 800c486:	6922      	ldr	r2, [r4, #16]
 800c488:	310c      	adds	r1, #12
 800c48a:	3202      	adds	r2, #2
 800c48c:	0092      	lsls	r2, r2, #2
 800c48e:	300c      	adds	r0, #12
 800c490:	f7fe ffe2 	bl	800b458 <memcpy>
 800c494:	0021      	movs	r1, r4
 800c496:	9801      	ldr	r0, [sp, #4]
 800c498:	f7ff ffa6 	bl	800c3e8 <_Bfree>
 800c49c:	003c      	movs	r4, r7
 800c49e:	1d2b      	adds	r3, r5, #4
 800c4a0:	009b      	lsls	r3, r3, #2
 800c4a2:	18e3      	adds	r3, r4, r3
 800c4a4:	3501      	adds	r5, #1
 800c4a6:	605e      	str	r6, [r3, #4]
 800c4a8:	6125      	str	r5, [r4, #16]
 800c4aa:	0020      	movs	r0, r4
 800c4ac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c4ae:	46c0      	nop			@ (mov r8, r8)
 800c4b0:	0800db04 	.word	0x0800db04
 800c4b4:	0800db15 	.word	0x0800db15

0800c4b8 <__hi0bits>:
 800c4b8:	2280      	movs	r2, #128	@ 0x80
 800c4ba:	0003      	movs	r3, r0
 800c4bc:	0252      	lsls	r2, r2, #9
 800c4be:	2000      	movs	r0, #0
 800c4c0:	4293      	cmp	r3, r2
 800c4c2:	d201      	bcs.n	800c4c8 <__hi0bits+0x10>
 800c4c4:	041b      	lsls	r3, r3, #16
 800c4c6:	3010      	adds	r0, #16
 800c4c8:	2280      	movs	r2, #128	@ 0x80
 800c4ca:	0452      	lsls	r2, r2, #17
 800c4cc:	4293      	cmp	r3, r2
 800c4ce:	d201      	bcs.n	800c4d4 <__hi0bits+0x1c>
 800c4d0:	3008      	adds	r0, #8
 800c4d2:	021b      	lsls	r3, r3, #8
 800c4d4:	2280      	movs	r2, #128	@ 0x80
 800c4d6:	0552      	lsls	r2, r2, #21
 800c4d8:	4293      	cmp	r3, r2
 800c4da:	d201      	bcs.n	800c4e0 <__hi0bits+0x28>
 800c4dc:	3004      	adds	r0, #4
 800c4de:	011b      	lsls	r3, r3, #4
 800c4e0:	2280      	movs	r2, #128	@ 0x80
 800c4e2:	05d2      	lsls	r2, r2, #23
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	d201      	bcs.n	800c4ec <__hi0bits+0x34>
 800c4e8:	3002      	adds	r0, #2
 800c4ea:	009b      	lsls	r3, r3, #2
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	db03      	blt.n	800c4f8 <__hi0bits+0x40>
 800c4f0:	3001      	adds	r0, #1
 800c4f2:	4213      	tst	r3, r2
 800c4f4:	d100      	bne.n	800c4f8 <__hi0bits+0x40>
 800c4f6:	2020      	movs	r0, #32
 800c4f8:	4770      	bx	lr

0800c4fa <__lo0bits>:
 800c4fa:	6803      	ldr	r3, [r0, #0]
 800c4fc:	0001      	movs	r1, r0
 800c4fe:	2207      	movs	r2, #7
 800c500:	0018      	movs	r0, r3
 800c502:	4010      	ands	r0, r2
 800c504:	4213      	tst	r3, r2
 800c506:	d00d      	beq.n	800c524 <__lo0bits+0x2a>
 800c508:	3a06      	subs	r2, #6
 800c50a:	2000      	movs	r0, #0
 800c50c:	4213      	tst	r3, r2
 800c50e:	d105      	bne.n	800c51c <__lo0bits+0x22>
 800c510:	3002      	adds	r0, #2
 800c512:	4203      	tst	r3, r0
 800c514:	d003      	beq.n	800c51e <__lo0bits+0x24>
 800c516:	40d3      	lsrs	r3, r2
 800c518:	0010      	movs	r0, r2
 800c51a:	600b      	str	r3, [r1, #0]
 800c51c:	4770      	bx	lr
 800c51e:	089b      	lsrs	r3, r3, #2
 800c520:	600b      	str	r3, [r1, #0]
 800c522:	e7fb      	b.n	800c51c <__lo0bits+0x22>
 800c524:	b29a      	uxth	r2, r3
 800c526:	2a00      	cmp	r2, #0
 800c528:	d101      	bne.n	800c52e <__lo0bits+0x34>
 800c52a:	2010      	movs	r0, #16
 800c52c:	0c1b      	lsrs	r3, r3, #16
 800c52e:	b2da      	uxtb	r2, r3
 800c530:	2a00      	cmp	r2, #0
 800c532:	d101      	bne.n	800c538 <__lo0bits+0x3e>
 800c534:	3008      	adds	r0, #8
 800c536:	0a1b      	lsrs	r3, r3, #8
 800c538:	071a      	lsls	r2, r3, #28
 800c53a:	d101      	bne.n	800c540 <__lo0bits+0x46>
 800c53c:	3004      	adds	r0, #4
 800c53e:	091b      	lsrs	r3, r3, #4
 800c540:	079a      	lsls	r2, r3, #30
 800c542:	d101      	bne.n	800c548 <__lo0bits+0x4e>
 800c544:	3002      	adds	r0, #2
 800c546:	089b      	lsrs	r3, r3, #2
 800c548:	07da      	lsls	r2, r3, #31
 800c54a:	d4e9      	bmi.n	800c520 <__lo0bits+0x26>
 800c54c:	3001      	adds	r0, #1
 800c54e:	085b      	lsrs	r3, r3, #1
 800c550:	d1e6      	bne.n	800c520 <__lo0bits+0x26>
 800c552:	2020      	movs	r0, #32
 800c554:	e7e2      	b.n	800c51c <__lo0bits+0x22>
	...

0800c558 <__i2b>:
 800c558:	b510      	push	{r4, lr}
 800c55a:	000c      	movs	r4, r1
 800c55c:	2101      	movs	r1, #1
 800c55e:	f7ff feff 	bl	800c360 <_Balloc>
 800c562:	2800      	cmp	r0, #0
 800c564:	d107      	bne.n	800c576 <__i2b+0x1e>
 800c566:	2146      	movs	r1, #70	@ 0x46
 800c568:	4c05      	ldr	r4, [pc, #20]	@ (800c580 <__i2b+0x28>)
 800c56a:	0002      	movs	r2, r0
 800c56c:	4b05      	ldr	r3, [pc, #20]	@ (800c584 <__i2b+0x2c>)
 800c56e:	0020      	movs	r0, r4
 800c570:	31ff      	adds	r1, #255	@ 0xff
 800c572:	f000 fcc5 	bl	800cf00 <__assert_func>
 800c576:	2301      	movs	r3, #1
 800c578:	6144      	str	r4, [r0, #20]
 800c57a:	6103      	str	r3, [r0, #16]
 800c57c:	bd10      	pop	{r4, pc}
 800c57e:	46c0      	nop			@ (mov r8, r8)
 800c580:	0800db15 	.word	0x0800db15
 800c584:	0800db04 	.word	0x0800db04

0800c588 <__multiply>:
 800c588:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c58a:	0014      	movs	r4, r2
 800c58c:	690a      	ldr	r2, [r1, #16]
 800c58e:	6923      	ldr	r3, [r4, #16]
 800c590:	000d      	movs	r5, r1
 800c592:	b089      	sub	sp, #36	@ 0x24
 800c594:	429a      	cmp	r2, r3
 800c596:	db02      	blt.n	800c59e <__multiply+0x16>
 800c598:	0023      	movs	r3, r4
 800c59a:	000c      	movs	r4, r1
 800c59c:	001d      	movs	r5, r3
 800c59e:	6927      	ldr	r7, [r4, #16]
 800c5a0:	692e      	ldr	r6, [r5, #16]
 800c5a2:	6861      	ldr	r1, [r4, #4]
 800c5a4:	19bb      	adds	r3, r7, r6
 800c5a6:	9300      	str	r3, [sp, #0]
 800c5a8:	68a3      	ldr	r3, [r4, #8]
 800c5aa:	19ba      	adds	r2, r7, r6
 800c5ac:	4293      	cmp	r3, r2
 800c5ae:	da00      	bge.n	800c5b2 <__multiply+0x2a>
 800c5b0:	3101      	adds	r1, #1
 800c5b2:	f7ff fed5 	bl	800c360 <_Balloc>
 800c5b6:	4684      	mov	ip, r0
 800c5b8:	2800      	cmp	r0, #0
 800c5ba:	d106      	bne.n	800c5ca <__multiply+0x42>
 800c5bc:	21b1      	movs	r1, #177	@ 0xb1
 800c5be:	4662      	mov	r2, ip
 800c5c0:	4b44      	ldr	r3, [pc, #272]	@ (800c6d4 <__multiply+0x14c>)
 800c5c2:	4845      	ldr	r0, [pc, #276]	@ (800c6d8 <__multiply+0x150>)
 800c5c4:	0049      	lsls	r1, r1, #1
 800c5c6:	f000 fc9b 	bl	800cf00 <__assert_func>
 800c5ca:	0002      	movs	r2, r0
 800c5cc:	19bb      	adds	r3, r7, r6
 800c5ce:	3214      	adds	r2, #20
 800c5d0:	009b      	lsls	r3, r3, #2
 800c5d2:	18d3      	adds	r3, r2, r3
 800c5d4:	9301      	str	r3, [sp, #4]
 800c5d6:	2100      	movs	r1, #0
 800c5d8:	0013      	movs	r3, r2
 800c5da:	9801      	ldr	r0, [sp, #4]
 800c5dc:	4283      	cmp	r3, r0
 800c5de:	d328      	bcc.n	800c632 <__multiply+0xaa>
 800c5e0:	0023      	movs	r3, r4
 800c5e2:	00bf      	lsls	r7, r7, #2
 800c5e4:	3314      	adds	r3, #20
 800c5e6:	9304      	str	r3, [sp, #16]
 800c5e8:	3514      	adds	r5, #20
 800c5ea:	19db      	adds	r3, r3, r7
 800c5ec:	00b6      	lsls	r6, r6, #2
 800c5ee:	9302      	str	r3, [sp, #8]
 800c5f0:	19ab      	adds	r3, r5, r6
 800c5f2:	9307      	str	r3, [sp, #28]
 800c5f4:	2304      	movs	r3, #4
 800c5f6:	9305      	str	r3, [sp, #20]
 800c5f8:	0023      	movs	r3, r4
 800c5fa:	9902      	ldr	r1, [sp, #8]
 800c5fc:	3315      	adds	r3, #21
 800c5fe:	4299      	cmp	r1, r3
 800c600:	d305      	bcc.n	800c60e <__multiply+0x86>
 800c602:	1b0c      	subs	r4, r1, r4
 800c604:	3c15      	subs	r4, #21
 800c606:	08a4      	lsrs	r4, r4, #2
 800c608:	3401      	adds	r4, #1
 800c60a:	00a3      	lsls	r3, r4, #2
 800c60c:	9305      	str	r3, [sp, #20]
 800c60e:	9b07      	ldr	r3, [sp, #28]
 800c610:	429d      	cmp	r5, r3
 800c612:	d310      	bcc.n	800c636 <__multiply+0xae>
 800c614:	9b00      	ldr	r3, [sp, #0]
 800c616:	2b00      	cmp	r3, #0
 800c618:	dd05      	ble.n	800c626 <__multiply+0x9e>
 800c61a:	9b01      	ldr	r3, [sp, #4]
 800c61c:	3b04      	subs	r3, #4
 800c61e:	9301      	str	r3, [sp, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	2b00      	cmp	r3, #0
 800c624:	d052      	beq.n	800c6cc <__multiply+0x144>
 800c626:	4663      	mov	r3, ip
 800c628:	4660      	mov	r0, ip
 800c62a:	9a00      	ldr	r2, [sp, #0]
 800c62c:	611a      	str	r2, [r3, #16]
 800c62e:	b009      	add	sp, #36	@ 0x24
 800c630:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c632:	c302      	stmia	r3!, {r1}
 800c634:	e7d1      	b.n	800c5da <__multiply+0x52>
 800c636:	682c      	ldr	r4, [r5, #0]
 800c638:	b2a4      	uxth	r4, r4
 800c63a:	2c00      	cmp	r4, #0
 800c63c:	d01f      	beq.n	800c67e <__multiply+0xf6>
 800c63e:	2300      	movs	r3, #0
 800c640:	0017      	movs	r7, r2
 800c642:	9e04      	ldr	r6, [sp, #16]
 800c644:	9303      	str	r3, [sp, #12]
 800c646:	ce08      	ldmia	r6!, {r3}
 800c648:	6839      	ldr	r1, [r7, #0]
 800c64a:	9306      	str	r3, [sp, #24]
 800c64c:	466b      	mov	r3, sp
 800c64e:	8b1b      	ldrh	r3, [r3, #24]
 800c650:	b288      	uxth	r0, r1
 800c652:	4363      	muls	r3, r4
 800c654:	181b      	adds	r3, r3, r0
 800c656:	9803      	ldr	r0, [sp, #12]
 800c658:	0c09      	lsrs	r1, r1, #16
 800c65a:	181b      	adds	r3, r3, r0
 800c65c:	9806      	ldr	r0, [sp, #24]
 800c65e:	0c00      	lsrs	r0, r0, #16
 800c660:	4360      	muls	r0, r4
 800c662:	1840      	adds	r0, r0, r1
 800c664:	0c19      	lsrs	r1, r3, #16
 800c666:	1841      	adds	r1, r0, r1
 800c668:	0c08      	lsrs	r0, r1, #16
 800c66a:	b29b      	uxth	r3, r3
 800c66c:	0409      	lsls	r1, r1, #16
 800c66e:	4319      	orrs	r1, r3
 800c670:	9b02      	ldr	r3, [sp, #8]
 800c672:	9003      	str	r0, [sp, #12]
 800c674:	c702      	stmia	r7!, {r1}
 800c676:	42b3      	cmp	r3, r6
 800c678:	d8e5      	bhi.n	800c646 <__multiply+0xbe>
 800c67a:	9b05      	ldr	r3, [sp, #20]
 800c67c:	50d0      	str	r0, [r2, r3]
 800c67e:	682c      	ldr	r4, [r5, #0]
 800c680:	0c24      	lsrs	r4, r4, #16
 800c682:	d020      	beq.n	800c6c6 <__multiply+0x13e>
 800c684:	2100      	movs	r1, #0
 800c686:	0010      	movs	r0, r2
 800c688:	6813      	ldr	r3, [r2, #0]
 800c68a:	9e04      	ldr	r6, [sp, #16]
 800c68c:	9103      	str	r1, [sp, #12]
 800c68e:	6831      	ldr	r1, [r6, #0]
 800c690:	6807      	ldr	r7, [r0, #0]
 800c692:	b289      	uxth	r1, r1
 800c694:	4361      	muls	r1, r4
 800c696:	0c3f      	lsrs	r7, r7, #16
 800c698:	19c9      	adds	r1, r1, r7
 800c69a:	9f03      	ldr	r7, [sp, #12]
 800c69c:	b29b      	uxth	r3, r3
 800c69e:	19c9      	adds	r1, r1, r7
 800c6a0:	040f      	lsls	r7, r1, #16
 800c6a2:	431f      	orrs	r7, r3
 800c6a4:	6007      	str	r7, [r0, #0]
 800c6a6:	ce80      	ldmia	r6!, {r7}
 800c6a8:	6843      	ldr	r3, [r0, #4]
 800c6aa:	0c3f      	lsrs	r7, r7, #16
 800c6ac:	4367      	muls	r7, r4
 800c6ae:	b29b      	uxth	r3, r3
 800c6b0:	0c09      	lsrs	r1, r1, #16
 800c6b2:	18fb      	adds	r3, r7, r3
 800c6b4:	185b      	adds	r3, r3, r1
 800c6b6:	0c19      	lsrs	r1, r3, #16
 800c6b8:	9103      	str	r1, [sp, #12]
 800c6ba:	9902      	ldr	r1, [sp, #8]
 800c6bc:	3004      	adds	r0, #4
 800c6be:	42b1      	cmp	r1, r6
 800c6c0:	d8e5      	bhi.n	800c68e <__multiply+0x106>
 800c6c2:	9905      	ldr	r1, [sp, #20]
 800c6c4:	5053      	str	r3, [r2, r1]
 800c6c6:	3504      	adds	r5, #4
 800c6c8:	3204      	adds	r2, #4
 800c6ca:	e7a0      	b.n	800c60e <__multiply+0x86>
 800c6cc:	9b00      	ldr	r3, [sp, #0]
 800c6ce:	3b01      	subs	r3, #1
 800c6d0:	9300      	str	r3, [sp, #0]
 800c6d2:	e79f      	b.n	800c614 <__multiply+0x8c>
 800c6d4:	0800db04 	.word	0x0800db04
 800c6d8:	0800db15 	.word	0x0800db15

0800c6dc <__pow5mult>:
 800c6dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c6de:	2303      	movs	r3, #3
 800c6e0:	0015      	movs	r5, r2
 800c6e2:	0007      	movs	r7, r0
 800c6e4:	000e      	movs	r6, r1
 800c6e6:	401a      	ands	r2, r3
 800c6e8:	421d      	tst	r5, r3
 800c6ea:	d008      	beq.n	800c6fe <__pow5mult+0x22>
 800c6ec:	4925      	ldr	r1, [pc, #148]	@ (800c784 <__pow5mult+0xa8>)
 800c6ee:	3a01      	subs	r2, #1
 800c6f0:	0092      	lsls	r2, r2, #2
 800c6f2:	5852      	ldr	r2, [r2, r1]
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	0031      	movs	r1, r6
 800c6f8:	f7ff fe9a 	bl	800c430 <__multadd>
 800c6fc:	0006      	movs	r6, r0
 800c6fe:	10ad      	asrs	r5, r5, #2
 800c700:	d03d      	beq.n	800c77e <__pow5mult+0xa2>
 800c702:	69fc      	ldr	r4, [r7, #28]
 800c704:	2c00      	cmp	r4, #0
 800c706:	d10f      	bne.n	800c728 <__pow5mult+0x4c>
 800c708:	2010      	movs	r0, #16
 800c70a:	f7ff fd6d 	bl	800c1e8 <malloc>
 800c70e:	1e02      	subs	r2, r0, #0
 800c710:	61f8      	str	r0, [r7, #28]
 800c712:	d105      	bne.n	800c720 <__pow5mult+0x44>
 800c714:	21b4      	movs	r1, #180	@ 0xb4
 800c716:	4b1c      	ldr	r3, [pc, #112]	@ (800c788 <__pow5mult+0xac>)
 800c718:	481c      	ldr	r0, [pc, #112]	@ (800c78c <__pow5mult+0xb0>)
 800c71a:	31ff      	adds	r1, #255	@ 0xff
 800c71c:	f000 fbf0 	bl	800cf00 <__assert_func>
 800c720:	6044      	str	r4, [r0, #4]
 800c722:	6084      	str	r4, [r0, #8]
 800c724:	6004      	str	r4, [r0, #0]
 800c726:	60c4      	str	r4, [r0, #12]
 800c728:	69fb      	ldr	r3, [r7, #28]
 800c72a:	689c      	ldr	r4, [r3, #8]
 800c72c:	9301      	str	r3, [sp, #4]
 800c72e:	2c00      	cmp	r4, #0
 800c730:	d108      	bne.n	800c744 <__pow5mult+0x68>
 800c732:	0038      	movs	r0, r7
 800c734:	4916      	ldr	r1, [pc, #88]	@ (800c790 <__pow5mult+0xb4>)
 800c736:	f7ff ff0f 	bl	800c558 <__i2b>
 800c73a:	9b01      	ldr	r3, [sp, #4]
 800c73c:	0004      	movs	r4, r0
 800c73e:	6098      	str	r0, [r3, #8]
 800c740:	2300      	movs	r3, #0
 800c742:	6003      	str	r3, [r0, #0]
 800c744:	2301      	movs	r3, #1
 800c746:	421d      	tst	r5, r3
 800c748:	d00a      	beq.n	800c760 <__pow5mult+0x84>
 800c74a:	0031      	movs	r1, r6
 800c74c:	0022      	movs	r2, r4
 800c74e:	0038      	movs	r0, r7
 800c750:	f7ff ff1a 	bl	800c588 <__multiply>
 800c754:	0031      	movs	r1, r6
 800c756:	9001      	str	r0, [sp, #4]
 800c758:	0038      	movs	r0, r7
 800c75a:	f7ff fe45 	bl	800c3e8 <_Bfree>
 800c75e:	9e01      	ldr	r6, [sp, #4]
 800c760:	106d      	asrs	r5, r5, #1
 800c762:	d00c      	beq.n	800c77e <__pow5mult+0xa2>
 800c764:	6820      	ldr	r0, [r4, #0]
 800c766:	2800      	cmp	r0, #0
 800c768:	d107      	bne.n	800c77a <__pow5mult+0x9e>
 800c76a:	0022      	movs	r2, r4
 800c76c:	0021      	movs	r1, r4
 800c76e:	0038      	movs	r0, r7
 800c770:	f7ff ff0a 	bl	800c588 <__multiply>
 800c774:	2300      	movs	r3, #0
 800c776:	6020      	str	r0, [r4, #0]
 800c778:	6003      	str	r3, [r0, #0]
 800c77a:	0004      	movs	r4, r0
 800c77c:	e7e2      	b.n	800c744 <__pow5mult+0x68>
 800c77e:	0030      	movs	r0, r6
 800c780:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c782:	46c0      	nop			@ (mov r8, r8)
 800c784:	0800dbc8 	.word	0x0800dbc8
 800c788:	0800da95 	.word	0x0800da95
 800c78c:	0800db15 	.word	0x0800db15
 800c790:	00000271 	.word	0x00000271

0800c794 <__lshift>:
 800c794:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c796:	000c      	movs	r4, r1
 800c798:	0016      	movs	r6, r2
 800c79a:	6923      	ldr	r3, [r4, #16]
 800c79c:	1157      	asrs	r7, r2, #5
 800c79e:	b085      	sub	sp, #20
 800c7a0:	18fb      	adds	r3, r7, r3
 800c7a2:	9301      	str	r3, [sp, #4]
 800c7a4:	3301      	adds	r3, #1
 800c7a6:	9300      	str	r3, [sp, #0]
 800c7a8:	6849      	ldr	r1, [r1, #4]
 800c7aa:	68a3      	ldr	r3, [r4, #8]
 800c7ac:	9002      	str	r0, [sp, #8]
 800c7ae:	9a00      	ldr	r2, [sp, #0]
 800c7b0:	4293      	cmp	r3, r2
 800c7b2:	db10      	blt.n	800c7d6 <__lshift+0x42>
 800c7b4:	9802      	ldr	r0, [sp, #8]
 800c7b6:	f7ff fdd3 	bl	800c360 <_Balloc>
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	0001      	movs	r1, r0
 800c7be:	0005      	movs	r5, r0
 800c7c0:	001a      	movs	r2, r3
 800c7c2:	3114      	adds	r1, #20
 800c7c4:	4298      	cmp	r0, r3
 800c7c6:	d10c      	bne.n	800c7e2 <__lshift+0x4e>
 800c7c8:	21ef      	movs	r1, #239	@ 0xef
 800c7ca:	002a      	movs	r2, r5
 800c7cc:	4b25      	ldr	r3, [pc, #148]	@ (800c864 <__lshift+0xd0>)
 800c7ce:	4826      	ldr	r0, [pc, #152]	@ (800c868 <__lshift+0xd4>)
 800c7d0:	0049      	lsls	r1, r1, #1
 800c7d2:	f000 fb95 	bl	800cf00 <__assert_func>
 800c7d6:	3101      	adds	r1, #1
 800c7d8:	005b      	lsls	r3, r3, #1
 800c7da:	e7e8      	b.n	800c7ae <__lshift+0x1a>
 800c7dc:	0098      	lsls	r0, r3, #2
 800c7de:	500a      	str	r2, [r1, r0]
 800c7e0:	3301      	adds	r3, #1
 800c7e2:	42bb      	cmp	r3, r7
 800c7e4:	dbfa      	blt.n	800c7dc <__lshift+0x48>
 800c7e6:	43fb      	mvns	r3, r7
 800c7e8:	17db      	asrs	r3, r3, #31
 800c7ea:	401f      	ands	r7, r3
 800c7ec:	00bf      	lsls	r7, r7, #2
 800c7ee:	0023      	movs	r3, r4
 800c7f0:	201f      	movs	r0, #31
 800c7f2:	19c9      	adds	r1, r1, r7
 800c7f4:	0037      	movs	r7, r6
 800c7f6:	6922      	ldr	r2, [r4, #16]
 800c7f8:	3314      	adds	r3, #20
 800c7fa:	0092      	lsls	r2, r2, #2
 800c7fc:	189a      	adds	r2, r3, r2
 800c7fe:	4007      	ands	r7, r0
 800c800:	4206      	tst	r6, r0
 800c802:	d029      	beq.n	800c858 <__lshift+0xc4>
 800c804:	3001      	adds	r0, #1
 800c806:	1bc0      	subs	r0, r0, r7
 800c808:	9003      	str	r0, [sp, #12]
 800c80a:	468c      	mov	ip, r1
 800c80c:	2000      	movs	r0, #0
 800c80e:	681e      	ldr	r6, [r3, #0]
 800c810:	40be      	lsls	r6, r7
 800c812:	4306      	orrs	r6, r0
 800c814:	4660      	mov	r0, ip
 800c816:	c040      	stmia	r0!, {r6}
 800c818:	4684      	mov	ip, r0
 800c81a:	9e03      	ldr	r6, [sp, #12]
 800c81c:	cb01      	ldmia	r3!, {r0}
 800c81e:	40f0      	lsrs	r0, r6
 800c820:	429a      	cmp	r2, r3
 800c822:	d8f4      	bhi.n	800c80e <__lshift+0x7a>
 800c824:	0026      	movs	r6, r4
 800c826:	3615      	adds	r6, #21
 800c828:	2304      	movs	r3, #4
 800c82a:	42b2      	cmp	r2, r6
 800c82c:	d304      	bcc.n	800c838 <__lshift+0xa4>
 800c82e:	1b13      	subs	r3, r2, r4
 800c830:	3b15      	subs	r3, #21
 800c832:	089b      	lsrs	r3, r3, #2
 800c834:	3301      	adds	r3, #1
 800c836:	009b      	lsls	r3, r3, #2
 800c838:	50c8      	str	r0, [r1, r3]
 800c83a:	2800      	cmp	r0, #0
 800c83c:	d002      	beq.n	800c844 <__lshift+0xb0>
 800c83e:	9b01      	ldr	r3, [sp, #4]
 800c840:	3302      	adds	r3, #2
 800c842:	9300      	str	r3, [sp, #0]
 800c844:	9b00      	ldr	r3, [sp, #0]
 800c846:	9802      	ldr	r0, [sp, #8]
 800c848:	3b01      	subs	r3, #1
 800c84a:	0021      	movs	r1, r4
 800c84c:	612b      	str	r3, [r5, #16]
 800c84e:	f7ff fdcb 	bl	800c3e8 <_Bfree>
 800c852:	0028      	movs	r0, r5
 800c854:	b005      	add	sp, #20
 800c856:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c858:	cb01      	ldmia	r3!, {r0}
 800c85a:	c101      	stmia	r1!, {r0}
 800c85c:	429a      	cmp	r2, r3
 800c85e:	d8fb      	bhi.n	800c858 <__lshift+0xc4>
 800c860:	e7f0      	b.n	800c844 <__lshift+0xb0>
 800c862:	46c0      	nop			@ (mov r8, r8)
 800c864:	0800db04 	.word	0x0800db04
 800c868:	0800db15 	.word	0x0800db15

0800c86c <__mcmp>:
 800c86c:	b530      	push	{r4, r5, lr}
 800c86e:	690b      	ldr	r3, [r1, #16]
 800c870:	6904      	ldr	r4, [r0, #16]
 800c872:	0002      	movs	r2, r0
 800c874:	1ae0      	subs	r0, r4, r3
 800c876:	429c      	cmp	r4, r3
 800c878:	d10f      	bne.n	800c89a <__mcmp+0x2e>
 800c87a:	3214      	adds	r2, #20
 800c87c:	009b      	lsls	r3, r3, #2
 800c87e:	3114      	adds	r1, #20
 800c880:	0014      	movs	r4, r2
 800c882:	18c9      	adds	r1, r1, r3
 800c884:	18d2      	adds	r2, r2, r3
 800c886:	3a04      	subs	r2, #4
 800c888:	3904      	subs	r1, #4
 800c88a:	6815      	ldr	r5, [r2, #0]
 800c88c:	680b      	ldr	r3, [r1, #0]
 800c88e:	429d      	cmp	r5, r3
 800c890:	d004      	beq.n	800c89c <__mcmp+0x30>
 800c892:	2001      	movs	r0, #1
 800c894:	429d      	cmp	r5, r3
 800c896:	d200      	bcs.n	800c89a <__mcmp+0x2e>
 800c898:	3802      	subs	r0, #2
 800c89a:	bd30      	pop	{r4, r5, pc}
 800c89c:	4294      	cmp	r4, r2
 800c89e:	d3f2      	bcc.n	800c886 <__mcmp+0x1a>
 800c8a0:	e7fb      	b.n	800c89a <__mcmp+0x2e>
	...

0800c8a4 <__mdiff>:
 800c8a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8a6:	000c      	movs	r4, r1
 800c8a8:	b087      	sub	sp, #28
 800c8aa:	9000      	str	r0, [sp, #0]
 800c8ac:	0011      	movs	r1, r2
 800c8ae:	0020      	movs	r0, r4
 800c8b0:	0017      	movs	r7, r2
 800c8b2:	f7ff ffdb 	bl	800c86c <__mcmp>
 800c8b6:	1e05      	subs	r5, r0, #0
 800c8b8:	d110      	bne.n	800c8dc <__mdiff+0x38>
 800c8ba:	0001      	movs	r1, r0
 800c8bc:	9800      	ldr	r0, [sp, #0]
 800c8be:	f7ff fd4f 	bl	800c360 <_Balloc>
 800c8c2:	1e02      	subs	r2, r0, #0
 800c8c4:	d104      	bne.n	800c8d0 <__mdiff+0x2c>
 800c8c6:	4b40      	ldr	r3, [pc, #256]	@ (800c9c8 <__mdiff+0x124>)
 800c8c8:	4840      	ldr	r0, [pc, #256]	@ (800c9cc <__mdiff+0x128>)
 800c8ca:	4941      	ldr	r1, [pc, #260]	@ (800c9d0 <__mdiff+0x12c>)
 800c8cc:	f000 fb18 	bl	800cf00 <__assert_func>
 800c8d0:	2301      	movs	r3, #1
 800c8d2:	6145      	str	r5, [r0, #20]
 800c8d4:	6103      	str	r3, [r0, #16]
 800c8d6:	0010      	movs	r0, r2
 800c8d8:	b007      	add	sp, #28
 800c8da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8dc:	2600      	movs	r6, #0
 800c8de:	42b0      	cmp	r0, r6
 800c8e0:	da03      	bge.n	800c8ea <__mdiff+0x46>
 800c8e2:	0023      	movs	r3, r4
 800c8e4:	003c      	movs	r4, r7
 800c8e6:	001f      	movs	r7, r3
 800c8e8:	3601      	adds	r6, #1
 800c8ea:	6861      	ldr	r1, [r4, #4]
 800c8ec:	9800      	ldr	r0, [sp, #0]
 800c8ee:	f7ff fd37 	bl	800c360 <_Balloc>
 800c8f2:	1e02      	subs	r2, r0, #0
 800c8f4:	d103      	bne.n	800c8fe <__mdiff+0x5a>
 800c8f6:	4b34      	ldr	r3, [pc, #208]	@ (800c9c8 <__mdiff+0x124>)
 800c8f8:	4834      	ldr	r0, [pc, #208]	@ (800c9cc <__mdiff+0x128>)
 800c8fa:	4936      	ldr	r1, [pc, #216]	@ (800c9d4 <__mdiff+0x130>)
 800c8fc:	e7e6      	b.n	800c8cc <__mdiff+0x28>
 800c8fe:	6923      	ldr	r3, [r4, #16]
 800c900:	3414      	adds	r4, #20
 800c902:	9300      	str	r3, [sp, #0]
 800c904:	009b      	lsls	r3, r3, #2
 800c906:	18e3      	adds	r3, r4, r3
 800c908:	0021      	movs	r1, r4
 800c90a:	9401      	str	r4, [sp, #4]
 800c90c:	003c      	movs	r4, r7
 800c90e:	9302      	str	r3, [sp, #8]
 800c910:	693b      	ldr	r3, [r7, #16]
 800c912:	3414      	adds	r4, #20
 800c914:	009b      	lsls	r3, r3, #2
 800c916:	18e3      	adds	r3, r4, r3
 800c918:	9303      	str	r3, [sp, #12]
 800c91a:	0003      	movs	r3, r0
 800c91c:	60c6      	str	r6, [r0, #12]
 800c91e:	468c      	mov	ip, r1
 800c920:	2000      	movs	r0, #0
 800c922:	3314      	adds	r3, #20
 800c924:	9304      	str	r3, [sp, #16]
 800c926:	9305      	str	r3, [sp, #20]
 800c928:	4663      	mov	r3, ip
 800c92a:	cb20      	ldmia	r3!, {r5}
 800c92c:	b2a9      	uxth	r1, r5
 800c92e:	000e      	movs	r6, r1
 800c930:	469c      	mov	ip, r3
 800c932:	cc08      	ldmia	r4!, {r3}
 800c934:	0c2d      	lsrs	r5, r5, #16
 800c936:	b299      	uxth	r1, r3
 800c938:	1a71      	subs	r1, r6, r1
 800c93a:	1809      	adds	r1, r1, r0
 800c93c:	0c1b      	lsrs	r3, r3, #16
 800c93e:	1408      	asrs	r0, r1, #16
 800c940:	1aeb      	subs	r3, r5, r3
 800c942:	181b      	adds	r3, r3, r0
 800c944:	1418      	asrs	r0, r3, #16
 800c946:	b289      	uxth	r1, r1
 800c948:	041b      	lsls	r3, r3, #16
 800c94a:	4319      	orrs	r1, r3
 800c94c:	9b05      	ldr	r3, [sp, #20]
 800c94e:	c302      	stmia	r3!, {r1}
 800c950:	9305      	str	r3, [sp, #20]
 800c952:	9b03      	ldr	r3, [sp, #12]
 800c954:	42a3      	cmp	r3, r4
 800c956:	d8e7      	bhi.n	800c928 <__mdiff+0x84>
 800c958:	0039      	movs	r1, r7
 800c95a:	9c03      	ldr	r4, [sp, #12]
 800c95c:	3115      	adds	r1, #21
 800c95e:	2304      	movs	r3, #4
 800c960:	428c      	cmp	r4, r1
 800c962:	d304      	bcc.n	800c96e <__mdiff+0xca>
 800c964:	1be3      	subs	r3, r4, r7
 800c966:	3b15      	subs	r3, #21
 800c968:	089b      	lsrs	r3, r3, #2
 800c96a:	3301      	adds	r3, #1
 800c96c:	009b      	lsls	r3, r3, #2
 800c96e:	9901      	ldr	r1, [sp, #4]
 800c970:	18cd      	adds	r5, r1, r3
 800c972:	9904      	ldr	r1, [sp, #16]
 800c974:	002e      	movs	r6, r5
 800c976:	18cb      	adds	r3, r1, r3
 800c978:	001f      	movs	r7, r3
 800c97a:	9902      	ldr	r1, [sp, #8]
 800c97c:	428e      	cmp	r6, r1
 800c97e:	d311      	bcc.n	800c9a4 <__mdiff+0x100>
 800c980:	9c02      	ldr	r4, [sp, #8]
 800c982:	1ee9      	subs	r1, r5, #3
 800c984:	2000      	movs	r0, #0
 800c986:	428c      	cmp	r4, r1
 800c988:	d304      	bcc.n	800c994 <__mdiff+0xf0>
 800c98a:	0021      	movs	r1, r4
 800c98c:	3103      	adds	r1, #3
 800c98e:	1b49      	subs	r1, r1, r5
 800c990:	0889      	lsrs	r1, r1, #2
 800c992:	0088      	lsls	r0, r1, #2
 800c994:	181b      	adds	r3, r3, r0
 800c996:	3b04      	subs	r3, #4
 800c998:	6819      	ldr	r1, [r3, #0]
 800c99a:	2900      	cmp	r1, #0
 800c99c:	d010      	beq.n	800c9c0 <__mdiff+0x11c>
 800c99e:	9b00      	ldr	r3, [sp, #0]
 800c9a0:	6113      	str	r3, [r2, #16]
 800c9a2:	e798      	b.n	800c8d6 <__mdiff+0x32>
 800c9a4:	4684      	mov	ip, r0
 800c9a6:	ce02      	ldmia	r6!, {r1}
 800c9a8:	b288      	uxth	r0, r1
 800c9aa:	4460      	add	r0, ip
 800c9ac:	1400      	asrs	r0, r0, #16
 800c9ae:	0c0c      	lsrs	r4, r1, #16
 800c9b0:	1904      	adds	r4, r0, r4
 800c9b2:	4461      	add	r1, ip
 800c9b4:	1420      	asrs	r0, r4, #16
 800c9b6:	b289      	uxth	r1, r1
 800c9b8:	0424      	lsls	r4, r4, #16
 800c9ba:	4321      	orrs	r1, r4
 800c9bc:	c702      	stmia	r7!, {r1}
 800c9be:	e7dc      	b.n	800c97a <__mdiff+0xd6>
 800c9c0:	9900      	ldr	r1, [sp, #0]
 800c9c2:	3901      	subs	r1, #1
 800c9c4:	9100      	str	r1, [sp, #0]
 800c9c6:	e7e6      	b.n	800c996 <__mdiff+0xf2>
 800c9c8:	0800db04 	.word	0x0800db04
 800c9cc:	0800db15 	.word	0x0800db15
 800c9d0:	00000237 	.word	0x00000237
 800c9d4:	00000245 	.word	0x00000245

0800c9d8 <__d2b>:
 800c9d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c9da:	2101      	movs	r1, #1
 800c9dc:	0016      	movs	r6, r2
 800c9de:	001f      	movs	r7, r3
 800c9e0:	f7ff fcbe 	bl	800c360 <_Balloc>
 800c9e4:	1e04      	subs	r4, r0, #0
 800c9e6:	d105      	bne.n	800c9f4 <__d2b+0x1c>
 800c9e8:	0022      	movs	r2, r4
 800c9ea:	4b25      	ldr	r3, [pc, #148]	@ (800ca80 <__d2b+0xa8>)
 800c9ec:	4825      	ldr	r0, [pc, #148]	@ (800ca84 <__d2b+0xac>)
 800c9ee:	4926      	ldr	r1, [pc, #152]	@ (800ca88 <__d2b+0xb0>)
 800c9f0:	f000 fa86 	bl	800cf00 <__assert_func>
 800c9f4:	033b      	lsls	r3, r7, #12
 800c9f6:	007d      	lsls	r5, r7, #1
 800c9f8:	0b1b      	lsrs	r3, r3, #12
 800c9fa:	0d6d      	lsrs	r5, r5, #21
 800c9fc:	d002      	beq.n	800ca04 <__d2b+0x2c>
 800c9fe:	2280      	movs	r2, #128	@ 0x80
 800ca00:	0352      	lsls	r2, r2, #13
 800ca02:	4313      	orrs	r3, r2
 800ca04:	9301      	str	r3, [sp, #4]
 800ca06:	2e00      	cmp	r6, #0
 800ca08:	d025      	beq.n	800ca56 <__d2b+0x7e>
 800ca0a:	4668      	mov	r0, sp
 800ca0c:	9600      	str	r6, [sp, #0]
 800ca0e:	f7ff fd74 	bl	800c4fa <__lo0bits>
 800ca12:	9b01      	ldr	r3, [sp, #4]
 800ca14:	9900      	ldr	r1, [sp, #0]
 800ca16:	2800      	cmp	r0, #0
 800ca18:	d01b      	beq.n	800ca52 <__d2b+0x7a>
 800ca1a:	2220      	movs	r2, #32
 800ca1c:	001e      	movs	r6, r3
 800ca1e:	1a12      	subs	r2, r2, r0
 800ca20:	4096      	lsls	r6, r2
 800ca22:	0032      	movs	r2, r6
 800ca24:	40c3      	lsrs	r3, r0
 800ca26:	430a      	orrs	r2, r1
 800ca28:	6162      	str	r2, [r4, #20]
 800ca2a:	9301      	str	r3, [sp, #4]
 800ca2c:	9e01      	ldr	r6, [sp, #4]
 800ca2e:	61a6      	str	r6, [r4, #24]
 800ca30:	1e73      	subs	r3, r6, #1
 800ca32:	419e      	sbcs	r6, r3
 800ca34:	3601      	adds	r6, #1
 800ca36:	6126      	str	r6, [r4, #16]
 800ca38:	2d00      	cmp	r5, #0
 800ca3a:	d014      	beq.n	800ca66 <__d2b+0x8e>
 800ca3c:	2635      	movs	r6, #53	@ 0x35
 800ca3e:	4b13      	ldr	r3, [pc, #76]	@ (800ca8c <__d2b+0xb4>)
 800ca40:	18ed      	adds	r5, r5, r3
 800ca42:	9b08      	ldr	r3, [sp, #32]
 800ca44:	182d      	adds	r5, r5, r0
 800ca46:	601d      	str	r5, [r3, #0]
 800ca48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca4a:	1a36      	subs	r6, r6, r0
 800ca4c:	601e      	str	r6, [r3, #0]
 800ca4e:	0020      	movs	r0, r4
 800ca50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ca52:	6161      	str	r1, [r4, #20]
 800ca54:	e7ea      	b.n	800ca2c <__d2b+0x54>
 800ca56:	a801      	add	r0, sp, #4
 800ca58:	f7ff fd4f 	bl	800c4fa <__lo0bits>
 800ca5c:	9b01      	ldr	r3, [sp, #4]
 800ca5e:	2601      	movs	r6, #1
 800ca60:	6163      	str	r3, [r4, #20]
 800ca62:	3020      	adds	r0, #32
 800ca64:	e7e7      	b.n	800ca36 <__d2b+0x5e>
 800ca66:	4b0a      	ldr	r3, [pc, #40]	@ (800ca90 <__d2b+0xb8>)
 800ca68:	18c0      	adds	r0, r0, r3
 800ca6a:	9b08      	ldr	r3, [sp, #32]
 800ca6c:	6018      	str	r0, [r3, #0]
 800ca6e:	4b09      	ldr	r3, [pc, #36]	@ (800ca94 <__d2b+0xbc>)
 800ca70:	18f3      	adds	r3, r6, r3
 800ca72:	009b      	lsls	r3, r3, #2
 800ca74:	18e3      	adds	r3, r4, r3
 800ca76:	6958      	ldr	r0, [r3, #20]
 800ca78:	f7ff fd1e 	bl	800c4b8 <__hi0bits>
 800ca7c:	0176      	lsls	r6, r6, #5
 800ca7e:	e7e3      	b.n	800ca48 <__d2b+0x70>
 800ca80:	0800db04 	.word	0x0800db04
 800ca84:	0800db15 	.word	0x0800db15
 800ca88:	0000030f 	.word	0x0000030f
 800ca8c:	fffffbcd 	.word	0xfffffbcd
 800ca90:	fffffbce 	.word	0xfffffbce
 800ca94:	3fffffff 	.word	0x3fffffff

0800ca98 <__ssputs_r>:
 800ca98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca9a:	688e      	ldr	r6, [r1, #8]
 800ca9c:	b085      	sub	sp, #20
 800ca9e:	001f      	movs	r7, r3
 800caa0:	000c      	movs	r4, r1
 800caa2:	680b      	ldr	r3, [r1, #0]
 800caa4:	9002      	str	r0, [sp, #8]
 800caa6:	9203      	str	r2, [sp, #12]
 800caa8:	42be      	cmp	r6, r7
 800caaa:	d830      	bhi.n	800cb0e <__ssputs_r+0x76>
 800caac:	210c      	movs	r1, #12
 800caae:	5e62      	ldrsh	r2, [r4, r1]
 800cab0:	2190      	movs	r1, #144	@ 0x90
 800cab2:	00c9      	lsls	r1, r1, #3
 800cab4:	420a      	tst	r2, r1
 800cab6:	d028      	beq.n	800cb0a <__ssputs_r+0x72>
 800cab8:	2003      	movs	r0, #3
 800caba:	6921      	ldr	r1, [r4, #16]
 800cabc:	1a5b      	subs	r3, r3, r1
 800cabe:	9301      	str	r3, [sp, #4]
 800cac0:	6963      	ldr	r3, [r4, #20]
 800cac2:	4343      	muls	r3, r0
 800cac4:	9801      	ldr	r0, [sp, #4]
 800cac6:	0fdd      	lsrs	r5, r3, #31
 800cac8:	18ed      	adds	r5, r5, r3
 800caca:	1c7b      	adds	r3, r7, #1
 800cacc:	181b      	adds	r3, r3, r0
 800cace:	106d      	asrs	r5, r5, #1
 800cad0:	42ab      	cmp	r3, r5
 800cad2:	d900      	bls.n	800cad6 <__ssputs_r+0x3e>
 800cad4:	001d      	movs	r5, r3
 800cad6:	0552      	lsls	r2, r2, #21
 800cad8:	d528      	bpl.n	800cb2c <__ssputs_r+0x94>
 800cada:	0029      	movs	r1, r5
 800cadc:	9802      	ldr	r0, [sp, #8]
 800cade:	f7ff fbaf 	bl	800c240 <_malloc_r>
 800cae2:	1e06      	subs	r6, r0, #0
 800cae4:	d02c      	beq.n	800cb40 <__ssputs_r+0xa8>
 800cae6:	9a01      	ldr	r2, [sp, #4]
 800cae8:	6921      	ldr	r1, [r4, #16]
 800caea:	f7fe fcb5 	bl	800b458 <memcpy>
 800caee:	89a2      	ldrh	r2, [r4, #12]
 800caf0:	4b18      	ldr	r3, [pc, #96]	@ (800cb54 <__ssputs_r+0xbc>)
 800caf2:	401a      	ands	r2, r3
 800caf4:	2380      	movs	r3, #128	@ 0x80
 800caf6:	4313      	orrs	r3, r2
 800caf8:	81a3      	strh	r3, [r4, #12]
 800cafa:	9b01      	ldr	r3, [sp, #4]
 800cafc:	6126      	str	r6, [r4, #16]
 800cafe:	18f6      	adds	r6, r6, r3
 800cb00:	6026      	str	r6, [r4, #0]
 800cb02:	003e      	movs	r6, r7
 800cb04:	6165      	str	r5, [r4, #20]
 800cb06:	1aed      	subs	r5, r5, r3
 800cb08:	60a5      	str	r5, [r4, #8]
 800cb0a:	42be      	cmp	r6, r7
 800cb0c:	d900      	bls.n	800cb10 <__ssputs_r+0x78>
 800cb0e:	003e      	movs	r6, r7
 800cb10:	0032      	movs	r2, r6
 800cb12:	9903      	ldr	r1, [sp, #12]
 800cb14:	6820      	ldr	r0, [r4, #0]
 800cb16:	f000 f9ce 	bl	800ceb6 <memmove>
 800cb1a:	2000      	movs	r0, #0
 800cb1c:	68a3      	ldr	r3, [r4, #8]
 800cb1e:	1b9b      	subs	r3, r3, r6
 800cb20:	60a3      	str	r3, [r4, #8]
 800cb22:	6823      	ldr	r3, [r4, #0]
 800cb24:	199b      	adds	r3, r3, r6
 800cb26:	6023      	str	r3, [r4, #0]
 800cb28:	b005      	add	sp, #20
 800cb2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb2c:	002a      	movs	r2, r5
 800cb2e:	9802      	ldr	r0, [sp, #8]
 800cb30:	f000 fa43 	bl	800cfba <_realloc_r>
 800cb34:	1e06      	subs	r6, r0, #0
 800cb36:	d1e0      	bne.n	800cafa <__ssputs_r+0x62>
 800cb38:	6921      	ldr	r1, [r4, #16]
 800cb3a:	9802      	ldr	r0, [sp, #8]
 800cb3c:	f7ff fb0a 	bl	800c154 <_free_r>
 800cb40:	230c      	movs	r3, #12
 800cb42:	2001      	movs	r0, #1
 800cb44:	9a02      	ldr	r2, [sp, #8]
 800cb46:	4240      	negs	r0, r0
 800cb48:	6013      	str	r3, [r2, #0]
 800cb4a:	89a2      	ldrh	r2, [r4, #12]
 800cb4c:	3334      	adds	r3, #52	@ 0x34
 800cb4e:	4313      	orrs	r3, r2
 800cb50:	81a3      	strh	r3, [r4, #12]
 800cb52:	e7e9      	b.n	800cb28 <__ssputs_r+0x90>
 800cb54:	fffffb7f 	.word	0xfffffb7f

0800cb58 <_svfiprintf_r>:
 800cb58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb5a:	b0a1      	sub	sp, #132	@ 0x84
 800cb5c:	9003      	str	r0, [sp, #12]
 800cb5e:	001d      	movs	r5, r3
 800cb60:	898b      	ldrh	r3, [r1, #12]
 800cb62:	000f      	movs	r7, r1
 800cb64:	0016      	movs	r6, r2
 800cb66:	061b      	lsls	r3, r3, #24
 800cb68:	d511      	bpl.n	800cb8e <_svfiprintf_r+0x36>
 800cb6a:	690b      	ldr	r3, [r1, #16]
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d10e      	bne.n	800cb8e <_svfiprintf_r+0x36>
 800cb70:	2140      	movs	r1, #64	@ 0x40
 800cb72:	f7ff fb65 	bl	800c240 <_malloc_r>
 800cb76:	6038      	str	r0, [r7, #0]
 800cb78:	6138      	str	r0, [r7, #16]
 800cb7a:	2800      	cmp	r0, #0
 800cb7c:	d105      	bne.n	800cb8a <_svfiprintf_r+0x32>
 800cb7e:	230c      	movs	r3, #12
 800cb80:	9a03      	ldr	r2, [sp, #12]
 800cb82:	6013      	str	r3, [r2, #0]
 800cb84:	2001      	movs	r0, #1
 800cb86:	4240      	negs	r0, r0
 800cb88:	e0cf      	b.n	800cd2a <_svfiprintf_r+0x1d2>
 800cb8a:	2340      	movs	r3, #64	@ 0x40
 800cb8c:	617b      	str	r3, [r7, #20]
 800cb8e:	2300      	movs	r3, #0
 800cb90:	ac08      	add	r4, sp, #32
 800cb92:	6163      	str	r3, [r4, #20]
 800cb94:	3320      	adds	r3, #32
 800cb96:	7663      	strb	r3, [r4, #25]
 800cb98:	3310      	adds	r3, #16
 800cb9a:	76a3      	strb	r3, [r4, #26]
 800cb9c:	9507      	str	r5, [sp, #28]
 800cb9e:	0035      	movs	r5, r6
 800cba0:	782b      	ldrb	r3, [r5, #0]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d001      	beq.n	800cbaa <_svfiprintf_r+0x52>
 800cba6:	2b25      	cmp	r3, #37	@ 0x25
 800cba8:	d148      	bne.n	800cc3c <_svfiprintf_r+0xe4>
 800cbaa:	1bab      	subs	r3, r5, r6
 800cbac:	9305      	str	r3, [sp, #20]
 800cbae:	42b5      	cmp	r5, r6
 800cbb0:	d00b      	beq.n	800cbca <_svfiprintf_r+0x72>
 800cbb2:	0032      	movs	r2, r6
 800cbb4:	0039      	movs	r1, r7
 800cbb6:	9803      	ldr	r0, [sp, #12]
 800cbb8:	f7ff ff6e 	bl	800ca98 <__ssputs_r>
 800cbbc:	3001      	adds	r0, #1
 800cbbe:	d100      	bne.n	800cbc2 <_svfiprintf_r+0x6a>
 800cbc0:	e0ae      	b.n	800cd20 <_svfiprintf_r+0x1c8>
 800cbc2:	6963      	ldr	r3, [r4, #20]
 800cbc4:	9a05      	ldr	r2, [sp, #20]
 800cbc6:	189b      	adds	r3, r3, r2
 800cbc8:	6163      	str	r3, [r4, #20]
 800cbca:	782b      	ldrb	r3, [r5, #0]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d100      	bne.n	800cbd2 <_svfiprintf_r+0x7a>
 800cbd0:	e0a6      	b.n	800cd20 <_svfiprintf_r+0x1c8>
 800cbd2:	2201      	movs	r2, #1
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	4252      	negs	r2, r2
 800cbd8:	6062      	str	r2, [r4, #4]
 800cbda:	a904      	add	r1, sp, #16
 800cbdc:	3254      	adds	r2, #84	@ 0x54
 800cbde:	1852      	adds	r2, r2, r1
 800cbe0:	1c6e      	adds	r6, r5, #1
 800cbe2:	6023      	str	r3, [r4, #0]
 800cbe4:	60e3      	str	r3, [r4, #12]
 800cbe6:	60a3      	str	r3, [r4, #8]
 800cbe8:	7013      	strb	r3, [r2, #0]
 800cbea:	65a3      	str	r3, [r4, #88]	@ 0x58
 800cbec:	4b54      	ldr	r3, [pc, #336]	@ (800cd40 <_svfiprintf_r+0x1e8>)
 800cbee:	2205      	movs	r2, #5
 800cbf0:	0018      	movs	r0, r3
 800cbf2:	7831      	ldrb	r1, [r6, #0]
 800cbf4:	9305      	str	r3, [sp, #20]
 800cbf6:	f7fe fc24 	bl	800b442 <memchr>
 800cbfa:	1c75      	adds	r5, r6, #1
 800cbfc:	2800      	cmp	r0, #0
 800cbfe:	d11f      	bne.n	800cc40 <_svfiprintf_r+0xe8>
 800cc00:	6822      	ldr	r2, [r4, #0]
 800cc02:	06d3      	lsls	r3, r2, #27
 800cc04:	d504      	bpl.n	800cc10 <_svfiprintf_r+0xb8>
 800cc06:	2353      	movs	r3, #83	@ 0x53
 800cc08:	a904      	add	r1, sp, #16
 800cc0a:	185b      	adds	r3, r3, r1
 800cc0c:	2120      	movs	r1, #32
 800cc0e:	7019      	strb	r1, [r3, #0]
 800cc10:	0713      	lsls	r3, r2, #28
 800cc12:	d504      	bpl.n	800cc1e <_svfiprintf_r+0xc6>
 800cc14:	2353      	movs	r3, #83	@ 0x53
 800cc16:	a904      	add	r1, sp, #16
 800cc18:	185b      	adds	r3, r3, r1
 800cc1a:	212b      	movs	r1, #43	@ 0x2b
 800cc1c:	7019      	strb	r1, [r3, #0]
 800cc1e:	7833      	ldrb	r3, [r6, #0]
 800cc20:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc22:	d016      	beq.n	800cc52 <_svfiprintf_r+0xfa>
 800cc24:	0035      	movs	r5, r6
 800cc26:	2100      	movs	r1, #0
 800cc28:	200a      	movs	r0, #10
 800cc2a:	68e3      	ldr	r3, [r4, #12]
 800cc2c:	782a      	ldrb	r2, [r5, #0]
 800cc2e:	1c6e      	adds	r6, r5, #1
 800cc30:	3a30      	subs	r2, #48	@ 0x30
 800cc32:	2a09      	cmp	r2, #9
 800cc34:	d950      	bls.n	800ccd8 <_svfiprintf_r+0x180>
 800cc36:	2900      	cmp	r1, #0
 800cc38:	d111      	bne.n	800cc5e <_svfiprintf_r+0x106>
 800cc3a:	e017      	b.n	800cc6c <_svfiprintf_r+0x114>
 800cc3c:	3501      	adds	r5, #1
 800cc3e:	e7af      	b.n	800cba0 <_svfiprintf_r+0x48>
 800cc40:	9b05      	ldr	r3, [sp, #20]
 800cc42:	6822      	ldr	r2, [r4, #0]
 800cc44:	1ac0      	subs	r0, r0, r3
 800cc46:	2301      	movs	r3, #1
 800cc48:	4083      	lsls	r3, r0
 800cc4a:	4313      	orrs	r3, r2
 800cc4c:	002e      	movs	r6, r5
 800cc4e:	6023      	str	r3, [r4, #0]
 800cc50:	e7cc      	b.n	800cbec <_svfiprintf_r+0x94>
 800cc52:	9b07      	ldr	r3, [sp, #28]
 800cc54:	1d19      	adds	r1, r3, #4
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	9107      	str	r1, [sp, #28]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	db01      	blt.n	800cc62 <_svfiprintf_r+0x10a>
 800cc5e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cc60:	e004      	b.n	800cc6c <_svfiprintf_r+0x114>
 800cc62:	425b      	negs	r3, r3
 800cc64:	60e3      	str	r3, [r4, #12]
 800cc66:	2302      	movs	r3, #2
 800cc68:	4313      	orrs	r3, r2
 800cc6a:	6023      	str	r3, [r4, #0]
 800cc6c:	782b      	ldrb	r3, [r5, #0]
 800cc6e:	2b2e      	cmp	r3, #46	@ 0x2e
 800cc70:	d10c      	bne.n	800cc8c <_svfiprintf_r+0x134>
 800cc72:	786b      	ldrb	r3, [r5, #1]
 800cc74:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc76:	d134      	bne.n	800cce2 <_svfiprintf_r+0x18a>
 800cc78:	9b07      	ldr	r3, [sp, #28]
 800cc7a:	3502      	adds	r5, #2
 800cc7c:	1d1a      	adds	r2, r3, #4
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	9207      	str	r2, [sp, #28]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	da01      	bge.n	800cc8a <_svfiprintf_r+0x132>
 800cc86:	2301      	movs	r3, #1
 800cc88:	425b      	negs	r3, r3
 800cc8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc8c:	4e2d      	ldr	r6, [pc, #180]	@ (800cd44 <_svfiprintf_r+0x1ec>)
 800cc8e:	2203      	movs	r2, #3
 800cc90:	0030      	movs	r0, r6
 800cc92:	7829      	ldrb	r1, [r5, #0]
 800cc94:	f7fe fbd5 	bl	800b442 <memchr>
 800cc98:	2800      	cmp	r0, #0
 800cc9a:	d006      	beq.n	800ccaa <_svfiprintf_r+0x152>
 800cc9c:	2340      	movs	r3, #64	@ 0x40
 800cc9e:	1b80      	subs	r0, r0, r6
 800cca0:	4083      	lsls	r3, r0
 800cca2:	6822      	ldr	r2, [r4, #0]
 800cca4:	3501      	adds	r5, #1
 800cca6:	4313      	orrs	r3, r2
 800cca8:	6023      	str	r3, [r4, #0]
 800ccaa:	7829      	ldrb	r1, [r5, #0]
 800ccac:	2206      	movs	r2, #6
 800ccae:	4826      	ldr	r0, [pc, #152]	@ (800cd48 <_svfiprintf_r+0x1f0>)
 800ccb0:	1c6e      	adds	r6, r5, #1
 800ccb2:	7621      	strb	r1, [r4, #24]
 800ccb4:	f7fe fbc5 	bl	800b442 <memchr>
 800ccb8:	2800      	cmp	r0, #0
 800ccba:	d038      	beq.n	800cd2e <_svfiprintf_r+0x1d6>
 800ccbc:	4b23      	ldr	r3, [pc, #140]	@ (800cd4c <_svfiprintf_r+0x1f4>)
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d122      	bne.n	800cd08 <_svfiprintf_r+0x1b0>
 800ccc2:	2207      	movs	r2, #7
 800ccc4:	9b07      	ldr	r3, [sp, #28]
 800ccc6:	3307      	adds	r3, #7
 800ccc8:	4393      	bics	r3, r2
 800ccca:	3308      	adds	r3, #8
 800cccc:	9307      	str	r3, [sp, #28]
 800ccce:	6963      	ldr	r3, [r4, #20]
 800ccd0:	9a04      	ldr	r2, [sp, #16]
 800ccd2:	189b      	adds	r3, r3, r2
 800ccd4:	6163      	str	r3, [r4, #20]
 800ccd6:	e762      	b.n	800cb9e <_svfiprintf_r+0x46>
 800ccd8:	4343      	muls	r3, r0
 800ccda:	0035      	movs	r5, r6
 800ccdc:	2101      	movs	r1, #1
 800ccde:	189b      	adds	r3, r3, r2
 800cce0:	e7a4      	b.n	800cc2c <_svfiprintf_r+0xd4>
 800cce2:	2300      	movs	r3, #0
 800cce4:	200a      	movs	r0, #10
 800cce6:	0019      	movs	r1, r3
 800cce8:	3501      	adds	r5, #1
 800ccea:	6063      	str	r3, [r4, #4]
 800ccec:	782a      	ldrb	r2, [r5, #0]
 800ccee:	1c6e      	adds	r6, r5, #1
 800ccf0:	3a30      	subs	r2, #48	@ 0x30
 800ccf2:	2a09      	cmp	r2, #9
 800ccf4:	d903      	bls.n	800ccfe <_svfiprintf_r+0x1a6>
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d0c8      	beq.n	800cc8c <_svfiprintf_r+0x134>
 800ccfa:	9109      	str	r1, [sp, #36]	@ 0x24
 800ccfc:	e7c6      	b.n	800cc8c <_svfiprintf_r+0x134>
 800ccfe:	4341      	muls	r1, r0
 800cd00:	0035      	movs	r5, r6
 800cd02:	2301      	movs	r3, #1
 800cd04:	1889      	adds	r1, r1, r2
 800cd06:	e7f1      	b.n	800ccec <_svfiprintf_r+0x194>
 800cd08:	aa07      	add	r2, sp, #28
 800cd0a:	9200      	str	r2, [sp, #0]
 800cd0c:	0021      	movs	r1, r4
 800cd0e:	003a      	movs	r2, r7
 800cd10:	4b0f      	ldr	r3, [pc, #60]	@ (800cd50 <_svfiprintf_r+0x1f8>)
 800cd12:	9803      	ldr	r0, [sp, #12]
 800cd14:	f7fd fe0a 	bl	800a92c <_printf_float>
 800cd18:	9004      	str	r0, [sp, #16]
 800cd1a:	9b04      	ldr	r3, [sp, #16]
 800cd1c:	3301      	adds	r3, #1
 800cd1e:	d1d6      	bne.n	800ccce <_svfiprintf_r+0x176>
 800cd20:	89bb      	ldrh	r3, [r7, #12]
 800cd22:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800cd24:	065b      	lsls	r3, r3, #25
 800cd26:	d500      	bpl.n	800cd2a <_svfiprintf_r+0x1d2>
 800cd28:	e72c      	b.n	800cb84 <_svfiprintf_r+0x2c>
 800cd2a:	b021      	add	sp, #132	@ 0x84
 800cd2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd2e:	aa07      	add	r2, sp, #28
 800cd30:	9200      	str	r2, [sp, #0]
 800cd32:	0021      	movs	r1, r4
 800cd34:	003a      	movs	r2, r7
 800cd36:	4b06      	ldr	r3, [pc, #24]	@ (800cd50 <_svfiprintf_r+0x1f8>)
 800cd38:	9803      	ldr	r0, [sp, #12]
 800cd3a:	f7fe f8a5 	bl	800ae88 <_printf_i>
 800cd3e:	e7eb      	b.n	800cd18 <_svfiprintf_r+0x1c0>
 800cd40:	0800db6e 	.word	0x0800db6e
 800cd44:	0800db74 	.word	0x0800db74
 800cd48:	0800db78 	.word	0x0800db78
 800cd4c:	0800a92d 	.word	0x0800a92d
 800cd50:	0800ca99 	.word	0x0800ca99

0800cd54 <__sflush_r>:
 800cd54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd56:	220c      	movs	r2, #12
 800cd58:	5e8b      	ldrsh	r3, [r1, r2]
 800cd5a:	0005      	movs	r5, r0
 800cd5c:	000c      	movs	r4, r1
 800cd5e:	071a      	lsls	r2, r3, #28
 800cd60:	d456      	bmi.n	800ce10 <__sflush_r+0xbc>
 800cd62:	684a      	ldr	r2, [r1, #4]
 800cd64:	2a00      	cmp	r2, #0
 800cd66:	dc02      	bgt.n	800cd6e <__sflush_r+0x1a>
 800cd68:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800cd6a:	2a00      	cmp	r2, #0
 800cd6c:	dd4e      	ble.n	800ce0c <__sflush_r+0xb8>
 800cd6e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800cd70:	2f00      	cmp	r7, #0
 800cd72:	d04b      	beq.n	800ce0c <__sflush_r+0xb8>
 800cd74:	2200      	movs	r2, #0
 800cd76:	2080      	movs	r0, #128	@ 0x80
 800cd78:	682e      	ldr	r6, [r5, #0]
 800cd7a:	602a      	str	r2, [r5, #0]
 800cd7c:	001a      	movs	r2, r3
 800cd7e:	0140      	lsls	r0, r0, #5
 800cd80:	6a21      	ldr	r1, [r4, #32]
 800cd82:	4002      	ands	r2, r0
 800cd84:	4203      	tst	r3, r0
 800cd86:	d033      	beq.n	800cdf0 <__sflush_r+0x9c>
 800cd88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cd8a:	89a3      	ldrh	r3, [r4, #12]
 800cd8c:	075b      	lsls	r3, r3, #29
 800cd8e:	d506      	bpl.n	800cd9e <__sflush_r+0x4a>
 800cd90:	6863      	ldr	r3, [r4, #4]
 800cd92:	1ad2      	subs	r2, r2, r3
 800cd94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d001      	beq.n	800cd9e <__sflush_r+0x4a>
 800cd9a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cd9c:	1ad2      	subs	r2, r2, r3
 800cd9e:	2300      	movs	r3, #0
 800cda0:	0028      	movs	r0, r5
 800cda2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800cda4:	6a21      	ldr	r1, [r4, #32]
 800cda6:	47b8      	blx	r7
 800cda8:	89a2      	ldrh	r2, [r4, #12]
 800cdaa:	1c43      	adds	r3, r0, #1
 800cdac:	d106      	bne.n	800cdbc <__sflush_r+0x68>
 800cdae:	6829      	ldr	r1, [r5, #0]
 800cdb0:	291d      	cmp	r1, #29
 800cdb2:	d846      	bhi.n	800ce42 <__sflush_r+0xee>
 800cdb4:	4b29      	ldr	r3, [pc, #164]	@ (800ce5c <__sflush_r+0x108>)
 800cdb6:	40cb      	lsrs	r3, r1
 800cdb8:	07db      	lsls	r3, r3, #31
 800cdba:	d542      	bpl.n	800ce42 <__sflush_r+0xee>
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	6063      	str	r3, [r4, #4]
 800cdc0:	6923      	ldr	r3, [r4, #16]
 800cdc2:	6023      	str	r3, [r4, #0]
 800cdc4:	04d2      	lsls	r2, r2, #19
 800cdc6:	d505      	bpl.n	800cdd4 <__sflush_r+0x80>
 800cdc8:	1c43      	adds	r3, r0, #1
 800cdca:	d102      	bne.n	800cdd2 <__sflush_r+0x7e>
 800cdcc:	682b      	ldr	r3, [r5, #0]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d100      	bne.n	800cdd4 <__sflush_r+0x80>
 800cdd2:	6560      	str	r0, [r4, #84]	@ 0x54
 800cdd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cdd6:	602e      	str	r6, [r5, #0]
 800cdd8:	2900      	cmp	r1, #0
 800cdda:	d017      	beq.n	800ce0c <__sflush_r+0xb8>
 800cddc:	0023      	movs	r3, r4
 800cdde:	3344      	adds	r3, #68	@ 0x44
 800cde0:	4299      	cmp	r1, r3
 800cde2:	d002      	beq.n	800cdea <__sflush_r+0x96>
 800cde4:	0028      	movs	r0, r5
 800cde6:	f7ff f9b5 	bl	800c154 <_free_r>
 800cdea:	2300      	movs	r3, #0
 800cdec:	6363      	str	r3, [r4, #52]	@ 0x34
 800cdee:	e00d      	b.n	800ce0c <__sflush_r+0xb8>
 800cdf0:	2301      	movs	r3, #1
 800cdf2:	0028      	movs	r0, r5
 800cdf4:	47b8      	blx	r7
 800cdf6:	0002      	movs	r2, r0
 800cdf8:	1c43      	adds	r3, r0, #1
 800cdfa:	d1c6      	bne.n	800cd8a <__sflush_r+0x36>
 800cdfc:	682b      	ldr	r3, [r5, #0]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d0c3      	beq.n	800cd8a <__sflush_r+0x36>
 800ce02:	2b1d      	cmp	r3, #29
 800ce04:	d001      	beq.n	800ce0a <__sflush_r+0xb6>
 800ce06:	2b16      	cmp	r3, #22
 800ce08:	d11a      	bne.n	800ce40 <__sflush_r+0xec>
 800ce0a:	602e      	str	r6, [r5, #0]
 800ce0c:	2000      	movs	r0, #0
 800ce0e:	e01e      	b.n	800ce4e <__sflush_r+0xfa>
 800ce10:	690e      	ldr	r6, [r1, #16]
 800ce12:	2e00      	cmp	r6, #0
 800ce14:	d0fa      	beq.n	800ce0c <__sflush_r+0xb8>
 800ce16:	680f      	ldr	r7, [r1, #0]
 800ce18:	600e      	str	r6, [r1, #0]
 800ce1a:	1bba      	subs	r2, r7, r6
 800ce1c:	9201      	str	r2, [sp, #4]
 800ce1e:	2200      	movs	r2, #0
 800ce20:	079b      	lsls	r3, r3, #30
 800ce22:	d100      	bne.n	800ce26 <__sflush_r+0xd2>
 800ce24:	694a      	ldr	r2, [r1, #20]
 800ce26:	60a2      	str	r2, [r4, #8]
 800ce28:	9b01      	ldr	r3, [sp, #4]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	ddee      	ble.n	800ce0c <__sflush_r+0xb8>
 800ce2e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800ce30:	0032      	movs	r2, r6
 800ce32:	001f      	movs	r7, r3
 800ce34:	0028      	movs	r0, r5
 800ce36:	9b01      	ldr	r3, [sp, #4]
 800ce38:	6a21      	ldr	r1, [r4, #32]
 800ce3a:	47b8      	blx	r7
 800ce3c:	2800      	cmp	r0, #0
 800ce3e:	dc07      	bgt.n	800ce50 <__sflush_r+0xfc>
 800ce40:	89a2      	ldrh	r2, [r4, #12]
 800ce42:	2340      	movs	r3, #64	@ 0x40
 800ce44:	2001      	movs	r0, #1
 800ce46:	4313      	orrs	r3, r2
 800ce48:	b21b      	sxth	r3, r3
 800ce4a:	81a3      	strh	r3, [r4, #12]
 800ce4c:	4240      	negs	r0, r0
 800ce4e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ce50:	9b01      	ldr	r3, [sp, #4]
 800ce52:	1836      	adds	r6, r6, r0
 800ce54:	1a1b      	subs	r3, r3, r0
 800ce56:	9301      	str	r3, [sp, #4]
 800ce58:	e7e6      	b.n	800ce28 <__sflush_r+0xd4>
 800ce5a:	46c0      	nop			@ (mov r8, r8)
 800ce5c:	20400001 	.word	0x20400001

0800ce60 <_fflush_r>:
 800ce60:	690b      	ldr	r3, [r1, #16]
 800ce62:	b570      	push	{r4, r5, r6, lr}
 800ce64:	0005      	movs	r5, r0
 800ce66:	000c      	movs	r4, r1
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d102      	bne.n	800ce72 <_fflush_r+0x12>
 800ce6c:	2500      	movs	r5, #0
 800ce6e:	0028      	movs	r0, r5
 800ce70:	bd70      	pop	{r4, r5, r6, pc}
 800ce72:	2800      	cmp	r0, #0
 800ce74:	d004      	beq.n	800ce80 <_fflush_r+0x20>
 800ce76:	6a03      	ldr	r3, [r0, #32]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d101      	bne.n	800ce80 <_fflush_r+0x20>
 800ce7c:	f7fe f9a0 	bl	800b1c0 <__sinit>
 800ce80:	220c      	movs	r2, #12
 800ce82:	5ea3      	ldrsh	r3, [r4, r2]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d0f1      	beq.n	800ce6c <_fflush_r+0xc>
 800ce88:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ce8a:	07d2      	lsls	r2, r2, #31
 800ce8c:	d404      	bmi.n	800ce98 <_fflush_r+0x38>
 800ce8e:	059b      	lsls	r3, r3, #22
 800ce90:	d402      	bmi.n	800ce98 <_fflush_r+0x38>
 800ce92:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce94:	f7fe fad3 	bl	800b43e <__retarget_lock_acquire_recursive>
 800ce98:	0028      	movs	r0, r5
 800ce9a:	0021      	movs	r1, r4
 800ce9c:	f7ff ff5a 	bl	800cd54 <__sflush_r>
 800cea0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cea2:	0005      	movs	r5, r0
 800cea4:	07db      	lsls	r3, r3, #31
 800cea6:	d4e2      	bmi.n	800ce6e <_fflush_r+0xe>
 800cea8:	89a3      	ldrh	r3, [r4, #12]
 800ceaa:	059b      	lsls	r3, r3, #22
 800ceac:	d4df      	bmi.n	800ce6e <_fflush_r+0xe>
 800ceae:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ceb0:	f7fe fac6 	bl	800b440 <__retarget_lock_release_recursive>
 800ceb4:	e7db      	b.n	800ce6e <_fflush_r+0xe>

0800ceb6 <memmove>:
 800ceb6:	b510      	push	{r4, lr}
 800ceb8:	4288      	cmp	r0, r1
 800ceba:	d902      	bls.n	800cec2 <memmove+0xc>
 800cebc:	188b      	adds	r3, r1, r2
 800cebe:	4298      	cmp	r0, r3
 800cec0:	d308      	bcc.n	800ced4 <memmove+0x1e>
 800cec2:	2300      	movs	r3, #0
 800cec4:	429a      	cmp	r2, r3
 800cec6:	d007      	beq.n	800ced8 <memmove+0x22>
 800cec8:	5ccc      	ldrb	r4, [r1, r3]
 800ceca:	54c4      	strb	r4, [r0, r3]
 800cecc:	3301      	adds	r3, #1
 800cece:	e7f9      	b.n	800cec4 <memmove+0xe>
 800ced0:	5c8b      	ldrb	r3, [r1, r2]
 800ced2:	5483      	strb	r3, [r0, r2]
 800ced4:	3a01      	subs	r2, #1
 800ced6:	d2fb      	bcs.n	800ced0 <memmove+0x1a>
 800ced8:	bd10      	pop	{r4, pc}
	...

0800cedc <_sbrk_r>:
 800cedc:	2300      	movs	r3, #0
 800cede:	b570      	push	{r4, r5, r6, lr}
 800cee0:	4d06      	ldr	r5, [pc, #24]	@ (800cefc <_sbrk_r+0x20>)
 800cee2:	0004      	movs	r4, r0
 800cee4:	0008      	movs	r0, r1
 800cee6:	602b      	str	r3, [r5, #0]
 800cee8:	f7f7 f90c 	bl	8004104 <_sbrk>
 800ceec:	1c43      	adds	r3, r0, #1
 800ceee:	d103      	bne.n	800cef8 <_sbrk_r+0x1c>
 800cef0:	682b      	ldr	r3, [r5, #0]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d000      	beq.n	800cef8 <_sbrk_r+0x1c>
 800cef6:	6023      	str	r3, [r4, #0]
 800cef8:	bd70      	pop	{r4, r5, r6, pc}
 800cefa:	46c0      	nop			@ (mov r8, r8)
 800cefc:	20001968 	.word	0x20001968

0800cf00 <__assert_func>:
 800cf00:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800cf02:	0014      	movs	r4, r2
 800cf04:	001a      	movs	r2, r3
 800cf06:	4b09      	ldr	r3, [pc, #36]	@ (800cf2c <__assert_func+0x2c>)
 800cf08:	0005      	movs	r5, r0
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	000e      	movs	r6, r1
 800cf0e:	68d8      	ldr	r0, [r3, #12]
 800cf10:	4b07      	ldr	r3, [pc, #28]	@ (800cf30 <__assert_func+0x30>)
 800cf12:	2c00      	cmp	r4, #0
 800cf14:	d101      	bne.n	800cf1a <__assert_func+0x1a>
 800cf16:	4b07      	ldr	r3, [pc, #28]	@ (800cf34 <__assert_func+0x34>)
 800cf18:	001c      	movs	r4, r3
 800cf1a:	4907      	ldr	r1, [pc, #28]	@ (800cf38 <__assert_func+0x38>)
 800cf1c:	9301      	str	r3, [sp, #4]
 800cf1e:	9402      	str	r4, [sp, #8]
 800cf20:	002b      	movs	r3, r5
 800cf22:	9600      	str	r6, [sp, #0]
 800cf24:	f000 f886 	bl	800d034 <fiprintf>
 800cf28:	f000 f894 	bl	800d054 <abort>
 800cf2c:	20000020 	.word	0x20000020
 800cf30:	0800db89 	.word	0x0800db89
 800cf34:	0800dbc4 	.word	0x0800dbc4
 800cf38:	0800db96 	.word	0x0800db96

0800cf3c <_calloc_r>:
 800cf3c:	b570      	push	{r4, r5, r6, lr}
 800cf3e:	0c0b      	lsrs	r3, r1, #16
 800cf40:	0c15      	lsrs	r5, r2, #16
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d11e      	bne.n	800cf84 <_calloc_r+0x48>
 800cf46:	2d00      	cmp	r5, #0
 800cf48:	d10c      	bne.n	800cf64 <_calloc_r+0x28>
 800cf4a:	b289      	uxth	r1, r1
 800cf4c:	b294      	uxth	r4, r2
 800cf4e:	434c      	muls	r4, r1
 800cf50:	0021      	movs	r1, r4
 800cf52:	f7ff f975 	bl	800c240 <_malloc_r>
 800cf56:	1e05      	subs	r5, r0, #0
 800cf58:	d01b      	beq.n	800cf92 <_calloc_r+0x56>
 800cf5a:	0022      	movs	r2, r4
 800cf5c:	2100      	movs	r1, #0
 800cf5e:	f7fe f9e9 	bl	800b334 <memset>
 800cf62:	e016      	b.n	800cf92 <_calloc_r+0x56>
 800cf64:	1c2b      	adds	r3, r5, #0
 800cf66:	1c0c      	adds	r4, r1, #0
 800cf68:	b289      	uxth	r1, r1
 800cf6a:	b292      	uxth	r2, r2
 800cf6c:	434a      	muls	r2, r1
 800cf6e:	b29b      	uxth	r3, r3
 800cf70:	b2a1      	uxth	r1, r4
 800cf72:	4359      	muls	r1, r3
 800cf74:	0c14      	lsrs	r4, r2, #16
 800cf76:	190c      	adds	r4, r1, r4
 800cf78:	0c23      	lsrs	r3, r4, #16
 800cf7a:	d107      	bne.n	800cf8c <_calloc_r+0x50>
 800cf7c:	0424      	lsls	r4, r4, #16
 800cf7e:	b292      	uxth	r2, r2
 800cf80:	4314      	orrs	r4, r2
 800cf82:	e7e5      	b.n	800cf50 <_calloc_r+0x14>
 800cf84:	2d00      	cmp	r5, #0
 800cf86:	d101      	bne.n	800cf8c <_calloc_r+0x50>
 800cf88:	1c14      	adds	r4, r2, #0
 800cf8a:	e7ed      	b.n	800cf68 <_calloc_r+0x2c>
 800cf8c:	230c      	movs	r3, #12
 800cf8e:	2500      	movs	r5, #0
 800cf90:	6003      	str	r3, [r0, #0]
 800cf92:	0028      	movs	r0, r5
 800cf94:	bd70      	pop	{r4, r5, r6, pc}

0800cf96 <__ascii_mbtowc>:
 800cf96:	b082      	sub	sp, #8
 800cf98:	2900      	cmp	r1, #0
 800cf9a:	d100      	bne.n	800cf9e <__ascii_mbtowc+0x8>
 800cf9c:	a901      	add	r1, sp, #4
 800cf9e:	1e10      	subs	r0, r2, #0
 800cfa0:	d006      	beq.n	800cfb0 <__ascii_mbtowc+0x1a>
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d006      	beq.n	800cfb4 <__ascii_mbtowc+0x1e>
 800cfa6:	7813      	ldrb	r3, [r2, #0]
 800cfa8:	600b      	str	r3, [r1, #0]
 800cfaa:	7810      	ldrb	r0, [r2, #0]
 800cfac:	1e43      	subs	r3, r0, #1
 800cfae:	4198      	sbcs	r0, r3
 800cfb0:	b002      	add	sp, #8
 800cfb2:	4770      	bx	lr
 800cfb4:	2002      	movs	r0, #2
 800cfb6:	4240      	negs	r0, r0
 800cfb8:	e7fa      	b.n	800cfb0 <__ascii_mbtowc+0x1a>

0800cfba <_realloc_r>:
 800cfba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cfbc:	0006      	movs	r6, r0
 800cfbe:	000c      	movs	r4, r1
 800cfc0:	0015      	movs	r5, r2
 800cfc2:	2900      	cmp	r1, #0
 800cfc4:	d105      	bne.n	800cfd2 <_realloc_r+0x18>
 800cfc6:	0011      	movs	r1, r2
 800cfc8:	f7ff f93a 	bl	800c240 <_malloc_r>
 800cfcc:	0004      	movs	r4, r0
 800cfce:	0020      	movs	r0, r4
 800cfd0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cfd2:	2a00      	cmp	r2, #0
 800cfd4:	d103      	bne.n	800cfde <_realloc_r+0x24>
 800cfd6:	f7ff f8bd 	bl	800c154 <_free_r>
 800cfda:	002c      	movs	r4, r5
 800cfdc:	e7f7      	b.n	800cfce <_realloc_r+0x14>
 800cfde:	f000 f840 	bl	800d062 <_malloc_usable_size_r>
 800cfe2:	0007      	movs	r7, r0
 800cfe4:	4285      	cmp	r5, r0
 800cfe6:	d802      	bhi.n	800cfee <_realloc_r+0x34>
 800cfe8:	0843      	lsrs	r3, r0, #1
 800cfea:	42ab      	cmp	r3, r5
 800cfec:	d3ef      	bcc.n	800cfce <_realloc_r+0x14>
 800cfee:	0029      	movs	r1, r5
 800cff0:	0030      	movs	r0, r6
 800cff2:	f7ff f925 	bl	800c240 <_malloc_r>
 800cff6:	9001      	str	r0, [sp, #4]
 800cff8:	2800      	cmp	r0, #0
 800cffa:	d101      	bne.n	800d000 <_realloc_r+0x46>
 800cffc:	9c01      	ldr	r4, [sp, #4]
 800cffe:	e7e6      	b.n	800cfce <_realloc_r+0x14>
 800d000:	002a      	movs	r2, r5
 800d002:	42bd      	cmp	r5, r7
 800d004:	d900      	bls.n	800d008 <_realloc_r+0x4e>
 800d006:	003a      	movs	r2, r7
 800d008:	0021      	movs	r1, r4
 800d00a:	9801      	ldr	r0, [sp, #4]
 800d00c:	f7fe fa24 	bl	800b458 <memcpy>
 800d010:	0021      	movs	r1, r4
 800d012:	0030      	movs	r0, r6
 800d014:	f7ff f89e 	bl	800c154 <_free_r>
 800d018:	e7f0      	b.n	800cffc <_realloc_r+0x42>

0800d01a <__ascii_wctomb>:
 800d01a:	0003      	movs	r3, r0
 800d01c:	1e08      	subs	r0, r1, #0
 800d01e:	d005      	beq.n	800d02c <__ascii_wctomb+0x12>
 800d020:	2aff      	cmp	r2, #255	@ 0xff
 800d022:	d904      	bls.n	800d02e <__ascii_wctomb+0x14>
 800d024:	228a      	movs	r2, #138	@ 0x8a
 800d026:	2001      	movs	r0, #1
 800d028:	601a      	str	r2, [r3, #0]
 800d02a:	4240      	negs	r0, r0
 800d02c:	4770      	bx	lr
 800d02e:	2001      	movs	r0, #1
 800d030:	700a      	strb	r2, [r1, #0]
 800d032:	e7fb      	b.n	800d02c <__ascii_wctomb+0x12>

0800d034 <fiprintf>:
 800d034:	b40e      	push	{r1, r2, r3}
 800d036:	b517      	push	{r0, r1, r2, r4, lr}
 800d038:	4c05      	ldr	r4, [pc, #20]	@ (800d050 <fiprintf+0x1c>)
 800d03a:	ab05      	add	r3, sp, #20
 800d03c:	cb04      	ldmia	r3!, {r2}
 800d03e:	0001      	movs	r1, r0
 800d040:	6820      	ldr	r0, [r4, #0]
 800d042:	9301      	str	r3, [sp, #4]
 800d044:	f000 f83c 	bl	800d0c0 <_vfiprintf_r>
 800d048:	bc1e      	pop	{r1, r2, r3, r4}
 800d04a:	bc08      	pop	{r3}
 800d04c:	b003      	add	sp, #12
 800d04e:	4718      	bx	r3
 800d050:	20000020 	.word	0x20000020

0800d054 <abort>:
 800d054:	2006      	movs	r0, #6
 800d056:	b510      	push	{r4, lr}
 800d058:	f000 fa18 	bl	800d48c <raise>
 800d05c:	2001      	movs	r0, #1
 800d05e:	f7f6 ffdf 	bl	8004020 <_exit>

0800d062 <_malloc_usable_size_r>:
 800d062:	1f0b      	subs	r3, r1, #4
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	1f18      	subs	r0, r3, #4
 800d068:	2b00      	cmp	r3, #0
 800d06a:	da01      	bge.n	800d070 <_malloc_usable_size_r+0xe>
 800d06c:	580b      	ldr	r3, [r1, r0]
 800d06e:	18c0      	adds	r0, r0, r3
 800d070:	4770      	bx	lr

0800d072 <__sfputc_r>:
 800d072:	6893      	ldr	r3, [r2, #8]
 800d074:	b510      	push	{r4, lr}
 800d076:	3b01      	subs	r3, #1
 800d078:	6093      	str	r3, [r2, #8]
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	da04      	bge.n	800d088 <__sfputc_r+0x16>
 800d07e:	6994      	ldr	r4, [r2, #24]
 800d080:	42a3      	cmp	r3, r4
 800d082:	db07      	blt.n	800d094 <__sfputc_r+0x22>
 800d084:	290a      	cmp	r1, #10
 800d086:	d005      	beq.n	800d094 <__sfputc_r+0x22>
 800d088:	6813      	ldr	r3, [r2, #0]
 800d08a:	1c58      	adds	r0, r3, #1
 800d08c:	6010      	str	r0, [r2, #0]
 800d08e:	7019      	strb	r1, [r3, #0]
 800d090:	0008      	movs	r0, r1
 800d092:	bd10      	pop	{r4, pc}
 800d094:	f000 f930 	bl	800d2f8 <__swbuf_r>
 800d098:	0001      	movs	r1, r0
 800d09a:	e7f9      	b.n	800d090 <__sfputc_r+0x1e>

0800d09c <__sfputs_r>:
 800d09c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d09e:	0006      	movs	r6, r0
 800d0a0:	000f      	movs	r7, r1
 800d0a2:	0014      	movs	r4, r2
 800d0a4:	18d5      	adds	r5, r2, r3
 800d0a6:	42ac      	cmp	r4, r5
 800d0a8:	d101      	bne.n	800d0ae <__sfputs_r+0x12>
 800d0aa:	2000      	movs	r0, #0
 800d0ac:	e007      	b.n	800d0be <__sfputs_r+0x22>
 800d0ae:	7821      	ldrb	r1, [r4, #0]
 800d0b0:	003a      	movs	r2, r7
 800d0b2:	0030      	movs	r0, r6
 800d0b4:	f7ff ffdd 	bl	800d072 <__sfputc_r>
 800d0b8:	3401      	adds	r4, #1
 800d0ba:	1c43      	adds	r3, r0, #1
 800d0bc:	d1f3      	bne.n	800d0a6 <__sfputs_r+0xa>
 800d0be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d0c0 <_vfiprintf_r>:
 800d0c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d0c2:	b0a1      	sub	sp, #132	@ 0x84
 800d0c4:	000f      	movs	r7, r1
 800d0c6:	0015      	movs	r5, r2
 800d0c8:	001e      	movs	r6, r3
 800d0ca:	9003      	str	r0, [sp, #12]
 800d0cc:	2800      	cmp	r0, #0
 800d0ce:	d004      	beq.n	800d0da <_vfiprintf_r+0x1a>
 800d0d0:	6a03      	ldr	r3, [r0, #32]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d101      	bne.n	800d0da <_vfiprintf_r+0x1a>
 800d0d6:	f7fe f873 	bl	800b1c0 <__sinit>
 800d0da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d0dc:	07db      	lsls	r3, r3, #31
 800d0de:	d405      	bmi.n	800d0ec <_vfiprintf_r+0x2c>
 800d0e0:	89bb      	ldrh	r3, [r7, #12]
 800d0e2:	059b      	lsls	r3, r3, #22
 800d0e4:	d402      	bmi.n	800d0ec <_vfiprintf_r+0x2c>
 800d0e6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d0e8:	f7fe f9a9 	bl	800b43e <__retarget_lock_acquire_recursive>
 800d0ec:	89bb      	ldrh	r3, [r7, #12]
 800d0ee:	071b      	lsls	r3, r3, #28
 800d0f0:	d502      	bpl.n	800d0f8 <_vfiprintf_r+0x38>
 800d0f2:	693b      	ldr	r3, [r7, #16]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d113      	bne.n	800d120 <_vfiprintf_r+0x60>
 800d0f8:	0039      	movs	r1, r7
 800d0fa:	9803      	ldr	r0, [sp, #12]
 800d0fc:	f000 f93e 	bl	800d37c <__swsetup_r>
 800d100:	2800      	cmp	r0, #0
 800d102:	d00d      	beq.n	800d120 <_vfiprintf_r+0x60>
 800d104:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d106:	07db      	lsls	r3, r3, #31
 800d108:	d503      	bpl.n	800d112 <_vfiprintf_r+0x52>
 800d10a:	2001      	movs	r0, #1
 800d10c:	4240      	negs	r0, r0
 800d10e:	b021      	add	sp, #132	@ 0x84
 800d110:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d112:	89bb      	ldrh	r3, [r7, #12]
 800d114:	059b      	lsls	r3, r3, #22
 800d116:	d4f8      	bmi.n	800d10a <_vfiprintf_r+0x4a>
 800d118:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d11a:	f7fe f991 	bl	800b440 <__retarget_lock_release_recursive>
 800d11e:	e7f4      	b.n	800d10a <_vfiprintf_r+0x4a>
 800d120:	2300      	movs	r3, #0
 800d122:	ac08      	add	r4, sp, #32
 800d124:	6163      	str	r3, [r4, #20]
 800d126:	3320      	adds	r3, #32
 800d128:	7663      	strb	r3, [r4, #25]
 800d12a:	3310      	adds	r3, #16
 800d12c:	76a3      	strb	r3, [r4, #26]
 800d12e:	9607      	str	r6, [sp, #28]
 800d130:	002e      	movs	r6, r5
 800d132:	7833      	ldrb	r3, [r6, #0]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d001      	beq.n	800d13c <_vfiprintf_r+0x7c>
 800d138:	2b25      	cmp	r3, #37	@ 0x25
 800d13a:	d148      	bne.n	800d1ce <_vfiprintf_r+0x10e>
 800d13c:	1b73      	subs	r3, r6, r5
 800d13e:	9305      	str	r3, [sp, #20]
 800d140:	42ae      	cmp	r6, r5
 800d142:	d00b      	beq.n	800d15c <_vfiprintf_r+0x9c>
 800d144:	002a      	movs	r2, r5
 800d146:	0039      	movs	r1, r7
 800d148:	9803      	ldr	r0, [sp, #12]
 800d14a:	f7ff ffa7 	bl	800d09c <__sfputs_r>
 800d14e:	3001      	adds	r0, #1
 800d150:	d100      	bne.n	800d154 <_vfiprintf_r+0x94>
 800d152:	e0ae      	b.n	800d2b2 <_vfiprintf_r+0x1f2>
 800d154:	6963      	ldr	r3, [r4, #20]
 800d156:	9a05      	ldr	r2, [sp, #20]
 800d158:	189b      	adds	r3, r3, r2
 800d15a:	6163      	str	r3, [r4, #20]
 800d15c:	7833      	ldrb	r3, [r6, #0]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d100      	bne.n	800d164 <_vfiprintf_r+0xa4>
 800d162:	e0a6      	b.n	800d2b2 <_vfiprintf_r+0x1f2>
 800d164:	2201      	movs	r2, #1
 800d166:	2300      	movs	r3, #0
 800d168:	4252      	negs	r2, r2
 800d16a:	6062      	str	r2, [r4, #4]
 800d16c:	a904      	add	r1, sp, #16
 800d16e:	3254      	adds	r2, #84	@ 0x54
 800d170:	1852      	adds	r2, r2, r1
 800d172:	1c75      	adds	r5, r6, #1
 800d174:	6023      	str	r3, [r4, #0]
 800d176:	60e3      	str	r3, [r4, #12]
 800d178:	60a3      	str	r3, [r4, #8]
 800d17a:	7013      	strb	r3, [r2, #0]
 800d17c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d17e:	4b59      	ldr	r3, [pc, #356]	@ (800d2e4 <_vfiprintf_r+0x224>)
 800d180:	2205      	movs	r2, #5
 800d182:	0018      	movs	r0, r3
 800d184:	7829      	ldrb	r1, [r5, #0]
 800d186:	9305      	str	r3, [sp, #20]
 800d188:	f7fe f95b 	bl	800b442 <memchr>
 800d18c:	1c6e      	adds	r6, r5, #1
 800d18e:	2800      	cmp	r0, #0
 800d190:	d11f      	bne.n	800d1d2 <_vfiprintf_r+0x112>
 800d192:	6822      	ldr	r2, [r4, #0]
 800d194:	06d3      	lsls	r3, r2, #27
 800d196:	d504      	bpl.n	800d1a2 <_vfiprintf_r+0xe2>
 800d198:	2353      	movs	r3, #83	@ 0x53
 800d19a:	a904      	add	r1, sp, #16
 800d19c:	185b      	adds	r3, r3, r1
 800d19e:	2120      	movs	r1, #32
 800d1a0:	7019      	strb	r1, [r3, #0]
 800d1a2:	0713      	lsls	r3, r2, #28
 800d1a4:	d504      	bpl.n	800d1b0 <_vfiprintf_r+0xf0>
 800d1a6:	2353      	movs	r3, #83	@ 0x53
 800d1a8:	a904      	add	r1, sp, #16
 800d1aa:	185b      	adds	r3, r3, r1
 800d1ac:	212b      	movs	r1, #43	@ 0x2b
 800d1ae:	7019      	strb	r1, [r3, #0]
 800d1b0:	782b      	ldrb	r3, [r5, #0]
 800d1b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1b4:	d016      	beq.n	800d1e4 <_vfiprintf_r+0x124>
 800d1b6:	002e      	movs	r6, r5
 800d1b8:	2100      	movs	r1, #0
 800d1ba:	200a      	movs	r0, #10
 800d1bc:	68e3      	ldr	r3, [r4, #12]
 800d1be:	7832      	ldrb	r2, [r6, #0]
 800d1c0:	1c75      	adds	r5, r6, #1
 800d1c2:	3a30      	subs	r2, #48	@ 0x30
 800d1c4:	2a09      	cmp	r2, #9
 800d1c6:	d950      	bls.n	800d26a <_vfiprintf_r+0x1aa>
 800d1c8:	2900      	cmp	r1, #0
 800d1ca:	d111      	bne.n	800d1f0 <_vfiprintf_r+0x130>
 800d1cc:	e017      	b.n	800d1fe <_vfiprintf_r+0x13e>
 800d1ce:	3601      	adds	r6, #1
 800d1d0:	e7af      	b.n	800d132 <_vfiprintf_r+0x72>
 800d1d2:	9b05      	ldr	r3, [sp, #20]
 800d1d4:	6822      	ldr	r2, [r4, #0]
 800d1d6:	1ac0      	subs	r0, r0, r3
 800d1d8:	2301      	movs	r3, #1
 800d1da:	4083      	lsls	r3, r0
 800d1dc:	4313      	orrs	r3, r2
 800d1de:	0035      	movs	r5, r6
 800d1e0:	6023      	str	r3, [r4, #0]
 800d1e2:	e7cc      	b.n	800d17e <_vfiprintf_r+0xbe>
 800d1e4:	9b07      	ldr	r3, [sp, #28]
 800d1e6:	1d19      	adds	r1, r3, #4
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	9107      	str	r1, [sp, #28]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	db01      	blt.n	800d1f4 <_vfiprintf_r+0x134>
 800d1f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d1f2:	e004      	b.n	800d1fe <_vfiprintf_r+0x13e>
 800d1f4:	425b      	negs	r3, r3
 800d1f6:	60e3      	str	r3, [r4, #12]
 800d1f8:	2302      	movs	r3, #2
 800d1fa:	4313      	orrs	r3, r2
 800d1fc:	6023      	str	r3, [r4, #0]
 800d1fe:	7833      	ldrb	r3, [r6, #0]
 800d200:	2b2e      	cmp	r3, #46	@ 0x2e
 800d202:	d10c      	bne.n	800d21e <_vfiprintf_r+0x15e>
 800d204:	7873      	ldrb	r3, [r6, #1]
 800d206:	2b2a      	cmp	r3, #42	@ 0x2a
 800d208:	d134      	bne.n	800d274 <_vfiprintf_r+0x1b4>
 800d20a:	9b07      	ldr	r3, [sp, #28]
 800d20c:	3602      	adds	r6, #2
 800d20e:	1d1a      	adds	r2, r3, #4
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	9207      	str	r2, [sp, #28]
 800d214:	2b00      	cmp	r3, #0
 800d216:	da01      	bge.n	800d21c <_vfiprintf_r+0x15c>
 800d218:	2301      	movs	r3, #1
 800d21a:	425b      	negs	r3, r3
 800d21c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d21e:	4d32      	ldr	r5, [pc, #200]	@ (800d2e8 <_vfiprintf_r+0x228>)
 800d220:	2203      	movs	r2, #3
 800d222:	0028      	movs	r0, r5
 800d224:	7831      	ldrb	r1, [r6, #0]
 800d226:	f7fe f90c 	bl	800b442 <memchr>
 800d22a:	2800      	cmp	r0, #0
 800d22c:	d006      	beq.n	800d23c <_vfiprintf_r+0x17c>
 800d22e:	2340      	movs	r3, #64	@ 0x40
 800d230:	1b40      	subs	r0, r0, r5
 800d232:	4083      	lsls	r3, r0
 800d234:	6822      	ldr	r2, [r4, #0]
 800d236:	3601      	adds	r6, #1
 800d238:	4313      	orrs	r3, r2
 800d23a:	6023      	str	r3, [r4, #0]
 800d23c:	7831      	ldrb	r1, [r6, #0]
 800d23e:	2206      	movs	r2, #6
 800d240:	482a      	ldr	r0, [pc, #168]	@ (800d2ec <_vfiprintf_r+0x22c>)
 800d242:	1c75      	adds	r5, r6, #1
 800d244:	7621      	strb	r1, [r4, #24]
 800d246:	f7fe f8fc 	bl	800b442 <memchr>
 800d24a:	2800      	cmp	r0, #0
 800d24c:	d040      	beq.n	800d2d0 <_vfiprintf_r+0x210>
 800d24e:	4b28      	ldr	r3, [pc, #160]	@ (800d2f0 <_vfiprintf_r+0x230>)
 800d250:	2b00      	cmp	r3, #0
 800d252:	d122      	bne.n	800d29a <_vfiprintf_r+0x1da>
 800d254:	2207      	movs	r2, #7
 800d256:	9b07      	ldr	r3, [sp, #28]
 800d258:	3307      	adds	r3, #7
 800d25a:	4393      	bics	r3, r2
 800d25c:	3308      	adds	r3, #8
 800d25e:	9307      	str	r3, [sp, #28]
 800d260:	6963      	ldr	r3, [r4, #20]
 800d262:	9a04      	ldr	r2, [sp, #16]
 800d264:	189b      	adds	r3, r3, r2
 800d266:	6163      	str	r3, [r4, #20]
 800d268:	e762      	b.n	800d130 <_vfiprintf_r+0x70>
 800d26a:	4343      	muls	r3, r0
 800d26c:	002e      	movs	r6, r5
 800d26e:	2101      	movs	r1, #1
 800d270:	189b      	adds	r3, r3, r2
 800d272:	e7a4      	b.n	800d1be <_vfiprintf_r+0xfe>
 800d274:	2300      	movs	r3, #0
 800d276:	200a      	movs	r0, #10
 800d278:	0019      	movs	r1, r3
 800d27a:	3601      	adds	r6, #1
 800d27c:	6063      	str	r3, [r4, #4]
 800d27e:	7832      	ldrb	r2, [r6, #0]
 800d280:	1c75      	adds	r5, r6, #1
 800d282:	3a30      	subs	r2, #48	@ 0x30
 800d284:	2a09      	cmp	r2, #9
 800d286:	d903      	bls.n	800d290 <_vfiprintf_r+0x1d0>
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d0c8      	beq.n	800d21e <_vfiprintf_r+0x15e>
 800d28c:	9109      	str	r1, [sp, #36]	@ 0x24
 800d28e:	e7c6      	b.n	800d21e <_vfiprintf_r+0x15e>
 800d290:	4341      	muls	r1, r0
 800d292:	002e      	movs	r6, r5
 800d294:	2301      	movs	r3, #1
 800d296:	1889      	adds	r1, r1, r2
 800d298:	e7f1      	b.n	800d27e <_vfiprintf_r+0x1be>
 800d29a:	aa07      	add	r2, sp, #28
 800d29c:	9200      	str	r2, [sp, #0]
 800d29e:	0021      	movs	r1, r4
 800d2a0:	003a      	movs	r2, r7
 800d2a2:	4b14      	ldr	r3, [pc, #80]	@ (800d2f4 <_vfiprintf_r+0x234>)
 800d2a4:	9803      	ldr	r0, [sp, #12]
 800d2a6:	f7fd fb41 	bl	800a92c <_printf_float>
 800d2aa:	9004      	str	r0, [sp, #16]
 800d2ac:	9b04      	ldr	r3, [sp, #16]
 800d2ae:	3301      	adds	r3, #1
 800d2b0:	d1d6      	bne.n	800d260 <_vfiprintf_r+0x1a0>
 800d2b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d2b4:	07db      	lsls	r3, r3, #31
 800d2b6:	d405      	bmi.n	800d2c4 <_vfiprintf_r+0x204>
 800d2b8:	89bb      	ldrh	r3, [r7, #12]
 800d2ba:	059b      	lsls	r3, r3, #22
 800d2bc:	d402      	bmi.n	800d2c4 <_vfiprintf_r+0x204>
 800d2be:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d2c0:	f7fe f8be 	bl	800b440 <__retarget_lock_release_recursive>
 800d2c4:	89bb      	ldrh	r3, [r7, #12]
 800d2c6:	065b      	lsls	r3, r3, #25
 800d2c8:	d500      	bpl.n	800d2cc <_vfiprintf_r+0x20c>
 800d2ca:	e71e      	b.n	800d10a <_vfiprintf_r+0x4a>
 800d2cc:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d2ce:	e71e      	b.n	800d10e <_vfiprintf_r+0x4e>
 800d2d0:	aa07      	add	r2, sp, #28
 800d2d2:	9200      	str	r2, [sp, #0]
 800d2d4:	0021      	movs	r1, r4
 800d2d6:	003a      	movs	r2, r7
 800d2d8:	4b06      	ldr	r3, [pc, #24]	@ (800d2f4 <_vfiprintf_r+0x234>)
 800d2da:	9803      	ldr	r0, [sp, #12]
 800d2dc:	f7fd fdd4 	bl	800ae88 <_printf_i>
 800d2e0:	e7e3      	b.n	800d2aa <_vfiprintf_r+0x1ea>
 800d2e2:	46c0      	nop			@ (mov r8, r8)
 800d2e4:	0800db6e 	.word	0x0800db6e
 800d2e8:	0800db74 	.word	0x0800db74
 800d2ec:	0800db78 	.word	0x0800db78
 800d2f0:	0800a92d 	.word	0x0800a92d
 800d2f4:	0800d09d 	.word	0x0800d09d

0800d2f8 <__swbuf_r>:
 800d2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2fa:	0006      	movs	r6, r0
 800d2fc:	000d      	movs	r5, r1
 800d2fe:	0014      	movs	r4, r2
 800d300:	2800      	cmp	r0, #0
 800d302:	d004      	beq.n	800d30e <__swbuf_r+0x16>
 800d304:	6a03      	ldr	r3, [r0, #32]
 800d306:	2b00      	cmp	r3, #0
 800d308:	d101      	bne.n	800d30e <__swbuf_r+0x16>
 800d30a:	f7fd ff59 	bl	800b1c0 <__sinit>
 800d30e:	69a3      	ldr	r3, [r4, #24]
 800d310:	60a3      	str	r3, [r4, #8]
 800d312:	89a3      	ldrh	r3, [r4, #12]
 800d314:	071b      	lsls	r3, r3, #28
 800d316:	d502      	bpl.n	800d31e <__swbuf_r+0x26>
 800d318:	6923      	ldr	r3, [r4, #16]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d109      	bne.n	800d332 <__swbuf_r+0x3a>
 800d31e:	0021      	movs	r1, r4
 800d320:	0030      	movs	r0, r6
 800d322:	f000 f82b 	bl	800d37c <__swsetup_r>
 800d326:	2800      	cmp	r0, #0
 800d328:	d003      	beq.n	800d332 <__swbuf_r+0x3a>
 800d32a:	2501      	movs	r5, #1
 800d32c:	426d      	negs	r5, r5
 800d32e:	0028      	movs	r0, r5
 800d330:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d332:	6923      	ldr	r3, [r4, #16]
 800d334:	6820      	ldr	r0, [r4, #0]
 800d336:	b2ef      	uxtb	r7, r5
 800d338:	1ac0      	subs	r0, r0, r3
 800d33a:	6963      	ldr	r3, [r4, #20]
 800d33c:	b2ed      	uxtb	r5, r5
 800d33e:	4283      	cmp	r3, r0
 800d340:	dc05      	bgt.n	800d34e <__swbuf_r+0x56>
 800d342:	0021      	movs	r1, r4
 800d344:	0030      	movs	r0, r6
 800d346:	f7ff fd8b 	bl	800ce60 <_fflush_r>
 800d34a:	2800      	cmp	r0, #0
 800d34c:	d1ed      	bne.n	800d32a <__swbuf_r+0x32>
 800d34e:	68a3      	ldr	r3, [r4, #8]
 800d350:	3001      	adds	r0, #1
 800d352:	3b01      	subs	r3, #1
 800d354:	60a3      	str	r3, [r4, #8]
 800d356:	6823      	ldr	r3, [r4, #0]
 800d358:	1c5a      	adds	r2, r3, #1
 800d35a:	6022      	str	r2, [r4, #0]
 800d35c:	701f      	strb	r7, [r3, #0]
 800d35e:	6963      	ldr	r3, [r4, #20]
 800d360:	4283      	cmp	r3, r0
 800d362:	d004      	beq.n	800d36e <__swbuf_r+0x76>
 800d364:	89a3      	ldrh	r3, [r4, #12]
 800d366:	07db      	lsls	r3, r3, #31
 800d368:	d5e1      	bpl.n	800d32e <__swbuf_r+0x36>
 800d36a:	2d0a      	cmp	r5, #10
 800d36c:	d1df      	bne.n	800d32e <__swbuf_r+0x36>
 800d36e:	0021      	movs	r1, r4
 800d370:	0030      	movs	r0, r6
 800d372:	f7ff fd75 	bl	800ce60 <_fflush_r>
 800d376:	2800      	cmp	r0, #0
 800d378:	d0d9      	beq.n	800d32e <__swbuf_r+0x36>
 800d37a:	e7d6      	b.n	800d32a <__swbuf_r+0x32>

0800d37c <__swsetup_r>:
 800d37c:	4b2d      	ldr	r3, [pc, #180]	@ (800d434 <__swsetup_r+0xb8>)
 800d37e:	b570      	push	{r4, r5, r6, lr}
 800d380:	0005      	movs	r5, r0
 800d382:	6818      	ldr	r0, [r3, #0]
 800d384:	000c      	movs	r4, r1
 800d386:	2800      	cmp	r0, #0
 800d388:	d004      	beq.n	800d394 <__swsetup_r+0x18>
 800d38a:	6a03      	ldr	r3, [r0, #32]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d101      	bne.n	800d394 <__swsetup_r+0x18>
 800d390:	f7fd ff16 	bl	800b1c0 <__sinit>
 800d394:	220c      	movs	r2, #12
 800d396:	5ea3      	ldrsh	r3, [r4, r2]
 800d398:	071a      	lsls	r2, r3, #28
 800d39a:	d423      	bmi.n	800d3e4 <__swsetup_r+0x68>
 800d39c:	06da      	lsls	r2, r3, #27
 800d39e:	d407      	bmi.n	800d3b0 <__swsetup_r+0x34>
 800d3a0:	2209      	movs	r2, #9
 800d3a2:	602a      	str	r2, [r5, #0]
 800d3a4:	2240      	movs	r2, #64	@ 0x40
 800d3a6:	2001      	movs	r0, #1
 800d3a8:	4313      	orrs	r3, r2
 800d3aa:	81a3      	strh	r3, [r4, #12]
 800d3ac:	4240      	negs	r0, r0
 800d3ae:	e03a      	b.n	800d426 <__swsetup_r+0xaa>
 800d3b0:	075b      	lsls	r3, r3, #29
 800d3b2:	d513      	bpl.n	800d3dc <__swsetup_r+0x60>
 800d3b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d3b6:	2900      	cmp	r1, #0
 800d3b8:	d008      	beq.n	800d3cc <__swsetup_r+0x50>
 800d3ba:	0023      	movs	r3, r4
 800d3bc:	3344      	adds	r3, #68	@ 0x44
 800d3be:	4299      	cmp	r1, r3
 800d3c0:	d002      	beq.n	800d3c8 <__swsetup_r+0x4c>
 800d3c2:	0028      	movs	r0, r5
 800d3c4:	f7fe fec6 	bl	800c154 <_free_r>
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	6363      	str	r3, [r4, #52]	@ 0x34
 800d3cc:	2224      	movs	r2, #36	@ 0x24
 800d3ce:	89a3      	ldrh	r3, [r4, #12]
 800d3d0:	4393      	bics	r3, r2
 800d3d2:	81a3      	strh	r3, [r4, #12]
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	6063      	str	r3, [r4, #4]
 800d3d8:	6923      	ldr	r3, [r4, #16]
 800d3da:	6023      	str	r3, [r4, #0]
 800d3dc:	2308      	movs	r3, #8
 800d3de:	89a2      	ldrh	r2, [r4, #12]
 800d3e0:	4313      	orrs	r3, r2
 800d3e2:	81a3      	strh	r3, [r4, #12]
 800d3e4:	6923      	ldr	r3, [r4, #16]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d10b      	bne.n	800d402 <__swsetup_r+0x86>
 800d3ea:	21a0      	movs	r1, #160	@ 0xa0
 800d3ec:	2280      	movs	r2, #128	@ 0x80
 800d3ee:	89a3      	ldrh	r3, [r4, #12]
 800d3f0:	0089      	lsls	r1, r1, #2
 800d3f2:	0092      	lsls	r2, r2, #2
 800d3f4:	400b      	ands	r3, r1
 800d3f6:	4293      	cmp	r3, r2
 800d3f8:	d003      	beq.n	800d402 <__swsetup_r+0x86>
 800d3fa:	0021      	movs	r1, r4
 800d3fc:	0028      	movs	r0, r5
 800d3fe:	f000 f88f 	bl	800d520 <__smakebuf_r>
 800d402:	220c      	movs	r2, #12
 800d404:	5ea3      	ldrsh	r3, [r4, r2]
 800d406:	2101      	movs	r1, #1
 800d408:	001a      	movs	r2, r3
 800d40a:	400a      	ands	r2, r1
 800d40c:	420b      	tst	r3, r1
 800d40e:	d00b      	beq.n	800d428 <__swsetup_r+0xac>
 800d410:	2200      	movs	r2, #0
 800d412:	60a2      	str	r2, [r4, #8]
 800d414:	6962      	ldr	r2, [r4, #20]
 800d416:	4252      	negs	r2, r2
 800d418:	61a2      	str	r2, [r4, #24]
 800d41a:	2000      	movs	r0, #0
 800d41c:	6922      	ldr	r2, [r4, #16]
 800d41e:	4282      	cmp	r2, r0
 800d420:	d101      	bne.n	800d426 <__swsetup_r+0xaa>
 800d422:	061a      	lsls	r2, r3, #24
 800d424:	d4be      	bmi.n	800d3a4 <__swsetup_r+0x28>
 800d426:	bd70      	pop	{r4, r5, r6, pc}
 800d428:	0799      	lsls	r1, r3, #30
 800d42a:	d400      	bmi.n	800d42e <__swsetup_r+0xb2>
 800d42c:	6962      	ldr	r2, [r4, #20]
 800d42e:	60a2      	str	r2, [r4, #8]
 800d430:	e7f3      	b.n	800d41a <__swsetup_r+0x9e>
 800d432:	46c0      	nop			@ (mov r8, r8)
 800d434:	20000020 	.word	0x20000020

0800d438 <_raise_r>:
 800d438:	b570      	push	{r4, r5, r6, lr}
 800d43a:	0004      	movs	r4, r0
 800d43c:	000d      	movs	r5, r1
 800d43e:	291f      	cmp	r1, #31
 800d440:	d904      	bls.n	800d44c <_raise_r+0x14>
 800d442:	2316      	movs	r3, #22
 800d444:	6003      	str	r3, [r0, #0]
 800d446:	2001      	movs	r0, #1
 800d448:	4240      	negs	r0, r0
 800d44a:	bd70      	pop	{r4, r5, r6, pc}
 800d44c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d004      	beq.n	800d45c <_raise_r+0x24>
 800d452:	008a      	lsls	r2, r1, #2
 800d454:	189b      	adds	r3, r3, r2
 800d456:	681a      	ldr	r2, [r3, #0]
 800d458:	2a00      	cmp	r2, #0
 800d45a:	d108      	bne.n	800d46e <_raise_r+0x36>
 800d45c:	0020      	movs	r0, r4
 800d45e:	f000 f831 	bl	800d4c4 <_getpid_r>
 800d462:	002a      	movs	r2, r5
 800d464:	0001      	movs	r1, r0
 800d466:	0020      	movs	r0, r4
 800d468:	f000 f81a 	bl	800d4a0 <_kill_r>
 800d46c:	e7ed      	b.n	800d44a <_raise_r+0x12>
 800d46e:	2a01      	cmp	r2, #1
 800d470:	d009      	beq.n	800d486 <_raise_r+0x4e>
 800d472:	1c51      	adds	r1, r2, #1
 800d474:	d103      	bne.n	800d47e <_raise_r+0x46>
 800d476:	2316      	movs	r3, #22
 800d478:	6003      	str	r3, [r0, #0]
 800d47a:	2001      	movs	r0, #1
 800d47c:	e7e5      	b.n	800d44a <_raise_r+0x12>
 800d47e:	2100      	movs	r1, #0
 800d480:	0028      	movs	r0, r5
 800d482:	6019      	str	r1, [r3, #0]
 800d484:	4790      	blx	r2
 800d486:	2000      	movs	r0, #0
 800d488:	e7df      	b.n	800d44a <_raise_r+0x12>
	...

0800d48c <raise>:
 800d48c:	b510      	push	{r4, lr}
 800d48e:	4b03      	ldr	r3, [pc, #12]	@ (800d49c <raise+0x10>)
 800d490:	0001      	movs	r1, r0
 800d492:	6818      	ldr	r0, [r3, #0]
 800d494:	f7ff ffd0 	bl	800d438 <_raise_r>
 800d498:	bd10      	pop	{r4, pc}
 800d49a:	46c0      	nop			@ (mov r8, r8)
 800d49c:	20000020 	.word	0x20000020

0800d4a0 <_kill_r>:
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	b570      	push	{r4, r5, r6, lr}
 800d4a4:	4d06      	ldr	r5, [pc, #24]	@ (800d4c0 <_kill_r+0x20>)
 800d4a6:	0004      	movs	r4, r0
 800d4a8:	0008      	movs	r0, r1
 800d4aa:	0011      	movs	r1, r2
 800d4ac:	602b      	str	r3, [r5, #0]
 800d4ae:	f7f6 fda7 	bl	8004000 <_kill>
 800d4b2:	1c43      	adds	r3, r0, #1
 800d4b4:	d103      	bne.n	800d4be <_kill_r+0x1e>
 800d4b6:	682b      	ldr	r3, [r5, #0]
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d000      	beq.n	800d4be <_kill_r+0x1e>
 800d4bc:	6023      	str	r3, [r4, #0]
 800d4be:	bd70      	pop	{r4, r5, r6, pc}
 800d4c0:	20001968 	.word	0x20001968

0800d4c4 <_getpid_r>:
 800d4c4:	b510      	push	{r4, lr}
 800d4c6:	f7f6 fd95 	bl	8003ff4 <_getpid>
 800d4ca:	bd10      	pop	{r4, pc}

0800d4cc <__swhatbuf_r>:
 800d4cc:	b570      	push	{r4, r5, r6, lr}
 800d4ce:	000e      	movs	r6, r1
 800d4d0:	001d      	movs	r5, r3
 800d4d2:	230e      	movs	r3, #14
 800d4d4:	5ec9      	ldrsh	r1, [r1, r3]
 800d4d6:	0014      	movs	r4, r2
 800d4d8:	b096      	sub	sp, #88	@ 0x58
 800d4da:	2900      	cmp	r1, #0
 800d4dc:	da0c      	bge.n	800d4f8 <__swhatbuf_r+0x2c>
 800d4de:	89b2      	ldrh	r2, [r6, #12]
 800d4e0:	2380      	movs	r3, #128	@ 0x80
 800d4e2:	0011      	movs	r1, r2
 800d4e4:	4019      	ands	r1, r3
 800d4e6:	421a      	tst	r2, r3
 800d4e8:	d114      	bne.n	800d514 <__swhatbuf_r+0x48>
 800d4ea:	2380      	movs	r3, #128	@ 0x80
 800d4ec:	00db      	lsls	r3, r3, #3
 800d4ee:	2000      	movs	r0, #0
 800d4f0:	6029      	str	r1, [r5, #0]
 800d4f2:	6023      	str	r3, [r4, #0]
 800d4f4:	b016      	add	sp, #88	@ 0x58
 800d4f6:	bd70      	pop	{r4, r5, r6, pc}
 800d4f8:	466a      	mov	r2, sp
 800d4fa:	f000 f853 	bl	800d5a4 <_fstat_r>
 800d4fe:	2800      	cmp	r0, #0
 800d500:	dbed      	blt.n	800d4de <__swhatbuf_r+0x12>
 800d502:	23f0      	movs	r3, #240	@ 0xf0
 800d504:	9901      	ldr	r1, [sp, #4]
 800d506:	021b      	lsls	r3, r3, #8
 800d508:	4019      	ands	r1, r3
 800d50a:	4b04      	ldr	r3, [pc, #16]	@ (800d51c <__swhatbuf_r+0x50>)
 800d50c:	18c9      	adds	r1, r1, r3
 800d50e:	424b      	negs	r3, r1
 800d510:	4159      	adcs	r1, r3
 800d512:	e7ea      	b.n	800d4ea <__swhatbuf_r+0x1e>
 800d514:	2100      	movs	r1, #0
 800d516:	2340      	movs	r3, #64	@ 0x40
 800d518:	e7e9      	b.n	800d4ee <__swhatbuf_r+0x22>
 800d51a:	46c0      	nop			@ (mov r8, r8)
 800d51c:	ffffe000 	.word	0xffffe000

0800d520 <__smakebuf_r>:
 800d520:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d522:	2602      	movs	r6, #2
 800d524:	898b      	ldrh	r3, [r1, #12]
 800d526:	0005      	movs	r5, r0
 800d528:	000c      	movs	r4, r1
 800d52a:	b085      	sub	sp, #20
 800d52c:	4233      	tst	r3, r6
 800d52e:	d007      	beq.n	800d540 <__smakebuf_r+0x20>
 800d530:	0023      	movs	r3, r4
 800d532:	3347      	adds	r3, #71	@ 0x47
 800d534:	6023      	str	r3, [r4, #0]
 800d536:	6123      	str	r3, [r4, #16]
 800d538:	2301      	movs	r3, #1
 800d53a:	6163      	str	r3, [r4, #20]
 800d53c:	b005      	add	sp, #20
 800d53e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d540:	ab03      	add	r3, sp, #12
 800d542:	aa02      	add	r2, sp, #8
 800d544:	f7ff ffc2 	bl	800d4cc <__swhatbuf_r>
 800d548:	9f02      	ldr	r7, [sp, #8]
 800d54a:	9001      	str	r0, [sp, #4]
 800d54c:	0039      	movs	r1, r7
 800d54e:	0028      	movs	r0, r5
 800d550:	f7fe fe76 	bl	800c240 <_malloc_r>
 800d554:	2800      	cmp	r0, #0
 800d556:	d108      	bne.n	800d56a <__smakebuf_r+0x4a>
 800d558:	220c      	movs	r2, #12
 800d55a:	5ea3      	ldrsh	r3, [r4, r2]
 800d55c:	059a      	lsls	r2, r3, #22
 800d55e:	d4ed      	bmi.n	800d53c <__smakebuf_r+0x1c>
 800d560:	2203      	movs	r2, #3
 800d562:	4393      	bics	r3, r2
 800d564:	431e      	orrs	r6, r3
 800d566:	81a6      	strh	r6, [r4, #12]
 800d568:	e7e2      	b.n	800d530 <__smakebuf_r+0x10>
 800d56a:	2380      	movs	r3, #128	@ 0x80
 800d56c:	89a2      	ldrh	r2, [r4, #12]
 800d56e:	6020      	str	r0, [r4, #0]
 800d570:	4313      	orrs	r3, r2
 800d572:	81a3      	strh	r3, [r4, #12]
 800d574:	9b03      	ldr	r3, [sp, #12]
 800d576:	6120      	str	r0, [r4, #16]
 800d578:	6167      	str	r7, [r4, #20]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d00c      	beq.n	800d598 <__smakebuf_r+0x78>
 800d57e:	0028      	movs	r0, r5
 800d580:	230e      	movs	r3, #14
 800d582:	5ee1      	ldrsh	r1, [r4, r3]
 800d584:	f000 f820 	bl	800d5c8 <_isatty_r>
 800d588:	2800      	cmp	r0, #0
 800d58a:	d005      	beq.n	800d598 <__smakebuf_r+0x78>
 800d58c:	2303      	movs	r3, #3
 800d58e:	89a2      	ldrh	r2, [r4, #12]
 800d590:	439a      	bics	r2, r3
 800d592:	3b02      	subs	r3, #2
 800d594:	4313      	orrs	r3, r2
 800d596:	81a3      	strh	r3, [r4, #12]
 800d598:	89a3      	ldrh	r3, [r4, #12]
 800d59a:	9a01      	ldr	r2, [sp, #4]
 800d59c:	4313      	orrs	r3, r2
 800d59e:	81a3      	strh	r3, [r4, #12]
 800d5a0:	e7cc      	b.n	800d53c <__smakebuf_r+0x1c>
	...

0800d5a4 <_fstat_r>:
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	b570      	push	{r4, r5, r6, lr}
 800d5a8:	4d06      	ldr	r5, [pc, #24]	@ (800d5c4 <_fstat_r+0x20>)
 800d5aa:	0004      	movs	r4, r0
 800d5ac:	0008      	movs	r0, r1
 800d5ae:	0011      	movs	r1, r2
 800d5b0:	602b      	str	r3, [r5, #0]
 800d5b2:	f7f6 fd85 	bl	80040c0 <_fstat>
 800d5b6:	1c43      	adds	r3, r0, #1
 800d5b8:	d103      	bne.n	800d5c2 <_fstat_r+0x1e>
 800d5ba:	682b      	ldr	r3, [r5, #0]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d000      	beq.n	800d5c2 <_fstat_r+0x1e>
 800d5c0:	6023      	str	r3, [r4, #0]
 800d5c2:	bd70      	pop	{r4, r5, r6, pc}
 800d5c4:	20001968 	.word	0x20001968

0800d5c8 <_isatty_r>:
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	b570      	push	{r4, r5, r6, lr}
 800d5cc:	4d06      	ldr	r5, [pc, #24]	@ (800d5e8 <_isatty_r+0x20>)
 800d5ce:	0004      	movs	r4, r0
 800d5d0:	0008      	movs	r0, r1
 800d5d2:	602b      	str	r3, [r5, #0]
 800d5d4:	f7f6 fd82 	bl	80040dc <_isatty>
 800d5d8:	1c43      	adds	r3, r0, #1
 800d5da:	d103      	bne.n	800d5e4 <_isatty_r+0x1c>
 800d5dc:	682b      	ldr	r3, [r5, #0]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d000      	beq.n	800d5e4 <_isatty_r+0x1c>
 800d5e2:	6023      	str	r3, [r4, #0]
 800d5e4:	bd70      	pop	{r4, r5, r6, pc}
 800d5e6:	46c0      	nop			@ (mov r8, r8)
 800d5e8:	20001968 	.word	0x20001968

0800d5ec <_init>:
 800d5ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5ee:	46c0      	nop			@ (mov r8, r8)
 800d5f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5f2:	bc08      	pop	{r3}
 800d5f4:	469e      	mov	lr, r3
 800d5f6:	4770      	bx	lr

0800d5f8 <_fini>:
 800d5f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5fa:	46c0      	nop			@ (mov r8, r8)
 800d5fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5fe:	bc08      	pop	{r3}
 800d600:	469e      	mov	lr, r3
 800d602:	4770      	bx	lr
