Warning (10268): Verilog HDL information at projeto_04.sv(31): always construct contains both blocking and non-blocking assignments File: C:/Quartus/Projetos Quartus/Segunda Avaliacao/projeto_04/projeto_04.sv Line: 31
