
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1495.457 ; gain = 2.023 ; free physical = 712 ; free virtual = 8230
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 108956 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1888.246 ; gain = 154.621 ; free physical = 309 ; free virtual = 7831
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'mem_controller' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:5]
	Parameter pad bound to: 2 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter HREF bound to: 3'b001 
	Parameter B0 bound to: 3'b010 
	Parameter B1 bound to: 3'b011 
	Parameter POP bound to: 3'b100 
	Parameter VPAD bound to: 3'b001 
	Parameter HPAD bound to: 3'b010 
	Parameter READ bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'partial_buffer' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/partial_buffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'buffer_slice' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/buffer_slice.v:5]
INFO: [Synth 8-6155] done synthesizing module 'buffer_slice' (1#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/buffer_slice.v:5]
INFO: [Synth 8-6155] done synthesizing module 'partial_buffer' (2#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/partial_buffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'full_buffer' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/final_project/final_project.runs/synth_1/.Xil/Vivado-108860-eng-grid4/realtime/full_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'full_buffer' (3#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/final_project/final_project.runs/synth_1/.Xil/Vivado-108860-eng-grid4/realtime/full_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv_buffer' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/conv_buffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_buffer' (4#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/conv_buffer.v:5]
WARNING: [Synth 8-689] width (60) of port connection 'rdata' does not match port width (300) of module 'conv_buffer' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:87]
INFO: [Synth 8-155] case statement is not full and has no default [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:163]
INFO: [Synth 8-6157] synthesizing module 'pulse_gen' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/pulse_gen.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/pulse_gen.v:18]
INFO: [Synth 8-6155] done synthesizing module 'pulse_gen' (5#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/pulse_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mem_controller' (6#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:5]
WARNING: [Synth 8-689] width (10) of port connection 'raddr_alu' does not match port width (19) of module 'mem_controller' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/top.v:58]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/ALU.v:5]
	Parameter prod_bw bound to: 8 - type: integer 
	Parameter bw_ext bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/ALU.v:5]
WARNING: [Synth 8-7023] instance 'alu' of module 'ALU' has 7 connections declared, but only 4 given [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/top.v:62]
INFO: [Synth 8-6157] synthesizing module 'kernel_ROM' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/kernel_ROM.v:5]
INFO: [Synth 8-226] default block is never used [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/kernel_ROM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'kernel_ROM' (8#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/kernel_ROM.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/vga.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_controller_640_60' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/vga_controller_640_60.v:8]
	Parameter HMAX bound to: 800 - type: integer 
	Parameter VMAX bound to: 525 - type: integer 
	Parameter HLINES bound to: 640 - type: integer 
	Parameter HFP bound to: 648 - type: integer 
	Parameter HSP bound to: 744 - type: integer 
	Parameter VLINES bound to: 480 - type: integer 
	Parameter VFP bound to: 482 - type: integer 
	Parameter VSP bound to: 484 - type: integer 
	Parameter SPP bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller_640_60' (9#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/vga_controller_640_60.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vga' (10#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/vga.v:6]
INFO: [Synth 8-6157] synthesizing module 'camera_interface' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/camera_interface.v:3]
	Parameter idle bound to: 0 - type: integer 
	Parameter start_sccb bound to: 1 - type: integer 
	Parameter write_address bound to: 2 - type: integer 
	Parameter write_data bound to: 3 - type: integer 
	Parameter digest_loop bound to: 4 - type: integer 
	Parameter delay bound to: 5 - type: integer 
	Parameter vsync_fedge bound to: 6 - type: integer 
	Parameter byte1 bound to: 7 - type: integer 
	Parameter byte2 bound to: 8 - type: integer 
	Parameter fifo_write bound to: 9 - type: integer 
	Parameter stopping bound to: 10 - type: integer 
	Parameter wait_init bound to: 0 - type: integer 
	Parameter sccb_idle bound to: 1 - type: integer 
	Parameter sccb_address bound to: 2 - type: integer 
	Parameter sccb_data bound to: 3 - type: integer 
	Parameter sccb_stop bound to: 4 - type: integer 
	Parameter MSG_INDEX bound to: 77 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'camera_interface.mem' is read successfully [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/camera_interface.v:80]
INFO: [Synth 8-6157] synthesizing module 'i2c_top' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/i2c_top.v:3]
	Parameter freq bound to: 100000 - type: integer 
	Parameter full bound to: 500 - type: integer 
	Parameter half bound to: 250 - type: integer 
	Parameter counter_width bound to: 9 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter starting bound to: 4'b0001 
	Parameter packet bound to: 4'b0010 
	Parameter ack_servant bound to: 4'b0011 
	Parameter renew_data bound to: 4'b0100 
	Parameter read bound to: 4'b0101 
	Parameter ack_master bound to: 4'b0110 
	Parameter stop_1 bound to: 4'b0111 
	Parameter stop_2 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'i2c_top' (11#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/i2c_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'dcm_24MHz' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/dcm_24MHz.v:68]
INFO: [Synth 8-6157] synthesizing module 'DCM_SP' [/ad/eng/opt/xilinx/Vivado/2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:10805]
	Parameter CLKDV_DIVIDE bound to: 2.000000 - type: float 
	Parameter CLKFX_DIVIDE bound to: 25 - type: integer 
	Parameter CLKFX_MULTIPLY bound to: 12 - type: integer 
	Parameter CLKIN_DIVIDE_BY_2 bound to: FALSE - type: string 
	Parameter CLKIN_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKOUT_PHASE_SHIFT bound to: NONE - type: string 
	Parameter CLK_FEEDBACK bound to: 1X - type: string 
	Parameter DESKEW_ADJUST bound to: SYSTEM_SYNCHRONOUS - type: string 
	Parameter DFS_FREQUENCY_MODE bound to: LOW - type: string 
	Parameter DLL_FREQUENCY_MODE bound to: LOW - type: string 
	Parameter DSS_MODE bound to: NONE - type: string 
	Parameter DUTY_CYCLE_CORRECTION bound to: TRUE - type: string 
	Parameter FACTORY_JF bound to: 16'b1100000010000000 
	Parameter PHASE_SHIFT bound to: 0 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DCM_SP' (12#1) [/ad/eng/opt/xilinx/Vivado/2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:10805]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/ad/eng/opt/xilinx/Vivado/2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (13#1) [/ad/eng/opt/xilinx/Vivado/2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'dcm_24MHz' (14#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/dcm_24MHz.v:68]
WARNING: [Synth 8-7023] instance 'm1' of module 'dcm_24MHz' has 4 connections declared, but only 3 given [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/camera_interface.v:345]
INFO: [Synth 8-6157] synthesizing module 'asyn_fifo' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/asyn_fifo.v:3]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dual_port_sync' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/asyn_fifo.v:142]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_sync' (15#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/asyn_fifo.v:142]
WARNING: [Synth 8-6014] Unused sequential element w_ptr_sync_reg was removed.  [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/asyn_fifo.v:102]
WARNING: [Synth 8-5788] Register r_ptr_sync_reg in module asyn_fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/asyn_fifo.v:71]
WARNING: [Synth 8-5788] Register data_count_w_reg in module asyn_fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/asyn_fifo.v:72]
WARNING: [Synth 8-5788] Register data_count_r_reg in module asyn_fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/asyn_fifo.v:103]
INFO: [Synth 8-6155] done synthesizing module 'asyn_fifo' (16#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/asyn_fifo.v:3]
WARNING: [Synth 8-7023] instance 'm2' of module 'asyn_fifo' has 11 connections declared, but only 10 given [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/camera_interface.v:352]
INFO: [Synth 8-6157] synthesizing module 'debounce_explicit' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/debounce_explicit.v:3]
	Parameter idle bound to: 2'b00 
	Parameter delay0 bound to: 2'b01 
	Parameter one bound to: 2'b10 
	Parameter delay1 bound to: 2'b11 
	Parameter N bound to: 21 - type: integer 
INFO: [Synth 8-226] default block is never used [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/debounce_explicit.v:51]
INFO: [Synth 8-6155] done synthesizing module 'debounce_explicit' (17#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/debounce_explicit.v:3]
WARNING: [Synth 8-5788] Register pclk_1_reg in module camera_interface is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/camera_interface.v:104]
WARNING: [Synth 8-5788] Register pclk_2_reg in module camera_interface is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/camera_interface.v:105]
WARNING: [Synth 8-5788] Register href_1_reg in module camera_interface is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/camera_interface.v:106]
WARNING: [Synth 8-5788] Register href_2_reg in module camera_interface is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/camera_interface.v:107]
WARNING: [Synth 8-5788] Register vsync_1_reg in module camera_interface is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/camera_interface.v:108]
WARNING: [Synth 8-5788] Register vsync_2_reg in module camera_interface is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/camera_interface.v:109]
INFO: [Synth 8-6155] done synthesizing module 'camera_interface' (18#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/camera_interface.v:3]
WARNING: [Synth 8-7023] instance 'nolabel_line87' of module 'camera_interface' has 16 connections declared, but only 11 given [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/top.v:87]
WARNING: [Synth 8-3848] Net waddr_alu in module/entity top does not have driver. [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/top.v:38]
WARNING: [Synth 8-3848] Net wen_alu in module/entity top does not have driver. [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/top.v:40]
INFO: [Synth 8-6155] done synthesizing module 'top' (19#1) [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/top.v:5]
WARNING: [Synth 8-3331] design top has unconnected port SW[15]
WARNING: [Synth 8-3331] design top has unconnected port SW[14]
WARNING: [Synth 8-3331] design top has unconnected port SW[13]
WARNING: [Synth 8-3331] design top has unconnected port SW[12]
WARNING: [Synth 8-3331] design top has unconnected port SW[11]
WARNING: [Synth 8-3331] design top has unconnected port SW[10]
WARNING: [Synth 8-3331] design top has unconnected port SW[9]
WARNING: [Synth 8-3331] design top has unconnected port SW[8]
WARNING: [Synth 8-3331] design top has unconnected port SW[7]
WARNING: [Synth 8-3331] design top has unconnected port SW[6]
WARNING: [Synth 8-3331] design top has unconnected port SW[5]
WARNING: [Synth 8-3331] design top has unconnected port SW[4]
WARNING: [Synth 8-3331] design top has unconnected port SW[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2002.289 ; gain = 268.664 ; free physical = 274 ; free virtual = 7798
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2020.094 ; gain = 286.469 ; free physical = 278 ; free virtual = 7802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2020.094 ; gain = 286.469 ; free physical = 278 ; free virtual = 7802
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
WARNING: [Netlist 29-365] DCM_ADV instance 'nolabel_line87/m1/dcm_sp_inst' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
WARNING: [Netlist 29-365] DCM_ADV instance 'nolabel_line87/m1/dcm_sp_inst' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/IP/full_buffer/full_buffer/full_buffer_in_context.xdc] for cell 'mc/fbuff'
Finished Parsing XDC File [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/IP/full_buffer/full_buffer/full_buffer_in_context.xdc] for cell 'mc/fbuff'
Parsing XDC File [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Constraints/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Constraints/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Constraints/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2675.723 ; gain = 0.000 ; free physical = 140 ; free virtual = 7136
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DCM_SP => MMCME2_ADV (inverted pins: PSINCDEC): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2675.727 ; gain = 0.004 ; free physical = 140 ; free virtual = 7136
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mc/fbuff' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2675.727 ; gain = 942.102 ; free physical = 759 ; free virtual = 7755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2675.727 ; gain = 942.102 ; free physical = 759 ; free virtual = 7755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mc/fbuff. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2675.727 ; gain = 942.102 ; free physical = 759 ; free virtual = 7755
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'pulse_gen'
INFO: [Synth 8-802] inferred FSM for state register 'ws_c_reg' in module 'mem_controller'
INFO: [Synth 8-802] inferred FSM for state register 'rs_c_reg' in module 'mem_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'i2c_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'debounce_explicit'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/camera_interface.v:276]
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'camera_interface'
INFO: [Synth 8-802] inferred FSM for state register 'sccb_state_q_reg' in module 'camera_interface'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ns_reg' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/pulse_gen.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/pulse_gen.v:19]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'pulse_gen'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/pulse_gen.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_rs_n_reg' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_rs_n_reg' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:165]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                    VPAD |                               01 |                              001
                    HPAD |                               10 |                              010
                    READ |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rs_c_reg' using encoding 'sequential' in module 'mem_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_rs_n_reg' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'vcnt_n_reg' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ws_n_reg' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ws_n_reg' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:114]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    HREF |                              001 |                              001
                      B0 |                              010 |                              010
                      B1 |                              011 |                              011
                     POP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ws_c_reg' using encoding 'sequential' in module 'mem_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ws_n_reg' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'hcnt_n_reg' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'wen_n_reg' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'pop_pbuff_n_reg' [/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/Sources/Design/mem_controller.v:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0110 |                             0000
                starting |                             0100 |                             0001
                  packet |                             0101 |                             0010
             ack_servant |                             0000 |                             0011
                    read |                             0010 |                             0101
              ack_master |                             1000 |                             0110
                  stop_1 |                             0001 |                             0111
                  stop_2 |                             0111 |                             1000
              renew_data |                             0011 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'i2c_top'
INFO: [Synth 8-6430] The Block RAM "dual_port_sync:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                  delay0 |                               01 |                               01
                     one |                               10 |                               10
                  delay1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'debounce_explicit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
              start_sccb |                             0001 |                             0001
           write_address |                             0010 |                             0010
              write_data |                             0011 |                             0011
             digest_loop |                             0100 |                             0100
                   delay |                             0101 |                             0101
             vsync_fedge |                             0110 |                             0110
                   byte1 |                             0111 |                             0111
                   byte2 |                             1000 |                             1000
              fifo_write |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'camera_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               wait_init |                              000 |                              000
               sccb_idle |                              001 |                              001
            sccb_address |                              010 |                              010
               sccb_data |                              011 |                              011
               sccb_stop |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sccb_state_q_reg' using encoding 'sequential' in module 'camera_interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2675.734 ; gain = 942.109 ; free physical = 771 ; free virtual = 7767
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |muxpart_partial_buffer |           1|     38341|
|2     |partial_buffer__GB1    |           1|      5846|
|3     |partial_buffer__GB2    |           1|     11248|
|4     |partial_buffer__GB3    |           1|     14647|
|5     |partial_buffer__GB4    |           1|     17538|
|6     |mem_controller__GC0    |           1|      1143|
|7     |top__GC0               |           1|      6942|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 2     
	   4 Input     19 Bit       Adders := 1     
	  25 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     11 Bit         XORs := 4     
+---XORs : 
	               11 Bit    Wide XORs := 10    
+---Registers : 
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3873  
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     93 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 17    
	   9 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   9 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 16    
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 48    
	   5 Input      1 Bit        Muxes := 15    
	   9 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module buffer_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__18 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__20 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__21 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__22 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__24 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__25 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__26 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__27 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__28 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__29 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__30 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__31 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__32 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__33 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__34 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__35 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__36 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__37 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__38 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__39 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__40 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__41 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__42 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__43 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__44 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__45 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__46 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__47 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__48 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__49 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__50 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__51 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__52 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__53 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__54 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__55 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__56 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__57 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__58 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__59 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__60 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__61 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__62 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__63 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__64 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__65 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__66 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__67 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__68 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__69 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__70 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__71 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__72 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__73 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__74 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__75 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__76 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__77 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__78 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__79 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__80 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__81 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__82 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__83 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__84 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__85 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__86 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__87 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__88 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__89 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__90 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__91 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__92 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__93 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__94 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__95 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__96 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__97 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__98 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__99 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__100 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__101 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__102 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__103 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__104 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__105 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__106 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__107 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__108 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__109 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__110 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__111 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__112 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__113 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__114 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__115 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__116 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__117 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__118 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__119 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__120 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__121 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__122 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__123 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__124 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__125 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__126 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__127 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__128 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__129 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__130 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__131 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__132 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__133 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__134 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__135 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__136 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__137 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__138 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__139 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__140 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__141 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__142 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__143 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__144 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__145 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__146 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__147 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__148 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__149 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__150 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__151 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__152 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__153 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__154 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__155 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__156 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__157 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__158 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__159 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__160 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__161 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__162 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__163 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__164 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__165 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__166 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__167 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__168 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__169 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__170 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__171 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__172 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__173 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__174 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__175 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__176 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__177 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__178 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__179 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__180 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__181 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__182 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__183 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__184 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__185 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__186 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__187 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__188 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__189 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__190 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__191 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__192 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__193 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__194 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__195 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__196 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__197 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__198 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__199 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__200 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__201 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__202 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__203 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__204 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__205 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__206 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__207 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__208 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__209 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__210 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__211 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__212 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__213 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__214 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__215 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__216 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__217 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__218 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__219 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__220 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__221 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__222 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__223 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__224 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__225 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__226 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__227 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__228 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__229 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__230 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__231 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__232 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__233 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__234 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__235 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__236 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__237 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__238 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__239 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__240 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__241 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__242 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__243 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__244 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__245 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__246 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__247 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__248 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__249 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__250 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__251 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__252 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__253 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__254 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__255 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__256 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__257 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__258 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__259 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__260 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__261 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__262 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__263 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__264 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__265 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__266 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__267 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__268 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__269 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__270 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__271 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__272 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__273 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__274 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__275 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__276 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__277 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__278 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__279 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__280 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__281 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__282 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__283 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__284 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__285 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__286 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__287 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__288 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__289 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__290 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__291 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__292 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__293 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__294 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__295 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__296 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__297 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__298 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__299 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__300 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__301 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__302 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__303 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__304 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__305 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__306 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__307 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__308 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__309 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__310 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__311 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__312 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__313 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__314 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__315 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__316 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__317 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__318 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__319 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__320 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__321 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__322 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__323 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__324 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__325 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__326 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__327 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__328 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__329 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__330 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__331 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__332 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__333 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__334 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__335 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__336 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__337 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__338 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__339 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__340 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__341 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__342 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__343 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__344 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__345 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__346 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__347 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__348 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__349 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__350 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__351 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__352 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__353 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__354 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__355 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__356 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__357 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__358 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__359 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__360 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__361 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__362 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__363 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__364 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__365 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__366 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__367 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__368 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__369 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__370 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__371 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__372 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__373 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__374 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__375 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__376 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__377 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__378 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__379 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__380 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__381 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__382 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__383 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__384 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__385 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__386 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__387 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__388 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__389 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__390 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__391 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__392 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__393 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__394 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__395 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__396 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__397 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__398 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__399 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__400 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__401 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__402 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__403 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__404 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__405 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__406 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__407 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__408 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__409 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__410 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__411 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__412 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__413 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__414 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__415 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__416 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__417 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__418 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__419 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__420 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__421 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__422 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__423 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__424 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__425 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__426 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__427 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__428 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__429 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__430 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__431 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__432 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__433 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__434 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__435 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__436 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__437 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__438 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__439 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__440 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__441 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__442 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__443 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__444 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__445 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__446 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__447 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__448 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__449 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__450 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__451 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__452 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__453 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__454 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__455 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__456 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__457 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__458 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__459 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__460 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__461 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__462 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__463 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__464 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__465 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__466 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__467 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__468 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__469 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__470 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__471 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__472 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__473 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__474 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__475 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__476 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__477 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__478 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__479 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__480 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__481 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__482 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__483 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__484 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__485 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__486 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__487 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__488 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__489 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__490 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__491 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__492 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__493 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__494 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__495 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__496 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__497 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__498 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__499 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__500 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__501 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__502 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__503 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__504 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__505 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__506 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__507 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__508 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__509 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__510 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__511 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__512 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__513 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__514 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__515 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__516 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__517 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__518 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__519 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__520 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__521 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__522 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__523 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__524 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__525 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__526 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__527 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__528 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__529 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__530 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__531 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__532 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__533 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__534 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__535 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__536 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__537 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__538 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__539 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__540 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__541 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__542 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__543 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__544 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__545 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__546 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__547 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__548 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__549 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__550 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__551 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__552 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__553 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__554 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__555 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__556 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__557 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__558 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__559 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__560 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__561 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__562 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__563 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__564 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__565 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__566 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__567 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__568 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__569 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__570 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__571 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__572 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__573 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__574 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__575 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__576 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__577 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__578 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__579 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__580 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__581 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__582 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__583 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__584 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__585 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__586 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__587 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__588 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__589 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__590 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__591 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__592 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__593 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__594 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__595 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__596 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__597 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__598 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__599 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__600 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__601 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__602 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__603 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__604 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__605 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__606 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__607 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__608 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__609 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__610 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__611 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__612 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__613 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__614 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__615 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__616 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__617 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__618 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__619 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__620 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__621 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__622 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__623 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__624 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__625 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__626 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__627 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__628 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__629 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__630 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__631 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__632 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__633 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__634 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__635 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__636 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__637 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__638 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__639 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__640 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__641 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__642 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__643 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__644 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module pulse_gen__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module pulse_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module mem_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	  25 Input     11 Bit       Adders := 3     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
Module kernel_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     93 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     19 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module i2c_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 8     
Module dual_port_sync 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module asyn_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input     11 Bit         XORs := 4     
+---XORs : 
	               11 Bit    Wide XORs := 10    
+---Registers : 
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module debounce_explicit__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module debounce_explicit__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module debounce_explicit__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module debounce_explicit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module camera_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 16    
	  10 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	  10 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port SW[15]
WARNING: [Synth 8-3331] design top has unconnected port SW[14]
WARNING: [Synth 8-3331] design top has unconnected port SW[13]
WARNING: [Synth 8-3331] design top has unconnected port SW[12]
WARNING: [Synth 8-3331] design top has unconnected port SW[11]
WARNING: [Synth 8-3331] design top has unconnected port SW[10]
WARNING: [Synth 8-3331] design top has unconnected port SW[9]
WARNING: [Synth 8-3331] design top has unconnected port SW[8]
WARNING: [Synth 8-3331] design top has unconnected port SW[7]
WARNING: [Synth 8-3331] design top has unconnected port SW[6]
WARNING: [Synth 8-3331] design top has unconnected port SW[5]
WARNING: [Synth 8-3331] design top has unconnected port SW[4]
WARNING: [Synth 8-3331] design top has unconnected port SW[3]
RAM Pipeline Warning: Read Address Register Found For RAM nolabel_line87/m2/m0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6014] Unused sequential element nolabel_line87/m2/m0/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line87/addr_q_reg[7]' (FDCE) to 'i_0/nolabel_line87/addr_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line87/addr_q_reg[6]' (FDCE) to 'i_0/nolabel_line87/addr_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line87/addr_q_reg[5]' (FDCE) to 'i_0/nolabel_line87/addr_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/nolabel_line87/addr_q_reg[4]' (FDCE) to 'i_0/nolabel_line87/addr_q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\nolabel_line87/addr_q_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:02:01 . Memory (MB): peak = 2675.734 ; gain = 942.109 ; free physical = 638 ; free virtual = 7671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|camera_interface | p_0_out    | 128x16        | LUT            | 
|camera_interface | p_0_out    | 128x16        | LUT            | 
+-----------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |muxpart_partial_buffer |           1|      7669|
|2     |partial_buffer__GB1    |           1|      1976|
|3     |partial_buffer__GB2    |           1|      3801|
|4     |partial_buffer__GB3    |           1|      5382|
|5     |partial_buffer__GB4    |           1|      5926|
|6     |mem_controller__GC0    |           1|       517|
|7     |top__GC0               |           1|      1870|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:02:11 . Memory (MB): peak = 2675.734 ; gain = 942.109 ; free physical = 514 ; free virtual = 7554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:40 . Memory (MB): peak = 2675.734 ; gain = 942.109 ; free physical = 489 ; free virtual = 7529
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |partial_buffer__GB1 |           1|      1976|
|2     |partial_buffer__GB2 |           1|      3801|
|3     |top__GC0            |           1|      1870|
|4     |top_GT0             |           1|     19186|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (mc/pop_pbuff_n_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mc/pg1/FSM_onehot_cs_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mc/pg1/FSM_onehot_cs_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mc/pg1/FSM_onehot_cs_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mc/pg0/FSM_onehot_cs_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mc/pg0/FSM_onehot_cs_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mc/pg0/FSM_onehot_cs_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mc/pg0/FSM_onehot_ns_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mc/pg0/FSM_onehot_ns_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mc/pg0/FSM_onehot_ns_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mc/pg1/FSM_onehot_ns_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mc/pg1/FSM_onehot_ns_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mc/pg1/FSM_onehot_ns_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mc/FSM_sequential_rs_c_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mc/FSM_sequential_rs_c_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:47 . Memory (MB): peak = 2675.734 ; gain = 942.109 ; free physical = 522 ; free virtual = 7561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:21 ; elapsed = 00:02:49 . Memory (MB): peak = 2675.734 ; gain = 942.109 ; free physical = 518 ; free virtual = 7557
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:21 ; elapsed = 00:02:49 . Memory (MB): peak = 2675.734 ; gain = 942.109 ; free physical = 518 ; free virtual = 7557
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:02:49 . Memory (MB): peak = 2675.734 ; gain = 942.109 ; free physical = 518 ; free virtual = 7557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:02:49 . Memory (MB): peak = 2675.734 ; gain = 942.109 ; free physical = 518 ; free virtual = 7557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:50 . Memory (MB): peak = 2675.734 ; gain = 942.109 ; free physical = 518 ; free virtual = 7557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:50 . Memory (MB): peak = 2675.734 ; gain = 942.109 ; free physical = 518 ; free virtual = 7557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |full_buffer   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |full_buffer |     1|
|2     |BUFG        |     5|
|3     |CARRY4      |    42|
|4     |DCM_SP      |     1|
|5     |LUT1        |    13|
|6     |LUT2        |   115|
|7     |LUT3        |    50|
|8     |LUT4        |   164|
|9     |LUT5        |    67|
|10    |LUT6        |   151|
|11    |MUXF7       |     8|
|12    |MUXF8       |     2|
|13    |FDCE        |   196|
|14    |FDPE        |     2|
|15    |FDRE        |    84|
|16    |LD          |    23|
|17    |IBUF        |    18|
|18    |IOBUF       |     1|
|19    |OBUF        |    16|
+------+------------+------+

Report Instance Areas: 
+------+-------------------+----------------------+------+
|      |Instance           |Module                |Cells |
+------+-------------------+----------------------+------+
|1     |top                |                      |   982|
|2     |  mc               |mem_controller        |   185|
|3     |  nolabel_line87   |camera_interface      |   627|
|4     |    m0             |i2c_top               |   154|
|5     |    m1             |dcm_24MHz             |     3|
|6     |    m3             |debounce_explicit     |    87|
|7     |    m4             |debounce_explicit_0   |    79|
|8     |    m5             |debounce_explicit_1   |    63|
|9     |    m6             |debounce_explicit_2   |    63|
|10    |  vga0             |vga                   |   132|
|11    |    vga_controller |vga_controller_640_60 |   111|
+------+-------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:50 . Memory (MB): peak = 2675.734 ; gain = 942.109 ; free physical = 518 ; free virtual = 7557
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:56 ; elapsed = 00:02:18 . Memory (MB): peak = 2675.734 ; gain = 286.477 ; free physical = 570 ; free virtual = 7610
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:50 . Memory (MB): peak = 2675.734 ; gain = 942.109 ; free physical = 585 ; free virtual = 7624
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
WARNING: [Netlist 29-365] DCM_ADV instance 'nolabel_line87/m1/dcm_sp_inst' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
WARNING: [Netlist 29-365] DCM_ADV instance 'nolabel_line87/m1/dcm_sp_inst' has been transformed into an MMCM. Please check the output clock waveforms for correctness. If the output clocks are incorrect, modify your design to use the MMCME<#>_ADV native to the target architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.734 ; gain = 0.000 ; free physical = 533 ; free virtual = 7573
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  DCM_SP => MMCME2_ADV (inverted pins: PSINCDEC): 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 23 instances

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:03:01 . Memory (MB): peak = 2675.734 ; gain = 1159.469 ; free physical = 634 ; free virtual = 7670
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.734 ; gain = 0.000 ; free physical = 634 ; free virtual = 7670
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/ad/eng/users/w/k/wkrska/Documents/EC551/EC551_Project/final_project/final_project.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 10:53:17 2022...
