
---------- Begin Simulation Statistics ----------
host_inst_rate                                 119934                       # Simulator instruction rate (inst/s)
host_mem_usage                                 333812                       # Number of bytes of host memory used
host_seconds                                   166.76                       # Real time elapsed on the host
host_tick_rate                              598174165                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.099750                       # Number of seconds simulated
sim_ticks                                 99750313000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5609523                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 30028.628239                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 26781.532735                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2084280                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   105858211500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628439                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525243                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4164                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  94299892500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521079                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 95738.909091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 91629.431162                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     744561496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026515                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7777                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2925                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    444586000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4852                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 98258.850394                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672582                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             508                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     49915496                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5902824                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 30173.271874                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 26870.769309                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2369804                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    106602772996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598530                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3533020                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               7089                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  94744478500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597330                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525931                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.621498                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            636.414307                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5902824                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 30173.271874                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 26870.769309                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2369804                       # number of overall hits
system.cpu.dcache.overall_miss_latency   106602772996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598530                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3533020                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              7089                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  94744478500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597330                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525931                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524268                       # number of replacements
system.cpu.dcache.sampled_refs                3525118                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                636.414307                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2370932                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4505                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13530907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 47557.514083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 43349.728892                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13525404                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      261709000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000407                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5503                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               338                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    223858000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5164                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        88000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2618.664860                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        88000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13530907                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 47557.514083                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 43349.728892                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13525404                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       261709000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000407                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5503                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                338                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    223858000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5164                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.367179                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            187.995847                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13530907                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 47557.514083                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 43349.728892                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13525404                       # number of overall hits
system.cpu.icache.overall_miss_latency      261709000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000407                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5503                       # number of overall misses
system.cpu.icache.overall_mshr_hits               338                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    223858000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5164                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5165                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                187.995847                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13525404                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 99730.644188                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    350787282143                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               3517347                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4040                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     85958.710562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 70509.053498                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          395                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            313319500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.902228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       3645                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       257005500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.902228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3645                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526244                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       86123.790428                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  126933.890516                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        2928512                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            51478945500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.169510                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       597732                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    315298                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       35850319500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.080095                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  282433                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     921                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    120780.673181                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 105665.580890                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           111239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       921                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       97318000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  921                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4505                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4505                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.771531                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530284                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        86122.789864                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   126214.965848                       # average overall mshr miss latency
system.l2.demand_hits                         2928907                       # number of demand (read+write) hits
system.l2.demand_miss_latency             51792265000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.170348                       # miss rate for demand accesses
system.l2.demand_misses                        601377                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     315298                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        36107325000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.081035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   286078                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.282066                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000357                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4621.367133                       # Average occupied blocks per context
system.l2.occ_blocks::1                      5.854954                       # Average occupied blocks per context
system.l2.overall_accesses                    3530284                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       86122.789864                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  101722.686038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        2928907                       # number of overall hits
system.l2.overall_miss_latency            51792265000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.170348                       # miss rate for overall accesses
system.l2.overall_misses                       601377                       # number of overall misses
system.l2.overall_mshr_hits                    315298                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      386894607143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.077371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3803425                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.832509                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       2928222                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher     11522648                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted            2835                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified     15849205                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          3662828                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       660844                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3795536                       # number of replacements
system.l2.sampled_refs                        3800303                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4627.222087                       # Cycle average of tags in use
system.l2.total_refs                          2932051                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 99828531                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4400802                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4586444                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           30                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        20592                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5243356                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5391284                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53902                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        85460                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     40704012                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.253384                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.763659                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     34389760     84.49%     84.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      3914084      9.62%     94.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      1871231      4.60%     98.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       138640      0.34%     99.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91812      0.23%     99.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       119090      0.29%     99.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        62641      0.15%     99.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31294      0.08%     99.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        85460      0.21%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     40704012                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        20250                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21899942                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     9.967209                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               9.967209                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     25952489                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          351                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        91682                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33960174                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7651689                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6537421                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2937859                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1421                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       562412                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3999730                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3408585                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591145                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3831982                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3241458                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590524                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        167748                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            167127                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             621                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5391284                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3257115                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10642065                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35366166                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        318597                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.054090                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3257115                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4454704                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.354825                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     43641871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.810372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.029173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       36256999     83.08%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         935880      2.14%     85.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74556      0.17%     85.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          65785      0.15%     85.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4004953      9.18%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          55774      0.13%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          81976      0.19%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          34303      0.08%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2131645      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     43641871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              56030223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2330828                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              363035                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.143261                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4006120                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           167748                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12066410                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13662527                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.654451                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7896873                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.137075                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14254847                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        23137                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      16371591                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8758044                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        20817                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       183987                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32626109                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3838372                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        19298                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14279164                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       400406                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          770                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2937859                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       976825                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         8586                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        32878                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          276                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          577                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6247111                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        39891                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          577                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        15709                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.100329                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.100329                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10279300     71.89%     71.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         4257      0.03%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3843006     26.88%     98.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       169495      1.19%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14298462                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8903                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000623                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           68      0.76%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         5017     56.35%     57.12% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3818     42.88%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     43641871                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.327632                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.715564                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     33488829     76.74%     76.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7692550     17.63%     94.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1163712      2.67%     97.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1030792      2.36%     99.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       164090      0.38%     99.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        86576      0.20%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        10610      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4484      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          228      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     43641871                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.143455                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32263073                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14298462                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22243618                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          525                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31591760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3257194                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3257115                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              79                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        66406                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2510                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8758044                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       183987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               99672094                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     21852343                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4268309                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8259573                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        27082                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          922                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53223148                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     33047352                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27492261                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6515747                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2937859                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      4076337                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19236316                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7462546                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                991346                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
