
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /scratch/opt/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/scratch/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'cmk265' on host 'havarti.cs.cornell.edu' (Linux_x86_64 version 5.4.0-137-generic) on Wed Feb 21 14:12:47 EST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/scratch/cmk265/learning/calyx-resource-eval/hls-projects/syrk'
Sourcing Tcl script '../hls.tcl'
INFO: [HLS 200-1510] Running: open_project benchmark.prj -reset 
INFO: [HLS 200-10] Opening and resetting project '/scratch/cmk265/learning/calyx-resource-eval/hls-projects/syrk/benchmark.prj'.
WARNING: [HLS 200-40] No /scratch/cmk265/learning/calyx-resource-eval/hls-projects/syrk/benchmark.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: set_top kernel_syrk 
INFO: [HLS 200-1510] Running: add_files ./syrk.cpp -cflags -std=c++11 -DVHLS 
INFO: [HLS 200-10] Adding design file './syrk.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/scratch/cmk265/learning/calyx-resource-eval/hls-projects/syrk/benchmark.prj/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2-e 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 7 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 189.914 MB.
INFO: [HLS 200-10] Analyzing design file './syrk.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: ./syrk.cpp:20:9
WARNING: [HLS 207-1017] unknown pragma ignored: ./syrk.cpp:29:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.63 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.48 seconds; current allocated memory: 191.450 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.3 seconds; current allocated memory: 192.472 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 193.683 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 192.928 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (./syrk.cpp:12) in function 'kernel_syrk' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_4' (./syrk.cpp:12) in function 'kernel_syrk' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.414 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_3' (./syrk.cpp:12:13) in function 'kernel_syrk'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_21_1' (./syrk.cpp:12:7) in function 'kernel_syrk' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 206.102 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_syrk' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_syrk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3_VITIS_LOOP_25_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_24_3_VITIS_LOOP_25_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 206.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 207.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_syrk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_syrk/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_syrk/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_syrk/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_syrk/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_syrk' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_syrk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 207.847 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_syrk_mul_32s_32s_32_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_syrk_mul_8ns_9ns_16_1_1_Multiplier_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 216.536 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_syrk.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_syrk.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 226.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.25 seconds. CPU system time: 0.83 seconds. Elapsed time: 5.26 seconds; current allocated memory: 216.755 MB.
INFO: [HLS 200-112] Total CPU user time: 7.06 seconds. Total CPU system time: 1.45 seconds. Total elapsed time: 6.76 seconds; peak allocated memory: 216.536 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Feb 21 14:12:54 2024...
