<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="5" Path="M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/RAM_RTL_TEST_INF3430_Lab4/RAM_RTL_TEST_INF3430_Lab4.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="1565fa55f27243d6b176c635e3bce8e2"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.3"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableCoreContainerForIPI" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/sim/p_ctrl_ent.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/p_ctrl_ent.vhd"/>
          <Attr Name="ImportTime" Val="1508936760"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/clkdiv_ent.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/clkdiv_ent.vhd"/>
          <Attr Name="ImportTime" Val="1508936759"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/pos_meas_ent.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/pos_meas_ent.vhd"/>
          <Attr Name="ImportTime" Val="1508936758"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/rstsynch_ent.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/rstsynch_ent.vhd"/>
          <Attr Name="ImportTime" Val="1508939613"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/p_ctrl_rtl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/p_ctrl_rtl.vhd"/>
          <Attr Name="ImportTime" Val="1509532819"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/subprog_pck.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/subprog_pck.vhd"/>
          <Attr Name="ImportTime" Val="1508936758"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/seg7_ctrl_ent.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/seg7_ctrl_ent.vhd"/>
          <Attr Name="ImportTime" Val="1509525425"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/pos_ctrl_ent.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/pos_ctrl_ent.vhd"/>
          <Attr Name="ImportTime" Val="1509525980"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/lab4_pck.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/lab4_pck.vhd"/>
          <Attr Name="ImportTime" Val="1510039285"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/rstsynch_rtl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/rstsynch_rtl.vhd"/>
          <Attr Name="ImportTime" Val="1508939751"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/pos_meas_rtl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/pos_meas_rtl.vhd"/>
          <Attr Name="ImportTime" Val="1509532842"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/clkdiv_rtl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/clkdiv_rtl.vhd"/>
          <Attr Name="ImportTime" Val="1508939323"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/cru_ent.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/cru_ent.vhd"/>
          <Attr Name="ImportTime" Val="1508940242"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/lab4processor.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="lab4processor.bd" FileRelPathName="hw_handoff/lab4processor_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="lab4processor.bd" FileRelPathName="hdl/lab4processor.vhd"/>
        <CompFileExtendedInfo CompFileName="lab4processor.bd" FileRelPathName="ip/lab4processor_auto_pc_0/lab4processor_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab4processor.bd" FileRelPathName="lab4processor_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="lab4processor.bd" FileRelPathName="ip/lab4processor_axi_interconnect_0_0/lab4processor_axi_interconnect_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab4processor.bd" FileRelPathName="ip/lab4processor_proc_sys_reset_0_0/lab4processor_proc_sys_reset_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab4processor.bd" FileRelPathName="hdl/lab4processor.hwdef"/>
        <CompFileExtendedInfo CompFileName="lab4processor.bd" FileRelPathName="hw_handoff/lab4processor.hwh"/>
        <CompFileExtendedInfo CompFileName="lab4processor.bd" FileRelPathName="ip/lab4processor_processing_system7_0_0/lab4processor_processing_system7_0_0.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/pos_seg7_ctrl_ent.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/pos_seg7_ctrl_ent.vhd"/>
          <Attr Name="ImportTime" Val="1509525593"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/lab4reg_ent.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/lab4reg_ent.vhd"/>
          <Attr Name="ImportTime" Val="1509640190"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/seg7_ctrl_rtl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/seg7_ctrl_rtl.vhd"/>
          <Attr Name="ImportTime" Val="1509527153"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/pos_ctrl_str.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/pos_ctrl_str.vhd"/>
          <Attr Name="ImportTime" Val="1509533033"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/axi4pifb_ent.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/axi4pifb_ent.vhd"/>
          <Attr Name="ImportTime" Val="1509523687"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/cru_str.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/cru_str.vhd"/>
          <Attr Name="ImportTime" Val="1508941121"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/lab4reg_rtl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/lab4reg_rtl.vhd"/>
          <Attr Name="ImportTime" Val="1510134852"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/ram_lab4_rtl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/ram_lab4_rtl.vhd"/>
          <Attr Name="ImportTime" Val="1509523688"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/lab4_top_ent.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/lab4_top_ent.vhd"/>
          <Attr Name="ImportTime" Val="1509523688"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/pos_seg7_ctrl_str.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/pos_seg7_ctrl_str.vhd"/>
          <Attr Name="ImportTime" Val="1509527033"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/axi4pifb_rtl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/axi4pifb_rtl.vhd"/>
          <Attr Name="ImportTime" Val="1509523687"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/hdl/lab4processor_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/lab4_top_str.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/lab4_top_str.vhd"/>
          <Attr Name="ImportTime" Val="1510063951"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/base_pck.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/base_pck.vhd"/>
          <Attr Name="ImportTime" Val="1510133090"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/motor_ent.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/motor_ent.vhd"/>
          <Attr Name="ImportTime" Val="1509523688"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/lab4processor_ent.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/lab4processor_ent.vhd"/>
          <Attr Name="ImportTime" Val="1510060694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/base_bdy.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/base_bdy.vhd"/>
          <Attr Name="ImportTime" Val="1509523688"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/lab4processor_dmy.vhd">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/lab4processor_dmy.vhd"/>
          <Attr Name="ImportTime" Val="1510060707"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sim/motor_beh.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/sources_1/imports/INF3430-Lab-4/Source-files/sim/motor_beh.vhd"/>
          <Attr Name="ImportTime" Val="1509523688"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="lab4_top"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/constraints_lab4.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../New_INF3430_Lab4/New_INF3430_Lab4.srcs/constrs_1/imports/constraints/constraints_lab4.xdc"/>
          <Attr Name="ImportTime" Val="1509523687"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="lab4_top"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
