Command: vcs -Mupdate regfile_64_tb.sv reg_file.sv -full64 -debug_region+cell+encrypt \
-sverilog -l log -vcd
                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Wed Apr 10 13:51:20 2024

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[DBGACC_REG1] '-debug_region' without '-debug_access'
  '-debug_region' can only be used in conjunction with '-debug_access'.  
  '-debug_region' is ignored.
  Please recompile using the '-debug_access<+options>' switch and incremental 
  options as required.  Recommended options are '-debug_access' for 
  post-process debug, '-debug_access+class' for testbench debug, and 
  '-debug_access+all' for all debug capabilities.  Refer the VCS user guide 
  for more granular options for debug control under the switch '-debug_access'
  and refer to '-debug_region' for region control.

Parsing design file 'regfile_64_tb.sv'
Parsing design file 'reg_file.sv'
Top Level Modules:
       regfile_64_tb
TimeScale is 100 ns / 1 ps
Starting vcs inline pass...

1 module and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic --no-relax  -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o \

rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib -L/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _24259_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive          /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .372 seconds to compile + .312 seconds to elab + .433 seconds to link
