# Generateive-AI based HLS Systhesis

This repository contains high-level C++ designs converted into RTL (Verilog) using Generative AI techniques like Large Language Models (LLMs). It also includes testbenches and simulation outputs.

## ğŸ“‚ Folder Structure
ğŸ“ ML in VLSI CAD

â”£ ğŸ“‚ C++_Designs/ # High-Level C++ HLS designs

â”£ ğŸ“‚ RTL/ # AI-generated Verilog/VHDL RTL files

â”£ ğŸ“‚ Testbenches/ # Testbenches for verification

â”£ ğŸ“‚ Simulation_Results/ # Simulation waveforms

â”— ğŸ“œ README.md # Project details

## ğŸš€ Getting Started
### Clone Repository
To clone this repository to your local machine, run the following command:
```sh
git clone https://github.com/rdanishb/ML-in-VLSI-CAD.git
cd AI_Generated_RTL
```

## ğŸ“Œ Usage
- The C++_Designs/ folder contains the original high-level C++ HLS implementations.

- The RTL/ folder contains Verilog/VHDL files generated using AI techniques.

- The Testbenches/ folder contains testbenches for verifying the RTL.

- The Simulation_Results/ folder contains waveform outputs and simulation logs.

## ğŸ”§ Running Simulation
To verify the AI-generated RTL, follow these steps:

- Navigate to the RTL/ directory.

- Use a simulator such as Vivado, ModelSim, Quartus, or Verilator.

- Compile the RTL and testbench files.

- Run the testbench to verify functionality.

## ğŸ¤– AI-Generated RTL Evaluation
The quality of the AI-generated RTL was analyzed based on the following parameters:

- Number of lines in RTL design â€“ Measures code verbosity and efficiency.
- 
- Number of reg and wire variables â€“ Determines storage and interconnect complexity.
- 
- Number of lines in procedural blocks (always, initial) â€“ Represents sequential logic size.
- 
- Number of if-else blocks â€“ Indicates decision-making complexity.
- 
- Number of assign statements â€“ Highlights combinational logic density.
- 
- Number of input/output signals â€“ Measures the external interface complexity.
- 
All AI-generated RTL designs were successfully simulated, so simulation-based parameters were not included in the evaluation.



## License

[MIT](https://choosealicense.com/licenses/mit/)
