Start time: 12:13:07 on Apr 24,2024
qverilog ram_top.sv 
-- Compiling interface mem_intf
-- Compiling package pkg_files
-- Compiling package ram_top_sv_unit
-- Importing package pkg_files
-- Compiling module ram_rtl
-- Compiling module mem_top

Top level modules:
	mem_top
# vsim -lib work work.ram_top_sv_unit work.mem_top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.mem_intf(fast)
# Loading work.pkg_files(fast)
# Loading work.ram_top_sv_unit(fast)
# Loading work.mem_top(fast)
# run -all
#                   55 : generator: READ 43 0
#                   55 : driver: READ 43 0
# ---------------------------generator--------------------
# Time	Name		Value
# 55	wr_enbl		0
# 55	rd_enbl		1
# 55	wr_addr		x
# 55	rd_addr		0
# 55	wr_data		x
# 55	rd_data		0
#                   55 : monitor: WRITE 0 0
#                   55 : predictor: WRITE 0 0
#                   55 : scoreboard expected: WRITE 0 0
#                   55 : scoreboard actual: WRITE 0 0
# env run completed
# test build_run completed
# ** Note: $finish    : ram_top.sv(36)
#    Time: 65 ns  Iteration: 0  Instance: /mem_top
# End time: 12:13:11 on Apr 24,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
