$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Thu Jun 17 13:36:24 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 5 # buss [4:0] $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 4 & F [3:0] $end
$var wire 1 ' A2 [3] $end
$var wire 1 ( A2 [2] $end
$var wire 1 ) A2 [1] $end
$var wire 1 * A2 [0] $end
$var wire 1 + display [6] $end
$var wire 1 , display [5] $end
$var wire 1 - display [4] $end
$var wire 1 . display [3] $end
$var wire 1 / display [2] $end
$var wire 1 0 display [1] $end
$var wire 1 1 display [0] $end
$var wire 1 2 led $end
$var wire 1 3 resultado [7] $end
$var wire 1 4 resultado [6] $end
$var wire 1 5 resultado [5] $end
$var wire 1 6 resultado [4] $end
$var wire 1 7 resultado [3] $end
$var wire 1 8 resultado [2] $end
$var wire 1 9 resultado [1] $end
$var wire 1 : resultado [0] $end
$var wire 1 ; sampler $end
$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var tri1 1 ? devclrn $end
$var tri1 1 @ devpor $end
$var tri1 1 A devoe $end
$var wire 1 B Add1~0_combout $end
$var wire 1 C Add2~0_combout $end
$var wire 1 D Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout $end
$var wire 1 E Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1 $end
$var wire 1 F Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout $end
$var wire 1 G Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3 $end
$var wire 1 H Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout $end
$var wire 1 I Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 $end
$var wire 1 J Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout $end
$var wire 1 K Mult0|auto_generated|op_3~2_combout $end
$var wire 1 L Mult0|auto_generated|op_1~0_combout $end
$var wire 1 M Mult0|auto_generated|op_3~4_combout $end
$var wire 1 N Add2~6_combout $end
$var wire 1 O Mult0|auto_generated|op_1~2_combout $end
$var wire 1 P Add0~7 $end
$var wire 1 Q Add1~7 $end
$var wire 1 R Add1~8_combout $end
$var wire 1 S Add0~8_combout $end
$var wire 1 T Mult0|auto_generated|op_1~4_combout $end
$var wire 1 U Mux1~0_combout $end
$var wire 1 V Mux1~1_combout $end
$var wire 1 W Mux1~2_combout $end
$var wire 1 X Mux1~3_combout $end
$var wire 1 Y Mux0~1_combout $end
$var wire 1 Z Mux0~2_combout $end
$var wire 1 [ Mux2~2_combout $end
$var wire 1 \ Mux2~3_combout $end
$var wire 1 ] Mux2~4_combout $end
$var wire 1 ^ Mux2~5_combout $end
$var wire 1 _ Mux2~6_combout $end
$var wire 1 ` Mux2~7_combout $end
$var wire 1 a Mux2~8_combout $end
$var wire 1 b Mux3~6_combout $end
$var wire 1 c Mux3~7_combout $end
$var wire 1 d Mux3~8_combout $end
$var wire 1 e Mux3~9_combout $end
$var wire 1 f LessThan0~1_combout $end
$var wire 1 g Mux7~0_combout $end
$var wire 1 h Mux7~1_combout $end
$var wire 1 i resultado~0_combout $end
$var wire 1 j Div0|auto_generated|divider|divider|StageOut[5]~0_combout $end
$var wire 1 k Div0|auto_generated|divider|divider|StageOut[5]~1_combout $end
$var wire 1 l Div0|auto_generated|divider|divider|selnose[5]~0_combout $end
$var wire 1 m Div0|auto_generated|divider|divider|StageOut[4]~2_combout $end
$var wire 1 n Div0|auto_generated|divider|divider|StageOut[10]~3_combout $end
$var wire 1 o Div0|auto_generated|divider|divider|StageOut[9]~4_combout $end
$var wire 1 p Div0|auto_generated|divider|divider|StageOut[8]~5_combout $end
$var wire 1 q Mux11~2_combout $end
$var wire 1 r Mux12~1_combout $end
$var wire 1 s Mult0|auto_generated|cs2a[1]~0_combout $end
$var wire 1 t D~combout $end
$var wire 1 u Mux3~4_combout $end
$var wire 1 v RotateLeft0~0_combout $end
$var wire 1 w RotateLeft0~1_combout $end
$var wire 1 x Mux1~4_combout $end
$var wire 1 y Mux1~5_combout $end
$var wire 1 z Mux1~6_combout $end
$var wire 1 { Mux4~1_combout $end
$var wire 1 | Mux4~2_combout $end
$var wire 1 } A2[0]$latch~combout $end
$var wire 1 ~ ShiftLeft0~0_combout $end
$var wire 1 !! Mux0~3_combout $end
$var wire 1 "! RotateLeft0~2_combout $end
$var wire 1 #! Mux0~4_combout $end
$var wire 1 $! Mux0~5_combout $end
$var wire 1 %! Mux0~6_combout $end
$var wire 1 &! Mux0~7_combout $end
$var wire 1 '! Mux0~8_combout $end
$var wire 1 (! Mux0~9_combout $end
$var wire 1 )! Mux0~10_combout $end
$var wire 1 *! A2[1]$latch~combout $end
$var wire 1 +! Mux2~1_combout $end
$var wire 1 ,! RotateRight0~0_combout $end
$var wire 1 -! Mux2~9_combout $end
$var wire 1 .! Mux2~10_combout $end
$var wire 1 /! ShiftRight1~0_combout $end
$var wire 1 0! Mux2~11_combout $end
$var wire 1 1! Mux3~5_combout $end
$var wire 1 2! Mux2~12_combout $end
$var wire 1 3! A2[2]$latch~combout $end
$var wire 1 4! Mux0~0_combout $end
$var wire 1 5! Mux3~10_combout $end
$var wire 1 6! Mux2~0_combout $end
$var wire 1 7! Mux3~12_combout $end
$var wire 1 8! Mux3~11_combout $end
$var wire 1 9! A2[3]$latch~combout $end
$var wire 1 :! LessThan0~0_combout $end
$var wire 1 ;! LessThan0~2_combout $end
$var wire 1 <! LessThan0~3_combout $end
$var wire 1 =! Mux5~0_combout $end
$var wire 1 >! Mux6~1_combout $end
$var wire 1 ?! Equal0~0_combout $end
$var wire 1 @! Mux6~2_combout $end
$var wire 1 A! led$latch~combout $end
$var wire 1 B! Mux7~2_combout $end
$var wire 1 C! Mult0|auto_generated|op_3~0_combout $end
$var wire 1 D! Add0~0_combout $end
$var wire 1 E! Mux7~3_combout $end
$var wire 1 F! Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1_cout $end
$var wire 1 G! Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3_cout $end
$var wire 1 H! Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5_cout $end
$var wire 1 I! Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7_cout $end
$var wire 1 J! Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout $end
$var wire 1 K! Mux7~4_combout $end
$var wire 1 L! Mux7~5_combout $end
$var wire 1 M! C~combout $end
$var wire 1 N! Mux7~6_combout $end
$var wire 1 O! Mux7~7_combout $end
$var wire 1 P! Mux4~0_combout $end
$var wire 1 Q! Mux15~0_combout $end
$var wire 1 R! resultado[0]$latch~combout $end
$var wire 1 S! Mux8~4_combout $end
$var wire 1 T! Add2~1 $end
$var wire 1 U! Add2~2_combout $end
$var wire 1 V! Mux6~0_combout $end
$var wire 1 W! Add0~1 $end
$var wire 1 X! Add0~2_combout $end
$var wire 1 Y! Mux8~5_combout $end
$var wire 1 Z! Add1~1 $end
$var wire 1 [! Add1~2_combout $end
$var wire 1 \! Mux8~6_combout $end
$var wire 1 ]! Mux8~7_combout $end
$var wire 1 ^! Mux8~8_combout $end
$var wire 1 _! Mux8~10_combout $end
$var wire 1 `! Mux8~9_combout $end
$var wire 1 a! Mux8~11_combout $end
$var wire 1 b! resultado[1]$latch~combout $end
$var wire 1 c! Add2~3 $end
$var wire 1 d! Add2~4_combout $end
$var wire 1 e! Add0~3 $end
$var wire 1 f! Add0~4_combout $end
$var wire 1 g! Mux9~2_combout $end
$var wire 1 h! Add1~3 $end
$var wire 1 i! Add1~4_combout $end
$var wire 1 j! Mux9~3_combout $end
$var wire 1 k! Mux9~4_combout $end
$var wire 1 l! Mux9~5_combout $end
$var wire 1 m! Mux9~6_combout $end
$var wire 1 n! Mux9~7_combout $end
$var wire 1 o! Mux9~8_combout $end
$var wire 1 p! resultado[2]$latch~combout $end
$var wire 1 q! Mult0|auto_generated|op_3~1 $end
$var wire 1 r! Mult0|auto_generated|op_3~3 $end
$var wire 1 s! Mult0|auto_generated|op_3~5 $end
$var wire 1 t! Mult0|auto_generated|op_3~6_combout $end
$var wire 1 u! Add0~5 $end
$var wire 1 v! Add0~6_combout $end
$var wire 1 w! Mux10~2_combout $end
$var wire 1 x! Add1~5 $end
$var wire 1 y! Add1~6_combout $end
$var wire 1 z! Mux10~3_combout $end
$var wire 1 {! Mux10~4_combout $end
$var wire 1 |! Mux10~5_combout $end
$var wire 1 }! Mux10~6_combout $end
$var wire 1 ~! Mux10~7_combout $end
$var wire 1 !" resultado[3]$latch~combout $end
$var wire 1 "" Mux1~7_combout $end
$var wire 1 #" Mux11~3_combout $end
$var wire 1 $" Mux11~4_combout $end
$var wire 1 %" Mult0|auto_generated|op_3~7 $end
$var wire 1 &" Mult0|auto_generated|op_3~8_combout $end
$var wire 1 '" Mux11~5_combout $end
$var wire 1 (" Mux11~6_combout $end
$var wire 1 )" resultado[4]$latch~combout $end
$var wire 1 *" Mult0|auto_generated|op_1~1 $end
$var wire 1 +" Mult0|auto_generated|op_1~3 $end
$var wire 1 ," Mult0|auto_generated|op_1~5 $end
$var wire 1 -" Mult0|auto_generated|op_1~6_combout $end
$var wire 1 ." Mult0|auto_generated|op_3~9 $end
$var wire 1 /" Mult0|auto_generated|op_3~10_combout $end
$var wire 1 0" Add2~5 $end
$var wire 1 1" Add2~7 $end
$var wire 1 2" Add2~8_combout $end
$var wire 1 3" Mux12~0_combout $end
$var wire 1 4" Mux12~2_combout $end
$var wire 1 5" resultado[5]$latch~combout $end
$var wire 1 6" Mult0|auto_generated|op_1~7 $end
$var wire 1 7" Mult0|auto_generated|op_1~8_combout $end
$var wire 1 8" Mult0|auto_generated|op_3~11 $end
$var wire 1 9" Mult0|auto_generated|op_3~12_combout $end
$var wire 1 :" Mux13~0_combout $end
$var wire 1 ;" resultado[6]$latch~combout $end
$var wire 1 <" Mult0|auto_generated|op_1~9 $end
$var wire 1 =" Mult0|auto_generated|op_1~10_combout $end
$var wire 1 >" Mult0|auto_generated|op_3~13 $end
$var wire 1 ?" Mult0|auto_generated|op_3~14_combout $end
$var wire 1 @" Mux14~0_combout $end
$var wire 1 A" resultado[7]$latch~combout $end
$var wire 1 B" A~combout [3] $end
$var wire 1 C" A~combout [2] $end
$var wire 1 D" A~combout [1] $end
$var wire 1 E" A~combout [0] $end
$var wire 1 F" Div0|auto_generated|divider|divider|selnose [19] $end
$var wire 1 G" Div0|auto_generated|divider|divider|selnose [18] $end
$var wire 1 H" Div0|auto_generated|divider|divider|selnose [17] $end
$var wire 1 I" Div0|auto_generated|divider|divider|selnose [16] $end
$var wire 1 J" Div0|auto_generated|divider|divider|selnose [15] $end
$var wire 1 K" Div0|auto_generated|divider|divider|selnose [14] $end
$var wire 1 L" Div0|auto_generated|divider|divider|selnose [13] $end
$var wire 1 M" Div0|auto_generated|divider|divider|selnose [12] $end
$var wire 1 N" Div0|auto_generated|divider|divider|selnose [11] $end
$var wire 1 O" Div0|auto_generated|divider|divider|selnose [10] $end
$var wire 1 P" Div0|auto_generated|divider|divider|selnose [9] $end
$var wire 1 Q" Div0|auto_generated|divider|divider|selnose [8] $end
$var wire 1 R" Div0|auto_generated|divider|divider|selnose [7] $end
$var wire 1 S" Div0|auto_generated|divider|divider|selnose [6] $end
$var wire 1 T" Div0|auto_generated|divider|divider|selnose [5] $end
$var wire 1 U" Div0|auto_generated|divider|divider|selnose [4] $end
$var wire 1 V" Div0|auto_generated|divider|divider|selnose [3] $end
$var wire 1 W" Div0|auto_generated|divider|divider|selnose [2] $end
$var wire 1 X" Div0|auto_generated|divider|divider|selnose [1] $end
$var wire 1 Y" Div0|auto_generated|divider|divider|selnose [0] $end
$var wire 1 Z" buss~combout [4] $end
$var wire 1 [" buss~combout [3] $end
$var wire 1 \" buss~combout [2] $end
$var wire 1 ]" buss~combout [1] $end
$var wire 1 ^" buss~combout [0] $end
$var wire 1 _" Mult0|auto_generated|le5a [4] $end
$var wire 1 `" Mult0|auto_generated|le5a [3] $end
$var wire 1 a" Mult0|auto_generated|le5a [2] $end
$var wire 1 b" Mult0|auto_generated|le5a [1] $end
$var wire 1 c" Mult0|auto_generated|le5a [0] $end
$var wire 1 d" B~combout [3] $end
$var wire 1 e" B~combout [2] $end
$var wire 1 f" B~combout [1] $end
$var wire 1 g" B~combout [0] $end
$var wire 1 h" Mult0|auto_generated|le3a [5] $end
$var wire 1 i" Mult0|auto_generated|le3a [4] $end
$var wire 1 j" Mult0|auto_generated|le3a [3] $end
$var wire 1 k" Mult0|auto_generated|le3a [2] $end
$var wire 1 l" Mult0|auto_generated|le3a [1] $end
$var wire 1 m" Mult0|auto_generated|le3a [0] $end
$var wire 1 n" Mult0|auto_generated|le4a [5] $end
$var wire 1 o" Mult0|auto_generated|le4a [4] $end
$var wire 1 p" Mult0|auto_generated|le4a [3] $end
$var wire 1 q" Mult0|auto_generated|le4a [2] $end
$var wire 1 r" Mult0|auto_generated|le4a [1] $end
$var wire 1 s" Mult0|auto_generated|le4a [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 !
b1 "
b10000 #
1$
1%
bx &
0*
0)
1(
1'
01
00
0/
0.
0-
0,
0+
x2
x:
x9
x8
x7
x6
x5
x4
x3
x;
0<
1=
x>
1?
1@
1A
0B
0C
1D
0E
1F
1G
1H
0I
1J
0K
0L
0M
1N
1O
1P
1Q
1R
0S
0T
1U
0V
0W
0X
0Y
0Z
1[
0\
0]
1^
0_
0`
1a
1b
1c
1d
1e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
1t
1u
0v
1w
0x
0y
0z
0{
1|
0}
1~
0!!
1"!
1#!
0$!
0%!
1&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
1.!
0/!
10!
01!
12!
13!
04!
05!
16!
07!
18!
19!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
xA!
0B!
1C!
0D!
0E!
1F!
0G!
1H!
0I!
0J!
0K!
0L!
1M!
1N!
0O!
0P!
1Q!
xR!
0S!
1T!
0U!
0V!
1W!
1X!
1Y!
1Z!
0[!
1\!
0]!
1^!
0_!
1`!
1a!
xb!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
xp!
0q!
1r!
0s!
1t!
0u!
1v!
1w!
1x!
1y!
1z!
1{!
0|!
1}!
1~!
x!"
1""
0#"
0$"
1%"
0&"
0'"
0("
x)"
0*"
1+"
0,"
0-"
0."
0/"
10"
01"
02"
03"
04"
x5"
16"
07"
18"
09"
0:"
x;"
0<"
1="
0>"
0?"
0@"
xA"
1E"
0D"
0C"
1B"
0Y"
zX"
zW"
zV"
zU"
zT"
zS"
zR"
zQ"
zP"
1O"
zN"
zM"
zL"
zK"
zJ"
zI"
zH"
zG"
zF"
0^"
0]"
0\"
0["
1Z"
0c"
0b"
0a"
0`"
z_"
1g"
0f"
0e"
0d"
1m"
0l"
0k"
1j"
0i"
0h"
0s"
0r"
0q"
0p"
0o"
0n"
$end
#1000000
