sim_seconds                                  0.318985                       # Number of seconds simulated
sim_ticks                                318985194000                       # Number of ticks simulated
final_tick                               5155964916500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4311285                       # Simulator instruction rate (inst/s)
host_op_rate                                  4574953                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              557876562                       # Simulator tick rate (ticks/s)
host_mem_usage                                3346312                       # Number of bytes of host memory used
host_seconds                                   571.78                       # Real time elapsed on the host
sim_insts                                  2465126198                       # Number of instructions simulated
sim_ops                                    2615887089                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            3                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            3                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            3                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       121600                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       294144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data        57600                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data        87296                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       212736                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       138752                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total           936448                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        24064                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       742656                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        742656                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          475                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         1149                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          225                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          341                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data          831                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data          542                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              3658                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         2901                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             2901                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst         8025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data       381209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        18459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data       922124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        13643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data       180573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst         6420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data       273668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst         6420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data       666915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        12841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data       434979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst         9631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total             2935710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst         8025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        18459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        13643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst         6420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst         6420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        12841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst         9631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total          75439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       2328183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            2328183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       2328183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst         8025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data       381209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        18459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data       922124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        13643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data       180573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst         6420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data       273668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst         6420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data       666915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        12841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data       434979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst         9631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total            5263893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      3658                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     2901                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   29264                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  23208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM               936192                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                742912                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys                936448                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             742656                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs         2384                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            3648                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            3688                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            3640                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            3640                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            3632                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            3632                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            3728                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            3648                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0            2920                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1            2960                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2            2888                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3            2864                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4            2912                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            2825                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            2967                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            2880                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                318984840000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               29264                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              23208                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  3657                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  3657                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  3657                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  3657                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  3657                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  3657                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  3657                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  3657                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  955                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  955                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  955                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  955                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  955                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  955                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  955                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  955                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  954                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  954                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  954                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  954                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  954                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  954                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  964                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  983                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  984                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  984                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  984                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  984                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  984                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  984                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  974                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  955                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    8                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    8                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    8                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    8                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    8                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    8                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    8                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    8                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         7602                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   220.876611                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   190.358926                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    75.156144                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          953     12.54%     12.54% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           56      0.74%     13.27% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           27      0.36%     13.63% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           14      0.18%     13.81% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           37      0.49%     14.30% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           53      0.70%     15.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          929     12.22%     27.22% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         5533     72.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         7602                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          955                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    30.651309                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    28.157684                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    12.661985                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-9            23      2.41%      2.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-17          150     15.71%     18.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-25          294     30.79%     48.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-33          219     22.93%     71.83% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-41          140     14.66%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-49           71      7.43%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-57           29      3.04%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-65           18      1.88%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-73            6      0.63%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-81            4      0.42%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::88-89            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          955                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          955                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.309948                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.268995                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.544672                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            918     96.13%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32             37      3.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          955                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  824536528                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            1320425728                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                 93619200                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   28183.50                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              45133.50                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                       2.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       2.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    2.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    2.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  25573                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                 19297                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                 48633151.40                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 290163020975                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     794139703                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          6175612.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          6301411.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          6351609.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          6405436.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               4166088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               4250952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               4284816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               4321128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         19724390.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         20149209.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             20187648                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         20124249.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        13208002.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        13204684.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        13284725.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        13300899.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      10947709523.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      10950104180.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      10952326304.639997                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      10953610856.639997                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      120848187360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      120846086784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      120844137552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      120843010752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        169295082852.480011                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        169296009096.959991                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        169296484531.200012                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        169296685198.079987                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.865793                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.866219                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.866438                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.866530                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       129536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       291328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data        59648                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data        93952                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       212224                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       138752                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total           942080                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       750336                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        750336                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          506                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         1138                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          233                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          367                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data          829                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data          542                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              3680                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         2931                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             2931                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst         6420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data       406088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst         7223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data       913296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker         1605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst         7223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data       186993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst         9631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data       294534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst         3210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data       665310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst         7223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data       434979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         4013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data         4815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total             2953366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst         6420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst         7223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst         7223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst         9631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst         3210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst         7223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         4013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total          44943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       2352260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            2352260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       2352260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst         6420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data       406088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst         7223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data       913296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker         1605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst         7223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data       186993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst         9631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data       294534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst         3210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data       665310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst         7223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data       434979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         4013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data         4815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total            5305626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      3680                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     2931                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   29440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  23448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM               942080                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                750080                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys                942080                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             750336                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs        22173                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            3736                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            3672                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            3720                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            3584                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            3664                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            3640                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            3768                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            3656                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            2944                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            2888                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            2953                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            2888                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            2920                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            2880                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            3016                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            2951                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                319133325000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               29440                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              23448                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  3679                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  3679                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  3680                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  3680                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  3680                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  3680                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  3680                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  3680                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  970                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  971                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  971                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  971                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  971                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  973                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  973                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  973                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  972                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  972                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  972                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  972                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  972                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  971                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  975                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  986                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  986                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  987                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  987                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  988                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  988                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  987                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  983                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  972                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         7642                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   221.428945                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   191.113687                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    74.779358                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          955     12.50%     12.50% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           37      0.48%     12.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           32      0.42%     13.40% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           23      0.30%     13.70% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           31      0.41%     14.11% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           34      0.44%     14.55% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          936     12.25%     26.80% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         5594     73.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         7642                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          971                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    30.302781                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean    28.412681                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    11.031117                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-9            14      1.44%      1.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-17          106     10.92%     12.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-25          366     37.69%     50.05% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-33          243     25.03%     75.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-41          137     14.11%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-49           65      6.69%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-57           23      2.37%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-65           10      1.03%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-73            4      0.41%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-81            3      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          971                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          971                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.140062                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.119168                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.097773                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.10%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              1      0.10%      0.31% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            949     97.73%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              1      0.10%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32             18      1.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          971                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  858521128                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            1357529128                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                 94208000                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29161.72                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46111.72                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                       2.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       2.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    2.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    2.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  25728                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 19510                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                 48273078.96                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 290171093485                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     786142693                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          6417532.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1               6380640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2               6447168                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          6621350.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               4329288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               4304400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               4349280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               4466784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         20699827.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1             20364864                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         20380838.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3             20936448                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        13576273.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        13450613.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2            13519872                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        13778657.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      10950521857.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      10950483389.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      10951873551.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      10956062805.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      120845720400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      120845754144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      120844534704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      120840859920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        169297177055.039978                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        169296649926.720001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        169297017288.959991                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        169298637840                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.866757                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.866514                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.866683                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.867428                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       119040                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       289792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data        59648                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data        90624                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       219136                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       137728                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total           934400                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       744960                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        744960                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data          465                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         1132                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          233                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          354                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data          856                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data          538                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              3650                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         2910                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             2910                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data       373183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        14446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data       908481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        10433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data       186993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data       284101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data       686979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst         9631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data       431769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst         4815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data         1605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total             2929290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        14446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        10433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst         9631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst         4815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total          56178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       2335406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            2335406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       2335406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data       373183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        14446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data       908481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        10433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data       186993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data       284101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data       686979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst         9631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data       431769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst         4815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data         1605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total            5264696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      3650                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     2910                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   29200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  23280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM               934400                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                744448                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys                934400                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             744960                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs         2464                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            3648                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            3696                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            3584                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            3616                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            3704                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            3664                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            3704                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            3584                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            2960                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            2976                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            2831                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            2840                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            2912                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            2897                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            2976                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            2872                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                318985380000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               29200                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              23280                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  3650                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  3650                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  3650                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  3650                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  3650                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  3650                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  3650                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  3650                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  965                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  965                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  965                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  965                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  969                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  981                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  980                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  980                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  979                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  979                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  979                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  979                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  975                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         7607                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   220.701985                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   190.144937                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    75.265374                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          955     12.55%     12.55% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           55      0.72%     13.28% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           29      0.38%     13.66% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           24      0.32%     13.97% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           35      0.46%     14.43% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           52      0.68%     15.12% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          926     12.17%     27.29% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         5531     72.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         7607                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          962                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    30.345114                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    11.395338                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-1             2      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-9            14      1.46%      1.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-17          126     13.10%     14.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-25          326     33.89%     48.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-33          252     26.20%     74.84% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-41          124     12.89%     87.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-49           73      7.59%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-57           28      2.91%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-65           10      1.04%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-73            7      0.73%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          962                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          962                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.182952                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.158417                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.196509                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            940     97.71%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32             22      2.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          962                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  818588944                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            1313528944                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                 93440000                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   28033.87                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              44983.87                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                       2.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       2.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    2.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    2.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.03                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  25520                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 19338                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.07                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                 48625820.12                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  85.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 290153362811                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     803492089                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0               6190128                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1               6280848                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          6389107.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3               6353424                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               4175880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               4237080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               4310112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               4286040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         19652505.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         19908595.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         20316940.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3             19948032                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        13284311.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        13201367.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        13394211.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        13284311.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      10946838873.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      10951212971.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      10951128757.439999                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      10953406422.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      120848951088.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      120845114160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      120845188032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      120843190080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        169295004661.440002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        169295866896.959991                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        169296639036.479980                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        169296380184.959991                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.865757                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.866154                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.866509                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.866390                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       123904                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       293888                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data        61184                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data        93184                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       205056                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       136704                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total           931072                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       743936                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        743936                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data          484                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         1148                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          239                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          364                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data          801                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data          534                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              3637                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         2906                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             2906                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.inst         7223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data       388432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker         4013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst         8828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data       921322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst         8828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data       191808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst         8025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data       292126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.dtb.walker         1605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data       642839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data       428559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         3210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total             2918856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst         7223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst         8828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst         8828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst         8025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst         2408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst         2408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total          43337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       2332196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            2332196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       2332196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst         7223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data       388432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker         4013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst         8828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data       921322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst         8828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data       191808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst         8025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data       292126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.dtb.walker         1605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data       642839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data       428559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         3210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total            5251052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      3637                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     2906                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   29096                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  23248                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM               930848                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                743680                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys                931072                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             743936                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs         2326                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            3680                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            3688                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            3552                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            3600                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            3720                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            3585                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            3640                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            3624                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0            2832                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1            2944                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            2888                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            2864                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4            2953                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            2864                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            2960                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            2935                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                319134979000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               29096                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              23248                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  3633                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  3633                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  3633                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  3633                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  3633                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  3635                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  3634                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  3634                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  958                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  958                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  958                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  958                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  959                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  959                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  959                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  959                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  958                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  960                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  960                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  961                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  960                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  960                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  974                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  987                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  987                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  985                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  985                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  984                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  984                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  984                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  970                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  957                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         7568                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   221.264271                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   190.795687                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    74.932230                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          954     12.61%     12.61% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           37      0.49%     13.09% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           24      0.32%     13.41% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           24      0.32%     13.73% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           31      0.41%     14.14% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           31      0.41%     14.55% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          944     12.47%     27.02% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         5523     72.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         7568                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          957                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    30.387670                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    13.178259                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-1             2      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-9            44      4.60%      4.81% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-17          137     14.32%     19.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-25          289     30.20%     49.32% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-33          221     23.09%     72.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-41          123     12.85%     85.27% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-49           79      8.25%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-57           39      4.08%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-65           13      1.36%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-73            4      0.42%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-81            3      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-89            2      0.21%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          957                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          957                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.284222                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.246554                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.481649                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            923     96.45%     96.45% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             34      3.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          957                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  827110730                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            1320169280                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                 93084800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   28433.80                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              45383.80                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                       2.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       2.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    2.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    2.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  25407                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 19354                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.34                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                 48775023.54                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 290177901206                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     779334972                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          6225811.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          6184684.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          6307459.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          6304435.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               4199952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               4172208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               4255032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               4252992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         20059852.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         19634035.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         20121254.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         19752345.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        13208002.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        13121740.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        13390894.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        13221273.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      10949266198.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      10950129351.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      10949669703.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      10953865359.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      120846821856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      120846064704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      120846467904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      120842787504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        169295693547.839996                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        169295218599.359985                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        169296124122.239990                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        169296095784.959991                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.866074                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.865856                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.866272                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.866259                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       123136                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       296448                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data        57856                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data        88320                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       216064                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       129536                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total           933120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       742656                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        742656                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data          481                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         1158                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          226                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data          345                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data          844                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data          506                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              3645                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         2901                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             2901                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst         8828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data       386024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        13643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data       929347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        11236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data       181375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst         7223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data       276878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data       677348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst         8025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data       406088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst         8828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data         4815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total             2925277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst         8828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        13643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        11236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst         7223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst         8025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst         8828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total          63401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       2328183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            2328183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       2328183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst         8828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data       386024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        13643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data       929347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        11236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data       181375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst         7223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data       276878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data       677348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst         8025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data       406088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst         8828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data         4815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total            5253460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      3645                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     2901                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   29160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  23208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM               932864                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                742144                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys                933120                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             742656                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs         2316                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            3720                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            3632                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            3584                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            3656                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            3656                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            3632                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            3704                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            3568                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0            2944                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1            2960                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            2847                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3            2896                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4            2880                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5            2864                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            2945                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7            2856                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                318985242000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               29160                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              23208                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  3643                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  3643                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  3643                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  3643                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  3643                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  3643                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  3643                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  3643                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  959                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  959                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  959                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  959                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  959                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  959                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  959                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  959                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  959                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  959                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  959                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  959                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  959                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  959                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  967                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  983                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  982                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  982                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  982                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  982                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  982                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  982                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  974                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  958                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         7589                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   220.719462                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   190.144565                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    75.269517                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          955     12.58%     12.58% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           50      0.66%     13.24% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           31      0.41%     13.65% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           27      0.36%     14.01% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           32      0.42%     14.43% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           47      0.62%     15.05% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          929     12.24%     27.29% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         5518     72.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         7589                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          958                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    30.396660                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean    28.207124                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    11.866255                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-9            19      1.98%      1.98% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-17          130     13.57%     15.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-25          322     33.61%     49.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-33          237     24.74%     73.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-41          138     14.41%     88.31% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-49           63      6.58%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-57           29      3.03%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-65           10      1.04%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-73            6      0.63%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-81            2      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::88-89            2      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          958                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          958                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.208768                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.180855                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.276034                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            933     97.39%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32             25      2.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          958                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  844641752                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            1338768152                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                 93286400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   28973.72                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              45923.72                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                       2.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       2.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    2.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    2.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  25482                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 19274                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.05                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                 48729795.60                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  85.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 290143296718                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     813659327                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0               6211296                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          6274195.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          6412694.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          6370963.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               4190160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               4232592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               4326024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               4297872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0             19860672                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         20009433.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         20443737.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         19901107.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        13227909.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        13251133.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        13300899.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        13324538.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      10948545371.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      10950149269.439999                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      10953261961.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      10954957242.239998                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      120847454160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      120846047232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      120843316800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      120841829712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        169295401443.839996                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        169295875730.880005                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        169296973992.959991                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        169296593310.719971                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.865940                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.866158                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.866663                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.866488                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       132096                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       286720                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data        56064                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data        89856                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       205056                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       140800                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total           926976                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       741632                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        741632                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data          516                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         1120                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          219                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          351                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data          801                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data          550                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              3621                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         2897                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             2897                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data       414113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        10433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data       898850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        13643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data       175757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data       281693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst         4815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data       642839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst         4815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data       441400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         7223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total             2906016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        10433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        13643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst         2408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst         4815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst         4815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         7223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total          48955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       2324973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            2324973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       2324973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data       414113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        10433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data       898850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        13643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data       175757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data       281693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst         4815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data       642839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst         4815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data       441400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         7223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total            5230989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      3621                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     2897                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   28968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  23176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM               926976                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                741888                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys                926976                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             741632                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs         2153                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            3656                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            3696                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            3616                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            3552                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            3656                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            3512                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            3656                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            3624                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            2960                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1            2943                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            2896                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3            2857                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4            2904                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5            2816                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            2936                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            2872                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                319142285000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               28968                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              23176                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  3621                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  3621                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  3621                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  3621                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  3621                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  3621                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  3621                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  3621                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  953                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  953                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  953                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  953                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  953                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  953                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  953                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  954                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  954                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  955                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  955                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  955                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  956                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  956                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  967                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  981                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  982                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  982                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  982                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  982                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  981                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  981                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  970                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  955                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    8                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    7                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    7                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    7                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    7                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    7                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    7                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    7                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         7551                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   221.012316                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   190.555809                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    75.032353                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          948     12.55%     12.55% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           43      0.57%     13.12% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           33      0.44%     13.56% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           16      0.21%     13.77% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           41      0.54%     14.32% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           38      0.50%     14.82% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          934     12.37%     27.19% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         5498     72.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         7551                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          955                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    30.324607                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    13.197078                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-1             8      0.84%      0.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-9            35      3.66%      4.50% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-17          161     16.86%     21.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-25          247     25.86%     47.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-33          227     23.77%     70.99% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-41          139     14.55%     85.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-49           87      9.11%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-57           26      2.72%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-65           19      1.99%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-73            2      0.21%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-81            3      0.31%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::120-121            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          955                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          955                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.276440                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.234250                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.546288                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              1      0.10%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              1      0.10%      0.31% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            917     96.02%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32             35      3.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          955                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  820873344                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            1311880944                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                 92697600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   28337.25                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              45287.25                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                       2.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       2.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    2.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    2.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.00                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  25318                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 19283                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                 48963222.61                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 290162867330                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     794368848                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          6237302.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          6228230.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          6332860.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3               6398784                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               4207704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               4201584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               4272168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               4316640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         20024409.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         19648012.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         19996953.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         20179660.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        13277675.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        13132108.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        13241180.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        13330759.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0       10949753808                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      10950105219.839998                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      10952618618.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      10953967138.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      120846394128.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      120846085872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      120843881136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      120842698224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        169295806902.720001                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        169295312903.039978                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        169296254792.640015                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        169296803082.239990                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.866126                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.865899                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.866332                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.866585                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       127744                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       288512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data        62720                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data        85504                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       207104                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       140800                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total           932864                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       745984                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        745984                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data          499                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         1127                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          245                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data          334                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data          809                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data          550                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              3644                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         2914                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             2914                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst         3210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data       400470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        20064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data       904468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        12038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data       196624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         1605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data       268050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.dtb.walker         3210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data       649259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst         6420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data       441400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data         1605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total             2924474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst         3210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        20064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        12038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst         2408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst         6420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total          55376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       2338616                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            2338616                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       2338616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst         3210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data       400470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        20064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data       904468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        12038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data       196624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         1605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data       268050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.dtb.walker         3210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data       649259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst         6420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data       441400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data         1605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total            5263091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      3644                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     2914                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   29152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  23312                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM               932608                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                745984                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys                932864                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             745984                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs      1184831                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            3576                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            3664                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            3592                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            3632                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            3680                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            3632                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            3672                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            3696                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0            2864                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1            2944                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            2896                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3            2888                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            2928                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            2857                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            2968                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            2967                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                319130683000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               29152                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              23312                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  3643                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  3643                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  3643                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  3643                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  3643                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  3643                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  3643                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  3643                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  962                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  962                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  963                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  964                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  964                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  964                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  964                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  964                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  964                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  964                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  963                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  963                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  963                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  963                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  971                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  983                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  984                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  984                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  984                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  983                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  983                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  983                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  975                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  963                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         7596                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   220.983676                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   190.227268                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    75.261939                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          971     12.78%     12.78% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           37      0.49%     13.27% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           24      0.32%     13.59% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           15      0.20%     13.78% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           25      0.33%     14.11% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           47      0.62%     14.73% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          944     12.43%     27.16% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         5533     72.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         7596                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          963                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    30.305296                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    12.606397                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-9            29      3.01%      3.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-17          156     16.20%     19.31% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-25          287     29.80%     49.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-33          222     23.05%     72.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-41          141     14.64%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-49           77      8.00%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-57           28      2.91%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-65            9      0.93%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-73           10      1.04%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-81            1      0.10%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          963                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          963                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.207684                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.177917                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.312210                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              1      0.10%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            935     97.09%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             26      2.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          963                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  814012440                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            1308003240                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                 93260800                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   27930.70                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              44880.70                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                       2.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       2.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    2.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    2.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.15                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  25474                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 19386                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.16                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                 48662806.19                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 290144361412                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     812874766                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          6132067.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          6250003.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          6312297.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          6367939.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               4136712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               4216272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               4258296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               4295832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         19637030.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         19909094.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         19965004.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         20015923.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        13141647.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        13211320.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        13254865.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        13277675.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      10946225298.239998                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      10949584723.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      10951961978.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      10953174409.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      120849489312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      120846542448.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      120844457136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      120843393600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        169294673942.399994                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        169295625736.320007                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        169296121454.399994                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        169296437255.039978                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.865605                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.866043                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.866271                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.866416                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       129792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       293120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data        55808                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data        90368                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       211712                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       131328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total           933888                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       743936                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        743936                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          507                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         1145                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          218                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          353                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data          827                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data          513                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              3648                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         2906                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             2906                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst         8025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data       406890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         3210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        14446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data       918914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         3210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst         9631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data       174955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst         9631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data       283298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data       663705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         1605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data       411706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         3210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total             2927684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst         8025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        14446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst         9631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst         9631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst         2408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total          55376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       2332196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            2332196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       2332196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst         8025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data       406890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         3210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        14446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data       918914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         3210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst         9631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data       174955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst         9631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data       283298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data       663705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         1605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data       411706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         3210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total            5259880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      3648                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     2906                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   29184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  23248                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM               933888                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                743680                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys                933888                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             743936                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs         2452                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            3608                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            3696                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            3624                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            3608                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            3720                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            3688                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            3640                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            3600                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0            2863                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1            2928                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2            2888                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            2921                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4            2936                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            2904                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6            2936                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            2864                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                319136260000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               29184                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              23248                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  3647                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  3647                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  3647                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  3647                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  3647                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  3647                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  3647                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  3647                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  958                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  958                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  958                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  958                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  958                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  958                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  958                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  958                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  957                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  957                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  958                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  958                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  958                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  958                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  966                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  985                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  985                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  985                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  984                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  984                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  984                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  984                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  976                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  957                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         7551                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   222.165011                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   191.981599                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    74.361436                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          943     12.49%     12.49% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           28      0.37%     12.86% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           22      0.29%     13.15% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           13      0.17%     13.32% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           22      0.29%     13.61% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           27      0.36%     13.97% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          933     12.36%     26.33% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         5563     73.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         7551                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          957                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    30.478579                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    27.990445                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    12.773895                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-9            21      2.19%      2.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-17          158     16.51%     18.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-25          298     31.14%     49.84% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-33          221     23.09%     72.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-41          133     13.90%     86.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-49           64      6.69%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-57           35      3.66%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-65           15      1.57%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-73            7      0.73%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-81            2      0.21%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::88-89            2      0.21%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          957                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          957                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.284222                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.246554                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.481649                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            923     96.45%     96.45% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32             34      3.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          957                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  816461192                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            1311129992                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                 93388800                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   27976.33                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              44926.33                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                       2.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       2.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    2.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    2.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.00                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  25504                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 19369                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                 48693356.73                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 290155935379                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     801300799                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          6221577.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1               6196176                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          6378220.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          6277219.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               4197096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               4179960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               4302768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               4234632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         20046873.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         19784793.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         20320435.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         19804262.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        13201367.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        13152015.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        13476741.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        13184778.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      10949626200.960001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      10948795989.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      10953506286.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      10952806910.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      120846506064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      120847234320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      120843102480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      120843715968.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        169295711054.399994                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        169295255129.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        169296998807.040009                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        169295935645.440002                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.866082                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.865873                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.866675                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.866186                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       122368                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       289024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data        61952                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data        91136                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       216320                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       133888                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total           934144                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       744960                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        744960                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data          478                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         1129                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          242                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data          356                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data          845                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data          523                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              3649                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         2910                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             2910                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst         4815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data       383617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst         8828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data       906073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        16853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data       194216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst         8025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data       285706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst         3210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data       678151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data       419731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst         8828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data         4013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total             2928487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst         4815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst         8828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        16853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst         8025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst         3210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst         8828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total          56178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       2335406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            2335406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       2335406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst         4815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data       383617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst         8828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data       906073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        16853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data       194216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst         8025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data       285706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst         3210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data       678151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data       419731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst         8828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data         4013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total            5263893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      3649                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     2910                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   29192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  23280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM               933920                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                744704                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys                934144                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             744960                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs         2274                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            3672                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            3576                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            3640                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            3704                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            3624                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            3632                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            3713                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            3624                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0            2967                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1            2896                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            2832                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3            2944                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            2920                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5            2865                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            2976                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7            2872                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                319159238000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               29192                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              23280                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  3647                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  3646                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  3646                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  3646                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  3646                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  3646                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  3646                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  3646                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  958                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  958                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  958                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  958                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  958                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  958                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  960                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  960                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  961                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  961                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  961                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  961                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  962                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  962                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  972                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  983                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  983                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  984                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  984                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  984                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  983                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  983                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  971                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  960                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    8                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    7                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    7                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    7                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    7                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    7                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    7                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    7                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         7600                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   220.871579                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   190.597540                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    74.953098                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          945     12.43%     12.43% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           41      0.54%     12.97% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           41      0.54%     13.51% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           35      0.46%     13.97% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           43      0.57%     14.54% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           44      0.58%     15.12% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          920     12.11%     27.22% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         5531     72.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         7600                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          960                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    30.392708                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    12.319730                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-9            26      2.71%      2.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-17          149     15.52%     18.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-25          286     29.79%     48.12% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-33          233     24.27%     72.40% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-41          143     14.90%     87.29% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-49           70      7.29%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-57           35      3.65%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-65            7      0.73%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-73            5      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-81            3      0.31%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-89            2      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          960                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          960                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.241667                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.201345                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.500759                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              2      0.21%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.10%      0.31% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.10%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            924     96.25%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32             32      3.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          960                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  841577426                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            1336263176                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                 93392000                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   28835.96                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              45785.96                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                       2.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       2.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    2.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    2.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  25502                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 19355                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.14                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                 48659740.51                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 290143445965                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     813790213                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          6198595.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          6355238.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          6419347.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          6436281.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               4181592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               4287264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               4330512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               4341936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         19920076.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1             20552064                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         20309452.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         20229081.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        13247815.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        13317488.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        13400847.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        13430292.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      10947090749.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      10948962885.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      10953707054.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      10953894908.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      120848730144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      120847087920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      120842926368.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      120842761584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        169295280848.639984                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        169296474735.359985                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        169297005456.960022                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        169297005959.040009                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.865884                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.866434                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.866678                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.866678                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       124416                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       296448                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data        59392                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data        87296                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       209152                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       140032                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total           938752                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        18176                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       745216                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        745216                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          486                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         1158                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          232                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          341                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data          817                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data          547                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              3667                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         2911                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             2911                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker         1605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst         9631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data       390037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.dtb.walker         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        10433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data       929347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst         7223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data       186190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data       273668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data       655679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst         9631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data       438992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst         8828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         4013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total             2942933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst         9631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        10433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst         7223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst         9631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst         8828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total          56981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       2336209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            2336209                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       2336209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker         1605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst         9631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data       390037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.dtb.walker         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        10433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data       929347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst         7223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data       186190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data       273668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data       655679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst         9631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data       438992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst         8828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         4013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total            5279142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      3667                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     2911                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   29336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  23288                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM               938496                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                745472                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys                938752                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             745216                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs         2418                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            3584                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            3688                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            3624                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            3608                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            3736                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            3648                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            3624                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            3816                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0            2872                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1            2896                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2            2872                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            2856                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            2937                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            2928                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            2912                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            3023                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                318985242000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               29336                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              23288                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  3664                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  3664                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  3664                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  3664                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  3664                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  3664                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  3665                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  3665                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  958                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  958                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  958                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  958                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  958                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  958                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  958                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  958                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  959                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  959                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  959                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  959                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  960                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  960                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  972                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  992                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  993                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  993                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  993                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  993                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  992                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  992                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  980                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  960                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         7591                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   221.837439                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   191.634251                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    74.508394                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          947     12.48%     12.48% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           30      0.40%     12.87% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           31      0.41%     13.28% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           12      0.16%     13.44% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           33      0.43%     13.87% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           30      0.40%     14.27% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          933     12.29%     26.56% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         5575     73.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         7591                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          959                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    30.581856                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    12.384553                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-1             2      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-9            26      2.71%      2.92% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-17          132     13.76%     16.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-25          306     31.91%     48.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-33          224     23.36%     71.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-41          147     15.33%     87.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-49           69      7.19%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-57           25      2.61%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-65           16      1.67%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-73           10      1.04%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-81            2      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          959                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          959                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.291971                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.253312                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.500956                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            924     96.35%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32             35      3.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          959                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  828632536                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            1325742136                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                 93849600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   28253.97                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              45203.97                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                       2.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       2.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    2.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    2.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.09                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  25637                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 19396                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                 48492739.74                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  85.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 290151717874                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     805174171                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0               6190128                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1               6262704                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          6361891.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          6333465.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               4175880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               4224840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               4291752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               4272576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         19948531.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         19975987.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2             20112768                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         20048371.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        13211320.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1            13188096                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        13397529.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        13400432.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0       10948094424                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      10950608315.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      10952830494.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      10952024906.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      120847849728.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      120845644560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      120843695280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      120844401936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        169295381886.720001                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        169295816377.919983                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        169296601590.720001                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        169296393563.520020                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.865931                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.866131                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.866492                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.866396                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       121600                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       294656                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data        60416                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data        91392                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       201728                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       140288                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total           936192                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       745984                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        745984                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data          475                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         1151                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          236                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          357                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data          788                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data          548                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              3657                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         2914                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             2914                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         3210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst         6420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data       381209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        20866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data       923729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         4815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        13643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data       189401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst         8025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data       286509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst         3210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data       632406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst         4815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data       439795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        10433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total             2934907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst         6420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        20866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        13643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst         8025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst         3210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst         4815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        10433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total          67414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       2338616                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            2338616                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       2338616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         3210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst         6420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data       381209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        20866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data       923729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         4815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        13643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data       189401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst         8025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data       286509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst         3210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data       632406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst         4815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data       439795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        10433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total            5273524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      3657                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     2914                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   29256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  23312                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM               936192                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                745984                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys                936192                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             745984                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs        83524                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            3680                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            3648                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            3680                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            3656                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            3672                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            3656                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            3648                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            3616                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0            2936                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1            2936                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2            2920                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            2904                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4            2864                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            2888                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            2945                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7            2919                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                318974090000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               29256                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              23312                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  3655                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  3655                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  3655                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  3655                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  3655                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  3655                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  3655                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  3655                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  960                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  968                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  993                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  993                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  994                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  994                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  994                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  994                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  993                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  985                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  960                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         7581                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   221.897903                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   191.752813                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    74.447783                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          943     12.44%     12.44% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           30      0.40%     12.83% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           29      0.38%     13.22% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           20      0.26%     13.48% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           27      0.36%     13.84% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           35      0.46%     14.30% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          922     12.16%     26.46% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         5575     73.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         7581                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          959                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    30.506778                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    12.193538                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-9            27      2.82%      2.92% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-17          138     14.39%     17.31% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-25          289     30.14%     47.45% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-33          240     25.03%     72.47% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-41          141     14.70%     87.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-49           75      7.82%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-57           23      2.40%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-65           19      1.98%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-73            2      0.21%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-81            3      0.31%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-89            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          959                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          959                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.308655                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.267867                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.541574                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            922     96.14%     96.14% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             37      3.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          959                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  814650968                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            1310540168                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                 93619200                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   27845.60                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              44795.60                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                       2.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       2.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    2.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    2.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  25577                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 19411                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.42                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                 48542701.26                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 290176524270                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     780001775                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          6175612.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          6301411.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          6312297.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          6337094.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               4166088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               4250952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               4258296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               4275024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         19800268.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         20307955.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2             20060352                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         19884633.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        13214638.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        13231226.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        13241180.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        13301314.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      10946922431.039999                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      10949888911.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      10952705459.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      10951632236.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      120848877792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      120846275616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      120843804960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      120844746384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        169295068705.919983                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        169296167948.160004                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        169296294420.480011                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        169296088561.919983                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.865787                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.866292                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.866351                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.866256                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       127744                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       289280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data        58112                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data        86528                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       220928                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       131072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total           929024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       744448                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        744448                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          499                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         1130                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          227                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          338                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data          863                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data          512                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              3629                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         2908                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             2908                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data       400470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst         8025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data       906876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker         1605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        10433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data       182178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst         7223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data       271260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.dtb.walker         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data       692596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst         3210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data       410903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst         1605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total             2912436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst         8025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        10433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst         7223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst         2408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst         3210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst         1605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total          38522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       2333801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            2333801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       2333801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data       400470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst         8025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data       906876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker         1605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        10433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data       182178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst         7223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data       271260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.dtb.walker         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data       692596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst         3210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data       410903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst         1605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total            5246237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      3629                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     2908                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   29032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  23264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM               928800                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                744704                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys                929024                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             744448                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs       894633                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            3608                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            3632                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            3616                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            3609                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            3664                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            3552                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            3632                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            3712                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            2872                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1            2920                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            2920                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            2872                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4            2904                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5            2864                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6            2984                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            2936                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                319139215000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               29032                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              23264                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  3628                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  3627                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  3627                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  3627                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  3627                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  3627                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  3627                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  3627                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  959                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  959                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  959                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  959                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  959                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  959                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  959                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  960                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  961                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  962                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  962                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  962                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  962                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  963                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  970                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  985                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  985                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  984                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  984                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  984                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  984                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  983                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  976                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  960                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         7577                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   220.866306                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   190.238388                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    75.215166                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          961     12.68%     12.68% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           38      0.50%     13.18% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           32      0.42%     13.61% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           21      0.28%     13.88% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           32      0.42%     14.31% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           42      0.55%     14.86% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          940     12.41%     27.27% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         5511     72.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         7577                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          961                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    30.219563                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    12.269656                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-9            27      2.81%      2.91% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-17          138     14.36%     17.27% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-25          307     31.95%     49.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-33          244     25.39%     74.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-41          127     13.22%     87.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-49           60      6.24%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-57           34      3.54%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-65           18      1.87%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-73            1      0.10%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-81            2      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::104-105            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          961                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          961                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.216441                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.185018                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.343573                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              1      0.10%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            932     96.98%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             27      2.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          961                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  821626202                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            1313599952                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                 92880000                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   28307.53                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              45257.53                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                       2.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       2.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    2.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    2.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.18                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  25363                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 19357                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                 48820439.80                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 290152428643                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     804807535                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0               6181056                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1               6220368                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          6234883.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          6408460.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               4169760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               4196280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               4206072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               4323168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         19844198.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         19697932.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2             19740864                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         20036889.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        13161553.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        13144965.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        13217955.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        13427389.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      10948284959.039999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      10949569565.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      10950621393.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      10953375888.960001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      120847682592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      120846555744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      120845633088.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      120843216864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        169295235994.559998                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        169295296730.880005                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        169295566131.840027                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        169296700536                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.865864                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.865892                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.866016                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.866537                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       121600                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       299264                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data        59648                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data        87808                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       212480                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       131072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total           931840                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       741120                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        741120                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          475                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         1169                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          233                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data          343                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data          830                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data          512                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              3640                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         2895                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             2895                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data       381209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         4013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        11236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data       938175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        10433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data       186993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data       275273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data       666112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst         7223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data       410903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst         8828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data         1605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total             2921264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        11236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        10433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst         2408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst         7223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst         8828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          51363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       2323368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            2323368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       2323368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data       381209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         4013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        11236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data       938175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        10433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data       186993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data       275273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data       666112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst         7223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data       410903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst         8828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data         1605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total            5244632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      3640                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     2895                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   29120                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  23160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM               931584                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                741376                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys                931840                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             741120                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs         2404                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            3632                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            3656                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            3584                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            3624                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            3592                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            3560                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            3648                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            3816                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0            2904                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1            2841                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2            2832                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3            2896                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4            2871                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            2848                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            2944                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            3032                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                318974448000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               29120                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              23160                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  3638                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  3638                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  3638                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  3638                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  3638                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  3638                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  3638                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  3638                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  953                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  953                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  953                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  953                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  953                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  953                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  953                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  953                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  954                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  954                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  955                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  955                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  955                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  957                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  971                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  984                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  984                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  984                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  983                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  984                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  984                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  982                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  968                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  955                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         7538                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   221.936853                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   191.523002                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    74.615599                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          954     12.66%     12.66% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           22      0.29%     12.95% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           23      0.31%     13.25% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           10      0.13%     13.39% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           23      0.31%     13.69% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           25      0.33%     14.02% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          940     12.47%     26.49% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         5541     73.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         7538                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          954                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    30.524109                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    12.175783                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-1             2      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-9            27      2.83%      3.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-17          130     13.63%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-25          299     31.34%     48.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-33          227     23.79%     71.80% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-41          151     15.83%     87.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-49           67      7.02%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-57           29      3.04%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-65           13      1.36%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-73            6      0.63%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-81            3      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          954                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          954                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.285115                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.247333                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.483893                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            920     96.44%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32             34      3.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          954                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  816482940                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            1309931340                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                 93158400                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   28046.27                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              44996.27                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                       2.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       2.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    2.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    2.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.25                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  25439                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                 19303                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.35                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                 48810168.02                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  85.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 290164425879                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     791981666                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0               6187104                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          6251212.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          6301411.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          6457449.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               4173840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               4217088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               4250952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               4356216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         19965004.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         20028902.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         19932556.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         20333414.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        13258183.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        13125058.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        13383843.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        13493329.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      10946140208.639997                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      10949960540.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      10951255379.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      10954029191.039999                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      120849563952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      120846212784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      120845076960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      120842643792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        169295200168.320007                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        169295707461.119995                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        169296112978.559998                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        169297225268.159973                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.865847                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.866081                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.866267                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.866779                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       128000                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       286208                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data        56576                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data        93952                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       206848                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       141056                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total           929280                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       741632                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        741632                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          500                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         1118                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          221                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          367                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data          808                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data          551                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              3630                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         2897                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             2897                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst         6420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data       401273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        12038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data       897245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        12841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data       177362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst         5618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data       294534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data       648456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst         4013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data       442202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst         8025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total             2913239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst         6420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        12038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        12841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst         5618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst          803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst         4013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst         8025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total          49758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       2324973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            2324973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       2324973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst         6420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data       401273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        12038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data       897245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        12841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data       177362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst         5618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data       294534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data       648456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst         4013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data       442202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst         8025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total            5238212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      3630                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     2897                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   29040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  23176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM               929024                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                741376                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys                929280                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             741632                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs         2261                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            3688                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            3672                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            3648                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            3600                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            3624                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            3568                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            3640                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            3592                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            2922                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1            2912                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            2880                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            2895                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4            2904                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5            2840                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            2952                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            2863                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                319132838000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               29040                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              23176                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  3629                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  3629                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  3629                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  3629                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  3629                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  3629                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  3629                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  3629                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  956                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  956                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  956                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  956                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  956                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  956                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  956                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  956                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  957                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  957                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  957                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  957                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  957                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  957                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  962                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  981                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  980                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  980                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  980                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  980                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  980                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  980                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  975                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  956                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         7561                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   220.923158                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   190.315845                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    75.200899                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          956     12.64%     12.64% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           44      0.58%     13.23% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           27      0.36%     13.58% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           21      0.28%     13.86% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           33      0.44%     14.30% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           43      0.57%     14.87% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          928     12.27%     27.14% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         5509     72.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         7561                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          956                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    30.359833                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    13.421098                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-1            13      1.36%      1.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-9            37      3.87%      5.23% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-17          123     12.87%     18.10% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-25          288     30.13%     48.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-33          233     24.37%     72.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-41          138     14.44%     87.03% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-49           66      6.90%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-57           26      2.72%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-65           17      1.78%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-73            9      0.94%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-81            4      0.42%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::104-105            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          956                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          956                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.234310                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.203074                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.349623                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            928     97.07%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32             28      2.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          956                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  814858360                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            1306950760                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                 92902400                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   28067.59                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              45017.59                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                       2.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       2.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    2.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    2.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.24                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  25368                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 19271                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                 48894260.46                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 290164559008                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     792677170                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          6298387.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          6288710.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          6276614.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          6402412.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               4248912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               4242384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               4234224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               4319088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         20361868.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         20005939.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         19816742.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         20175667.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        13331589.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        13184363.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        13257768.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        13417021.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      10948405069.439999                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      10951947368.639997                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      10950784568.639997                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      10952915365.439999                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      120847577232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      120844469952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      120845489952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      120843620832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        169296134933.760010                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        169296050592.959991                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        169295771745.600006                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        169296762262.080017                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.866277                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.866238                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.866110                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.866566                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       126720                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       297216                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data        53504                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data        92928                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       203776                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       139776                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total           931072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       740096                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        740096                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          495                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         1161                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          209                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          363                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data          796                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data          546                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              3637                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         2891                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             2891                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst         8025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data       397260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst         7223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data       931755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        12038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data       167732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst         7223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data       291324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst         4815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data       638826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst         4815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data       438190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         6420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data         3210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total             2918856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst         8025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst         7223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        12038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst         7223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst         4815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst         4815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         6420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total          50560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       2320158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            2320158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       2320158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst         8025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data       397260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst         7223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data       931755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        12038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data       167732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst         7223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data       291324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst         4815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data       638826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst         4815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data       438190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         6420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data         3210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total            5239014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      3637                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     2891                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   29096                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  23128                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM               930592                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                740352                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys                931072                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             740096                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs         2233                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            3648                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            3624                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            3681                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            3552                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            3696                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            3552                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            3672                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            3656                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0            2904                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1            2904                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            2913                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3            2848                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            2911                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            2808                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            2944                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            2904                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                319139429000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               29096                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              23128                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  3635                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  3635                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  3635                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  3635                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  3635                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  3635                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  3635                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  3635                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  952                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  952                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  952                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  952                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  952                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  952                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  952                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  952                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  953                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  953                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  953                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  953                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  953                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  953                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  965                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  983                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  983                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  983                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  983                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  983                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  983                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  983                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  971                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  953                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         7531                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   221.875448                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   191.538920                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    74.604842                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          946     12.56%     12.56% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           31      0.41%     12.97% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           21      0.28%     13.25% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           15      0.20%     13.45% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           24      0.32%     13.77% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           28      0.37%     14.14% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          930     12.35%     26.49% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         5536     73.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         7531                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          953                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    30.515215                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    12.976871                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-9            24      2.52%      2.62% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-17          147     15.42%     18.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-25          309     32.42%     50.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-33          211     22.14%     72.61% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-41          129     13.54%     86.15% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-49           73      7.66%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-57           32      3.36%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-65           17      1.78%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-73            4      0.42%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-81            3      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::88-89            2      0.21%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::120-121            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          953                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          953                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.277020                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.240276                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.463443                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            920     96.54%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32             33      3.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          953                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  847273958                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            1340196908                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                 93059200                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29134.97                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46084.97                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                       2.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       2.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    2.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    2.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.03                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  25421                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                 19265                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.30                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                 48887780.18                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  85.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 290170238618                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     786997560                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0               6208272                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          6297782.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          6372172.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          6474988.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               4188120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               4248504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               4298688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               4368048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0             20000448                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         20241062.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         20152204.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3             20412288                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        13234544.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        13251548.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        13350666.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        13513236.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      10947611684.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      10950069651.839998                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      10951374286.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      10955185534.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      120848273184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      120846117072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      120844972656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      120841629456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        169295428128                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        169296137496                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        169296432549.119995                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        169297495426.559998                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.865952                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.866278                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.866414                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.866903                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       133632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       292864                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data        59648                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data        91904                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       193024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       135936                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total           926208                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       736512                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        736512                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          522                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         1144                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          233                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data          359                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data          754                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data          531                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              3618                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         2877                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             2877                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.inst         8025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data       418929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         1605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst         9631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data       918112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker         3210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        11236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data       186993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst         4013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data       288114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker         1605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst         4815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data       605119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker          803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         7223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data       426151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst         4815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         2408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total             2903608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst         8025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst         9631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        11236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst         4013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst         4815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         7223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst         4815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total          49758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       2308922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            2308922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       2308922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst         8025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data       418929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         1605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst         9631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data       918112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker         3210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        11236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data       186993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst         4013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data       288114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker         1605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst         4815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data       605119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker          803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         7223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data       426151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst         4815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         2408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total            5212530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      3618                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     2877                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   28944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  23016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM               926208                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                736512                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys                926208                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             736512                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs         2226                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            3560                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            3608                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            3560                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            3624                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            3704                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            3552                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            3624                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            3712                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            2815                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1            2848                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            2824                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3            2857                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            2912                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5            2832                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6            2936                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            2992                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                319141701000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               28944                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              23016                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  3617                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  3617                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  3617                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  3617                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  3617                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  3617                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  3617                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  3617                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  951                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  951                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  951                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  951                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  951                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  951                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  951                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  951                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  951                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  951                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  951                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  951                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  952                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  952                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  958                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  971                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  972                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  972                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  972                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  972                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  971                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  971                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  965                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  952                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         7499                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   221.725563                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   191.467310                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    74.594084                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          937     12.49%     12.49% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           33      0.44%     12.94% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           29      0.39%     13.32% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           11      0.15%     13.47% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           31      0.41%     13.88% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           36      0.48%     14.36% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          921     12.28%     26.64% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         5501     73.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         7499                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          951                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    30.435331                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    13.259188                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-1             3      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-9            32      3.36%      3.68% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-17          142     14.93%     18.61% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-25          300     31.55%     50.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-33          210     22.08%     72.24% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-41          139     14.62%     86.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-49           65      6.83%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-57           31      3.26%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-65           17      1.79%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-73            3      0.32%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-81            3      0.32%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::88-89            5      0.53%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::96-97            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          951                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          951                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.201893                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.174877                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.255404                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            927     97.48%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32             24      2.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          951                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  816144128                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            1306744928                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                 92620800                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   28197.35                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              45147.35                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                       2.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       2.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    2.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    2.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.05                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.14                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  25296                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 19165                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                 49136520.55                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  85.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 290169670403                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF   28028487600                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     787565775                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0               6232464                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          6210086.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          6281452.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3               6401808                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               4204440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1          4189344.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               4237488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               4318680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0             20180160                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         19968499.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2             19825728                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         20160691.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        13184778.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        13178557.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        13244497.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3            13436928                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      37455911875.199997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      10948881571.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      10948702034.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      10952839195.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      10954215731.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      120847159248.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      120847316736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      120843687648.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      120842480160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        169295754536.640015                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        169295477133.119995                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        169296027885.119995                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        169296925873.919983                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.866102                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.865975                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.866228                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.866641                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               43473                       # Transaction distribution
system.membus.trans_dist::ReadResp              43473                       # Transaction distribution
system.membus.trans_dist::WriteReq                199                       # Transaction distribution
system.membus.trans_dist::WriteResp               199                       # Transaction distribution
system.membus.trans_dist::Writeback             46469                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          4573878                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         623246                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         2213072                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          939                       # Transaction distribution
system.membus.trans_dist::ReadExReq            787439                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15269                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         1260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      8346396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8347656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8347656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         2520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     26823425                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26825945                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26825945                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq     21736500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    710608500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       199000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        99500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    766738500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq   2331738706                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    321169893                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp   1106536000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq       473989                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq    434842472                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    251938500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          292                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp           90                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq            8                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback         1642                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq         7623                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           17                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         3166                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           10                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp            5                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       394497                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp       467495                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        18000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      6126895                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq     15719482                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq        69500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     23048500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        57000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp        49500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          9592                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         3264                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            22367374                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           23583495                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          3757161                       # Total snoops (count)
system.membus.snoop_fanout::samples           6075012                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 6075012    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6075012                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              414000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 630                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy          1902430500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer5.succeeded             2317852                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         2069182500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.succeeded            2272013                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              43041                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             43041                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            46469                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq         2192732                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         20340                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp        2213072                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            15269                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           15269                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port        13571                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         3691                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         3690                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         3645                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         3835                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         3742                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         3772                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         3632                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port        44764                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port       595230                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port       449329                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         3655                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         3683                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         3734                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         3700                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         3801                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total      1147476                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port        13807                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         3703                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         3658                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         3658                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         3810                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         3663                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         3596                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         3632                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port        43840                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port       594280                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port       450787                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         3641                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         3838                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         3785                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         3706                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         3831                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total      1147235                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port        13646                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         3711                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         3791                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         3718                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         3719                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         3822                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         3635                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         3725                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port        44274                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port       595056                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port       449897                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         3574                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         3683                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         3729                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         3814                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         3651                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total      1147445                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port        13613                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         3526                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         3617                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         3802                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         3774                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         3758                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         3442                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         3690                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port        44398                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port       595298                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port       449419                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         3695                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         3779                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         3833                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         3612                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         3823                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total      1147079                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               4589235                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       417280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       423168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       424704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       418304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       425472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       413440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       428800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       416000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       427520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       405504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       419072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       417024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       404992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       420096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       416512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       421120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      6699009                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       427008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       418560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       419840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       408064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       431104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       401152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       417792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       414720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       410368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       439552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       409088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       416000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       426752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       420864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       418816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       421120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      6700800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       420608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       417024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       422400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       417536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       408320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       432128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       421888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       423680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       421632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       410368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       420352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       404992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       409856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       413440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       423936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       411904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      6680064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       427520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       412416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       412160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       431872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       414464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       432384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       400128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       416512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       422656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       423424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       424960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       424704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       431360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       429568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       415744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       423680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      6743552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               26823425                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     60251800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    424386535                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    436792200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq   3068920800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     28476000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp   3097443329                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     21375800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    150924618                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq           14                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           41                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq         2260                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq        13600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback        16400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq      1740000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp         9399                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq         1800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                         2317                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           1                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime            1771800                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime              9399                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           63745600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              28784                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           35392200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               8761                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           35646200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               8833                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           35614400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               8862                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           35913600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               9024                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           35727400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               8943                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           35315000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               8671                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           35478000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               8788                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy          149442600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              90095                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy         1690354200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.5                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            1191389                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy        1284888400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.4                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded            901170                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          35224200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              8721                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          35673800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              8939                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          35882400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              8996                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          35663400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              8869                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          35855200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              9006                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         919606887                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            568013                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         917296223                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            567772                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         918697941                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            567982                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         917154931                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            567616                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        43041                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        43041                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        46469                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq      2192732                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        20340                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp      2213072                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        15269                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        15269                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave      1147476                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave      1147235                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave      1147445                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave      1147079                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      4589235                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      6699009                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      6700800                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      6680064                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      6743552                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     26823425                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     34432800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp    172164000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    185876000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq   1754185600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     16272000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp   1770457600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     12215200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     61076000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp          160                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         3643                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            3                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       119500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      3608300                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        12000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  3806                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      3739800                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    500210500                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       579463                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    500981600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       579463                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    500309600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       579463                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    501480800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       579463                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   2003698400                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.6                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded      2271383                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq           12025035                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          11778007                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate       247028                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               199                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              199                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            68452                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         4592506                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        623582                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5216088                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        30362                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        30362                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1446411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1446411                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        15638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3657054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        10859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4247047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        13399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2233679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side         6705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3150527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side         8987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        26622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      3896246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side        12223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         5308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      3855229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        11965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21225826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2001664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      6699964                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        19036                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6233856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     16036780                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        22304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       770816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      2029176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        13396                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2250240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      4419488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        15476                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      3407616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     11057824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side        21464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       679424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      7369876                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        21280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       147712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        73509                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           36                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               63291337                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   6367062087                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp   5130761708                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       199000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp       102991                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   2225350428                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq   2447321926                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    321726608                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp   1116069393                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq     15707408                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq    798461509                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    694252448                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       565950                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         5781                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           48                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1983                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq        72955                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq        14431                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp         1424                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq         7645                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq        39616                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          260                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   1237026455                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     81898705                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      1429998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     31787297                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    391126185                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     72242701                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      4051500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq     10294965                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq    174003040                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      3840994                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       717564                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        7465                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         1917910641                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          89791199                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                        16278816                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         18785916                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              18785916    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18785916                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12184100466                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded           18786547                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         254170845                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              7819                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       70283355573                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            22.0                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           3171338                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           6116444                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              6100                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         791469818                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             24351                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       75026773110                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            23.5                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           3594065                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           7837960                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              7823                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         97895898                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             3011                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      60383500443                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           18.9                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          2132212                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          3375950                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             3356                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        285730841                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             8790                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      84569327043                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           26.5                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          2991352                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          5131459                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             5118                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        432659355                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded            13311                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy      74418940353                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           23.3                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded          3375154                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            19000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               19                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy          6879430                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded             6857                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         86284405                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             2654                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy      75162047091                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           23.6                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded          3357083                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            17000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy          6671929                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded             6645                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           260500                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                9                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         18755493                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              577                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy         10264498                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              425                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                9                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        31898                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        31898    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        31898                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        31898                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        31898    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        31898                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        31898                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        31898    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        31898                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        31898                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        31898    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        31898                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        31898                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            31898    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        31898                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        31898                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           31898    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        31898                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     58586                       # number of replacements
system.l2.tags.tagsinuse                  7965.267868                       # Cycle average of tags in use
system.l2.tags.total_refs                       74177                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     58586                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.266122                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4825.962781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     2.686215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    60.038436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   335.269574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     3.138990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    66.365611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   480.116506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     4.905429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    39.927682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   304.137914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     2.837958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    26.846701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   329.763572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     3.326077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    20.333734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   569.234144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     2.369949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    19.361617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   649.669686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     9.850396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   149.739521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    59.385373                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.589107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.007329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.040926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.008101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.058608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.004874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.037126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.003277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.040254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.002482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.069487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.002363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.079305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.001202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.018279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.007249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972323                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6363                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002930                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.988770                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20156478                       # Number of tag accesses
system.l2.tags.data_accesses                 20156478                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         4748                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         7677                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data         7140                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         5552                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        24095                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        17855                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         3328                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         2771                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data         2369                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker         3861                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         8639                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data         5335                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker         5348                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           19                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst        13232                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        13446                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker         5310                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           17                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         2520                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data         8307                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            8                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          441                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          122                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  142141                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            68452                       # number of Writeback hits
system.l2.Writeback_hits::total                 68452                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data         4978                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data         3658                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data          589                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data          853                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data         4056                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data         4919                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                19058                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data          105                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data          142                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                336                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data         2256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          621                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data         1955                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5662                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         4748                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          7677                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data          7647                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         5552                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         24095                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         20111                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         3328                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          2771                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data          2476                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker         3861                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          8639                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data          5956                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker         5348                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           19                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst         13232                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         15401                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker         5310                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           17                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          2520                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data          8510                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            8                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           441                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           135                       # number of demand (read+write) hits
system.l2.demand_hits::total                   147803                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         4748                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         7677                       # number of overall hits
system.l2.overall_hits::system.cpu0.data         7647                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         5552                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        24095                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        20111                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         3328                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         2771                       # number of overall hits
system.l2.overall_hits::system.cpu2.data         2476                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker         3861                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         8639                       # number of overall hits
system.l2.overall_hits::system.cpu3.data         5956                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker         5348                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           19                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst        13232                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        15401                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker         5310                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           17                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         2520                       # number of overall hits
system.l2.overall_hits::system.cpu5.data         8510                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            8                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          441                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          135                       # number of overall hits
system.l2.overall_hits::total                  147803                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           11                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          142                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         6049                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           24                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          256                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         9898                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          240                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         3662                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          151                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         3871                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst           79                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data         9831                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           10                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          134                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data         8528                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          136                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           40                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 43110                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data       445399                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data       584367                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        92710                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data       140614                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data       471525                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data       457636                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            2192302                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         8953                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         2174                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data          140                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data          329                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         2181                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         6561                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            20340                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         1871                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data         8637                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data         1795                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data         3350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data           14                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15699                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           11                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          142                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data         7920                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           24                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          256                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        18535                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          240                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data         3674                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          151                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data         5666                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst           79                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        13181                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           10                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          134                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data         8548                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          136                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           54                       # number of demand (read+write) misses
system.l2.demand_misses::total                  58809                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           11                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          142                       # number of overall misses
system.l2.overall_misses::system.cpu0.data         7920                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           24                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          256                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        18535                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           21                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          240                       # number of overall misses
system.l2.overall_misses::system.cpu2.data         3674                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker            8                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          151                       # number of overall misses
system.l2.overall_misses::system.cpu3.data         5666                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           18                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst           79                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        13181                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           10                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          134                       # number of overall misses
system.l2.overall_misses::system.cpu5.data         8548                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          136                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           54                       # number of overall misses
system.l2.overall_misses::total                 58809                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      1405000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     17515000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    781504967                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      3128500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     32596000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   1279518238                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      2687000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     30862000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    471821705                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker       993500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     19506500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data    499626795                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      2323000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     10295500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   1272932701                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      1246000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     17152000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   1102664323                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     17545000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      5022500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5570470229                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      4961000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      2428499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      3458998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      2282999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data       587000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      1826500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       131000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     15675996                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       327000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      1305000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      1837500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       456000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       651999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4707999                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    234776000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data   1081318000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data      1618500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    225104500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data    420589000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data      2717500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data      1681500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1967805000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      1405000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     17515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   1016280967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      3128500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     32596000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   2360836238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      2687000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     30862000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data    473440205                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker       993500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     19506500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data    724731295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      2323000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     10295500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   1693521701                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      1246000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     17152000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   1105381823                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     17545000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      6704000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7538275229                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      1405000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     17515000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   1016280967                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      3128500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     32596000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   2360836238                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      2687000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     30862000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data    473440205                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker       993500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     19506500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data    724731295                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      2323000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     10295500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   1693521701                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      1246000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     17152000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   1105381823                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     17545000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      6704000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7538275229                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         4759                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         7819                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        13189                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         5576                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        24351                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        27753                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         3349                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         3011                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data         6031                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker         3869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         8790                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data         9206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker         5366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst        13311                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        23277                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker         5320                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         2654                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        16835                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          577                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          162                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              185251                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        68452                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             68452                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data       450377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data       588025                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        93299                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data       141467                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data       475581                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data       462555                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          2211360                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         9058                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         2208                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data          342                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         2214                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         6703                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          20676                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         2378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data        10893                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         2416                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data         5305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           27                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21361                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         4759                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         7819                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        15567                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         5576                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        24351                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        38646                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         3349                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         3011                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data         6150                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker         3869                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         8790                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        11622                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker         5366                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst        13311                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        28582                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker         5320                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         2654                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        17058                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          577                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          189                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               206612                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         4759                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         7819                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        15567                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         5576                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        24351                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        38646                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         3349                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         3011                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data         6150                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker         3869                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         8790                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        11622                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker         5366                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst        13311                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        28582                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker         5320                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         2654                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        17058                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          577                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          189                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              206612                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.002311                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.018161                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.458640                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.004304                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.010513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.356646                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.006271                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.079708                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.607196                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.002068                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.017179                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.420487                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.003354                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.005935                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.422348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.001880                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.050490                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.506564                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.111111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.235702                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.246914                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.232711                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.988947                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.993779                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.993687                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.993970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.991471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.989366                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.910714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.991382                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.988408                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.984601                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.939597                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.961988                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.985095                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.978815                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.983749                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.786796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.792895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.100840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.742964                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.631480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.089686                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.518519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.734938                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.002311                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.018161                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.508769                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.004304                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.010513                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.479610                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.006271                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.079708                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.597398                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.002068                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.017179                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.487524                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.003354                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.005935                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.461164                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.001880                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.050490                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.501114                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.111111                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.235702                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.284635                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.002311                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.018161                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.508769                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.004304                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.010513                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.479610                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.006271                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.079708                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.597398                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.002068                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.017179                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.487524                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.003354                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.005935                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.461164                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.001880                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.050490                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.501114                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.111111                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.235702                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.284635                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 127727.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 123345.070423                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 129195.729377                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 130354.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 127328.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129270.381693                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 127952.380952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 128591.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 128842.628345                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 124187.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 129182.119205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 129069.179799                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 129055.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 130322.784810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 129481.507578                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker       124600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst       128000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 129299.287406                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 129007.352941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 125562.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129215.268592                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data    11.138328                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data     4.155777                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data    37.309869                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data    16.235930                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data     1.244897                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data     3.991163                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  2568.627451                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     7.150473                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data    36.524070                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   600.275989                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data        13125                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data  1386.018237                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   298.944979                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data    19.890261                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   231.465044                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 125481.560663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 125196.017136                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data       134875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 125406.406685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 125548.955224                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data       135875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 120107.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125345.881903                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 127727.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 123345.070423                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 128318.303914                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 130354.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 127328.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 127371.795954                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 127952.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 128591.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 128862.331247                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 124187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 129182.119205                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 127908.806036                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 129055.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 130322.784810                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 128482.034823                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker       124600                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst       128000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 129314.672789                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 129007.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 124148.148148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128182.339931                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 127727.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 123345.070423                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 128318.303914                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 130354.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 127328.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 127371.795954                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 127952.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 128591.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 128862.331247                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 124187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 129182.119205                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 127908.806036                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 129055.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 130322.784810                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 128482.034823                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker       124600                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst       128000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 129314.672789                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 129007.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 124148.148148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128182.339931                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                46469                       # number of writebacks
system.l2.writebacks::total                     46469                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.inst            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 69                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  69                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 69                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          134                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         6048                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          244                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         9898                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          226                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         3659                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         3870                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst           75                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data         9831                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          129                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data         8526                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            43041                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data       445399                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data       584367                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        92710                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data       140614                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data       471525                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data       457636                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       2192302                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         8953                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         2174                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data          140                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data          329                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         2181                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         6561                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        20340                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         1871                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data         8637                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data           12                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data         1795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data         3350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data           14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15699                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data         7919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        18535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data         3671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data         5665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        13181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data         8546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             58740                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data         7919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        18535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data         3671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data         5665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        13181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data         8546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            58740                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      1284000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     15515000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    714945967                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      2864500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     29015000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   1170640238                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      2456000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     27177500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    431153705                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker       905500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     15837000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    456954295                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      2125000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst      9108500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   1164791701                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      1136000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     15324500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   1008754823                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     16049000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      4582500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5090733729                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data  24232313595                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data  31793532336                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   5042737046                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   7646078767                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data  25648627128                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data  24893182689                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data      2777000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 119259248561                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    485984328                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    117596407                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data      7605494                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data     17822450                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    118245741                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data    356265806                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       124000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1103644226                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    214195000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    986311000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data      1486500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data    205359500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data    383739000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data      2497500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data      1527500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1795116000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      1284000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     15515000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    929140967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      2864500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     29015000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   2156951238                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      2456000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     27177500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data    432640205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker       905500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     15837000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data    662313795                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      2125000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst      9108500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   1548530701                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      1136000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     15324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   1011252323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     16049000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      6110000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6885849729                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      1284000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     15515000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    929140967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      2864500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     29015000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   2156951238                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      2456000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     27177500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data    432640205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker       905500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     15837000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data    662313795                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      2125000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst      9108500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   1548530701                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      1136000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     15324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   1011252323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     16049000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      6110000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6885849729                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data      1533500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1486500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data      1281500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      1422000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data      1443000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data      1382000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       120000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      8668500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       700000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       660000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       600500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       660000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       654000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       643500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        94500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      4012500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      2233500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      2146500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      1882000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      2082000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      2097000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      2025500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     12681000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.002311                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.017138                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.458564                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.004304                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.010020                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.356646                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.006271                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.075058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.606699                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.002068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.015017                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.420378                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.003354                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.005634                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.422348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.001880                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.048606                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.506445                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.111111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.235702                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.246914                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.232339                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.988947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.993779                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.993687                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.993970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.991471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.989366                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.910714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.991382                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.988408                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.984601                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.939597                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.961988                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.985095                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.978815                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.983749                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.786796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.792895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.100840                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.742964                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.631480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.089686                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.518519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.734938                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.002311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.017138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.508704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.004304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.010020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.479610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.006271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.075058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.596911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.002068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.015017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.487438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.003354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.005634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.461164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.001880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.048606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.500997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.111111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.235702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.284301                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.002311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.017138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.508704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.004304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.010020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.479610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.006271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.075058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.596911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.002068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.015017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.487438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.003354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.005634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.461164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.001880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.048606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.500997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.111111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.235702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.284301                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 116727.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 115783.582090                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118211.965443                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 119354.166667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 118913.934426                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118270.381693                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 116952.380952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 120254.424779                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 117833.753758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 113187.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 119977.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 118076.045220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 118055.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 121446.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 118481.507578                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker       113600                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 118794.573643                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 118315.132888                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 118007.352941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 114562.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118276.381334                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54405.855413                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54406.789459                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54392.590292                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54376.369117                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54395.052496                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54395.158355                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54450.980392                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54399.096731                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54281.729923                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54092.183533                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54324.957143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54171.580547                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54216.295736                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54300.534370                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        62000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54259.794789                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 114481.560663                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 114196.017136                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data       123875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 114406.406685                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 114548.955224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data       124875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 109107.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114345.881903                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 116727.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 115783.582090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 117330.593130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 119354.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 118913.934426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 116371.795954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 116952.380952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 120254.424779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 117853.501771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 113187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 119977.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 116913.291262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 118055.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 121446.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 117482.034823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker       113600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 118794.573643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 118330.484788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 118007.352941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 113148.148148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117225.906180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 116727.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 115783.582090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 117330.593130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 119354.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 118913.934426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 116371.795954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 116952.380952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 120254.424779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 117853.501771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 113187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 119977.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 116913.291262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 118055.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 121446.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 117482.034823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker       113600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 118794.573643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 118330.484788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 118007.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 113148.148148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117225.906180                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       9592                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        14718                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        14718    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         14718                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        11451                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean    255.977731                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   255.876061                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev     2.382969                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        11450     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        11451                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         31898                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     11804827.888896                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    23825504.142892                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07        29760     93.30%     93.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07         1264      3.96%     97.26% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08          298      0.93%     98.19% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08          379      1.19%     99.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08           82      0.26%     99.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08           42      0.13%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08           59      0.18%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08            6      0.02%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08            3      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08            3      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           31898                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        11811858.577988      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   3767808                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        31898                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    9175647.376011                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   20117159.025217                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07        30357     95.17%     95.17% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          996      3.12%     98.29% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08          238      0.75%     99.04% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08          182      0.57%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           39      0.12%     99.73% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           35      0.11%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           43      0.13%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            4      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          31898                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       9189144.371384      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                2931201                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           14718                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99105.890746                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98012.155584                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      18158.977045                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151            3      0.02%      0.02% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%      0.02% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919            0      0.00%      0.02% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303        13538     91.98%     92.00% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687          216      1.47%     93.47% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071          198      1.35%     94.82% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455          183      1.24%     96.06% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839          218      1.48%     97.54% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223          232      1.58%     99.12% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607            0      0.00%     99.12% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            0      0.00%     99.12% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375          130      0.88%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             14718                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               14718                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           21684206.345971                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          25071002.083404                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             14716     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             55000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         247472000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 14718                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             11451                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         27856536.023055                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        32710167.498096                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           11448     99.97%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           50000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       314682000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               11451                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 26169                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             12189430.012610                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            13750614.628293                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               26160     99.97%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               50000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           136000000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   26169                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        31898                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.005016                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.070647                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            31738     99.50%     99.50% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              160      0.50%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        31898                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        31898                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           31898    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        31898                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             31898                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             0.461095                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            0.930918                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                 29755     93.28%     93.28% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                  1569      4.92%     98.20% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   372      1.17%     99.37% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   130      0.41%     99.77% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                    57      0.18%     99.95% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                  11      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                   2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               31898                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            31898                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.358424                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.785827                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                  23350     73.20%     73.20% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   7007     21.97%     95.17% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    996      3.12%     98.29% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                    238      0.75%     99.04% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                    114      0.36%     99.39% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     68      0.21%     99.61% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     39      0.12%     99.73% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     35      0.11%     99.84% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                     37      0.12%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      6      0.02%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     4      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              31898                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        14484                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        14484    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         14484                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        11691                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        11691    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        11691                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         31898                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     11613016.490062                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    23235073.127539                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07        29836     93.54%     93.54% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07         1214      3.81%     97.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          283      0.89%     98.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08          388      1.22%     99.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08           75      0.24%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08           41      0.13%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08           49      0.15%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08            6      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           31898                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        11624063.027828      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   3707904                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        31898                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    9372274.123770                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   20358525.982677                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07        30288     94.95%     94.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07         1047      3.28%     98.23% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08          231      0.72%     98.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08          192      0.60%     99.56% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           53      0.17%     99.73% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           32      0.10%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           49      0.15%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            4      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          31898                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       9382554.602205      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                2992896                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           14484                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       98799.744546                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      97814.136732                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      17143.955943                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            1      0.01%      0.01% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            2      0.01%      0.02% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        13360     92.24%     92.26% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687          213      1.47%     93.73% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071          196      1.35%     95.08% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455          186      1.28%     96.37% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839          203      1.40%     97.77% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223          218      1.51%     99.28% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607            1      0.01%     99.28% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            1      0.01%     99.29% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375          102      0.70%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            1      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             14484                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               14484                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           22023291.563104                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          25255907.287656                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             14484    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value            130000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         246157000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 14484                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             11691                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         27283730.219827                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        32254801.504641                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           11690     99.99%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           67000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       333023000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               11691                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 26175                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             12186628.042025                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            13695757.548735                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               26170     99.98%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               50000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           199370000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   26175                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        31898                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.004358                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.065869                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            31759     99.56%     99.56% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              139      0.44%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        31898                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        31898                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           31898    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        31898                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             31898                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             0.453633                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            0.906825                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0                   21618     67.77%     67.77% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::1                    8221     25.77%     93.55% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2                    1217      3.82%     97.36% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::3                     283      0.89%     98.25% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4                     216      0.68%     98.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::5                     164      0.51%     99.44% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6                      79      0.25%     99.69% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::7                      41      0.13%     99.82% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8                      40      0.13%     99.94% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::9                       7      0.02%     99.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10                      5      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::11                      3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::13                      2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::15                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::17                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               31898                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            31898                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.366104                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.795255                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                  23240     72.86%     72.86% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   7048     22.10%     94.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                   1047      3.28%     98.23% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                    231      0.72%     98.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                    122      0.38%     99.34% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     70      0.22%     99.56% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     53      0.17%     99.73% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     32      0.10%     99.83% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                     43      0.13%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      6      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     4      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              31898                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        14613                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        14613    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         14613                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        11481                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        11481    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        11481                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         31898                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     11716546.491943                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    23475868.805560                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07        29830     93.52%     93.52% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07         1174      3.68%     97.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08          310      0.97%     98.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08          390      1.22%     99.39% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08           87      0.27%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08           43      0.13%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08           52      0.16%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08            6      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08            3      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           31898                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        11727591.343942      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   3740928                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        31898                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    9202934.353251                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   19990931.296118                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07        23269     72.95%     72.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         7105     22.27%     95.22% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     95.22% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07         1001      3.14%     98.36% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07          225      0.71%     99.07% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.07% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           97      0.30%     99.37% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           80      0.25%     99.62% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.62% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08           41      0.13%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08           24      0.08%     99.82% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.82% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08           37      0.12%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08           10      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            6      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            2      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          31898                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       9214020.134113      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                2939136                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           14613                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       99057.551495                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      97978.914844                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      18094.763629                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151            1      0.01%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919            1      0.01%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303        13458     92.10%     92.11% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          200      1.37%     93.48% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          215      1.47%     94.95% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          193      1.32%     96.27% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          194      1.33%     97.60% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223          214      1.46%     99.06% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607            2      0.01%     99.08% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            0      0.00%     99.08% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375          135      0.92%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             14613                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               14613                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           21828860.877301                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          24902227.774606                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             14612     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             34000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         229604000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 14613                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             11481                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         27783650.901489                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        32017171.452733                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           11479     99.98%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           66000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       362026000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               11481                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 26094                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             12224463.248256                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            13569124.921002                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               26089     99.98%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               34000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           177140000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   26094                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        31898                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.004232                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.064919                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            31763     99.58%     99.58% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              135      0.42%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        31898                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        31898                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           31898    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        31898                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             31898                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             0.457678                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            0.916205                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0                   21592     67.69%     67.69% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::1                    8242     25.84%     93.53% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2                    1175      3.68%     97.21% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::3                     304      0.95%     98.17% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4                     236      0.74%     98.91% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::5                     155      0.49%     99.39% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6                      89      0.28%     99.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::7                      39      0.12%     99.79% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8                      49      0.15%     99.95% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::9                       6      0.02%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10                      4      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::11                      3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12                      3      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::13                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::15                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::17                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               31898                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            31898                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.359490                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.780896                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                  23269     72.95%     72.95% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   7105     22.27%     95.22% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                   1001      3.14%     98.36% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                    225      0.71%     99.07% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     97      0.30%     99.37% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     80      0.25%     99.62% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     41      0.13%     99.75% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     24      0.08%     99.82% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     37      0.12%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                     10      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     6      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              31898                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        14495                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        14495    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         14495                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        11847                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        11847    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        11847                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         31898                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     11621844.629757                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    23447659.578605                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07        29856     93.60%     93.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07         1211      3.80%     97.39% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08          267      0.84%     98.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08          379      1.19%     99.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08           86      0.27%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08           30      0.09%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08           53      0.17%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08            5      0.02%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08            4      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08            4      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           31898                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        11632891.023776      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   3710720                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        31898                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    9499078.312120                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   20422776.379720                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07        30283     94.94%     94.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07         1044      3.27%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          249      0.78%     98.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08          176      0.55%     99.54% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           58      0.18%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           40      0.13%     99.85% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           41      0.13%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          31898                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       9507751.635645      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                3032832                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           14495                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       98868.202829                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      97850.300400                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      17504.915028                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            2      0.01%      0.01% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            1      0.01%      0.02% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        13364     92.20%     92.22% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          212      1.46%     93.68% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          195      1.35%     95.03% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          223      1.54%     96.56% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          171      1.18%     97.74% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          208      1.43%     99.18% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607            1      0.01%     99.19% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991            0      0.00%     99.19% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375          116      0.80%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            1      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            1      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             14495                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               14495                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           22006427.526733                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          25236277.237985                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             14494     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             64000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         237642000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 14495                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             11847                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         26925394.108213                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        32031172.433578                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           11843     99.97%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           34000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       481214000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               11847                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 26342                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             12109374.534963                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            13495760.027571                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               26335     99.97%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               34000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           146589000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   26342                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        31898                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.004107                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.063954                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            31767     99.59%     99.59% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              131      0.41%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        31898                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        31898                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           31898    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        31898                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             31898                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             0.453978                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            0.915548                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0                   21607     67.74%     67.74% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::1                    8256     25.88%     93.62% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2                    1203      3.77%     97.39% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::3                     266      0.83%     98.23% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4                     228      0.71%     98.94% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::5                     153      0.48%     99.42% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6                      86      0.27%     99.69% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::7                      32      0.10%     99.79% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8                      46      0.14%     99.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::9                       5      0.02%     99.95% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10                      5      0.02%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::11                      4      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12                      2      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::13                      2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14                      2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::15                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::17                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::19                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               31898                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            31898                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.371058                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.797765                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                  23090     72.39%     72.39% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   7193     22.55%     94.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                   1044      3.27%     98.21% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                    249      0.78%     98.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                    113      0.35%     99.34% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     63      0.20%     99.54% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     58      0.18%     99.72% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     40      0.13%     99.85% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                     37      0.12%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      4      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              31898                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       831419                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       831419    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         831419                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        46470                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.994513                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.969454                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.182916                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        46469    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         46470                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          31898                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      46756235.500658                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     71304580.571535                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-6.71089e+07        27339     85.71%     85.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+07-1.34218e+08         3374     10.58%     96.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.01327e+08          122      0.38%     96.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+08-2.68435e+08          156      0.49%     97.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-3.35544e+08          162      0.51%     97.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.35544e+08-4.02653e+08          113      0.35%     98.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-4.69762e+08          576      1.81%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.69762e+08-5.36871e+08           17      0.05%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.0398e+08            4      0.01%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.0398e+08-6.71089e+08           10      0.03%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-7.38198e+08            3      0.01%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::7.38198e+08-8.05306e+08            4      0.01%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-8.72415e+08            4      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.00663e+09            3      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.00663e+09-1.07374e+09            1      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.14085e+09            4      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.14085e+09-1.20796e+09            3      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.27507e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.27507e+09-1.34218e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            31898                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         46796403.973534      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   14927360                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         31898                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     37249934.165151                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    57242823.954452                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08        30916     96.92%     96.92% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          460      1.44%     98.36% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08          345      1.08%     99.45% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08          142      0.45%     99.89% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           21      0.07%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            6      0.02%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            5      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           31898                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        37293470.743347      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                11896065                       # Number of bytes written
system.Hmon.readLatencyHist::samples            58310                       # Read request-response latency
system.Hmon.readLatencyHist::mean        107656.765563                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       106666.223188                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       17793.560088                       # Read request-response latency
system.Hmon.readLatencyHist::0-16383                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-49151            7      0.01%      0.01% # Read request-response latency
system.Hmon.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Hmon.readLatencyHist::65536-81919            4      0.01%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::81920-98303            0      0.00%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::98304-114687        54109     92.80%     92.81% # Read request-response latency
system.Hmon.readLatencyHist::114688-131071          842      1.44%     94.26% # Read request-response latency
system.Hmon.readLatencyHist::131072-147455          783      1.34%     95.60% # Read request-response latency
system.Hmon.readLatencyHist::147456-163839          784      1.34%     96.95% # Read request-response latency
system.Hmon.readLatencyHist::163840-180223          790      1.35%     98.30% # Read request-response latency
system.Hmon.readLatencyHist::180224-196607          502      0.86%     99.16% # Read request-response latency
system.Hmon.readLatencyHist::196608-212991            3      0.01%     99.17% # Read request-response latency
system.Hmon.readLatencyHist::212992-229375            0      0.00%     99.17% # Read request-response latency
system.Hmon.readLatencyHist::229376-245759          484      0.83%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::245760-262143            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-278527            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              58310                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               831419                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            383663.524649                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           672834.142469                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                97      0.01%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  7302      0.88%      0.89% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000             38903      4.68%      5.57% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000            14137      1.70%      7.27% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            13700      1.65%      8.92% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000            10092      1.21%     10.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000            19465      2.34%     12.47% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000            14693      1.77%     14.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            12392      1.49%     15.73% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000            11559      1.39%     17.12% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             9182      1.10%     18.22% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             7585      0.91%     19.14% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             7368      0.89%     20.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             9787      1.18%     21.20% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             8189      0.98%     22.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             8497      1.02%     23.21% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             6031      0.73%     23.93% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             7071      0.85%     24.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             4730      0.57%     25.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             4841      0.58%     25.93% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            3985      0.48%     26.41% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             611813     73.59%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           36271000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 831419                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              46470                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          6864325.242092                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         7953410.926758                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000           1428      3.07%      3.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             21      0.05%      3.12% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             22      0.05%      3.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             53      0.11%      3.28% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             21      0.05%      3.32% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             30      0.06%      3.39% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             29      0.06%      3.45% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             11      0.02%      3.48% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             18      0.04%      3.51% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             13      0.03%      3.54% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             23      0.05%      3.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             24      0.05%      3.64% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             30      0.06%      3.71% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             14      0.03%      3.74% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             19      0.04%      3.78% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             25      0.05%      3.83% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            22      0.05%      3.88% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            44667     96.12%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        115776500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                46470                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 877889                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              363354.813650                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             649773.554206                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                 108      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    7683      0.88%      0.89% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000               39217      4.47%      5.35% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000              14515      1.65%      7.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              15766      1.80%      8.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000              11402      1.30%     10.10% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000              20256      2.31%     12.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000              15540      1.77%     14.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              15128      1.72%     15.90% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000              12387      1.41%     17.31% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               9643      1.10%     18.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               8104      0.92%     19.34% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               7737      0.88%     20.22% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000              10247      1.17%     21.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               8600      0.98%     22.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               8831      1.01%     23.37% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               6384      0.73%     24.10% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               7500      0.85%     24.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               5203      0.59%     25.54% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               5510      0.63%     26.17% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              6125      0.70%     26.87% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               642003     73.13%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             36254000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   877889                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        31898                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.019280                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.137510                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             31283     98.07%     98.07% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               615      1.93%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         31898                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        31898                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            31898    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        31898                       # Outstanding write transactions
system.Hmon.readTransHist::samples              31898                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             26.063013                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             8.806581                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                   1549      4.86%      4.86% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                  1959      6.14%     11.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                 6099     19.12%     30.12% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                13765     43.15%     73.27% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                 7708     24.16%     97.44% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                  774      2.43%     99.86% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                   30      0.09%     99.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                    4      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                    6      0.02%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    3      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                31898                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             31898                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.455076                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            2.236048                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                 30151     94.52%     94.52% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   979      3.07%     97.59% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                  325      1.02%     98.61% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                 266      0.83%     99.45% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                 137      0.43%     99.87% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  15      0.05%     99.92% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                  12      0.04%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   5      0.02%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   5      0.02%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               31898                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    33709703                       # DTB read hits
system.cpu0.dtb.read_misses                      1834                       # DTB read misses
system.cpu0.dtb.write_hits                    7988156                       # DTB write hits
system.cpu0.dtb.write_misses                     1330                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      23                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                33711537                       # DTB read accesses
system.cpu0.dtb.write_accesses                7989486                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         41697859                       # DTB hits
system.cpu0.dtb.misses                           3164                       # DTB misses
system.cpu0.dtb.accesses                     41701023                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   135890827                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               135890827                       # ITB inst accesses
system.cpu0.itb.hits                        135890827                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    135890827                       # DTB accesses
system.cpu0.numCycles                       633926883                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  129175512                       # Number of instructions committed
system.cpu0.committedOps                    133944810                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            105775099                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                    1276500                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     18896955                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   105775099                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads          147966365                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          70243754                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           503562221                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           83661126                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     42041436                       # number of memory refs
system.cpu0.num_load_insts                   33711381                       # Number of load instructions
system.cpu0.num_store_insts                   8330055                       # Number of store instructions
system.cpu0.num_idle_cycles              74259484.471642                       # Number of idle cycles
system.cpu0.num_busy_cycles              559667398.528358                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.882858                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.117142                       # Percentage of idle cycles
system.cpu0.Branches                         24406942                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 92247739     68.69%     68.69% # Class of executed instruction
system.cpu0.op_class::IntMult                     947      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                20      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.69% # Class of executed instruction
system.cpu0.op_class::MemRead                33711381     25.10%     93.80% # Class of executed instruction
system.cpu0.op_class::MemWrite                8330055      6.20%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 134290142                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             7819                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          136153005                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             7819                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17413.096943                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        271789473                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       271789473                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    135883008                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      135883008                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    135883008                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       135883008                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    135883008                       # number of overall hits
system.cpu0.icache.overall_hits::total      135883008                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         7819                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7819                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         7819                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7819                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         7819                       # number of overall misses
system.cpu0.icache.overall_misses::total         7819                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    142075845                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    142075845                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    142075845                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    142075845                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    142075845                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    142075845                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    135890827                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    135890827                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    135890827                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    135890827                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    135890827                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    135890827                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000058                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000058                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000058                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000058                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000058                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000058                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 18170.590229                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18170.590229                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 18170.590229                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18170.590229                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 18170.590229                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18170.590229                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         7819                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         7819                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         7819                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         7819                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         7819                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         7819                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    126331155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    126331155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    126331155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    126331155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    126331155                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    126331155                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 16156.945262                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16156.945262                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 16156.945262                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16156.945262                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 16156.945262                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16156.945262                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               815                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            16421                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          169.785967                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           49761417                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16421                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          3030.352415                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   169.785967                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.663226                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.663226                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          196                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         85525374                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        85525374                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     31417179                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       31417179                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      6435890                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6435890                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         1229                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1229                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data       413229                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       413229                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data       249774                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       249774                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     37853069                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        37853069                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     37854298                       # number of overall hits
system.cpu0.dcache.overall_hits::total       37854298                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data      1748687                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1748687                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data      1149174                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1149174                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          359                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          359                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data       128944                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       128944                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data       148726                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       148726                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data      2897861                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2897861                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data      2898220                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2898220                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  46852956727                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  46852956727                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data  40751030107                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  40751030107                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   1374966522                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1374966522                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data   2658910711                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   2658910711                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data     61608963                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total     61608963                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  87603986834                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  87603986834                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  87603986834                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  87603986834                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     33165866                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     33165866                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      7585064                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7585064                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         1588                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         1588                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       542173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       542173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data       398500                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       398500                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     40750930                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     40750930                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     40752518                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     40752518                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.052726                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.052726                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.151505                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151505                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.226071                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.226071                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.237828                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.237828                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.373215                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.373215                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.071112                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.071112                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.071118                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.071118                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 26793.220700                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26793.220700                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 35461.148709                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35461.148709                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 10663.284232                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10663.284232                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 17877.914494                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17877.914494                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 30230.568973                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30230.568973                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 30226.824338                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30226.824338                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10603                       # number of writebacks
system.cpu0.dcache.writebacks::total            10603                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          358                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          358                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data      1748687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1748687                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data      1149174                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1149174                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          359                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          359                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data       128586                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       128586                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data       144421                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       144421                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data      2897861                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2897861                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data      2898220                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2898220                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  42910749213                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  42910749213                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data  38416274863                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  38416274863                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      5515503                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      5515503                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data   1096219975                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1096219975                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data   2379286289                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   2379286289                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data     49898037                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total     49898037                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  81327024076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  81327024076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  81332539579                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  81332539579                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      2790499                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      2790499                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1333500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      1333500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      4123999                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      4123999                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.052726                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.052726                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.151505                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.151505                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.226071                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.226071                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.237168                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.237168                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.362412                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.362412                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.071112                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071112                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.071118                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071118                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 24538.839262                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24538.839262                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 33429.467481                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33429.467481                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 15363.518106                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 15363.518106                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  8525.189173                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8525.189173                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 16474.655964                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 16474.655964                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 28064.501395                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28064.501395                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 28062.928135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28062.928135                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry            126655                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    37054493                       # DTB read hits
system.cpu1.dtb.read_misses                      2051                       # DTB read misses
system.cpu1.dtb.write_hits                   14199939                       # DTB write hits
system.cpu1.dtb.write_misses                     1919                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                      96                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                37056544                       # DTB read accesses
system.cpu1.dtb.write_accesses               14201858                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         51254432                       # DTB hits
system.cpu1.dtb.misses                           3970                       # DTB misses
system.cpu1.dtb.accesses                     51258402                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   153832576                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               153832576                       # ITB inst accesses
system.cpu1.itb.hits                        153832576                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                    153832576                       # DTB accesses
system.cpu1.numCycles                       637936718                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  144265985                       # Number of instructions committed
system.cpu1.committedOps                    152707178                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            124100133                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                    2019724                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     19456346                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   124100133                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads          185282096                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          81961522                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           569754512                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           90723466                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     51749014                       # number of memory refs
system.cpu1.num_load_insts                   37057729                       # Number of load instructions
system.cpu1.num_store_insts                  14691285                       # Number of store instructions
system.cpu1.num_idle_cycles              41097.854874                       # Number of idle cycles
system.cpu1.num_busy_cycles              637895620.145126                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999936                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000064                       # Percentage of idle cycles
system.cpu1.Branches                         25491330                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                101458216     66.22%     66.22% # Class of executed instruction
system.cpu1.op_class::IntMult                     969      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 8      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     66.22% # Class of executed instruction
system.cpu1.op_class::MemRead                37057729     24.19%     90.41% # Class of executed instruction
system.cpu1.op_class::MemWrite               14691285      9.59%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 153208208                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            24351                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          151653692                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24351                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6227.821937                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        307689503                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       307689503                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    153808225                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      153808225                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    153808225                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       153808225                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    153808225                       # number of overall hits
system.cpu1.icache.overall_hits::total      153808225                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        24351                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24351                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        24351                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24351                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        24351                       # number of overall misses
system.cpu1.icache.overall_misses::total        24351                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    406644318                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    406644318                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    406644318                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    406644318                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    406644318                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    406644318                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    153832576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    153832576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    153832576                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    153832576                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    153832576                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    153832576                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000158                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000158                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 16699.286189                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16699.286189                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 16699.286189                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16699.286189                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 16699.286189                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16699.286189                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        24351                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24351                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        24351                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24351                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        24351                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24351                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    357817682                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    357817682                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    357817682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    357817682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    357817682                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    357817682                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000158                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000158                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000158                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000158                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000158                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000158                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 14694.167878                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14694.167878                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 14694.167878                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14694.167878                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 14694.167878                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14694.167878                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              1921                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements            35670                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          179.053037                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19879336                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            35670                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           557.312475                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   179.053037                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.699426                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.699426                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104781151                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104781151                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     34498275                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34498275                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data     12061603                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12061603                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data         5344                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         5344                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data       636520                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       636520                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data       446862                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       446862                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     46559878                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        46559878                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     46565222                       # number of overall hits
system.cpu1.dcache.overall_hits::total       46565222                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data      1822411                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1822411                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data      1534426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1534426                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data         1202                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1202                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data        90667                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        90667                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data       152577                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       152577                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data      3356837                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3356837                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data      3358039                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3358039                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  43290570886                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  43290570886                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data  55521492195                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  55521492195                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   1179295952                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1179295952                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data   1274528612                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1274528612                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data     53125464                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     53125464                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  98812063081                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  98812063081                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  98812063081                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  98812063081                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     36320686                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     36320686                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data     13596029                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13596029                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data         6546                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         6546                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       727187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       727187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data       599439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       599439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     49916715                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49916715                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     49923261                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     49923261                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.050176                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.050176                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.112858                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.112858                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.183624                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.183624                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.124682                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.124682                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.254533                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.254533                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.067249                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.067249                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.067264                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.067264                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 23754.559694                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23754.559694                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 36183.883873                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36183.883873                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 13006.892828                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 13006.892828                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data  8353.346913                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8353.346913                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 29436.062305                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29436.062305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 29425.525755                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29425.525755                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23997                       # number of writebacks
system.cpu1.dcache.writebacks::total            23997                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data         1188                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1188                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data      1822411                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1822411                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data      1534426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1534426                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data         1202                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1202                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data        89479                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        89479                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data       146440                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       146440                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data      3356837                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3356837                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data      3358039                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3358039                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  39259321088                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  39259321088                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data  52406081799                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52406081799                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data     15901501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     15901501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data    973215047                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    973215047                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    985838388                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    985838388                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data     42453536                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     42453536                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  91665402887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91665402887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  91681304388                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91681304388                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      2661012                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      2661012                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1295500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1295500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      3956512                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3956512                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.050176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.112858                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.112858                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.183624                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.183624                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.123048                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.123048                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.244295                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.244295                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.067249                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.067249                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.067264                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.067264                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 21542.517625                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21542.517625                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 34153.541324                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34153.541324                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 13229.202163                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 13229.202163                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 10876.463159                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10876.463159                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data  6732.029418                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6732.029418                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 27307.075943                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27307.075943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 27302.036810                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27302.036810                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry            130698                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    33756074                       # DTB read hits
system.cpu2.dtb.read_misses                      1740                       # DTB read misses
system.cpu2.dtb.write_hits                    2399858                       # DTB write hits
system.cpu2.dtb.write_misses                       58                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                33757814                       # DTB read accesses
system.cpu2.dtb.write_accesses                2399916                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         36155932                       # DTB hits
system.cpu2.dtb.misses                           1798                       # DTB misses
system.cpu2.dtb.accesses                     36157730                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   137918908                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               137918908                       # ITB inst accesses
system.cpu2.itb.hits                        137918908                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                    137918908                       # DTB accesses
system.cpu2.numCycles                       613908456                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  132507412                       # Number of instructions committed
system.cpu2.committedOps                    133554607                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            101659087                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                     382283                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     21157353                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   101659087                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads          126558746                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          67779263                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           501915717                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           91174587                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     36203127                       # number of memory refs
system.cpu2.num_load_insts                   33757230                       # Number of load instructions
system.cpu2.num_store_insts                   2445897                       # Number of store instructions
system.cpu2.num_idle_cycles              123509596.298189                       # Number of idle cycles
system.cpu2.num_busy_cycles              490398859.701811                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.798814                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.201186                       # Percentage of idle cycles
system.cpu2.Branches                         26775416                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 97398449     72.90%     72.90% # Class of executed instruction
system.cpu2.op_class::IntMult                     794      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     72.90% # Class of executed instruction
system.cpu2.op_class::MemRead                33757230     25.27%     98.17% # Class of executed instruction
system.cpu2.op_class::MemWrite                2445897      1.83%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 133602372                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             3011                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          138172810                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3011                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         45889.342411                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        275840827                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       275840827                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    137915897                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      137915897                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    137915897                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       137915897                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    137915897                       # number of overall hits
system.cpu2.icache.overall_hits::total      137915897                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         3011                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3011                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         3011                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3011                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         3011                       # number of overall misses
system.cpu2.icache.overall_misses::total         3011                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     85828898                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     85828898                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     85828898                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     85828898                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     85828898                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     85828898                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    137918908                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    137918908                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    137918908                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    137918908                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    137918908                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    137918908                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000022                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000022                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 28505.113916                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 28505.113916                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 28505.113916                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 28505.113916                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 28505.113916                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 28505.113916                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         3011                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3011                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         3011                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3011                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         3011                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3011                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     79730102                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     79730102                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     79730102                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     79730102                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     79730102                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     79730102                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 26479.608768                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 26479.608768                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 26479.608768                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 26479.608768                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 26479.608768                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 26479.608768                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               710                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements             5159                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          168.460397                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           65567155                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             5159                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs         12709.276022                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   168.460397                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.658048                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.658048                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          183                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         74153785                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        74153785                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     31915827                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       31915827                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      2023884                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2023884                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          385                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          385                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        52818                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        52818                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data        28625                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        28625                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     33939711                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        33939711                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     33940096                       # number of overall hits
system.cpu2.dcache.overall_hits::total       33940096                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data      1658055                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1658055                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data       316601                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       316601                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           79                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           79                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data       128846                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       128846                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data        29250                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        29250                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data      1974656                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1974656                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data      1974735                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1974735                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  54325465976                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  54325465976                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   9146162844                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9146162844                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   1542177239                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1542177239                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    404985369                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    404985369                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data     21877983                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     21877983                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  63471628820                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  63471628820                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  63471628820                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  63471628820                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     33573882                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     33573882                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      2340485                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2340485                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          464                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          464                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       181664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       181664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        57875                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        57875                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     35914367                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     35914367                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     35914831                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     35914831                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.049385                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.049385                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.135272                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.135272                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.170259                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.170259                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.709254                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.709254                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.505400                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.505400                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.054982                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.054982                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.054984                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.054984                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 32764.574140                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32764.574140                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 28888.610093                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 28888.610093                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 11969.151072                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11969.151072                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 13845.653641                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 13845.653641                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 32143.132181                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32143.132181                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 32141.846283                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32141.846283                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1776                       # number of writebacks
system.cpu2.dcache.writebacks::total             1776                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           77                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           77                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data      1658055                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1658055                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data       316601                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       316601                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           79                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           79                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data       128769                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       128769                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data        28614                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        28614                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data      1974656                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1974656                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data      1974735                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1974735                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  50510401964                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50510401964                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   8484692138                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   8484692138                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      2044000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      2044000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   1258076761                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   1258076761                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    349063631                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    349063631                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data     20487017                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     20487017                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  58995094102                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  58995094102                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  58997138102                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  58997138102                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      2453003                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      2453003                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1390003                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1390003                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      3843006                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      3843006                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.049385                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.049385                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.135272                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.135272                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.170259                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.170259                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.708831                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.708831                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.494410                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.494410                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.054982                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054982                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.054984                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054984                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 30463.646842                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 30463.646842                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 26799.321979                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26799.321979                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 25873.417722                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 25873.417722                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  9770.028198                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9770.028198                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 12199.050500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 12199.050500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 29876.137465                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 29876.137465                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 29875.977335                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 29875.977335                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry            125837                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    31893675                       # DTB read hits
system.cpu3.dtb.read_misses                      1510                       # DTB read misses
system.cpu3.dtb.write_hits                    4242076                       # DTB write hits
system.cpu3.dtb.write_misses                     1106                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                      15                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                31895185                       # DTB read accesses
system.cpu3.dtb.write_accesses                4243182                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         36135751                       # DTB hits
system.cpu3.dtb.misses                           2616                       # DTB misses
system.cpu3.dtb.accesses                     36138367                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   130995244                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               130995244                       # ITB inst accesses
system.cpu3.itb.hits                        130995244                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                    130995244                       # DTB accesses
system.cpu3.numCycles                       613908654                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  125334012                       # Number of instructions committed
system.cpu3.committedOps                    127560198                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             98450985                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                     639806                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     19363861                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    98450985                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads          127728363                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          65563287                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           478459353                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           84952092                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     36246427                       # number of memory refs
system.cpu3.num_load_insts                   31895255                       # Number of load instructions
system.cpu3.num_store_insts                   4351172                       # Number of store instructions
system.cpu3.num_idle_cycles              123199992.418671                       # Number of idle cycles
system.cpu3.num_busy_cycles              490708661.581329                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.799319                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.200681                       # Percentage of idle cycles
system.cpu3.Branches                         24670889                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 91425278     71.61%     71.61% # Class of executed instruction
system.cpu3.op_class::IntMult                     891      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                18      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     71.61% # Class of executed instruction
system.cpu3.op_class::MemRead                31895255     24.98%     96.59% # Class of executed instruction
system.cpu3.op_class::MemWrite                4351172      3.41%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 127672615                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             8790                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          131205354                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             8790                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         14926.661433                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        261999278                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       261999278                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    130986454                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      130986454                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    130986454                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       130986454                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    130986454                       # number of overall hits
system.cpu3.icache.overall_hits::total      130986454                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         8790                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         8790                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         8790                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          8790                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         8790                       # number of overall misses
system.cpu3.icache.overall_misses::total         8790                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    163269341                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    163269341                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    163269341                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    163269341                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    163269341                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    163269341                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    130995244                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    130995244                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    130995244                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    130995244                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    130995244                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    130995244                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000067                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000067                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 18574.441524                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18574.441524                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 18574.441524                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18574.441524                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 18574.441524                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18574.441524                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         8790                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         8790                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         8790                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         8790                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         8790                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         8790                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    145577659                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    145577659                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    145577659                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    145577659                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    145577659                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    145577659                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 16561.735950                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16561.735950                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 16561.735950                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16561.735950                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 16561.735950                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16561.735950                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              1149                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            10880                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          172.367283                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           45607773                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            10880                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          4191.890901                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   172.367283                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.673310                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.673310                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          175                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         74849407                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        74849407                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     29280137                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       29280137                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      3564931                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3564931                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data         1248                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1248                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data       204743                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       204743                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data        89136                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        89136                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     32845068                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        32845068                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     32846316                       # number of overall hits
system.cpu3.dcache.overall_hits::total       32846316                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data      2352052                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2352052                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data       546315                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       546315                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          303                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          303                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data        55121                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        55121                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data        39569                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        39569                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data      2898367                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2898367                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data      2898670                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2898670                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  66279468626                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  66279468626                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data  15643173547                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  15643173547                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data    933973665                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    933973665                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    384791237                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    384791237                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data     18022455                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     18022455                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  81922642173                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  81922642173                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  81922642173                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  81922642173                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     31632189                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     31632189                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      4111246                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4111246                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         1551                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         1551                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       259864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       259864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data       128705                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       128705                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     35743435                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     35743435                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     35744986                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     35744986                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.074356                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.074356                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.132883                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.132883                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.195358                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.195358                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.212115                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.212115                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.307439                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.307439                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.081088                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.081088                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.081093                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.081093                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 28179.423170                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28179.423170                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 28633.981397                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 28633.981397                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 16944.062426                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 16944.062426                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data  9724.563092                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9724.563092                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 28265.103133                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28265.103133                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 28262.148562                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28262.148562                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         5640                       # number of writebacks
system.cpu3.dcache.writebacks::total             5640                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          296                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          296                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data      2352052                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2352052                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data       546315                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       546315                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          303                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          303                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data        54825                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        54825                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data        37753                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        37753                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data      2898367                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2898367                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data      2898670                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2898670                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  60747578338                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  60747578338                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data  14505910433                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  14505910433                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      4349004                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      4349004                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data    812856331                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    812856331                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    311301763                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    311301763                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data     15732545                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     15732545                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  75253488771                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  75253488771                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  75257837775                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  75257837775                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      2617510                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      2617510                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1237002                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1237002                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      3854512                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      3854512                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.074356                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.074356                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.132883                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.132883                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.195358                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.195358                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.210976                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.210976                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.293330                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.293330                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.081088                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.081088                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.081093                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.081093                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 25827.480999                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25827.480999                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 26552.282901                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26552.282901                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 14353.148515                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 14353.148515                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 14826.380866                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14826.380866                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data  8245.749027                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8245.749027                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 25964.099360                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25964.099360                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 25962.885660                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25962.885660                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry            119496                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    36328104                       # DTB read hits
system.cpu4.dtb.read_misses                      2074                       # DTB read misses
system.cpu4.dtb.write_hits                    9204809                       # DTB write hits
system.cpu4.dtb.write_misses                     1453                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                      28                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                    15                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                36330178                       # DTB read accesses
system.cpu4.dtb.write_accesses                9206262                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         45532913                       # DTB hits
system.cpu4.dtb.misses                           3527                       # DTB misses
system.cpu4.dtb.accesses                     45536440                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                   148521403                       # ITB inst hits
system.cpu4.itb.inst_misses                        10                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses               148521413                       # ITB inst accesses
system.cpu4.itb.hits                        148521403                       # DTB hits
system.cpu4.itb.misses                             10                       # DTB misses
system.cpu4.itb.accesses                    148521413                       # DTB accesses
system.cpu4.numCycles                       633891704                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  140461493                       # Number of instructions committed
system.cpu4.committedOps                    145772074                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            115315459                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                    1331311                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     20491972                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   115315459                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads          162397783                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          76264392                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           546428756                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           90622474                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     45889275                       # number of memory refs
system.cpu4.num_load_insts                   36330190                       # Number of load instructions
system.cpu4.num_store_insts                   9559085                       # Number of store instructions
system.cpu4.num_idle_cycles              30612227.522999                       # Number of idle cycles
system.cpu4.num_busy_cycles              603279476.477001                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.951707                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.048293                       # Percentage of idle cycles
system.cpu4.Branches                         26428526                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                100241174     68.60%     68.60% # Class of executed instruction
system.cpu4.op_class::IntMult                     891      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 8      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     68.60% # Class of executed instruction
system.cpu4.op_class::MemRead                36330190     24.86%     93.46% # Class of executed instruction
system.cpu4.op_class::MemWrite                9559085      6.54%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 146131348                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            13311                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          135661400                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            13311                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         10191.676057                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        297056117                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       297056117                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst    148508092                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      148508092                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst    148508092                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       148508092                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst    148508092                       # number of overall hits
system.cpu4.icache.overall_hits::total      148508092                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst        13311                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        13311                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst        13311                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         13311                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst        13311                       # number of overall misses
system.cpu4.icache.overall_misses::total        13311                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    219594855                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    219594855                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    219594855                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    219594855                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    219594855                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    219594855                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst    148521403                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    148521403                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst    148521403                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    148521403                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst    148521403                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    148521403                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000090                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000090                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 16497.247014                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 16497.247014                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 16497.247014                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 16497.247014                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 16497.247014                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 16497.247014                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst        13311                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        13311                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst        13311                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        13311                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst        13311                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        13311                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    192869145                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    192869145                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    192869145                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    192869145                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    192869145                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    192869145                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 14489.455713                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 14489.455713                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 14489.455713                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 14489.455713                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 14489.455713                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 14489.455713                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry              1241                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements            23648                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          170.354350                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           43220201                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            23648                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          1827.647201                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   170.354350                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.665447                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.665447                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          189                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         93322744                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        93322744                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     33887609                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       33887609                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      7494015                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7494015                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data         2180                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         2180                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data       482613                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       482613                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data       280944                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       280944                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     41381624                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        41381624                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     41383804                       # number of overall hits
system.cpu4.dcache.overall_hits::total       41383804                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data      1858716                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      1858716                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data      1278132                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      1278132                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          592                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          592                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data        96322                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        96322                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data       146826                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       146826                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data      3136848                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       3136848                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data      3137440                       # number of overall misses
system.cpu4.dcache.overall_misses::total      3137440                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  48874773334                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  48874773334                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data  43998672982                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  43998672982                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data   1163938194                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   1163938194                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data   1318649847                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   1318649847                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data     64076474                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     64076474                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  92873446316                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  92873446316                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  92873446316                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  92873446316                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     35746325                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     35746325                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      8772147                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      8772147                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data         2772                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         2772                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data       578935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       578935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data       427770                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       427770                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     44518472                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     44518472                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     44521244                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     44521244                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.051997                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.051997                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.145703                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.145703                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.213564                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.213564                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.166378                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.166378                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.343236                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.343236                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.070462                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.070462                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.070471                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.070471                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 26294.911828                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 26294.911828                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 34424.201086                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 34424.201086                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 12083.825024                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 12083.825024                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data  8981.037739                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  8981.037739                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 29607.251074                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 29607.251074                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 29601.664515                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 29601.664515                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        14611                       # number of writebacks
system.cpu4.dcache.writebacks::total            14611                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          589                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          589                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data      1858716                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      1858716                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data      1278132                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total      1278132                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          592                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          592                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data        95733                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        95733                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data       141877                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       141877                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data      3136848                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      3136848                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data      3137440                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      3137440                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data  44831996628                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  44831996628                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data  41397365980                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total  41397365980                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      8879001                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      8879001                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data    953749805                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    953749805                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data   1047806153                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   1047806153                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data     46921526                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     46921526                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  86229362608                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  86229362608                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  86238241609                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  86238241609                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      2551007                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      2551007                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      1344004                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      1344004                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      3895011                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      3895011                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.051997                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.051997                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.145703                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.145703                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.213564                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.213564                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.165361                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.165361                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.331667                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.331667                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.070462                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.070462                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.070471                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.070471                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 24119.874488                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 24119.874488                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 32388.959810                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 32388.959810                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 14998.312500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 14998.312500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data  9962.602290                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9962.602290                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data  7385.313708                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  7385.313708                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 27489.174677                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 27489.174677                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 27486.817791                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 27486.817791                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry            103764                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    37275657                       # DTB read hits
system.cpu5.dtb.read_misses                      2466                       # DTB read misses
system.cpu5.dtb.write_hits                    7991479                       # DTB write hits
system.cpu5.dtb.write_misses                     1018                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                37278123                       # DTB read accesses
system.cpu5.dtb.write_accesses                7992497                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         45267136                       # DTB hits
system.cpu5.dtb.misses                           3484                       # DTB misses
system.cpu5.dtb.accesses                     45270620                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   148610522                       # ITB inst hits
system.cpu5.itb.inst_misses                         9                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               148610531                       # ITB inst accesses
system.cpu5.itb.hits                        148610522                       # DTB hits
system.cpu5.itb.misses                              9                       # DTB misses
system.cpu5.itb.accesses                    148610531                       # DTB accesses
system.cpu5.numCycles                       633891290                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  141616035                       # Number of instructions committed
system.cpu5.committedOps                    146527956                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            115155429                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu5.num_func_calls                    1366656                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     21016001                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   115155429                       # number of integer instructions
system.cpu5.num_fp_insts                           64                       # number of float instructions
system.cpu5.num_int_register_reads          159785431                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          76547484                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           552308090                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           91735243                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     45669427                       # number of memory refs
system.cpu5.num_load_insts                   37276761                       # Number of load instructions
system.cpu5.num_store_insts                   8392666                       # Number of store instructions
system.cpu5.num_idle_cycles              30730607.311888                       # Number of idle cycles
system.cpu5.num_busy_cycles              603160682.688112                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.951521                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.048479                       # Percentage of idle cycles
system.cpu5.Branches                         27118268                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                101260460     68.92%     68.92% # Class of executed instruction
system.cpu5.op_class::IntMult                     855      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                10      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     68.92% # Class of executed instruction
system.cpu5.op_class::MemRead                37276761     25.37%     94.29% # Class of executed instruction
system.cpu5.op_class::MemWrite                8392666      5.71%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 146930752                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             2654                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          138295946                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2654                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         52108.495102                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        297223698                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       297223698                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst    148607868                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      148607868                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst    148607868                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       148607868                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst    148607868                       # number of overall hits
system.cpu5.icache.overall_hits::total      148607868                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         2654                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2654                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         2654                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2654                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         2654                       # number of overall misses
system.cpu5.icache.overall_misses::total         2654                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     65649405                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     65649405                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     65649405                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     65649405                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     65649405                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     65649405                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst    148610522                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    148610522                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst    148610522                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    148610522                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst    148610522                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    148610522                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000018                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000018                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 24736.022984                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 24736.022984                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 24736.022984                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 24736.022984                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 24736.022984                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 24736.022984                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         2654                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         2654                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         2654                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         2654                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         2654                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         2654                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     60282595                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     60282595                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     60282595                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     60282595                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     60282595                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     60282595                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 22713.863979                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 22713.863979                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 22713.863979                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 22713.863979                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 22713.863979                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 22713.863979                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               597                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements            17802                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          163.224543                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           42890850                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            17802                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          2409.327604                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   163.224543                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.637596                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.637596                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          196                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         92809884                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        92809884                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     34801932                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       34801932                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      6300961                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6300961                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          190                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          190                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data       485400                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       485400                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data       308886                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       308886                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     41102893                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        41102893                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     41103083                       # number of overall hits
system.cpu5.dcache.overall_hits::total       41103083                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data      1848469                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      1848469                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data      1214155                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      1214155                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           56                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           56                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data       139541                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       139541                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data       160332                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       160332                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data      3062624                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       3062624                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data      3062680                       # number of overall misses
system.cpu5.dcache.overall_misses::total      3062680                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  48008252779                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  48008252779                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data  42989503005                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total  42989503005                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data   1509273675                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   1509273675                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data   2490823647                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   2490823647                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data     73045944                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total     73045944                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  90997755784                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  90997755784                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  90997755784                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  90997755784                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     36650401                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     36650401                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      7515116                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7515116                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          246                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          246                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data       624941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       624941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data       469218                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       469218                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     44165517                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     44165517                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     44165763                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     44165763                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.050435                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.050435                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.161562                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.161562                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.227642                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.227642                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.223287                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.223287                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.341700                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.341700                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.069344                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.069344                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.069345                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.069345                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 25971.900410                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 25971.900410                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 35406.931574                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 35406.931574                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 10815.987237                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 10815.987237                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 15535.411814                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 15535.411814                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 29712.349862                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 29712.349862                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 29711.806582                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 29711.806582                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        11730                       # number of writebacks
system.cpu5.dcache.writebacks::total            11730                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           55                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data      1848469                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      1848469                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data      1214155                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total      1214155                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           56                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           56                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data       139486                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       139486                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data       154816                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total       154816                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data      3062624                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      3062624                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data      3062680                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      3062680                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data  43975568169                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  43975568169                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data  40508367961                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total  40508367961                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      1839008                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      1839008                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data   1215586317                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   1215586317                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data   2195966353                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   2195966353                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data     55351056                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total     55351056                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  84483936130                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  84483936130                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  84485775138                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  84485775138                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      2526002                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      2526002                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1148000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      1148000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      3674002                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      3674002                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.050435                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.050435                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.161562                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.161562                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.227642                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.227642                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.223199                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.223199                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.329945                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.329945                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.069344                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.069344                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.069345                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.069345                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 23790.265441                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 23790.265441                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 33363.423913                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 33363.423913                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 32839.428571                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 32839.428571                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data  8714.755008                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8714.755008                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 14184.363070                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 14184.363070                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 27585.474459                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 27585.474459                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 27585.570526                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 27585.570526                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry            103585                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                         130                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                        126                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                     130                       # DTB read accesses
system.cpu6.dtb.write_accesses                    126                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              256                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          256                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         574                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     574                       # ITB inst accesses
system.cpu6.itb.hits                              574                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          574                       # DTB accesses
system.cpu6.numCycles                       859989436                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        562                       # Number of instructions committed
system.cpu6.committedOps                          742                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  684                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         64                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           50                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         684                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads               1148                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               496                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                2686                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                174                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          268                       # number of memory refs
system.cpu6.num_load_insts                        136                       # Number of load instructions
system.cpu6.num_store_insts                       132                       # Number of store instructions
system.cpu6.num_idle_cycles              859986979.928712                       # Number of idle cycles
system.cpu6.num_busy_cycles               2456.071288                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000003                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999997                       # Percentage of idle cycles
system.cpu6.Branches                              116                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      490     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                     136     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                    132     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       758                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1148                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1148                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          574                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            574                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          574                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             574                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          574                       # number of overall hits
system.cpu6.icache.overall_hits::total            574                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          574                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          574                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          574                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          574                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          574                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          574                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          182.256969                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   182.256969                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.711941                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.711941                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          183                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              520                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             520                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data          115                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            115                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data          120                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           120                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            4                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            4                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            4                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          235                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             235                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          239                       # number of overall hits
system.cpu6.dcache.overall_hits::total            239                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            7                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            2                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            9                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            9                       # number of overall misses
system.cpu6.dcache.overall_misses::total            9                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        47000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        47000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data        25500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total        25500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        72500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        72500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        72500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        72500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data          122                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          122                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data          122                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          122                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          244                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          244                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          248                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          248                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.057377                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.057377                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.036885                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.036885                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.036290                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.036290                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data  6714.285714                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  6714.285714                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data        12750                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        12750                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data  8055.555556                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  8055.555556                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data  8055.555556                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  8055.555556                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            7                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            9                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            9                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        33000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        33000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data        21500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total        21500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data        54500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total        54500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data        54500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total        54500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.057377                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.057377                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.036885                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.036885                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.036290                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.036290                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data  4714.285714                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  4714.285714                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data        10750                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        10750                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data  6055.555556                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  6055.555556                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data  6055.555556                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  6055.555556                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        8178                       # DTB read hits
system.cpu7.dtb.read_misses                         5                       # DTB read misses
system.cpu7.dtb.write_hits                       6050                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    8183                       # DTB read accesses
system.cpu7.dtb.write_accesses                   6050                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            14228                       # DTB hits
system.cpu7.dtb.misses                              5                       # DTB misses
system.cpu7.dtb.accesses                        14233                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       37274                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                174                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   37274                       # ITB inst accesses
system.cpu7.itb.hits                            37274                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        37274                       # DTB accesses
system.cpu7.numCycles                       637970718                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      36635                       # Number of instructions committed
system.cpu7.committedOps                        42718                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                38413                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1937                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         4695                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       38413                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              67342                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             26725                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              155757                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              16541                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        15054                       # number of memory refs
system.cpu7.num_load_insts                       8402                       # Number of load instructions
system.cpu7.num_store_insts                      6652                       # Number of store instructions
system.cpu7.num_idle_cycles              637753562.405674                       # Number of idle cycles
system.cpu7.num_busy_cycles              217155.594326                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000340                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999660                       # Percentage of idle cycles
system.cpu7.Branches                             6788                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    28480     65.25%     65.25% # Class of executed instruction
system.cpu7.op_class::IntMult                     102      0.23%     65.49% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                10      0.02%     65.51% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.51% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.51% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.51% # Class of executed instruction
system.cpu7.op_class::MemRead                    8402     19.25%     84.76% # Class of executed instruction
system.cpu7.op_class::MemWrite                   6652     15.24%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     43647                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              577                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             161210                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              577                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           279.393414                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            75125                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           75125                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        36697                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          36697                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        36697                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           36697                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        36697                       # number of overall hits
system.cpu7.icache.overall_hits::total          36697                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          577                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          577                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          577                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           577                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          577                       # number of overall misses
system.cpu7.icache.overall_misses::total          577                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     25808493                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     25808493                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     25808493                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     25808493                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     25808493                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     25808493                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        37274                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        37274                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        37274                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        37274                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        37274                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        37274                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.015480                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.015480                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.015480                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.015480                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.015480                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.015480                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 44728.757366                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 44728.757366                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 44728.757366                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 44728.757366                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 44728.757366                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 44728.757366                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          577                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          577                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          577                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          577                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          577                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          577                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     24648507                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     24648507                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     24648507                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     24648507                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     24648507                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     24648507                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.015480                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.015480                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.015480                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.015480                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.015480                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.015480                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 42718.383016                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 42718.383016                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 42718.383016                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 42718.383016                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 42718.383016                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 42718.383016                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                88                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              193                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          217.862616                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               7377                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              193                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            38.222798                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   217.862616                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.851026                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.851026                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          150                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            28750                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           28750                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         7660                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           7660                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         5783                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          5783                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           84                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           84                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          137                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          137                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          128                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        13443                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           13443                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        13527                       # number of overall hits
system.cpu7.dcache.overall_hits::total          13527                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          263                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          263                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          112                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          112                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           12                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           16                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           23                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          375                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           375                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          387                       # number of overall misses
system.cpu7.dcache.overall_misses::total          387                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      7977498                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      7977498                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      5713500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5713500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       248500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       248500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       547000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       547000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     13690998                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     13690998                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     13690998                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     13690998                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         7923                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         7923                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         5895                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         5895                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           96                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           96                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          151                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          151                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        13818                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        13818                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        13914                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        13914                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.033194                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.033194                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.018999                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.018999                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.125000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.125000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.104575                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.104575                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.152318                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.152318                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.027139                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.027139                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.027814                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.027814                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 30332.692015                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 30332.692015                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 51013.392857                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 51013.392857                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 15531.250000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 15531.250000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 23782.608696                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 23782.608696                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 36509.328000                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 36509.328000                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 35377.255814                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 35377.255814                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           98                       # number of writebacks
system.cpu7.dcache.writebacks::total               98                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           11                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          263                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          263                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          112                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          112                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           12                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            5                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           23                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          375                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          375                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          387                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          387                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      7449502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      7449502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      5489500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5489500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       101000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       101000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       139500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       139500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       501000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       501000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     12939002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     12939002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     13040002                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     13040002                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       192000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       192000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       141000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       141000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       333000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       333000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.033194                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.033194                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.018999                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.018999                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.125000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.032680                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.032680                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.152318                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.152318                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.027139                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.027139                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.027814                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.027814                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 28325.102662                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 28325.102662                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 49013.392857                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 49013.392857                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data  8416.666667                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total  8416.666667                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data        27900                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total        27900                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 21782.608696                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 21782.608696                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 34504.005333                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 34504.005333                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 33695.095607                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 33695.095607                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                50                       # Number of times sendTimingReq failed
sim_ticks.pim 318985194000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -330310310.400000
system.mem_ctrls.total_actEnergy                       403609651.200000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -222828384.000000
system.mem_ctrls.total_preEnergy                       272276352.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -1050702182.400000
system.mem_ctrls.total_readEnergy                       1283539046.400000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -696603525.120000
system.mem_ctrls.total_writeEnergy                       850796421.120000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -2045477056634.878418
system.mem_ctrls.total_refreshEnergy                       2397178360012.799316
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -597846882928.319946
system.mem_ctrls.total_actBackEnergy                       700861782499.199707
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -6599559974544.000000
system.mem_ctrls.total_preBackEnergy                       7734101207712.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.318985
system.cpu.totalNumCycles                       5265423859.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       1880093548.212649
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       660495289.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       320.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       154898275.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       210037084.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       47776944.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       813397646.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       909787274.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       438386923.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       320.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       7018281.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       660495289.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       320.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       855807347.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       19.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       855807328.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       60513.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       207097394.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       43926104.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       256077071.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       18564.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       11288660.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       6038917.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       25741672
system.mem_ctrls.total_reads                       58310.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       46469.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       121184.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       407609.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       309334.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       43041.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
