{
    "DESIGN_NAME": "divider",
    "VERILOG_FILES":  "dir::../../verilog/rtl/pes_divider_structural.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": true
}
