// Seed: 2471540286
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wire id_4;
  wire id_5;
  assign id_4 = 1;
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wor id_2,
    input wor id_3,
    output uwire id_4,
    output uwire id_5,
    input wire id_6,
    output uwire id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wand id_10,
    output tri0 id_11,
    output wor id_12,
    input tri0 id_13,
    output uwire id_14,
    output tri id_15,
    input tri0 id_16,
    output wand id_17,
    input wor id_18,
    input tri0 id_19,
    output tri1 id_20,
    output tri0 id_21,
    output uwire id_22,
    input wire id_23,
    input tri0 id_24
    , id_48,
    output uwire id_25,
    output tri0 id_26,
    output tri id_27,
    input wire id_28,
    output tri id_29,
    input tri0 id_30,
    output wand id_31,
    input tri0 id_32,
    output tri1 id_33,
    input wand id_34,
    input tri0 id_35,
    input wire id_36,
    output wand id_37,
    output wire id_38,
    input tri0 id_39,
    output tri0 id_40,
    inout wire id_41,
    output uwire id_42,
    input tri1 id_43,
    output tri id_44,
    input supply0 id_45,
    output wire id_46
);
  module_0 modCall_1 (
      id_48,
      id_48
  );
endmodule
