Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb 17 15:20:45 2023
| Host         : winvdi1008 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/mmul_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.356ns (34.778%)  route 0.668ns (65.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 f  bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/Q
                         net (fo=2, unplaced)         0.202     0.972    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_0
                         LUT1 (Prop_lut1_I0_O)        0.123     1.095 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_2/O
                         net (fo=2, unplaced)         0.466     1.561    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_2_n_0
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/OPMODE[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -1.568     2.907    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          2.907    
                         arrival time                          -1.561    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.356ns (34.778%)  route 0.668ns (65.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 f  bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/Q
                         net (fo=2, unplaced)         0.202     0.972    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_0
                         LUT1 (Prop_lut1_I0_O)        0.123     1.095 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_2/O
                         net (fo=2, unplaced)         0.466     1.561    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_2_n_0
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -1.568     2.907    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          2.907    
                         arrival time                          -1.561    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.399ns (31.844%)  route 0.854ns (68.156%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=18, unplaced)        0.584     1.354    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
                         LUT6 (Prop_lut6_I0_O)        0.123     1.477 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_3/O
                         net (fo=1, unplaced)         0.270     1.747    bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_3_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043     1.790 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.790    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDSE (Setup_fdse_C_D)        0.043     4.518    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          4.518    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_70_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.407ns (35.026%)  route 0.755ns (64.974%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 f  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/Q
                         net (fo=9, unplaced)         0.457     1.227    bd_0_i/hls_inst/inst/j_reg_114[2]
                         LUT3 (Prop_lut3_I0_O)        0.131     1.358 r  bd_0_i/hls_inst/inst/k_reg_125[2]_i_2/O
                         net (fo=5, unplaced)         0.298     1.656    bd_0_i/hls_inst/inst/k_reg_125[2]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.699 r  bd_0_i/hls_inst/inst/i_fu_70[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.699    bd_0_i/hls_inst/inst/i_fu_70[0]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_D)        0.043     4.518    bd_0_i/hls_inst/inst/i_fu_70_reg[0]
  -------------------------------------------------------------------
                         required time                          4.518    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_70_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.407ns (35.026%)  route 0.755ns (64.974%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 f  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/Q
                         net (fo=9, unplaced)         0.457     1.227    bd_0_i/hls_inst/inst/j_reg_114[2]
                         LUT3 (Prop_lut3_I0_O)        0.131     1.358 r  bd_0_i/hls_inst/inst/k_reg_125[2]_i_2/O
                         net (fo=5, unplaced)         0.298     1.656    bd_0_i/hls_inst/inst/k_reg_125[2]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     1.699 r  bd_0_i/hls_inst/inst/i_fu_70[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.699    bd_0_i/hls_inst/inst/i_fu_70[1]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[1]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_D)        0.043     4.518    bd_0_i/hls_inst/inst/i_fu_70_reg[1]
  -------------------------------------------------------------------
                         required time                          4.518    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/k_reg_125_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_114_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.407ns (35.026%)  route 0.755ns (64.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_125_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 f  bd_0_i/hls_inst/inst/k_reg_125_reg[0]/Q
                         net (fo=14, unplaced)        0.467     1.237    bd_0_i/hls_inst/inst/tmp_3_fu_243_p3[3]
                         LUT4 (Prop_lut4_I1_O)        0.131     1.368 r  bd_0_i/hls_inst/inst/j_reg_114[2]_i_2/O
                         net (fo=3, unplaced)         0.288     1.656    bd_0_i/hls_inst/inst/ap_NS_fsm1
                         LUT6 (Prop_lut6_I1_O)        0.043     1.699 r  bd_0_i/hls_inst/inst/j_reg_114[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.699    bd_0_i/hls_inst/inst/j_reg_114[0]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_D)        0.043     4.518    bd_0_i/hls_inst/inst/j_reg_114_reg[0]
  -------------------------------------------------------------------
                         required time                          4.518    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/k_reg_125_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_114_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.407ns (35.026%)  route 0.755ns (64.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_125_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 f  bd_0_i/hls_inst/inst/k_reg_125_reg[0]/Q
                         net (fo=14, unplaced)        0.467     1.237    bd_0_i/hls_inst/inst/tmp_3_fu_243_p3[3]
                         LUT4 (Prop_lut4_I1_O)        0.131     1.368 r  bd_0_i/hls_inst/inst/j_reg_114[2]_i_2/O
                         net (fo=3, unplaced)         0.288     1.656    bd_0_i/hls_inst/inst/ap_NS_fsm1
                         LUT6 (Prop_lut6_I1_O)        0.043     1.699 r  bd_0_i/hls_inst/inst/j_reg_114[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.699    bd_0_i/hls_inst/inst/j_reg_114[1]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[1]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_D)        0.043     4.518    bd_0_i/hls_inst/inst/j_reg_114_reg[1]
  -------------------------------------------------------------------
                         required time                          4.518    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/k_reg_125_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_114_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.407ns (35.026%)  route 0.755ns (64.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_125_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 f  bd_0_i/hls_inst/inst/k_reg_125_reg[0]/Q
                         net (fo=14, unplaced)        0.467     1.237    bd_0_i/hls_inst/inst/tmp_3_fu_243_p3[3]
                         LUT4 (Prop_lut4_I1_O)        0.131     1.368 r  bd_0_i/hls_inst/inst/j_reg_114[2]_i_2/O
                         net (fo=3, unplaced)         0.288     1.656    bd_0_i/hls_inst/inst/ap_NS_fsm1
                         LUT6 (Prop_lut6_I1_O)        0.043     1.699 r  bd_0_i/hls_inst/inst/j_reg_114[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.699    bd_0_i/hls_inst/inst/j_reg_114[2]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_D)        0.043     4.518    bd_0_i/hls_inst/inst/j_reg_114_reg[2]
  -------------------------------------------------------------------
                         required time                          4.518    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_reg_125_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.407ns (35.026%)  route 0.755ns (64.974%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/Q
                         net (fo=9, unplaced)         0.457     1.227    bd_0_i/hls_inst/inst/j_reg_114[2]
                         LUT3 (Prop_lut3_I0_O)        0.131     1.358 f  bd_0_i/hls_inst/inst/k_reg_125[2]_i_2/O
                         net (fo=5, unplaced)         0.298     1.656    bd_0_i/hls_inst/inst/k_reg_125[2]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.699 r  bd_0_i/hls_inst/inst/k_reg_125[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.699    bd_0_i/hls_inst/inst/k_reg_125[0]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_125_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_125_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_D)        0.043     4.518    bd_0_i/hls_inst/inst/k_reg_125_reg[0]
  -------------------------------------------------------------------
                         required time                          4.518    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_reg_125_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.407ns (35.026%)  route 0.755ns (64.974%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     0.770 r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/Q
                         net (fo=9, unplaced)         0.457     1.227    bd_0_i/hls_inst/inst/j_reg_114[2]
                         LUT3 (Prop_lut3_I0_O)        0.131     1.358 f  bd_0_i/hls_inst/inst/k_reg_125[2]_i_2/O
                         net (fo=5, unplaced)         0.298     1.656    bd_0_i/hls_inst/inst/k_reg_125[2]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     1.699 r  bd_0_i/hls_inst/inst/k_reg_125[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.699    bd_0_i/hls_inst/inst/k_reg_125[1]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_125_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_125_reg[1]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_D)        0.043     4.518    bd_0_i/hls_inst/inst/k_reg_125_reg[1]
  -------------------------------------------------------------------
                         required time                          4.518    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  2.819    




