PVR_REG(0x005f8000, ID,                0x17fd11db, uint32_t)
PVR_REG(0x005f8004, REVISION,          0x00000011, uint32_t)
PVR_REG(0x005f8008, SOFTRESET,         0x00000007, uint32_t)
PVR_REG(0x005f8014, STARTRENDER,       0x00000000, uint32_t)
PVR_REG(0x005f8018, TEST_SELECT,       0x00000000, uint32_t)
PVR_REG(0x005f8020, PARAM_BASE,        0x00000000, union param_base)
PVR_REG(0x005f802c, REGION_BASE,       0x00000000, uint32_t)
PVR_REG(0x005f8030, SPAN_SORT_CFG,     0x00000000, uint32_t)
PVR_REG(0x005f8040, VO_BORDER_COL,     0x00000000, uint32_t)
PVR_REG(0x005f8044, FB_R_CTRL,         0x00000000, union fb_r_ctrl)
PVR_REG(0x005f8048, FB_W_CTRL,         0x00000000, union fb_w_ctrl)
PVR_REG(0x005f804c, FB_W_LINESTRIDE,   0x00000000, uint32_t)
PVR_REG(0x005f8050, FB_R_SOF1,         0x00000000, uint32_t)
PVR_REG(0x005f8054, FB_R_SOF2,         0x00000000, uint32_t)
PVR_REG(0x005f805c, FB_R_SIZE,         0x00000000, uint32_t)
PVR_REG(0x005f8060, FB_W_SOF1,         0x00000000, uint32_t)
PVR_REG(0x005f8064, FB_W_SOF2,         0x00000000, uint32_t)
PVR_REG(0x005f8068, FB_X_CLIP,         0x00000000, uint32_t)
PVR_REG(0x005f806c, FB_Y_CLIP,         0x00000000, uint32_t)
PVR_REG(0x005f8074, FPU_SHAD_SCALE,    0x00000000, union fpu_shad_scale)
PVR_REG(0x005f8078, FPU_CULL_VAL,      0x00000000, uint32_t)
PVR_REG(0x005f807c, FPU_PARAM_CFG,     0x0007df77, union fpu_param_cfg)
PVR_REG(0x005f8080, HALF_OFFSET,       0x00000007, uint32_t)
PVR_REG(0x005f8084, FPU_PERP_VAL,      0x00000000, uint32_t)
PVR_REG(0x005f8088, ISP_BACKGND_D,     0x00000000, uint32_t)
PVR_REG(0x005f808c, ISP_BACKGND_T,     0x00000000, union isp_backgnd_t)
PVR_REG(0x005f8098, ISP_FEED_CFG,      0x00402000, union isp_feed_cfg)
PVR_REG(0x005f80a0, SDRAM_REFRESH,     0x00000020, uint32_t)
PVR_REG(0x005f80a4, SDRAM_ARB_CFG,     0x0000001f, uint32_t)
PVR_REG(0x005f80a8, SDRAM_CFG,         0x15f28997, uint32_t)
PVR_REG(0x005f80b0, FOG_COL_RAM,       0x00000000, uint32_t)
PVR_REG(0x005f80b4, FOG_COL_VERT,      0x00000000, uint32_t)
PVR_REG(0x005f80b8, FOG_DENSITY,       0x00000000, uint32_t)
PVR_REG(0x005f80bc, FOG_CLAMP_MAX,     0x00000000, uint32_t)
PVR_REG(0x005f80c0, FOG_CLAMP_MIN,     0x00000000, uint32_t)
PVR_REG(0x005f80c4, SPG_TRIGGER_POS,   0x00000000, uint32_t)
PVR_REG(0x005f80c8, SPG_HBLANK_INT,    0x031d0000, union spg_hblank_int)
PVR_REG(0x005f80cc, SPG_VBLANK_INT,    0x01500104, union spg_vblank_int)
PVR_REG(0x005f80d0, SPG_CONTROL,       0x00000000, union spg_control)
PVR_REG(0x005f80d4, SPG_HBLANK,        0x007e0345, uint32_t)
PVR_REG(0x005f80d8, SPG_LOAD,          0x01060359, union spg_load)
PVR_REG(0x005f80dc, SPG_VBLANK,        0x01500104, union spg_vblank)
PVR_REG(0x005f80e0, SPG_WIDTH,         0x07f1933f, uint32_t)
PVR_REG(0x005f80e4, TEXT_CONTROL,      0x00000000, union text_control)
PVR_REG(0x005f80e8, VO_CONTROL,        0x00000108, uint32_t)
PVR_REG(0x005f80ec, VO_STARTX,         0x0000009d, uint32_t)
PVR_REG(0x005f80f0, VO_STARTY,         0x00000015, uint32_t)
PVR_REG(0x005f80f4, SCALER_CTL,        0x00000400, uint32_t)
PVR_REG(0x005f8108, PAL_RAM_CTRL,      0x00000000, union pal_ram_ctrl)
PVR_REG(0x005f810c, SPG_STATUS,        0x00000000, union spg_status)
PVR_REG(0x005f8110, FB_BURSTCTRL,      0x00090639, uint32_t)
PVR_REG(0x005f8114, FB_C_SOF,          0x00000000, uint32_t)
PVR_REG(0x005f8118, Y_COEFF,           0x00000000, uint32_t)
PVR_REG(0x005f811c, PT_ALPHA_REF,      0x000000ff, uint32_t)
PVR_REG(0x005f8124, TA_OL_BASE,        0x00000000, uint32_t)
PVR_REG(0x005f8128, TA_ISP_BASE,       0x00000000, union ta_isp_base)
PVR_REG(0x005f812c, TA_OL_LIMIT,       0x00000000, uint32_t)
PVR_REG(0x005f8130, TA_ISP_LIMIT,      0x00000000, uint32_t)
PVR_REG(0x005f8134, TA_NEXT_OPB,       0x00000000, uint32_t)
PVR_REG(0x005f8138, TA_ITP_CURRENT,    0x00000000, uint32_t)
PVR_REG(0x005f813c, TA_GLOB_TILE_CLIP, 0x00000000, uint32_t)
PVR_REG(0x005f8140, TA_ALLOC_CTRL,     0x00000000, uint32_t)
PVR_REG(0x005f8144, TA_LIST_INIT,      0x00000000, uint32_t)
PVR_REG(0x005f8148, TA_YUV_TEX_BASE,   0x00000000, union ta_yuv_tex_base)
PVR_REG(0x005f814c, TA_YUV_TEX_CTRL,   0x00000000, union ta_yuv_tex_ctrl)
PVR_REG(0x005f8150, TA_YUV_TEX_CNT,    0x00000000, union ta_yuv_tex_cnt)
PVR_REG(0x005f8160, TA_LIST_CONT,      0x00000000, uint32_t)
PVR_REG(0x005f8164, TA_NEXT_OPB_INIT,  0x00000000, uint32_t)
