$date
	Tue Nov 11 21:06:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! regA_out [7:0] $end
$var wire 8 " regB_out [7:0] $end
$var reg 1 # add_a_dir_test_failed $end
$var reg 1 $ clk $end
$var reg 1 % jeq_test_1_failed $end
$var reg 1 & mem_sequence_test_failed $end
$scope module Comp $end
$var wire 1 $ clk $end
$var wire 4 ' stat_out_bus [3:0] $end
$var wire 8 ( regB_out_bus [7:0] $end
$var wire 8 ) regA_out_bus [7:0] $end
$var wire 8 * pc_out_bus [7:0] $end
$var wire 8 + mux_data_out_bus [7:0] $end
$var wire 8 , muxB_out_bus [7:0] $end
$var wire 8 - muxA_out_bus [7:0] $end
$var wire 15 . im_out_bus [14:0] $end
$var wire 8 / datmem_out_bus [7:0] $end
$var wire 1 0 cu_wren_out $end
$var wire 1 1 cu_sdata_out $end
$var wire 2 2 cu_sb_out [1:0] $end
$var wire 2 3 cu_sa_out [1:0] $end
$var wire 3 4 cu_s_out [2:0] $end
$var wire 1 5 cu_pcload_out $end
$var wire 1 6 cu_loadB_out $end
$var wire 1 7 cu_loadA_out $end
$var wire 8 8 alu_out_bus [7:0] $end
$var wire 4 9 alu_flags_bus [3:0] $end
$scope module ALU $end
$var wire 3 : s [2:0] $end
$var wire 8 ; b [7:0] $end
$var wire 8 < a [7:0] $end
$var reg 4 = ZNCV [3:0] $end
$var reg 8 > out [7:0] $end
$upscope $end
$scope module CU $end
$var wire 7 ? opcode [6:0] $end
$var wire 4 @ status [3:0] $end
$var reg 1 0 Dw $end
$var reg 3 A S [2:0] $end
$var reg 1 7 la $end
$var reg 1 6 lb $end
$var reg 1 5 lpc $end
$var reg 2 B sa [1:0] $end
$var reg 2 C sb [1:0] $end
$var reg 1 1 sd $end
$upscope $end
$scope module DM $end
$var wire 1 $ clk $end
$var wire 8 D datain [7:0] $end
$var wire 8 E out [7:0] $end
$var wire 1 0 wren $end
$var wire 8 F address [7:0] $end
$upscope $end
$scope module IM $end
$var wire 15 G out [14:0] $end
$var wire 8 H address [7:0] $end
$upscope $end
$scope module PC $end
$var wire 1 $ clk $end
$var wire 8 I pcim [7:0] $end
$var wire 1 5 pcload $end
$var reg 8 J pc [7:0] $end
$upscope $end
$scope module muxA $end
$var wire 8 K e1 [7:0] $end
$var wire 8 L e2 [7:0] $end
$var wire 2 M s [1:0] $end
$var wire 8 N e3 [7:0] $end
$var wire 8 O e0 [7:0] $end
$var reg 8 P out [7:0] $end
$upscope $end
$scope module muxB $end
$var wire 8 Q e1 [7:0] $end
$var wire 8 R e2 [7:0] $end
$var wire 8 S e3 [7:0] $end
$var wire 2 T s [1:0] $end
$var wire 8 U e0 [7:0] $end
$var reg 8 V out [7:0] $end
$upscope $end
$scope module muxdata $end
$var wire 8 W e0 [7:0] $end
$var wire 1 1 s $end
$var wire 8 X e1 [7:0] $end
$var reg 8 Y out [7:0] $end
$upscope $end
$scope module regA $end
$var wire 1 $ clk $end
$var wire 8 Z data [7:0] $end
$var wire 1 7 load $end
$var reg 8 [ out [7:0] $end
$upscope $end
$scope module regB $end
$var wire 1 $ clk $end
$var wire 8 \ data [7:0] $end
$var wire 1 6 load $end
$var reg 8 ] out [7:0] $end
$upscope $end
$scope module stat $end
$var wire 1 $ clk $end
$var wire 4 ^ flags [3:0] $end
$var reg 4 _ out [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx _
b0 ^
b0 ]
b1 \
b0 [
b1 Z
b0 Y
b0 X
b0 W
b1 V
b0 U
b1 T
b0 S
b0 R
b1 Q
b0 P
b0 O
b0 N
b10 M
b0 L
b1 K
b0 J
b0 I
b0 H
b10010100000000 G
b0 F
b1 E
b1 D
b1 C
b10 B
b0 A
bx @
b100101 ?
b1 >
b0 =
b0 <
b1 ;
b0 :
b0 9
b1 8
17
06
05
b0 4
b10 3
b1 2
01
00
b1 /
b10010100000000 .
b0 -
b1 ,
b0 +
b0 *
b0 )
b0 (
bx '
0&
0%
0$
0#
b0 "
b0 !
$end
#1
b0 ,
b0 ;
b0 V
b1 -
b1 <
b1 P
bx /
bx E
bx Q
b110 +
b110 F
b110 Y
10
b11 2
b11 C
b11 T
b0 3
b0 B
b0 M
07
b110 W
b100111 ?
b110 R
b110 I
b10011100000110 .
b10011100000110 G
b1 *
b1 H
b1 J
b1 !
b1 )
b1 O
b1 [
b0 '
b0 @
b0 _
1$
#2
0$
1&
#3
b1 ,
b1 ;
b1 V
b0 -
b0 <
b0 P
b1 +
b1 F
b1 Y
00
b1 2
b1 C
b1 T
b10 3
b10 B
b10 M
17
b1 W
b100101 ?
b1 R
b1 I
b1 /
b1 E
b1 Q
b10010100000001 .
b10010100000001 G
b10 *
b10 H
b10 J
1$
#4
0$
#5
b0 ,
b0 ;
b0 V
b11 2
b11 C
b11 T
b1 8
b1 >
b1 D
b1 Z
b1 \
b1 -
b1 <
b1 P
b0 +
b0 F
b0 Y
b0 3
b0 B
b0 M
16
07
b0 W
b1 ?
b0 R
b0 I
b100000000 .
b100000000 G
b11 *
b11 H
b11 J
1$
#6
0$
#7
b1 ,
b1 ;
b1 V
b0 -
b0 <
b0 P
b1 2
b1 C
b1 T
b10 3
b10 B
b10 M
06
17
b110 +
b110 F
b110 Y
b110 W
b100101 ?
b110 R
b110 I
b1 "
b1 (
b1 N
b1 U
b1 X
b1 ]
b10010100000110 .
b10010100000110 G
b100 *
b100 H
b100 J
1$
#8
0$
#9
b10 8
b10 >
b10 D
b10 Z
b10 \
b1 -
b1 <
b1 P
b0 +
b0 F
b0 Y
b0 2
b0 C
b0 T
b0 3
b0 B
b0 M
b0 W
b100 ?
b0 R
b0 I
b10000000000 .
b10000000000 G
b101 *
b101 H
b101 J
1$
#10
0$
#11
b0 ,
b0 ;
b0 V
b10 8
b10 >
b10 D
b10 Z
b10 \
bx /
bx E
bx Q
b111 +
b111 F
b111 Y
10
b11 2
b11 C
b11 T
07
b10 -
b10 <
b10 P
b111 W
b100111 ?
b111 R
b111 I
b10 !
b10 )
b10 O
b10 [
b10011100000111 .
b10011100000111 G
b110 *
b110 H
b110 J
1$
#12
0$
#13
b1 8
b1 >
b1 D
b1 Z
b1 \
b1 ,
b1 ;
b1 V
b0 -
b0 <
b0 P
b10 +
b10 F
b10 Y
00
b1 2
b1 C
b1 T
b10 3
b10 B
b10 M
17
b10 W
b100101 ?
b10 R
b10 I
b10010100000010 .
b10010100000010 G
b111 *
b111 H
b111 J
b1 /
b1 E
b1 Q
1$
#14
0$
#15
b0 ,
b0 ;
b0 V
b1 -
b1 <
b1 P
bx /
bx E
bx Q
b1000 +
b1000 F
b1000 Y
10
b11 2
b11 C
b11 T
b0 3
b0 B
b0 M
07
b1000 W
b100111 ?
b1000 R
b1000 I
b1 !
b1 )
b1 O
b1 [
b10011100001000 .
b10011100001000 G
b1000 *
b1000 H
b1000 J
1$
#16
0$
#17
b1 ,
b1 ;
b1 V
b0 -
b0 <
b0 P
b11 +
b11 F
b11 Y
00
b1 2
b1 C
b1 T
b10 3
b10 B
b10 M
17
b11 W
b100101 ?
b11 R
b11 I
b10010100000011 .
b10010100000011 G
b1001 *
b1001 H
b1001 J
b1 /
b1 E
b1 Q
1$
#18
0$
#19
b0 ,
b0 ;
b0 V
b11 2
b11 C
b11 T
b1 8
b1 >
b1 D
b1 Z
b1 \
b1 -
b1 <
b1 P
b0 +
b0 F
b0 Y
b0 3
b0 B
b0 M
16
07
b0 W
b1 ?
b0 R
b0 I
b100000000 .
b100000000 G
b1010 *
b1010 H
b1010 J
1$
#20
0$
#21
b1 ,
b1 ;
b1 V
b0 -
b0 <
b0 P
b1000 +
b1000 F
b1000 Y
b1 2
b1 C
b1 T
b10 3
b10 B
b10 M
06
17
b1000 W
b100101 ?
b1000 R
b1000 I
b10010100001000 .
b10010100001000 G
b1011 *
b1011 H
b1011 J
1$
#22
0$
1#
#23
b10 8
b10 >
b10 D
b10 Z
b10 \
b1 -
b1 <
b1 P
b0 +
b0 F
b0 Y
b0 2
b0 C
b0 T
b0 3
b0 B
b0 M
b0 W
b100 ?
b0 R
b0 I
b10000000000 .
b10000000000 G
b1100 *
b1100 H
b1100 J
1$
#24
0$
#25
b0 ,
b0 ;
b0 V
b11 2
b11 C
b11 T
16
07
b10 8
b10 >
b10 D
b10 Z
b10 \
b1 ?
b10 -
b10 <
b10 P
b100000000 .
b100000000 G
b1101 *
b1101 H
b1101 J
b10 !
b10 )
b10 O
b10 [
1$
#26
0$
#27
b10 ,
b10 ;
b10 V
b0 -
b0 <
b0 P
b1 2
b1 C
b1 T
b10 3
b10 B
b10 M
06
17
b10 /
b10 E
b10 Q
b111 +
b111 F
b111 Y
b111 W
b100101 ?
b111 R
b111 I
b10 "
b10 (
b10 N
b10 U
b10 X
b10 ]
b10010100000111 .
b10010100000111 G
b1110 *
b1110 H
b1110 J
1$
#28
0$
#29
b10 -
b10 <
b10 P
b1000 9
b1000 =
b1000 ^
b0 8
b0 >
b0 D
b0 Z
b0 \
b1 /
b1 E
b1 Q
b0 +
b0 F
b0 Y
b0 2
b0 C
b0 T
b0 3
b0 B
b0 M
b1 4
b1 :
b1 A
b0 W
b1000 ?
b0 R
b0 I
b100000000000 .
b100000000000 G
b1111 *
b1111 H
b1111 J
1$
#30
0$
#31
b0 ,
b0 ;
b0 V
b1000 9
b1000 =
b1000 ^
b0 8
b0 >
b0 D
b0 Z
b0 \
b0 /
b0 E
b0 Q
b100 +
b100 F
b100 Y
10
b11 2
b11 C
b11 T
b0 4
b0 :
b0 A
07
b0 -
b0 <
b0 P
b100 W
b100111 ?
b100 R
b100 I
b1000 '
b1000 @
b1000 _
b0 !
b0 )
b0 O
b0 [
b10011100000100 .
b10011100000100 G
b10000 *
b10000 H
b10000 J
1$
#32
0$
#33
b0 9
b0 =
b0 ^
b10 8
b10 >
b10 D
b10 Z
b10 \
b10 ,
b10 ;
b10 V
bx /
bx E
bx Q
bx +
bx F
bx Y
00
b0 2
b0 C
b0 T
bx W
bx ?
bx R
bx I
bx .
bx G
b10001 *
b10001 H
b10001 J
1$
#34
0$
#35
b0 '
b0 @
b0 _
b10010 *
b10010 H
b10010 J
1$
#36
0$
#37
b10011 *
b10011 H
b10011 J
1$
#38
0$
#39
b10100 *
b10100 H
b10100 J
1$
#40
0$
#41
b10101 *
b10101 H
b10101 J
1$
#42
0$
#43
b10110 *
b10110 H
b10110 J
1$
#44
0$
1%
#45
b10111 *
b10111 H
b10111 J
1$
#46
0$
#47
b11000 *
b11000 H
b11000 J
1$
#48
0$
