module Pipeline_ARM (input logic CLK_50);


