#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020f4b4ccc40 .scope module, "tb_LFSR" "tb_LFSR" 2 4;
 .timescale -9 -12;
v0000020f4b5fba60_0 .var "clk", 0 0;
v0000020f4b4ca6e0_0 .var/i "cycle_count", 31 0;
v0000020f4b4ca780_0 .var/i "i", 31 0;
v0000020f4b4ca820_0 .net "lfsr_o", 3 0, L_0000020f4b4dbb00;  1 drivers
v0000020f4b52ec10_0 .var "reset", 0 0;
v0000020f4b52e210 .array "sequence", 15 0, 3 0;
E_0000020f4b5fab30 .event posedge, v0000020f4b4ccdd0_0;
S_0000020f4b4c9f90 .scope module, "dut" "LFSR" 2 17, 3 3 0, S_0000020f4b4ccc40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "lfsr_o";
L_0000020f4b4db4e0 .functor XOR 1, L_0000020f4b52e2b0, L_0000020f4b52ead0, C4<0>, C4<0>;
L_0000020f4b4dbb00 .functor BUFZ 4, v0000020f4b4ca1c0_0, C4<0000>, C4<0000>, C4<0000>;
v0000020f4b5fbdc0_0 .net *"_ivl_1", 0 0, L_0000020f4b52e2b0;  1 drivers
v0000020f4b4a3810_0 .net *"_ivl_3", 0 0, L_0000020f4b52ead0;  1 drivers
v0000020f4b4ccdd0_0 .net "clk", 0 0, v0000020f4b5fba60_0;  1 drivers
v0000020f4b5f9d80_0 .net "feedback", 0 0, L_0000020f4b4db4e0;  1 drivers
v0000020f4b4ca120_0 .net "lfsr_o", 3 0, L_0000020f4b4dbb00;  alias, 1 drivers
v0000020f4b4ca1c0_0 .var "lfsr_reg", 3 0;
v0000020f4b5fb9c0_0 .net "reset", 0 0, v0000020f4b52ec10_0;  1 drivers
E_0000020f4b5fabb0 .event posedge, v0000020f4b5fb9c0_0, v0000020f4b4ccdd0_0;
L_0000020f4b52e2b0 .part v0000020f4b4ca1c0_0, 1, 1;
L_0000020f4b52ead0 .part v0000020f4b4ca1c0_0, 3, 1;
    .scope S_0000020f4b4c9f90;
T_0 ;
    %wait E_0000020f4b5fabb0;
    %load/vec4 v0000020f4b5fb9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020f4b4ca1c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020f4b5f9d80_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020f4b4ca1c0_0, 4, 5;
    %load/vec4 v0000020f4b4ca1c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020f4b4ca1c0_0, 4, 5;
    %load/vec4 v0000020f4b4ca1c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020f4b4ca1c0_0, 4, 5;
    %load/vec4 v0000020f4b4ca1c0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020f4b4ca1c0_0, 4, 5;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020f4b4ccc40;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f4b5fba60_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0000020f4b5fba60_0;
    %inv;
    %store/vec4 v0000020f4b5fba60_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0000020f4b4ccc40;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f4b52ec10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f4b4ca6e0_0, 0, 32;
    %vpi_call 2 35 "$display", "\012=== 4-bit LFSR Testbench ===" {0 0 0};
    %vpi_call 2 36 "$display", "Feedback: bit0 = bit1 XOR bit3\012" {0 0 0};
    %vpi_call 2 37 "$display", "Cycle\011Reset\011LFSR_Output\011Binary" {0 0 0};
    %vpi_call 2 38 "$display", "-----\011-----\011-----------\011------" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f4b52ec10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f4b4ca780_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000020f4b4ca780_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_2.1, 5;
    %wait E_0000020f4b5fab30;
    %delay 1000, 0;
    %vpi_call 2 47 "$display", "%0d\011%b\011%h\011\011%b", v0000020f4b4ca6e0_0, v0000020f4b52ec10_0, v0000020f4b4ca820_0, v0000020f4b4ca820_0 {0 0 0};
    %load/vec4 v0000020f4b4ca820_0;
    %load/vec4 v0000020f4b4ca6e0_0;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4a v0000020f4b52e210, 4, 0;
    %load/vec4 v0000020f4b4ca6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f4b4ca6e0_0, 0, 32;
    %load/vec4 v0000020f4b4ca780_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f4b4ca780_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 53 "$display", "\012--- Testing Reset ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f4b52ec10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f4b52ec10_0, 0, 1;
    %wait E_0000020f4b5fab30;
    %delay 1000, 0;
    %vpi_call 2 58 "$display", "After reset: LFSR = %b (should be 0001)", v0000020f4b4ca820_0 {0 0 0};
    %vpi_call 2 61 "$display", "\012--- Continuing Sequence ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f4b4ca780_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000020f4b4ca780_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.3, 5;
    %wait E_0000020f4b5fab30;
    %delay 1000, 0;
    %vpi_call 2 65 "$display", "%0d\011%b\011%h\011\011%b", v0000020f4b4ca6e0_0, v0000020f4b52ec10_0, v0000020f4b4ca820_0, v0000020f4b4ca820_0 {0 0 0};
    %load/vec4 v0000020f4b4ca6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f4b4ca6e0_0, 0, 32;
    %load/vec4 v0000020f4b4ca780_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f4b4ca780_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %vpi_call 2 70 "$display", "\012--- Sequence Analysis ---" {0 0 0};
    %vpi_call 2 71 "$display", "The LFSR generates a pseudo-random sequence." {0 0 0};
    %vpi_call 2 72 "$display", "With XOR feedback from bit1 and bit3, the maximum" {0 0 0};
    %vpi_call 2 73 "$display", "sequence length is 15 states (2^4 - 1)." {0 0 0};
    %vpi_call 2 74 "$display", "\012Note: State 0000 is not part of the sequence" {0 0 0};
    %vpi_call 2 75 "$display", "(would lock up the LFSR)." {0 0 0};
    %vpi_call 2 77 "$display", "\012=== Test Complete ===\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000020f4b4ccc40;
T_3 ;
    %vpi_call 2 83 "$dumpfile", "lfsr.vcd" {0 0 0};
    %vpi_call 2 84 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020f4b4ccc40 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000020f4b4ccc40;
T_4 ;
    %wait E_0000020f4b5fab30;
    %load/vec4 v0000020f4b52ec10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000020f4b4ca820_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 2 90 "$display", "ERROR at time %0t: LFSR locked up at state 0000!", $time {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "LSFR_tb.v";
    "LSFR.v";
