digraph data_path {
  LOAD_right_shift_403_data_0 [shape=ellipse];
  LOAD_right_shift_403_wire [shape=ellipse];
  LOAD_right_shift_403_word_address_0 [shape=ellipse];
  LOAD_right_shift_408_data_0 [shape=ellipse];
  LOAD_right_shift_408_wire [shape=ellipse];
  LOAD_right_shift_408_word_address_0 [shape=ellipse];
  LOAD_right_shift_423_data_0 [shape=ellipse];
  LOAD_right_shift_423_wire [shape=ellipse];
  LOAD_right_shift_423_word_address_0 [shape=ellipse];
  LOAD_right_shift_432_data_0 [shape=ellipse];
  LOAD_right_shift_432_word_address_0 [shape=ellipse];
  LSHR_u32_u32_385_wire [shape=ellipse];
  MUX_393_wire [shape=ellipse];
  MUX_399_wire [shape=ellipse];
  NOT_u32_u32_410_wire [shape=ellipse];
  OR_u32_u32_425_wire [shape=ellipse];
  STORE_right_shift_382_data_0 [shape=ellipse];
  STORE_right_shift_382_word_address_0 [shape=ellipse];
  STORE_right_shift_422_data_0 [shape=ellipse];
  STORE_right_shift_422_word_address_0 [shape=ellipse];
  STORE_right_shift_428_data_0 [shape=ellipse];
  STORE_right_shift_428_word_address_0 [shape=ellipse];
  SUB_u32_u32_418_wire [shape=ellipse];
  UGT_u32_u1_396_wire [shape=ellipse];
  ULT_u32_u1_390_wire [shape=ellipse];
  dummy_438 [shape=ellipse];
  konst_389_wire_constant [shape=ellipse];
  konst_391_wire_constant [shape=ellipse];
  konst_392_wire_constant [shape=ellipse];
  konst_395_wire_constant [shape=ellipse];
  konst_397_wire_constant [shape=ellipse];
  konst_398_wire_constant [shape=ellipse];
  konst_415_wire_constant [shape=ellipse];
  konst_416_wire_constant [shape=ellipse];
  konst_429_wire_constant [shape=ellipse];
  konst_434_wire_constant [shape=ellipse];
  konst_441_wire_constant [shape=ellipse];
  new_420 [shape=ellipse];
  no_of_shifts_401 [shape=ellipse];
  output_433 [shape=ellipse];
  sraa_406 [shape=ellipse];
  sraaa_412 [shape=ellipse];
  ADD_u8_u8_442_inst [shape=rectangle];
pc  -> ADD_u8_u8_442_inst;
konst_441_wire_constant  -> ADD_u8_u8_442_inst;
ADD_u8_u8_442_inst -> next_pc;
  AND_u32_u32_405_inst [shape=rectangle];
LOAD_right_shift_403_wire  -> AND_u32_u32_405_inst;
no_of_shifts_401  -> AND_u32_u32_405_inst;
AND_u32_u32_405_inst -> sraa_406;
  AND_u32_u32_411_inst [shape=rectangle];
LOAD_right_shift_408_wire  -> AND_u32_u32_411_inst;
NOT_u32_u32_410_wire  -> AND_u32_u32_411_inst;
AND_u32_u32_411_inst -> sraaa_412;
  LOAD_right_shift_403_gather_scatter [shape=diamond];
LOAD_right_shift_403_data_0  -> LOAD_right_shift_403_gather_scatter;
LOAD_right_shift_403_gather_scatter -> LOAD_right_shift_403_wire;
  LOAD_right_shift_403_load_0 [shape=rectangle];
LOAD_right_shift_403_word_address_0  -> LOAD_right_shift_403_load_0;
LOAD_right_shift_403_load_0 -> LOAD_right_shift_403_data_0;
  LOAD_right_shift_408_gather_scatter [shape=diamond];
LOAD_right_shift_408_data_0  -> LOAD_right_shift_408_gather_scatter;
LOAD_right_shift_408_gather_scatter -> LOAD_right_shift_408_wire;
  LOAD_right_shift_408_load_0 [shape=rectangle];
LOAD_right_shift_408_word_address_0  -> LOAD_right_shift_408_load_0;
LOAD_right_shift_408_load_0 -> LOAD_right_shift_408_data_0;
  LOAD_right_shift_423_gather_scatter [shape=diamond];
LOAD_right_shift_423_data_0  -> LOAD_right_shift_423_gather_scatter;
LOAD_right_shift_423_gather_scatter -> LOAD_right_shift_423_wire;
  LOAD_right_shift_423_load_0 [shape=rectangle];
LOAD_right_shift_423_word_address_0  -> LOAD_right_shift_423_load_0;
LOAD_right_shift_423_load_0 -> LOAD_right_shift_423_data_0;
  LOAD_right_shift_432_gather_scatter [shape=diamond];
LOAD_right_shift_432_data_0  -> LOAD_right_shift_432_gather_scatter;
LOAD_right_shift_432_gather_scatter -> output_433;
  LOAD_right_shift_432_load_0 [shape=rectangle];
LOAD_right_shift_432_word_address_0  -> LOAD_right_shift_432_load_0;
LOAD_right_shift_432_load_0 -> LOAD_right_shift_432_data_0;
  LSHR_u32_u32_385_inst [shape=rectangle];
rs1_data  -> LSHR_u32_u32_385_inst;
rs2_data  -> LSHR_u32_u32_385_inst;
LSHR_u32_u32_385_inst -> LSHR_u32_u32_385_wire;
  MUX_393_inst [shape=diamond];
ULT_u32_u1_390_wire  -> MUX_393_inst;
konst_391_wire_constant  -> MUX_393_inst;
konst_392_wire_constant  -> MUX_393_inst;
MUX_393_inst -> MUX_393_wire;
  MUX_399_inst [shape=diamond];
UGT_u32_u1_396_wire  -> MUX_399_inst;
konst_397_wire_constant  -> MUX_399_inst;
konst_398_wire_constant  -> MUX_399_inst;
MUX_399_inst -> MUX_399_wire;
  NOT_u32_u32_410_inst [shape=diamond];
no_of_shifts_401  -> NOT_u32_u32_410_inst;
NOT_u32_u32_410_inst -> NOT_u32_u32_410_wire;
  OR_u32_u32_400_inst [shape=rectangle];
MUX_393_wire  -> OR_u32_u32_400_inst;
MUX_399_wire  -> OR_u32_u32_400_inst;
OR_u32_u32_400_inst -> no_of_shifts_401;
  OR_u32_u32_425_inst [shape=rectangle];
LOAD_right_shift_423_wire  -> OR_u32_u32_425_inst;
new_420  -> OR_u32_u32_425_inst;
OR_u32_u32_425_inst -> OR_u32_u32_425_wire;
  SHL_u32_u32_419_inst [shape=rectangle];
konst_415_wire_constant  -> SHL_u32_u32_419_inst;
SUB_u32_u32_418_wire  -> SHL_u32_u32_419_inst;
SHL_u32_u32_419_inst -> new_420;
  STORE_right_shift_382_gather_scatter [shape=diamond];
LSHR_u32_u32_385_wire  -> STORE_right_shift_382_gather_scatter;
STORE_right_shift_382_gather_scatter -> STORE_right_shift_382_data_0;
  STORE_right_shift_382_store_0 [shape=rectangle];
STORE_right_shift_382_word_address_0  -> STORE_right_shift_382_store_0;
STORE_right_shift_382_data_0  -> STORE_right_shift_382_store_0;
  STORE_right_shift_422_gather_scatter [shape=diamond];
OR_u32_u32_425_wire  -> STORE_right_shift_422_gather_scatter;
STORE_right_shift_422_gather_scatter -> STORE_right_shift_422_data_0;
  STORE_right_shift_422_store_0 [shape=rectangle];
STORE_right_shift_422_word_address_0  -> STORE_right_shift_422_store_0;
STORE_right_shift_422_data_0  -> STORE_right_shift_422_store_0;
  STORE_right_shift_428_gather_scatter [shape=diamond];
konst_429_wire_constant  -> STORE_right_shift_428_gather_scatter;
STORE_right_shift_428_gather_scatter -> STORE_right_shift_428_data_0;
  STORE_right_shift_428_store_0 [shape=rectangle];
STORE_right_shift_428_word_address_0  -> STORE_right_shift_428_store_0;
STORE_right_shift_428_data_0  -> STORE_right_shift_428_store_0;
  SUB_u32_u32_418_inst [shape=diamond];
konst_416_wire_constant  -> SUB_u32_u32_418_inst;
rs1_data  -> SUB_u32_u32_418_inst;
SUB_u32_u32_418_inst -> SUB_u32_u32_418_wire;
  UGT_u32_u1_396_inst [shape=diamond];
rs2_data  -> UGT_u32_u1_396_inst;
konst_395_wire_constant  -> UGT_u32_u1_396_inst;
UGT_u32_u1_396_inst -> UGT_u32_u1_396_wire;
  ULT_u32_u1_390_inst [shape=diamond];
rs2_data  -> ULT_u32_u1_390_inst;
konst_389_wire_constant  -> ULT_u32_u1_390_inst;
ULT_u32_u1_390_inst -> ULT_u32_u1_390_wire;
  call_stmt_438_call [shape=rectangle];
konst_434_wire_constant  -> call_stmt_438_call;
rd  -> call_stmt_438_call;
output_433  -> call_stmt_438_call;
call_stmt_438_call -> dummy_438;
}
