# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../genesys_systolic_fpga.ip_user_files/ipstatic/hdl" --include "../../../../../../../../genesys-systolic/testbench/generic_tb_files" --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../../../ip_generation/slv_m03_obuf_axi_vip/sim/slv_m03_obuf_axi_vip_pkg.sv" \
"../../../../../../ip_generation/slv_m03_obuf_axi_vip/sim/slv_m03_obuf_axi_vip.sv" \
"../../../../../../ip_generation/slv_m02_ibuf_axi_vip/sim/slv_m02_ibuf_axi_vip_pkg.sv" \
"../../../../../../ip_generation/slv_m02_ibuf_axi_vip/sim/slv_m02_ibuf_axi_vip.sv" \
"../../../../../../ip_generation/slv_m01_parambuf_axi_vip/sim/slv_m01_parambuf_axi_vip_pkg.sv" \
"../../../../../../ip_generation/slv_m01_parambuf_axi_vip/sim/slv_m01_parambuf_axi_vip.sv" \
"../../../../../../ip_generation/slv_m00_imem_axi_vip/sim/slv_m00_imem_axi_vip_pkg.sv" \
"../../../../../../ip_generation/slv_m00_imem_axi_vip/sim/slv_m00_imem_axi_vip.sv" \
"../../../../../../ip_generation/control_systolic_fpga_vip/sim/control_systolic_fpga_vip_pkg.sv" \
"../../../../../../ip_generation/control_systolic_fpga_vip/sim/control_systolic_fpga_vip.sv" \

verilog xil_defaultlib  --include "../../../../genesys_systolic_fpga.ip_user_files/ipstatic/hdl" --include "../../../../../../../../genesys-systolic/testbench/generic_tb_files" --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../../../../../genesys-systolic/source/genesys_src/base_addr_gen.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/compute_addr_gen.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/controller_fsm_group.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/decoder.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/genesys_top_module.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/ibuf.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/ibuf_interface.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/instruction_memory.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/instruction_memory_wrapper.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/macc.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/mem_walker_stride_group.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/obuf.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/obuf_interface.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/parambuf_interface.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/pe.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/ram.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/ram_asymmetric.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/register_sync.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/scratchpad.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/signed_adder.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/systolic_array.v" \
"../../../../../../../../genesys-systolic/source/memory_interface/systolic_fpga.v" \
"../../../../../../../../genesys-systolic/source/memory_interface/systolic_fpga_control_s_axi.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/tag_logic.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/tag_sync.v" \
"../../../../../../../../genesys-systolic/source/genesys_src/truncator.v" \

sv xil_defaultlib  --include "../../../../genesys_systolic_fpga.ip_user_files/ipstatic/hdl" --include "../../../../../../../../genesys-systolic/testbench/generic_tb_files" --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../../../../../genesys-systolic/source/memory_interface/control_m_axi_read_master.sv" \
"../../../../../../../../genesys-systolic/source/memory_interface/control_m_axi_write_master.sv" \
"../../../../../../../../genesys-systolic/source/memory_interface/control_m_axi_write_master_counter.sv" \
"../../../../../../../../genesys-systolic/source/genesys_src/controller.sv" \
"../../../../../../../../genesys-systolic/source/memory_interface/ddr_memory_interface_control_m_axi.sv" \
"../../../../../../../../genesys-systolic/source/memory_interface/genesys_systolic_wrapper.sv" \
"../../../../../../../../genesys-systolic/testbench/generic_tb_files/systolic_fpga_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
