architecture:
    version: '0.4'
    local:
      - name: system_top_level.DRAM[1..1]
        class: DRAM
        attributes:
            type: "LPDDR4"
            width: 64
            metadata_storage_width: 64
            datawidth: 8
            cluster_size: 1
            read_bandwidth: 32
            write_bandwidth: 32
            has_power_gating: false
            n_banks: 2
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 1
            meshY: 1
            technology: "45nm"
            global_cycle_seconds: 1e-09
            power_gated_at: null
            version: '0.4'
            cimtype: "analog8T"
            Cp: 4
            Rp: 64
            Ch: 16
            Rh: 1
            X: 1
            Y: 4
            action_latency_cycles: 1
            cycle_seconds: 1e-09
            n_instances: 1
        required_actions:
          - leak
          - read
          - write
          - update
        enabled: true
      - name: system_top_level.inter_CiMBank_spatial[1..1]
        class: dummy_storage
        attributes:
            width: 1
            depth: 1
            datawidth: 1
            technology: -1
            has_power_gating: false
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 1
            meshY: 1
            global_cycle_seconds: 1e-09
            power_gated_at: null
            version: '0.4'
            cimtype: "analog8T"
            Cp: 4
            Rp: 64
            Ch: 16
            Rh: 1
            X: 1
            Y: 4
            action_latency_cycles: 1
            cycle_seconds: 1e-09
            n_instances: 1
        enabled: true
      - name: system_top_level.inter_CiMArray_spatial[1..4]
        class: dummy_storage
        attributes:
            width: 1
            depth: 1
            datawidth: 1
            technology: -1
            has_power_gating: false
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 1
            meshY: 4
            global_cycle_seconds: 1e-09
            power_gated_at: null
            version: '0.4'
            cimtype: "analog8T"
            Cp: 4
            Rp: 64
            Ch: 16
            Rh: 1
            X: 1
            Y: 4
            action_latency_cycles: 1
            cycle_seconds: 1e-09
            n_instances: 1
        enabled: true
      - name: system_top_level.CiMInpBuffer[1..1024]
        class: storage
        subclass: custom_storage
        attributes:
            datawidth: 8
            width: 8
            depth: 1
            type: "zero"
            has_power_gating: false
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 4
            meshY: 256
            technology: "45nm"
            global_cycle_seconds: 1e-09
            power_gated_at: null
            version: '0.4'
            cimtype: "analog8T"
            Cp: 4
            Rp: 64
            Ch: 16
            Rh: 1
            X: 1
            Y: 4
            action_latency_cycles: 1
            cycle_seconds: 1e-09
            n_instances: 1
        required_actions:
          - leak
          - read
          - write
          - update
        enabled: true
      - name: system_top_level.CiMOutBuffer[1..1024]
        class: storage
        subclass: custom_storage
        attributes:
            datawidth: 8
            width: 8
            depth: 16
            type: "zero"
            has_power_gating: false
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 4
            meshY: 256
            technology: "45nm"
            global_cycle_seconds: 1e-09
            power_gated_at: null
            version: '0.4'
            cimtype: "analog8T"
            Cp: 4
            Rp: 64
            Ch: 16
            Rh: 1
            X: 1
            Y: 4
            action_latency_cycles: 1
            cycle_seconds: 1e-09
            n_instances: 1
        required_actions:
          - leak
          - read
          - write
          - update
        enabled: true
      - name: system_top_level.CiMStorage[1..1024]
        class: storage
        subclass: custom_storage
        attributes:
            datawidth: 8
            width: 128
            depth: 1
            type: "analog8T"
            has_power_gating: false
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 4
            meshY: 256
            technology: "45nm"
            global_cycle_seconds: 1e-09
            power_gated_at: null
            version: '0.4'
            cimtype: "analog8T"
            Cp: 4
            Rp: 64
            Ch: 16
            Rh: 1
            X: 1
            Y: 4
            action_latency_cycles: 1
            cycle_seconds: 1e-09
            n_instances: 1
        required_actions:
          - leak
          - read
          - write
          - update
        enabled: true
      - name: system_top_level.CiMUnit[1..1024]
        class: compute
        subclass: cimmac_unit
        attributes:
            type: "analog8T"
            datawidth: 8
            has_power_gating: false
            meshX: 4
            meshY: 256
            technology: "45nm"
            global_cycle_seconds: 1e-09
            power_gated_at: null
            version: '0.4'
            cimtype: "analog8T"
            Cp: 4
            Rp: 64
            Ch: 16
            Rh: 1
            X: 1
            Y: 4
            action_latency_cycles: 1
            cycle_seconds: 1e-09
            n_instances: 1
        required_actions:
          - compute
        enabled: true
