$comment
	File created using the following command:
		vcd file irda_inverter.msim.vcd -direction
$end
$date
	Fri Feb 09 12:20:29 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module irda_inverter_vlg_vec_tst $end
$var reg 1 ! IRDA_input $end
$var reg 1 " SW [0:0] $end
$var reg 1 # UART_input $end
$var reg 1 $ irda_baud $end
$var wire 1 % IRDA_output $end
$var wire 1 & UART_output $end
$var wire 1 ' rx_output $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / UART_output~output_o $end
$var wire 1 0 IRDA_output~output_o $end
$var wire 1 1 rx_output~output_o $end
$var wire 1 2 SW[0]~input_o $end
$var wire 1 3 UART_input~input_o $end
$var wire 1 4 UART_output~0_combout $end
$var wire 1 5 IRDA_input~input_o $end
$var wire 1 6 irda_baud~input_o $end
$var wire 1 7 IRDA_output~0_combout $end
$var wire 1 8 rx_output~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
0$
0%
0&
0'
x(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
$end
#10000
1#
13
0(
18
14
11
1/
1'
1&
#20000
0#
03
1(
08
04
01
0/
0'
0&
#50000
1#
13
0(
18
14
11
1/
1'
1&
#80000
0#
03
1(
08
04
01
0/
0'
0&
#110000
b1 "
12
0(
14
1/
1&
#150000
1!
1$
15
16
1(
#160000
0!
0$
05
06
0(
#190000
1!
1$
15
16
1(
#200000
0!
0$
05
06
0(
#300000
1!
1$
15
16
1(
#310000
0!
0$
05
06
0(
#340000
1!
1$
15
16
1(
#360000
0!
0$
05
06
0(
#390000
1!
1$
15
16
1(
#400000
0!
0$
05
06
0(
#450000
1$
16
1(
18
17
11
10
1'
1%
#460000
0$
06
0(
08
07
01
00
0'
0%
#540000
1$
16
1(
18
17
11
10
1'
1%
#550000
0$
06
0(
08
07
01
00
0'
0%
#600000
1$
16
1(
18
17
11
10
1'
1%
#690000
b0 "
0$
02
06
0(
08
07
04
01
00
0/
0'
0%
0&
#1000000
