{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 10:54:16 2018 " "Info: Processing started: Thu Dec 20 10:54:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS_CPU -c MIPS_CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS_CPU -c MIPS_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS_CPU EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"MIPS_CPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NPC:PC_UPDATE\|Mux30~25  " "Info: Automatically promoted node NPC:PC_UPDATE\|Mux30~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 12 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { NPC:PC_UPDATE|Mux30~25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl:inst\|PCWr~211  " "Info: Automatically promoted node ctrl:inst\|PCWr~211 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl:inst\|PCWr~212 " "Info: Destination node ctrl:inst\|PCWr~212" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 14 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst|PCWr~212 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 14 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst|PCWr~211 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oNPC\[2\] " "Warning: Node \"oNPC\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oNPC\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oNPC\[3\] " "Warning: Node \"oNPC\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oNPC\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oNPC\[4\] " "Warning: Node \"oNPC\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oNPC\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oNPC\[5\] " "Warning: Node \"oNPC\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oNPC\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oRFA3\[0\] " "Warning: Node \"oRFA3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oRFA3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oRFA3\[1\] " "Warning: Node \"oRFA3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oRFA3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oRFA3\[2\] " "Warning: Node \"oRFA3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oRFA3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oRFA3\[3\] " "Warning: Node \"oRFA3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oRFA3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "state\[3\] " "Warning: Node \"state\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "20.359 ns memory register " "Info: Estimated most critical path is memory to register delay of 20.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg4 1 MEM M4K_X64_Y27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X64_Y27; Fanout = 1; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg4'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|q_b\[0\] 2 MEM M4K_X64_Y27 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X64_Y27; Fanout = 1; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|q_b\[0\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.437 ns) 4.771 ns RF:REG_FILE\|RD1\[0\]~9312 3 COMB LAB_X81_Y24 1 " "Info: 3: + IC(1.343 ns) + CELL(0.437 ns) = 4.771 ns; Loc. = LAB_X81_Y24; Fanout = 1; COMB Node = 'RF:REG_FILE\|RD1\[0\]~9312'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[0] RF:REG_FILE|RD1[0]~9312 } "NODE_NAME" } } { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 5.336 ns RF:REG_FILE\|RD1\[0\]~9313 4 COMB LAB_X81_Y24 4 " "Info: 4: + IC(0.290 ns) + CELL(0.275 ns) = 5.336 ns; Loc. = LAB_X81_Y24; Fanout = 4; COMB Node = 'RF:REG_FILE\|RD1\[0\]~9313'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { RF:REG_FILE|RD1[0]~9312 RF:REG_FILE|RD1[0]~9313 } "NODE_NAME" } } { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.414 ns) 7.369 ns alu:ALU\|Add0~3141 5 COMB LAB_X65_Y26 2 " "Info: 5: + IC(1.619 ns) + CELL(0.414 ns) = 7.369 ns; Loc. = LAB_X65_Y26; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3141'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { RF:REG_FILE|RD1[0]~9313 alu:ALU|Add0~3141 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.440 ns alu:ALU\|Add0~3143 6 COMB LAB_X65_Y26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.440 ns; Loc. = LAB_X65_Y26; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3143'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3141 alu:ALU|Add0~3143 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.850 ns alu:ALU\|Add0~3144 7 COMB LAB_X65_Y26 1 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 7.850 ns; Loc. = LAB_X65_Y26; Fanout = 1; COMB Node = 'alu:ALU\|Add0~3144'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { alu:ALU|Add0~3143 alu:ALU|Add0~3144 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.438 ns) 8.880 ns alu:ALU\|Add0~3253 8 COMB LAB_X69_Y26 776 " "Info: 8: + IC(0.592 ns) + CELL(0.438 ns) = 8.880 ns; Loc. = LAB_X69_Y26; Fanout = 776; COMB Node = 'alu:ALU\|Add0~3253'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { alu:ALU|Add0~3144 alu:ALU|Add0~3253 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.275 ns) 10.457 ns dm_4k:MEM_DATA\|dmem~37104 9 COMB LAB_X75_Y27 1 " "Info: 9: + IC(1.302 ns) + CELL(0.275 ns) = 10.457 ns; Loc. = LAB_X75_Y27; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37104'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { alu:ALU|Add0~3253 dm_4k:MEM_DATA|dmem~37104 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.271 ns) 11.763 ns dm_4k:MEM_DATA\|dmem~37105 10 COMB LAB_X72_Y26 1 " "Info: 10: + IC(1.035 ns) + CELL(0.271 ns) = 11.763 ns; Loc. = LAB_X72_Y26; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37105'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { dm_4k:MEM_DATA|dmem~37104 dm_4k:MEM_DATA|dmem~37105 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.419 ns) 13.548 ns dm_4k:MEM_DATA\|dmem~37108 11 COMB LAB_X61_Y23 1 " "Info: 11: + IC(1.366 ns) + CELL(0.419 ns) = 13.548 ns; Loc. = LAB_X61_Y23; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37108'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { dm_4k:MEM_DATA|dmem~37105 dm_4k:MEM_DATA|dmem~37108 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.271 ns) 15.331 ns dm_4k:MEM_DATA\|dmem~37111 12 COMB LAB_X77_Y25 1 " "Info: 12: + IC(1.512 ns) + CELL(0.271 ns) = 15.331 ns; Loc. = LAB_X77_Y25; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37111'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { dm_4k:MEM_DATA|dmem~37108 dm_4k:MEM_DATA|dmem~37111 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 15.896 ns dm_4k:MEM_DATA\|dmem~37143 13 COMB LAB_X77_Y25 1 " "Info: 13: + IC(0.127 ns) + CELL(0.438 ns) = 15.896 ns; Loc. = LAB_X77_Y25; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37143'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { dm_4k:MEM_DATA|dmem~37111 dm_4k:MEM_DATA|dmem~37143 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.437 ns) 17.188 ns dm_4k:MEM_DATA\|dmem~37186 14 COMB LAB_X83_Y25 2 " "Info: 14: + IC(0.855 ns) + CELL(0.437 ns) = 17.188 ns; Loc. = LAB_X83_Y25; Fanout = 2; COMB Node = 'dm_4k:MEM_DATA\|dmem~37186'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { dm_4k:MEM_DATA|dmem~37143 dm_4k:MEM_DATA|dmem~37186 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.420 ns) 18.990 ns mux4:MUX_RFWD\|Mux26~90 15 COMB LAB_X65_Y28 5 " "Info: 15: + IC(1.382 ns) + CELL(0.420 ns) = 18.990 ns; Loc. = LAB_X65_Y28; Fanout = 5; COMB Node = 'mux4:MUX_RFWD\|Mux26~90'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { dm_4k:MEM_DATA|dmem~37186 mux4:MUX_RFWD|Mux26~90 } "NODE_NAME" } } { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.084 ns) 20.359 ns RF:REG_FILE\|rf~51 16 REG LAB_X68_Y26 2 " "Info: 16: + IC(1.285 ns) + CELL(0.084 ns) = 20.359 ns; Loc. = LAB_X68_Y26; Fanout = 2; REG Node = 'RF:REG_FILE\|rf~51'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { mux4:MUX_RFWD|Mux26~90 RF:REG_FILE|rf~51 } "NODE_NAME" } } { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.651 ns ( 37.58 % ) " "Info: Total cell delay = 7.651 ns ( 37.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.708 ns ( 62.42 % ) " "Info: Total interconnect delay = 12.708 ns ( 62.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "20.359 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[0] RF:REG_FILE|RD1[0]~9312 RF:REG_FILE|RD1[0]~9313 alu:ALU|Add0~3141 alu:ALU|Add0~3143 alu:ALU|Add0~3144 alu:ALU|Add0~3253 dm_4k:MEM_DATA|dmem~37104 dm_4k:MEM_DATA|dmem~37105 dm_4k:MEM_DATA|dmem~37108 dm_4k:MEM_DATA|dmem~37111 dm_4k:MEM_DATA|dmem~37143 dm_4k:MEM_DATA|dmem~37186 mux4:MUX_RFWD|Mux26~90 RF:REG_FILE|rf~51 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "4 17701 " "Info: 4 (of 17701) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X60_Y13 X71_Y25 " "Info: Peak interconnect usage is 26% of the available device resources in the region that extends from location X60_Y13 to location X71_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Info: Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "74 " "Warning: Found 74 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pDMWr 0 " "Info: Pin \"pDMWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pPCWr 0 " "Info: Pin \"pPCWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pRFWr 0 " "Info: Pin \"pRFWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pIRWr 0 " "Info: Pin \"pIRWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pEXTSigned 0 " "Info: Pin \"pEXTSigned\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pALU_BSel 0 " "Info: Pin \"pALU_BSel\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Zero 0 " "Info: Pin \"Zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[6\] 0 " "Info: Pin \"oSEG0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[5\] 0 " "Info: Pin \"oSEG0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[4\] 0 " "Info: Pin \"oSEG0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[3\] 0 " "Info: Pin \"oSEG0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[2\] 0 " "Info: Pin \"oSEG0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[1\] 0 " "Info: Pin \"oSEG0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[0\] 0 " "Info: Pin \"oSEG0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[6\] 0 " "Info: Pin \"oSEG1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[5\] 0 " "Info: Pin \"oSEG1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[4\] 0 " "Info: Pin \"oSEG1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[3\] 0 " "Info: Pin \"oSEG1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[2\] 0 " "Info: Pin \"oSEG1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[1\] 0 " "Info: Pin \"oSEG1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[0\] 0 " "Info: Pin \"oSEG1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[6\] 0 " "Info: Pin \"oSEG2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[5\] 0 " "Info: Pin \"oSEG2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[4\] 0 " "Info: Pin \"oSEG2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[3\] 0 " "Info: Pin \"oSEG2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[2\] 0 " "Info: Pin \"oSEG2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[1\] 0 " "Info: Pin \"oSEG2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[0\] 0 " "Info: Pin \"oSEG2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[6\] 0 " "Info: Pin \"oSEG3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[5\] 0 " "Info: Pin \"oSEG3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[4\] 0 " "Info: Pin \"oSEG3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[3\] 0 " "Info: Pin \"oSEG3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[2\] 0 " "Info: Pin \"oSEG3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[1\] 0 " "Info: Pin \"oSEG3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[0\] 0 " "Info: Pin \"oSEG3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[6\] 0 " "Info: Pin \"oSEG4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[5\] 0 " "Info: Pin \"oSEG4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[4\] 0 " "Info: Pin \"oSEG4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[3\] 0 " "Info: Pin \"oSEG4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[2\] 0 " "Info: Pin \"oSEG4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[1\] 0 " "Info: Pin \"oSEG4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[0\] 0 " "Info: Pin \"oSEG4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[6\] 0 " "Info: Pin \"oSEG5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[5\] 0 " "Info: Pin \"oSEG5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[4\] 0 " "Info: Pin \"oSEG5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[3\] 0 " "Info: Pin \"oSEG5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[2\] 0 " "Info: Pin \"oSEG5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[1\] 0 " "Info: Pin \"oSEG5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[0\] 0 " "Info: Pin \"oSEG5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[6\] 0 " "Info: Pin \"oSEG6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[5\] 0 " "Info: Pin \"oSEG6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[4\] 0 " "Info: Pin \"oSEG6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[3\] 0 " "Info: Pin \"oSEG6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[2\] 0 " "Info: Pin \"oSEG6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[1\] 0 " "Info: Pin \"oSEG6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[0\] 0 " "Info: Pin \"oSEG6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[6\] 0 " "Info: Pin \"oSEG7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[5\] 0 " "Info: Pin \"oSEG7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[4\] 0 " "Info: Pin \"oSEG7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[3\] 0 " "Info: Pin \"oSEG7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[2\] 0 " "Info: Pin \"oSEG7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[1\] 0 " "Info: Pin \"oSEG7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[0\] 0 " "Info: Pin \"oSEG7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pALUOp\[1\] 0 " "Info: Pin \"pALUOp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pALUOp\[0\] 0 " "Info: Pin \"pALUOp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pNPCOp\[1\] 0 " "Info: Pin \"pNPCOp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pNPCOp\[0\] 0 " "Info: Pin \"pNPCOp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pSEL_A3\[1\] 0 " "Info: Pin \"pSEL_A3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pSEL_A3\[0\] 0 " "Info: Pin \"pSEL_A3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pWDSel\[1\] 0 " "Info: Pin \"pWDSel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pWDSel\[0\] 0 " "Info: Pin \"pWDSel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[2\] 0 " "Info: Pin \"state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[1\] 0 " "Info: Pin \"state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[0\] 0 " "Info: Pin \"state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "pEXTSigned GND " "Info: Pin pEXTSigned has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { pEXTSigned } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "pEXTSigned" } } } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -496 -1024 -848 -480 "pEXTSigned" "" } } } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { pEXTSigned } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/学习文档/电路/机组/P31/MIPS_CPU.fit.smsg " "Info: Generated suppressed messages file E:/学习文档/电路/机组/P31/MIPS_CPU.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.3 4 4 " "Info: Parallel compilation was enabled and used an average of 1.3 processors and a maximum of 4 processors out of 4 processors allowed" { { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "9 4 s " "Info: 9% of process time was spent using 4 processors" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0} { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "91 1  " "Info: 91% of process time was spent using 1 processor" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Info: Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 20 10:54:44 2018 " "Info: Processing ended: Thu Dec 20 10:54:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Info: Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Info: Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
