{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 05:26:51 2019 " "Info: Processing started: Sat May 18 05:26:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[0\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[0\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[0\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[0\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[31\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[31\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[0\] " "Warning: Node \"mux_IorD:IorDMux\|out\[0\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[1\] " "Warning: Node \"mux_IorD:IorDMux\|out\[1\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[2\] " "Warning: Node \"mux_IorD:IorDMux\|out\[2\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[3\] " "Warning: Node \"mux_IorD:IorDMux\|out\[3\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[4\] " "Warning: Node \"mux_IorD:IorDMux\|out\[4\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[5\] " "Warning: Node \"mux_IorD:IorDMux\|out\[5\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[6\] " "Warning: Node \"mux_IorD:IorDMux\|out\[6\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_IorD:IorDMux\|out\[7\] " "Warning: Node \"mux_IorD:IorDMux\|out\[7\]\" is a latch" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[30\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[30\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[30\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[30\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[28\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[28\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[29\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[29\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[26\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[26\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[31\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[31\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[1\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[1\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[1\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[1\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[2\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[2\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[2\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[2\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[3\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[3\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[3\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[3\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[4\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[4\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[4\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[4\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[5\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[5\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[6\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[6\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[6\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[6\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[29\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[29\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[28\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[28\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[27\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[27\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[26\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[26\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[27\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[27\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[24\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[24\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[25\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[25\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[22\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[22\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[5\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[5\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[7\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[7\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[7\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[7\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[25\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[25\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[24\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[24\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[23\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[23\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[22\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[22\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[21\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[21\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[20\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[20\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[23\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[23\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[18\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[18\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[21\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[21\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[20\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[20\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[19\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[19\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[18\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[18\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[16\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[16\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[17\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[17\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[19\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[19\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[14\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[14\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[16\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[16\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[17\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[17\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[15\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[15\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[12\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[12\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[14\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[14\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[13\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[13\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[0\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[0\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[15\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[15\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[12\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[12\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[13\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[13\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[10\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[10\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[11\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[11\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[8\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[8\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[8\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[8\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[31\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[31\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[10\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[10\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[11\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[11\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcA:ALUSrcA\|out\[9\] " "Warning: Node \"mux_srcA:ALUSrcA\|out\[9\]\" is a latch" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_srcB:ALUSrcB\|out\[9\] " "Warning: Node \"mux_srcB:ALUSrcB\|out\[9\]\" is a latch" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[30\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[30\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[28\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[28\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[29\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[29\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[26\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[26\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[1\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[1\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[2\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[2\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[3\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[3\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[4\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[4\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[5\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[5\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[6\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[6\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[27\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[27\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[24\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[24\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[25\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[25\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[22\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[22\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[7\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[7\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[23\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[23\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[21\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[21\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[20\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[20\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[18\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[18\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[19\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[19\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[16\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[16\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[17\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[17\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[14\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[14\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[15\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[15\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[12\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[12\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[13\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[13\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[10\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[10\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[11\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[11\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[8\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[8\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mega_mux:MemToRegMux\|out\[9\] " "Warning: Node \"mega_mux:MemToRegMux\|out\[9\]\" is a latch" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[3\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[3\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|MemToReg\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|MemToReg\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|MemToReg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mega_mux:MemToRegMux\|Mux32~0 " "Info: Detected gated clock \"mega_mux:MemToRegMux\|Mux32~0\" as buffer" {  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mega_mux:MemToRegMux\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_IorD:IorDMux\|Mux8~0 " "Info: Detected gated clock \"mux_IorD:IorDMux\|Mux8~0\" as buffer" {  } { { "mux_IorD.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_IorD.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_IorD:IorDMux\|Mux8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|IorD\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|IorD\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|IorD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|IorD\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|IorD\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|IorD\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcB:ALUSrcB\|Mux32~0 " "Info: Detected gated clock \"mux_srcB:ALUSrcB\|Mux32~0\" as buffer" {  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcB:ALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[2\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[2\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcB\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcB\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux_srcA:ALUSrcA\|Mux32~0 " "Info: Detected gated clock \"mux_srcA:ALUSrcA\|Mux32~0\" as buffer" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_srcA:ALUSrcA\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[0\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UnidadeControle:CtrlUnit\|ALUSrcA\[1\] " "Info: Detected ripple clock \"UnidadeControle:CtrlUnit\|ALUSrcA\[1\]\" as buffer" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "UnidadeControle:CtrlUnit\|ALUSrcA\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register mux_srcA:ALUSrcA\|out\[0\] register Registrador:PC\|Saida\[25\] 38.24 MHz 26.148 ns Internal " "Info: Clock \"clock\" has Internal fmax of 38.24 MHz between source register \"mux_srcA:ALUSrcA\|out\[0\]\" and destination register \"Registrador:PC\|Saida\[25\]\" (period= 26.148 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.269 ns + Longest register register " "Info: + Longest register to register delay is 9.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcA:ALUSrcA\|out\[0\] 1 REG LCCOMB_X14_Y15_N14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 6; REG Node = 'mux_srcA:ALUSrcA\|out\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 0.283 ns Ula32:ALU\|carry_temp\[0\]~0 2 COMB LCCOMB_X14_Y15_N18 5 " "Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X14_Y15_N18; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[0\]~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { mux_srcA:ALUSrcA|out[0] Ula32:ALU|carry_temp[0]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.272 ns) 0.912 ns Ula32:ALU\|carry_temp\[2\]~4 3 COMB LCCOMB_X13_Y15_N24 1 " "Info: 3: + IC(0.357 ns) + CELL(0.272 ns) = 0.912 ns; Loc. = LCCOMB_X13_Y15_N24; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[2\]~4'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { Ula32:ALU|carry_temp[0]~0 Ula32:ALU|carry_temp[2]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.154 ns) 1.269 ns Ula32:ALU\|carry_temp\[4\]~7 4 COMB LCCOMB_X13_Y15_N8 4 " "Info: 4: + IC(0.203 ns) + CELL(0.154 ns) = 1.269 ns; Loc. = LCCOMB_X13_Y15_N8; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[4\]~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.357 ns" { Ula32:ALU|carry_temp[2]~4 Ula32:ALU|carry_temp[4]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.154 ns) 1.745 ns Ula32:ALU\|carry_temp\[7\]~9DUPLICATE 5 COMB LCCOMB_X14_Y15_N30 2 " "Info: 5: + IC(0.322 ns) + CELL(0.154 ns) = 1.745 ns; Loc. = LCCOMB_X14_Y15_N30; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~9DUPLICATE'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { Ula32:ALU|carry_temp[4]~7 Ula32:ALU|carry_temp[7]~9DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.010 ns Ula32:ALU\|carry_temp\[9\]~10 6 COMB LCCOMB_X14_Y15_N0 6 " "Info: 6: + IC(0.212 ns) + CELL(0.053 ns) = 2.010 ns; Loc. = LCCOMB_X14_Y15_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~10'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ALU|carry_temp[7]~9DUPLICATE Ula32:ALU|carry_temp[9]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 2.295 ns Ula32:ALU\|carry_temp\[11\]~11 7 COMB LCCOMB_X14_Y15_N20 6 " "Info: 7: + IC(0.232 ns) + CELL(0.053 ns) = 2.295 ns; Loc. = LCCOMB_X14_Y15_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~11'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:ALU|carry_temp[9]~10 Ula32:ALU|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 2.556 ns Ula32:ALU\|carry_temp\[13\]~12 8 COMB LCCOMB_X14_Y15_N26 6 " "Info: 8: + IC(0.208 ns) + CELL(0.053 ns) = 2.556 ns; Loc. = LCCOMB_X14_Y15_N26; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~12'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:ALU|carry_temp[11]~11 Ula32:ALU|carry_temp[13]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.053 ns) 3.403 ns Ula32:ALU\|carry_temp\[15\]~13 9 COMB LCCOMB_X18_Y18_N16 6 " "Info: 9: + IC(0.794 ns) + CELL(0.053 ns) = 3.403 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~13'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { Ula32:ALU|carry_temp[13]~12 Ula32:ALU|carry_temp[15]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 3.693 ns Ula32:ALU\|carry_temp\[17\]~14 10 COMB LCCOMB_X18_Y18_N4 6 " "Info: 10: + IC(0.237 ns) + CELL(0.053 ns) = 3.693 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~14'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { Ula32:ALU|carry_temp[15]~13 Ula32:ALU|carry_temp[17]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 3.958 ns Ula32:ALU\|carry_temp\[19\]~15 11 COMB LCCOMB_X18_Y18_N10 5 " "Info: 11: + IC(0.212 ns) + CELL(0.053 ns) = 3.958 ns; Loc. = LCCOMB_X18_Y18_N10; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~15'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ALU|carry_temp[17]~14 Ula32:ALU|carry_temp[19]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 4.233 ns Ula32:ALU\|carry_temp\[21\]~16 12 COMB LCCOMB_X18_Y18_N14 6 " "Info: 12: + IC(0.222 ns) + CELL(0.053 ns) = 4.233 ns; Loc. = LCCOMB_X18_Y18_N14; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~16'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ALU|carry_temp[19]~15 Ula32:ALU|carry_temp[21]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 4.511 ns Ula32:ALU\|carry_temp\[23\]~17 13 COMB LCCOMB_X18_Y18_N0 6 " "Info: 13: + IC(0.225 ns) + CELL(0.053 ns) = 4.511 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~17'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALU|carry_temp[21]~16 Ula32:ALU|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.053 ns) 5.401 ns Ula32:ALU\|Mux6~1 14 COMB LCCOMB_X19_Y16_N14 2 " "Info: 14: + IC(0.837 ns) + CELL(0.053 ns) = 5.401 ns; Loc. = LCCOMB_X19_Y16_N14; Fanout = 2; COMB Node = 'Ula32:ALU\|Mux6~1'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { Ula32:ALU|carry_temp[23]~17 Ula32:ALU|Mux6~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.366 ns) 6.337 ns Ula32:ALU\|Equal0~6 15 COMB LCCOMB_X18_Y16_N8 1 " "Info: 15: + IC(0.570 ns) + CELL(0.366 ns) = 6.337 ns; Loc. = LCCOMB_X18_Y16_N8; Fanout = 1; COMB Node = 'Ula32:ALU\|Equal0~6'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { Ula32:ALU|Mux6~1 Ula32:ALU|Equal0~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.228 ns) 6.803 ns Ula32:ALU\|Equal0~7 16 COMB LCCOMB_X18_Y16_N28 5 " "Info: 16: + IC(0.238 ns) + CELL(0.228 ns) = 6.803 ns; Loc. = LCCOMB_X18_Y16_N28; Fanout = 5; COMB Node = 'Ula32:ALU\|Equal0~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.225 ns) 7.257 ns Ula32:ALU\|Equal0~8 17 COMB LCCOMB_X18_Y16_N2 4 " "Info: 17: + IC(0.229 ns) + CELL(0.225 ns) = 7.257 ns; Loc. = LCCOMB_X18_Y16_N2; Fanout = 4; COMB Node = 'Ula32:ALU\|Equal0~8'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.154 ns) 7.661 ns PCWCtrl~0DUPLICATE 18 COMB LCCOMB_X18_Y16_N18 13 " "Info: 18: + IC(0.250 ns) + CELL(0.154 ns) = 7.661 ns; Loc. = LCCOMB_X18_Y16_N18; Fanout = 13; COMB Node = 'PCWCtrl~0DUPLICATE'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ALU|Equal0~8 PCWCtrl~0DUPLICATE } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.746 ns) 9.269 ns Registrador:PC\|Saida\[25\] 19 REG LCFF_X21_Y19_N23 3 " "Info: 19: + IC(0.862 ns) + CELL(0.746 ns) = 9.269 ns; Loc. = LCFF_X21_Y19_N23; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[25\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { PCWCtrl~0DUPLICATE Registrador:PC|Saida[25] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.829 ns ( 30.52 % ) " "Info: Total cell delay = 2.829 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.440 ns ( 69.48 % ) " "Info: Total interconnect delay = 6.440 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { mux_srcA:ALUSrcA|out[0] Ula32:ALU|carry_temp[0]~0 Ula32:ALU|carry_temp[2]~4 Ula32:ALU|carry_temp[4]~7 Ula32:ALU|carry_temp[7]~9DUPLICATE Ula32:ALU|carry_temp[9]~10 Ula32:ALU|carry_temp[11]~11 Ula32:ALU|carry_temp[13]~12 Ula32:ALU|carry_temp[15]~13 Ula32:ALU|carry_temp[17]~14 Ula32:ALU|carry_temp[19]~15 Ula32:ALU|carry_temp[21]~16 Ula32:ALU|carry_temp[23]~17 Ula32:ALU|Mux6~1 Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 PCWCtrl~0DUPLICATE Registrador:PC|Saida[25] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { mux_srcA:ALUSrcA|out[0] {} Ula32:ALU|carry_temp[0]~0 {} Ula32:ALU|carry_temp[2]~4 {} Ula32:ALU|carry_temp[4]~7 {} Ula32:ALU|carry_temp[7]~9DUPLICATE {} Ula32:ALU|carry_temp[9]~10 {} Ula32:ALU|carry_temp[11]~11 {} Ula32:ALU|carry_temp[13]~12 {} Ula32:ALU|carry_temp[15]~13 {} Ula32:ALU|carry_temp[17]~14 {} Ula32:ALU|carry_temp[19]~15 {} Ula32:ALU|carry_temp[21]~16 {} Ula32:ALU|carry_temp[23]~17 {} Ula32:ALU|Mux6~1 {} Ula32:ALU|Equal0~6 {} Ula32:ALU|Equal0~7 {} Ula32:ALU|Equal0~8 {} PCWCtrl~0DUPLICATE {} Registrador:PC|Saida[25] {} } { 0.000ns 0.230ns 0.357ns 0.203ns 0.322ns 0.212ns 0.232ns 0.208ns 0.794ns 0.237ns 0.212ns 0.222ns 0.225ns 0.837ns 0.570ns 0.238ns 0.229ns 0.250ns 0.862ns } { 0.000ns 0.053ns 0.272ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.366ns 0.228ns 0.225ns 0.154ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.715 ns - Smallest " "Info: - Smallest clock skew is -3.715 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.471 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1380 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns Registrador:PC\|Saida\[25\] 3 REG LCFF_X21_Y19_N23 3 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X21_Y19_N23; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[25\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock~clkctrl Registrador:PC|Saida[25] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl Registrador:PC|Saida[25] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[25] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.186 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.712 ns) 2.861 ns UnidadeControle:CtrlUnit\|ALUSrcA\[1\] 2 REG LCFF_X9_Y12_N7 34 " "Info: 2: + IC(1.295 ns) + CELL(0.712 ns) = 2.861 ns; Loc. = LCFF_X9_Y12_N7; Fanout = 34; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcA\[1\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.053 ns) 3.468 ns mux_srcA:ALUSrcA\|Mux32~0 3 COMB LCCOMB_X14_Y12_N20 1 " "Info: 3: + IC(0.554 ns) + CELL(0.053 ns) = 3.468 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA\|Mux32~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.764 ns) + CELL(0.000 ns) 5.232 ns mux_srcA:ALUSrcA\|Mux32~0clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(1.764 ns) + CELL(0.000 ns) = 5.232 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcA:ALUSrcA\|Mux32~0clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.053 ns) 6.186 ns mux_srcA:ALUSrcA\|out\[0\] 5 REG LCCOMB_X14_Y15_N14 6 " "Info: 5: + IC(0.901 ns) + CELL(0.053 ns) = 6.186 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 6; REG Node = 'mux_srcA:ALUSrcA\|out\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 27.03 % ) " "Info: Total cell delay = 1.672 ns ( 27.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.514 ns ( 72.97 % ) " "Info: Total interconnect delay = 4.514 ns ( 72.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.186 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.186 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[1] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[0] {} } { 0.000ns 0.000ns 1.295ns 0.554ns 1.764ns 0.901ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl Registrador:PC|Saida[25] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[25] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.186 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.186 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[1] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[0] {} } { 0.000ns 0.000ns 1.295ns 0.554ns 1.764ns 0.901ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { mux_srcA:ALUSrcA|out[0] Ula32:ALU|carry_temp[0]~0 Ula32:ALU|carry_temp[2]~4 Ula32:ALU|carry_temp[4]~7 Ula32:ALU|carry_temp[7]~9DUPLICATE Ula32:ALU|carry_temp[9]~10 Ula32:ALU|carry_temp[11]~11 Ula32:ALU|carry_temp[13]~12 Ula32:ALU|carry_temp[15]~13 Ula32:ALU|carry_temp[17]~14 Ula32:ALU|carry_temp[19]~15 Ula32:ALU|carry_temp[21]~16 Ula32:ALU|carry_temp[23]~17 Ula32:ALU|Mux6~1 Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 PCWCtrl~0DUPLICATE Registrador:PC|Saida[25] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { mux_srcA:ALUSrcA|out[0] {} Ula32:ALU|carry_temp[0]~0 {} Ula32:ALU|carry_temp[2]~4 {} Ula32:ALU|carry_temp[4]~7 {} Ula32:ALU|carry_temp[7]~9DUPLICATE {} Ula32:ALU|carry_temp[9]~10 {} Ula32:ALU|carry_temp[11]~11 {} Ula32:ALU|carry_temp[13]~12 {} Ula32:ALU|carry_temp[15]~13 {} Ula32:ALU|carry_temp[17]~14 {} Ula32:ALU|carry_temp[19]~15 {} Ula32:ALU|carry_temp[21]~16 {} Ula32:ALU|carry_temp[23]~17 {} Ula32:ALU|Mux6~1 {} Ula32:ALU|Equal0~6 {} Ula32:ALU|Equal0~7 {} Ula32:ALU|Equal0~8 {} PCWCtrl~0DUPLICATE {} Registrador:PC|Saida[25] {} } { 0.000ns 0.230ns 0.357ns 0.203ns 0.322ns 0.212ns 0.232ns 0.208ns 0.794ns 0.237ns 0.212ns 0.222ns 0.225ns 0.837ns 0.570ns 0.238ns 0.229ns 0.250ns 0.862ns } { 0.000ns 0.053ns 0.272ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.366ns 0.228ns 0.225ns 0.154ns 0.746ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl Registrador:PC|Saida[25] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[25] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.186 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.186 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[1] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[0] {} } { 0.000ns 0.000ns 1.295ns 0.554ns 1.764ns 0.901ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:RegisterA\|Saida\[29\] mux_srcA:ALUSrcA\|out\[29\] clock 2.936 ns " "Info: Found hold time violation between source  pin or register \"Registrador:RegisterA\|Saida\[29\]\" and destination pin or register \"mux_srcA:ALUSrcA\|out\[29\]\" for clock \"clock\" (Hold time is 2.936 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.709 ns + Largest " "Info: + Largest clock skew is 3.709 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.189 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.712 ns) 2.861 ns UnidadeControle:CtrlUnit\|ALUSrcA\[1\] 2 REG LCFF_X9_Y12_N7 34 " "Info: 2: + IC(1.295 ns) + CELL(0.712 ns) = 2.861 ns; Loc. = LCFF_X9_Y12_N7; Fanout = 34; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcA\[1\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.053 ns) 3.468 ns mux_srcA:ALUSrcA\|Mux32~0 3 COMB LCCOMB_X14_Y12_N20 1 " "Info: 3: + IC(0.554 ns) + CELL(0.053 ns) = 3.468 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA\|Mux32~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.764 ns) + CELL(0.000 ns) 5.232 ns mux_srcA:ALUSrcA\|Mux32~0clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(1.764 ns) + CELL(0.000 ns) = 5.232 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcA:ALUSrcA\|Mux32~0clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.053 ns) 6.189 ns mux_srcA:ALUSrcA\|out\[29\] 5 REG LCCOMB_X11_Y17_N20 4 " "Info: 5: + IC(0.904 ns) + CELL(0.053 ns) = 6.189 ns; Loc. = LCCOMB_X11_Y17_N20; Fanout = 4; REG Node = 'mux_srcA:ALUSrcA\|out\[29\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[29] } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 27.02 % ) " "Info: Total cell delay = 1.672 ns ( 27.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.517 ns ( 72.98 % ) " "Info: Total interconnect delay = 4.517 ns ( 72.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.189 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[29] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.189 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[1] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[29] {} } { 0.000ns 0.000ns 1.295ns 0.554ns 1.764ns 0.904ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.480 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1380 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns Registrador:RegisterA\|Saida\[29\] 3 REG LCFF_X11_Y17_N17 1 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X11_Y17_N17; Fanout = 1; REG Node = 'Registrador:RegisterA\|Saida\[29\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clock~clkctrl Registrador:RegisterA|Saida[29] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:RegisterA|Saida[29] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterA|Saida[29] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.189 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[29] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.189 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[1] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[29] {} } { 0.000ns 0.000ns 1.295ns 0.554ns 1.764ns 0.904ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:RegisterA|Saida[29] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterA|Saida[29] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.679 ns - Shortest register register " "Info: - Shortest register to register delay is 0.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:RegisterA\|Saida\[29\] 1 REG LCFF_X11_Y17_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y17_N17; Fanout = 1; REG Node = 'Registrador:RegisterA\|Saida\[29\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:RegisterA|Saida[29] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 0.254 ns mux_srcA:ALUSrcA\|Mux29~0 2 COMB LCCOMB_X11_Y17_N22 1 " "Info: 2: + IC(0.201 ns) + CELL(0.053 ns) = 0.254 ns; Loc. = LCCOMB_X11_Y17_N22; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA\|Mux29~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { Registrador:RegisterA|Saida[29] mux_srcA:ALUSrcA|Mux29~0 } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.225 ns) 0.679 ns mux_srcA:ALUSrcA\|out\[29\] 3 REG LCCOMB_X11_Y17_N20 4 " "Info: 3: + IC(0.200 ns) + CELL(0.225 ns) = 0.679 ns; Loc. = LCCOMB_X11_Y17_N20; Fanout = 4; REG Node = 'mux_srcA:ALUSrcA\|out\[29\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { mux_srcA:ALUSrcA|Mux29~0 mux_srcA:ALUSrcA|out[29] } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 40.94 % ) " "Info: Total cell delay = 0.278 ns ( 40.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.401 ns ( 59.06 % ) " "Info: Total interconnect delay = 0.401 ns ( 59.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Registrador:RegisterA|Saida[29] mux_srcA:ALUSrcA|Mux29~0 mux_srcA:ALUSrcA|out[29] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "0.679 ns" { Registrador:RegisterA|Saida[29] {} mux_srcA:ALUSrcA|Mux29~0 {} mux_srcA:ALUSrcA|out[29] {} } { 0.000ns 0.201ns 0.200ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.189 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[29] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.189 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[1] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[29] {} } { 0.000ns 0.000ns 1.295ns 0.554ns 1.764ns 0.904ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:RegisterA|Saida[29] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegisterA|Saida[29] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Registrador:RegisterA|Saida[29] mux_srcA:ALUSrcA|Mux29~0 mux_srcA:ALUSrcA|out[29] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "0.679 ns" { Registrador:RegisterA|Saida[29] {} mux_srcA:ALUSrcA|Mux29~0 {} mux_srcA:ALUSrcA|out[29] {} } { 0.000ns 0.201ns 0.200ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UnidadeControle:CtrlUnit\|MemWR reset clock 5.797 ns register " "Info: tsu for register \"UnidadeControle:CtrlUnit\|MemWR\" (data pin = \"reset\", clock pin = \"clock\") is 5.797 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.200 ns + Longest pin register " "Info: + Longest pin to register delay is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 22 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 22; PIN Node = 'reset'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.540 ns) + CELL(0.378 ns) 5.792 ns UnidadeControle:CtrlUnit\|MemWR~1 2 COMB LCCOMB_X10_Y12_N24 1 " "Info: 2: + IC(4.540 ns) + CELL(0.378 ns) = 5.792 ns; Loc. = LCCOMB_X10_Y12_N24; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|MemWR~1'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.918 ns" { reset UnidadeControle:CtrlUnit|MemWR~1 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.272 ns) 6.673 ns UnidadeControle:CtrlUnit\|MemWR~3 3 COMB LCCOMB_X10_Y14_N24 4 " "Info: 3: + IC(0.609 ns) + CELL(0.272 ns) = 6.673 ns; Loc. = LCCOMB_X10_Y14_N24; Fanout = 4; COMB Node = 'UnidadeControle:CtrlUnit\|MemWR~3'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { UnidadeControle:CtrlUnit|MemWR~1 UnidadeControle:CtrlUnit|MemWR~3 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.746 ns) 8.200 ns UnidadeControle:CtrlUnit\|MemWR 4 REG LCFF_X9_Y13_N5 4 " "Info: 4: + IC(0.781 ns) + CELL(0.746 ns) = 8.200 ns; Loc. = LCFF_X9_Y13_N5; Fanout = 4; REG Node = 'UnidadeControle:CtrlUnit\|MemWR'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { UnidadeControle:CtrlUnit|MemWR~3 UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.270 ns ( 27.68 % ) " "Info: Total cell delay = 2.270 ns ( 27.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.930 ns ( 72.32 % ) " "Info: Total interconnect delay = 5.930 ns ( 72.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { reset UnidadeControle:CtrlUnit|MemWR~1 UnidadeControle:CtrlUnit|MemWR~3 UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|MemWR~1 {} UnidadeControle:CtrlUnit|MemWR~3 {} UnidadeControle:CtrlUnit|MemWR {} } { 0.000ns 0.000ns 4.540ns 0.609ns 0.781ns } { 0.000ns 0.874ns 0.378ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.493 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1380 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 2.493 ns UnidadeControle:CtrlUnit\|MemWR 3 REG LCFF_X9_Y13_N5 4 " "Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X9_Y13_N5; Fanout = 4; REG Node = 'UnidadeControle:CtrlUnit\|MemWR'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { clock~clkctrl UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.05 % ) " "Info: Total cell delay = 1.472 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.021 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.021 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|MemWR {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { reset UnidadeControle:CtrlUnit|MemWR~1 UnidadeControle:CtrlUnit|MemWR~3 UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|MemWR~1 {} UnidadeControle:CtrlUnit|MemWR~3 {} UnidadeControle:CtrlUnit|MemWR {} } { 0.000ns 0.000ns 4.540ns 0.609ns 0.781ns } { 0.000ns 0.874ns 0.378ns 0.272ns 0.746ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|MemWR } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|MemWR {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Zero mux_srcA:ALUSrcA\|out\[0\] 17.401 ns register " "Info: tco from clock \"clock\" to destination pin \"Zero\" through register \"mux_srcA:ALUSrcA\|out\[0\]\" is 17.401 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.186 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.712 ns) 2.861 ns UnidadeControle:CtrlUnit\|ALUSrcA\[1\] 2 REG LCFF_X9_Y12_N7 34 " "Info: 2: + IC(1.295 ns) + CELL(0.712 ns) = 2.861 ns; Loc. = LCFF_X9_Y12_N7; Fanout = 34; REG Node = 'UnidadeControle:CtrlUnit\|ALUSrcA\[1\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.053 ns) 3.468 ns mux_srcA:ALUSrcA\|Mux32~0 3 COMB LCCOMB_X14_Y12_N20 1 " "Info: 3: + IC(0.554 ns) + CELL(0.053 ns) = 3.468 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA\|Mux32~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.764 ns) + CELL(0.000 ns) 5.232 ns mux_srcA:ALUSrcA\|Mux32~0clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(1.764 ns) + CELL(0.000 ns) = 5.232 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'mux_srcA:ALUSrcA\|Mux32~0clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.053 ns) 6.186 ns mux_srcA:ALUSrcA\|out\[0\] 5 REG LCCOMB_X14_Y15_N14 6 " "Info: 5: + IC(0.901 ns) + CELL(0.053 ns) = 6.186 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 6; REG Node = 'mux_srcA:ALUSrcA\|out\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 27.03 % ) " "Info: Total cell delay = 1.672 ns ( 27.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.514 ns ( 72.97 % ) " "Info: Total interconnect delay = 4.514 ns ( 72.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.186 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.186 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[1] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[0] {} } { 0.000ns 0.000ns 1.295ns 0.554ns 1.764ns 0.901ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.215 ns + Longest register pin " "Info: + Longest register to pin delay is 11.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcA:ALUSrcA\|out\[0\] 1 REG LCCOMB_X14_Y15_N14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 6; REG Node = 'mux_srcA:ALUSrcA\|out\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 0.283 ns Ula32:ALU\|carry_temp\[0\]~0 2 COMB LCCOMB_X14_Y15_N18 5 " "Info: 2: + IC(0.230 ns) + CELL(0.053 ns) = 0.283 ns; Loc. = LCCOMB_X14_Y15_N18; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[0\]~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { mux_srcA:ALUSrcA|out[0] Ula32:ALU|carry_temp[0]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.272 ns) 0.912 ns Ula32:ALU\|carry_temp\[2\]~4 3 COMB LCCOMB_X13_Y15_N24 1 " "Info: 3: + IC(0.357 ns) + CELL(0.272 ns) = 0.912 ns; Loc. = LCCOMB_X13_Y15_N24; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[2\]~4'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { Ula32:ALU|carry_temp[0]~0 Ula32:ALU|carry_temp[2]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.154 ns) 1.269 ns Ula32:ALU\|carry_temp\[4\]~7 4 COMB LCCOMB_X13_Y15_N8 4 " "Info: 4: + IC(0.203 ns) + CELL(0.154 ns) = 1.269 ns; Loc. = LCCOMB_X13_Y15_N8; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[4\]~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.357 ns" { Ula32:ALU|carry_temp[2]~4 Ula32:ALU|carry_temp[4]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.154 ns) 1.745 ns Ula32:ALU\|carry_temp\[7\]~9DUPLICATE 5 COMB LCCOMB_X14_Y15_N30 2 " "Info: 5: + IC(0.322 ns) + CELL(0.154 ns) = 1.745 ns; Loc. = LCCOMB_X14_Y15_N30; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~9DUPLICATE'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { Ula32:ALU|carry_temp[4]~7 Ula32:ALU|carry_temp[7]~9DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.010 ns Ula32:ALU\|carry_temp\[9\]~10 6 COMB LCCOMB_X14_Y15_N0 6 " "Info: 6: + IC(0.212 ns) + CELL(0.053 ns) = 2.010 ns; Loc. = LCCOMB_X14_Y15_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~10'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ALU|carry_temp[7]~9DUPLICATE Ula32:ALU|carry_temp[9]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 2.295 ns Ula32:ALU\|carry_temp\[11\]~11 7 COMB LCCOMB_X14_Y15_N20 6 " "Info: 7: + IC(0.232 ns) + CELL(0.053 ns) = 2.295 ns; Loc. = LCCOMB_X14_Y15_N20; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~11'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:ALU|carry_temp[9]~10 Ula32:ALU|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 2.556 ns Ula32:ALU\|carry_temp\[13\]~12 8 COMB LCCOMB_X14_Y15_N26 6 " "Info: 8: + IC(0.208 ns) + CELL(0.053 ns) = 2.556 ns; Loc. = LCCOMB_X14_Y15_N26; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~12'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:ALU|carry_temp[11]~11 Ula32:ALU|carry_temp[13]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.053 ns) 3.403 ns Ula32:ALU\|carry_temp\[15\]~13 9 COMB LCCOMB_X18_Y18_N16 6 " "Info: 9: + IC(0.794 ns) + CELL(0.053 ns) = 3.403 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~13'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { Ula32:ALU|carry_temp[13]~12 Ula32:ALU|carry_temp[15]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 3.693 ns Ula32:ALU\|carry_temp\[17\]~14 10 COMB LCCOMB_X18_Y18_N4 6 " "Info: 10: + IC(0.237 ns) + CELL(0.053 ns) = 3.693 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~14'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { Ula32:ALU|carry_temp[15]~13 Ula32:ALU|carry_temp[17]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 3.958 ns Ula32:ALU\|carry_temp\[19\]~15 11 COMB LCCOMB_X18_Y18_N10 5 " "Info: 11: + IC(0.212 ns) + CELL(0.053 ns) = 3.958 ns; Loc. = LCCOMB_X18_Y18_N10; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~15'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ALU|carry_temp[17]~14 Ula32:ALU|carry_temp[19]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 4.233 ns Ula32:ALU\|carry_temp\[21\]~16 12 COMB LCCOMB_X18_Y18_N14 6 " "Info: 12: + IC(0.222 ns) + CELL(0.053 ns) = 4.233 ns; Loc. = LCCOMB_X18_Y18_N14; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~16'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ALU|carry_temp[19]~15 Ula32:ALU|carry_temp[21]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 4.511 ns Ula32:ALU\|carry_temp\[23\]~17 13 COMB LCCOMB_X18_Y18_N0 6 " "Info: 13: + IC(0.225 ns) + CELL(0.053 ns) = 4.511 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 6; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~17'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALU|carry_temp[21]~16 Ula32:ALU|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.053 ns) 5.401 ns Ula32:ALU\|Mux6~1 14 COMB LCCOMB_X19_Y16_N14 2 " "Info: 14: + IC(0.837 ns) + CELL(0.053 ns) = 5.401 ns; Loc. = LCCOMB_X19_Y16_N14; Fanout = 2; COMB Node = 'Ula32:ALU\|Mux6~1'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { Ula32:ALU|carry_temp[23]~17 Ula32:ALU|Mux6~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.366 ns) 6.337 ns Ula32:ALU\|Equal0~6 15 COMB LCCOMB_X18_Y16_N8 1 " "Info: 15: + IC(0.570 ns) + CELL(0.366 ns) = 6.337 ns; Loc. = LCCOMB_X18_Y16_N8; Fanout = 1; COMB Node = 'Ula32:ALU\|Equal0~6'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { Ula32:ALU|Mux6~1 Ula32:ALU|Equal0~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.228 ns) 6.803 ns Ula32:ALU\|Equal0~7 16 COMB LCCOMB_X18_Y16_N28 5 " "Info: 16: + IC(0.238 ns) + CELL(0.228 ns) = 6.803 ns; Loc. = LCCOMB_X18_Y16_N28; Fanout = 5; COMB Node = 'Ula32:ALU\|Equal0~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.225 ns) 7.257 ns Ula32:ALU\|Equal0~8 17 COMB LCCOMB_X18_Y16_N2 4 " "Info: 17: + IC(0.229 ns) + CELL(0.225 ns) = 7.257 ns; Loc. = LCCOMB_X18_Y16_N2; Fanout = 4; COMB Node = 'Ula32:ALU\|Equal0~8'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.976 ns) + CELL(1.982 ns) 11.215 ns Zero 18 PIN PIN_C9 0 " "Info: 18: + IC(1.976 ns) + CELL(1.982 ns) = 11.215 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'Zero'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.958 ns" { Ula32:ALU|Equal0~8 Zero } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.911 ns ( 34.87 % ) " "Info: Total cell delay = 3.911 ns ( 34.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.304 ns ( 65.13 % ) " "Info: Total interconnect delay = 7.304 ns ( 65.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "11.215 ns" { mux_srcA:ALUSrcA|out[0] Ula32:ALU|carry_temp[0]~0 Ula32:ALU|carry_temp[2]~4 Ula32:ALU|carry_temp[4]~7 Ula32:ALU|carry_temp[7]~9DUPLICATE Ula32:ALU|carry_temp[9]~10 Ula32:ALU|carry_temp[11]~11 Ula32:ALU|carry_temp[13]~12 Ula32:ALU|carry_temp[15]~13 Ula32:ALU|carry_temp[17]~14 Ula32:ALU|carry_temp[19]~15 Ula32:ALU|carry_temp[21]~16 Ula32:ALU|carry_temp[23]~17 Ula32:ALU|Mux6~1 Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 Zero } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "11.215 ns" { mux_srcA:ALUSrcA|out[0] {} Ula32:ALU|carry_temp[0]~0 {} Ula32:ALU|carry_temp[2]~4 {} Ula32:ALU|carry_temp[4]~7 {} Ula32:ALU|carry_temp[7]~9DUPLICATE {} Ula32:ALU|carry_temp[9]~10 {} Ula32:ALU|carry_temp[11]~11 {} Ula32:ALU|carry_temp[13]~12 {} Ula32:ALU|carry_temp[15]~13 {} Ula32:ALU|carry_temp[17]~14 {} Ula32:ALU|carry_temp[19]~15 {} Ula32:ALU|carry_temp[21]~16 {} Ula32:ALU|carry_temp[23]~17 {} Ula32:ALU|Mux6~1 {} Ula32:ALU|Equal0~6 {} Ula32:ALU|Equal0~7 {} Ula32:ALU|Equal0~8 {} Zero {} } { 0.000ns 0.230ns 0.357ns 0.203ns 0.322ns 0.212ns 0.232ns 0.208ns 0.794ns 0.237ns 0.212ns 0.222ns 0.225ns 0.837ns 0.570ns 0.238ns 0.229ns 1.976ns } { 0.000ns 0.053ns 0.272ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.366ns 0.228ns 0.225ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.186 ns" { clock UnidadeControle:CtrlUnit|ALUSrcA[1] mux_srcA:ALUSrcA|Mux32~0 mux_srcA:ALUSrcA|Mux32~0clkctrl mux_srcA:ALUSrcA|out[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "6.186 ns" { clock {} clock~combout {} UnidadeControle:CtrlUnit|ALUSrcA[1] {} mux_srcA:ALUSrcA|Mux32~0 {} mux_srcA:ALUSrcA|Mux32~0clkctrl {} mux_srcA:ALUSrcA|out[0] {} } { 0.000ns 0.000ns 1.295ns 0.554ns 1.764ns 0.901ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "11.215 ns" { mux_srcA:ALUSrcA|out[0] Ula32:ALU|carry_temp[0]~0 Ula32:ALU|carry_temp[2]~4 Ula32:ALU|carry_temp[4]~7 Ula32:ALU|carry_temp[7]~9DUPLICATE Ula32:ALU|carry_temp[9]~10 Ula32:ALU|carry_temp[11]~11 Ula32:ALU|carry_temp[13]~12 Ula32:ALU|carry_temp[15]~13 Ula32:ALU|carry_temp[17]~14 Ula32:ALU|carry_temp[19]~15 Ula32:ALU|carry_temp[21]~16 Ula32:ALU|carry_temp[23]~17 Ula32:ALU|Mux6~1 Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 Zero } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "11.215 ns" { mux_srcA:ALUSrcA|out[0] {} Ula32:ALU|carry_temp[0]~0 {} Ula32:ALU|carry_temp[2]~4 {} Ula32:ALU|carry_temp[4]~7 {} Ula32:ALU|carry_temp[7]~9DUPLICATE {} Ula32:ALU|carry_temp[9]~10 {} Ula32:ALU|carry_temp[11]~11 {} Ula32:ALU|carry_temp[13]~12 {} Ula32:ALU|carry_temp[15]~13 {} Ula32:ALU|carry_temp[17]~14 {} Ula32:ALU|carry_temp[19]~15 {} Ula32:ALU|carry_temp[21]~16 {} Ula32:ALU|carry_temp[23]~17 {} Ula32:ALU|Mux6~1 {} Ula32:ALU|Equal0~6 {} Ula32:ALU|Equal0~7 {} Ula32:ALU|Equal0~8 {} Zero {} } { 0.000ns 0.230ns 0.357ns 0.203ns 0.322ns 0.212ns 0.232ns 0.208ns 0.794ns 0.237ns 0.212ns 0.222ns 0.225ns 0.837ns 0.570ns 0.238ns 0.229ns 1.976ns } { 0.000ns 0.053ns 0.272ns 0.154ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.366ns 0.228ns 0.225ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UnidadeControle:CtrlUnit\|state\[0\] reset clock -2.753 ns register " "Info: th for register \"UnidadeControle:CtrlUnit\|state\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.753 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.459 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1380 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1380; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns UnidadeControle:CtrlUnit\|state\[0\] 3 REG LCFF_X18_Y16_N1 101 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X18_Y16_N1; Fanout = 101; REG Node = 'UnidadeControle:CtrlUnit\|state\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clock~clkctrl UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[0] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.361 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 22 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 22; PIN Node = 'reset'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.984 ns) + CELL(0.503 ns) 5.361 ns UnidadeControle:CtrlUnit\|state\[0\] 2 REG LCFF_X18_Y16_N1 101 " "Info: 2: + IC(3.984 ns) + CELL(0.503 ns) = 5.361 ns; Loc. = LCFF_X18_Y16_N1; Fanout = 101; REG Node = 'UnidadeControle:CtrlUnit\|state\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.487 ns" { reset UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.377 ns ( 25.69 % ) " "Info: Total cell delay = 1.377 ns ( 25.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.984 ns ( 74.31 % ) " "Info: Total interconnect delay = 3.984 ns ( 74.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.361 ns" { reset UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.361 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[0] {} } { 0.000ns 0.000ns 3.984ns } { 0.000ns 0.874ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:CtrlUnit|state[0] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.361 ns" { reset UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.361 ns" { reset {} reset~combout {} UnidadeControle:CtrlUnit|state[0] {} } { 0.000ns 0.000ns 3.984ns } { 0.000ns 0.874ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 108 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 05:26:52 2019 " "Info: Processing ended: Sat May 18 05:26:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
