
---------- Begin Simulation Statistics ----------
final_tick                               1027258021000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72774                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702672                       # Number of bytes of host memory used
host_op_rate                                    73012                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15193.26                       # Real time elapsed on the host
host_tick_rate                               67612731                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105669818                       # Number of instructions simulated
sim_ops                                    1109295199                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.027258                       # Number of seconds simulated
sim_ticks                                1027258021000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.580624                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              144121332                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           168404161                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13256131                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        229665899                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22063644                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22195687                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          132043                       # Number of indirect misses.
system.cpu0.branchPred.lookups              294298636                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863044                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811469                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8944264                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260654797                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35128526                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441420                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      132556450                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050616837                       # Number of instructions committed
system.cpu0.commit.committedOps            1052430843                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1834228958                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.573773                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.393324                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1343583487     73.25%     73.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    292248359     15.93%     89.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68907226      3.76%     92.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62377555      3.40%     96.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19828277      1.08%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3448253      0.19%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3298139      0.18%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5409136      0.29%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35128526      1.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1834228958                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20855765                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015813383                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326198646                       # Number of loads committed
system.cpu0.commit.membars                    3625362                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625371      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583819711     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328010103     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127134169     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052430843                       # Class of committed instruction
system.cpu0.commit.refs                     455144307                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050616837                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052430843                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.952637                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.952637                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            288104322                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4320141                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142485171                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1210494211                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               711654840                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                841195718                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8957213                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15379490                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6780673                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  294298636                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                211019594                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1137027336                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4817690                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          149                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1242061586                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          154                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26538208                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143457                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         706395974                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         166184976                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.605449                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1856692766                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.672020                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.908987                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               971712137     52.34%     52.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               654797703     35.27%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               138836966      7.48%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67810934      3.65%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11907285      0.64%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7595248      0.41%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2109517      0.11%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816446      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  106530      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1856692766                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      194780111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9042874                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               275904628                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.561644                       # Inst execution rate
system.cpu0.iew.exec_refs                   514355234                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 143068902                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              245605380                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            378839628                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3572632                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3907874                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           148012707                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1184975469                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            371286332                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5980021                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1152197109                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1994020                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3082205                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8957213                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7248603                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        68330                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20806075                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        40004                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12964                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7311403                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     52640982                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     19067046                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12964                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1150617                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7892257                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                488511324                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1139804555                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849597                       # average fanout of values written-back
system.cpu0.iew.wb_producers                415037612                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.555603                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1139938733                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1406103499                       # number of integer regfile reads
system.cpu0.int_regfile_writes              728946635                       # number of integer regfile writes
system.cpu0.ipc                              0.512128                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.512128                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626873      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            628185456     54.24%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035180      0.69%     55.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811569      0.16%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           374852904     32.37%     87.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          141665081     12.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1158177131                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2102149                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001815                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 362768     17.26%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1550803     73.77%     91.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               188575      8.97%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1156652336                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4175251461                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1139804489                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1317532005                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1174265027                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1158177131                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10710442                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      132544622                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           102424                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5269022                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     44068902                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1856692766                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.623785                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.818727                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1016710730     54.76%     54.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          585394708     31.53%     86.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          206712646     11.13%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37127246      2.00%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7117216      0.38%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2715312      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             578958      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             231379      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             104571      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1856692766                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.564559                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         25136425                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4807905                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           378839628                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          148012707                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1520                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2051472877                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3044076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              264472118                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670530710                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9932988                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               721941096                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6873568                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                33239                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1461721957                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1198345942                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          771014191                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                835990317                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7033810                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8957213                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25103578                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               100483476                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1461721901                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        228444                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4772                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21838666                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4771                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2984068602                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2392456946                       # The number of ROB writes
system.cpu0.timesIdled                       21824421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1476                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.076890                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9469528                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9959863                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1904056                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18486002                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            324612                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         455070                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          130458                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20142459                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4842                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1113754                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12197689                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1240181                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434271                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21741465                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55052981                       # Number of instructions committed
system.cpu1.commit.committedOps              56864356                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    310166230                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183335                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.842950                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    286750743     92.45%     92.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11548587      3.72%     96.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3727915      1.20%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3729767      1.20%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1014034      0.33%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       347386      0.11%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1697195      0.55%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       110422      0.04%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1240181      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    310166230                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              501710                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52950711                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16122134                       # Number of loads committed
system.cpu1.commit.membars                    3622522                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622522      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        31995246     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17933332     31.54%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3313115      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56864356                       # Class of committed instruction
system.cpu1.commit.refs                      21246459                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55052981                       # Number of Instructions Simulated
system.cpu1.committedOps                     56864356                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.706457                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.706457                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            269332683                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               796137                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8556715                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86040585                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10535636                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27938107                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1114253                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1132212                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4733076                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20142459                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9164975                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    301305969                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                88264                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      99428392                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3809110                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.064116                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10443209                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9794140                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.316492                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         313653755                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.329682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.841974                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               256232950     81.69%     81.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30031270      9.57%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16482263      5.25%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6563293      2.09%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1895897      0.60%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1558038      0.50%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  886778      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     111      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3155      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           313653755                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         503732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1175078                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14702667                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.204510                       # Inst execution rate
system.cpu1.iew.exec_refs                    22462519                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5221426                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              234129616                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22382851                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2719767                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2116266                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7114420                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78598233                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17241093                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           795504                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64248201                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1907043                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1636530                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1114253                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5286181                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12758                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          297545                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8207                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          536                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1637                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6260717                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1990095                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           536                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       198422                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        976656                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37165591                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63871984                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.853690                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31727891                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203312                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63889653                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80272520                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42431448                       # number of integer regfile writes
system.cpu1.ipc                              0.175240                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175240                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622630      5.57%      5.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38816523     59.68%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19181214     29.49%     94.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3423194      5.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65043705                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1913200                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029414                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 306544     16.02%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1452418     75.92%     91.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               154235      8.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63334260                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         445751890                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63871972                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100332517                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70440050                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65043705                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8158183                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21733876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            97552                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2723912                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14409439                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    313653755                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.207374                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.666937                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          273490266     87.19%     87.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26637212      8.49%     95.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7214983      2.30%     97.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2947813      0.94%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2448767      0.78%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             367254      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             372737      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             132456      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              42267      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      313653755                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.207042                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16066625                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1922711                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22382851                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7114420                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       314157487                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1740350275                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              252090794                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37979991                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10554260                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13002706                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1876294                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                16580                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102077453                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82910070                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55827383                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28625973                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5074471                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1114253                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             18792878                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17847392                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102077441                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27151                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               598                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22927651                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           596                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   387531584                       # The number of ROB reads
system.cpu1.rob.rob_writes                  160703622                       # The number of ROB writes
system.cpu1.timesIdled                          14754                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5547774                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1395921                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7406755                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                202                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                324658                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7779028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15490653                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       173937                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        83299                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64259573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4751494                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128501006                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4834793                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5511466                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2850316                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4861212                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              378                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            275                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2266892                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2266885                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5511467                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           113                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23269004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23269004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    680234688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               680234688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              553                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7779125                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7779125    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7779125                       # Request fanout histogram
system.membus.respLayer1.occupancy        40542041562                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29108106082                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       253673500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   349242685.805157                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        85500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    884705500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1025735980000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1522041000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    182743720                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       182743720                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    182743720                       # number of overall hits
system.cpu0.icache.overall_hits::total      182743720                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28275873                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28275873                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28275873                       # number of overall misses
system.cpu0.icache.overall_misses::total     28275873                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 394754053495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 394754053495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 394754053495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 394754053495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    211019593                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    211019593                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    211019593                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    211019593                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.133996                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.133996                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.133996                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.133996                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13960.808690                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13960.808690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13960.808690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13960.808690                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3314                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.676056                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26453655                       # number of writebacks
system.cpu0.icache.writebacks::total         26453655                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1822184                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1822184                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1822184                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1822184                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26453689                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26453689                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26453689                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26453689                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 351311146997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 351311146997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 351311146997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 351311146997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125361                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125361                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125361                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125361                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13280.232749                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13280.232749                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13280.232749                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13280.232749                       # average overall mshr miss latency
system.cpu0.icache.replacements              26453655                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    182743720                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      182743720                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28275873                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28275873                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 394754053495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 394754053495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    211019593                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    211019593                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.133996                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.133996                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13960.808690                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13960.808690                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1822184                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1822184                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26453689                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26453689                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 351311146997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 351311146997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125361                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125361                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13280.232749                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13280.232749                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999953                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          209197063                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26453655                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.908059                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999953                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        448492873                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       448492873                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    420361328                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       420361328                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    420361328                       # number of overall hits
system.cpu0.dcache.overall_hits::total      420361328                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49710997                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49710997                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49710997                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49710997                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1053629707118                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1053629707118                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1053629707118                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1053629707118                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    470072325                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    470072325                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    470072325                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    470072325                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.105752                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.105752                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.105752                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.105752                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21195.103110                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21195.103110                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21195.103110                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21195.103110                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3039071                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       146018                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            83951                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1672                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    36.200534                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.331340                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35977489                       # number of writebacks
system.cpu0.dcache.writebacks::total         35977489                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14483723                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14483723                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14483723                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14483723                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35227274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35227274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35227274                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35227274                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 599949350243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 599949350243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 599949350243                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 599949350243                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074940                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074940                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074940                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074940                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17030.819650                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17030.819650                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17030.819650                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17030.819650                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35977489                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    303954355                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      303954355                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38986882                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38986882                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 718814730500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 718814730500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    342941237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    342941237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113684                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113684                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18437.348504                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18437.348504                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8444004                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8444004                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30542878                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30542878                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 457818279500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 457818279500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089062                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089062                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14989.362807                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14989.362807                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116406973                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116406973                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10724115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10724115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 334814976618                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 334814976618                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127131088                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127131088                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.084355                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.084355                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31220.755896                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31220.755896                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6039719                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6039719                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4684396                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4684396                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 142131070743                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 142131070743                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036847                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036847                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30341.386754                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30341.386754                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1738                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1416                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1416                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     61549500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     61549500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.448954                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.448954                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43467.161017                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43467.161017                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1401                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1401                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1018500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1018500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004756                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004756                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        67900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2952                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2952                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       630000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       630000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3104                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3104                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.048969                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048969                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4144.736842                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4144.736842                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       480000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       480000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.048647                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.048647                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3178.807947                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3178.807947                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051793                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051793                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759676                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759676                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64294157500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64294157500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811469                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811469                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419370                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419370                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84633.656322                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84633.656322                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759676                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759676                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  63534481500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  63534481500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419370                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419370                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83633.656322                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83633.656322                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987886                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          457404555                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35986652                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.710395                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987886                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999621                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999621                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        979766788                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       979766788                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26154367                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33984111                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15590                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              522435                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60676503                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26154367                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33984111                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15590                       # number of overall hits
system.l2.overall_hits::.cpu1.data             522435                       # number of overall hits
system.l2.overall_hits::total                60676503                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            299321                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1992276                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3244                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1268441                       # number of demand (read+write) misses
system.l2.demand_misses::total                3563282                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           299321                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1992276                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3244                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1268441                       # number of overall misses
system.l2.overall_misses::total               3563282                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  24708741496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 186994254320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    314835500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 129917359466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     341935190782                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  24708741496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 186994254320                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    314835500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 129917359466                       # number of overall miss cycles
system.l2.overall_miss_latency::total    341935190782                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26453688                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35976387                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           18834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1790876                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64239785                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26453688                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35976387                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          18834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1790876                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64239785                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.011315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.055377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.172242                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.708280                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055468                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.011315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.055377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.172242                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.708280                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055468                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82549.308254                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93859.612985                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97051.633785                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102422.863551                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95960.743714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82549.308254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93859.612985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97051.633785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102422.863551                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95960.743714                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              51170                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1147                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      44.612031                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3320265                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2850316                       # number of writebacks
system.l2.writebacks::total                   2850316                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            221                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         117535                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            149                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          50766                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              168671                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           221                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        117535                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           149                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         50766                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             168671                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       299100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1874741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1217675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3394611                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       299100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1874741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1217675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4472951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7867562                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  21704775998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 159524545842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    275748500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 113224546475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 294729616815                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  21704775998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 159524545842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    275748500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 113224546475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 374020698553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 668750315368                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.011307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.052110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.164330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.679933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052843                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.011307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.052110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.164330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.679933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.122472                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72566.954189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85091.511757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89094.830372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92984.208820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86822.795547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72566.954189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85091.511757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89094.830372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92984.208820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83618.331288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85000.959048                       # average overall mshr miss latency
system.l2.replacements                       12440219                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8763261                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8763261                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8763261                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8763261                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55306779                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55306779                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55306779                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55306779                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4472951                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4472951                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 374020698553                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 374020698553                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83618.331288                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83618.331288                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            89                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 89                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1240500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1240500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.898990                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.881188                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13938.202247                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13938.202247                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1791500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1791500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.898990                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.881188                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20129.213483                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20129.213483                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.705882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       240000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       260500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.705882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.722222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20038.461538                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4121683                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           203708                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4325391                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1312237                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1035248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2347485                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 124799521435                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104445856993                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  229245378428                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5433920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1238956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6672876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.241490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.835581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.351795                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95104.406776                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100889.696955                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97655.737280                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        56969                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        25588                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            82557                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1255268                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1009660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2264928                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 107521954942                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  91847105997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 199369060939                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.231006                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.814928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.339423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85656.572893                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90968.351719                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88024.458587                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26154367                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15590                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26169957                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       299321                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3244                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           302565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  24708741496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    314835500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  25023576996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26453688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        18834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26472522                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.011315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.172242                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82549.308254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97051.633785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82704.797303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          221                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          149                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           370                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       299100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3095                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       302195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  21704775998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    275748500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  21980524498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.011307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.164330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72566.954189                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89094.830372                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72736.228257                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29862428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       318727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          30181155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       680039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       233193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          913232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  62194732885                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  25471502473                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  87666235358                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30542467                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       551920                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31094387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.422512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.029370                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91457.597116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109229.275634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95995.579829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        60566                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        25178                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        85744                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       619473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       208015                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       827488                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  52002590900                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  21377440478                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  73380031378                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.376893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026612                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83946.501139                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102768.744937                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88678.061045                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          218                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           16                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               234                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          195                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             208                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6322000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       425000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6747000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          413                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           442                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.472155                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.448276                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.470588                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32420.512821                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 32692.307692                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 32437.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           91                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           97                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          104                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          111                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2062997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       140000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2202997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.251816                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.241379                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.251131                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19836.509615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19846.819820                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999919                       # Cycle average of tags in use
system.l2.tags.total_refs                   132525027                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12440548                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.652668                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.293867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.735604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.272412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.321086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.365727                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.410842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.176131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.333839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1038923740                       # Number of tag accesses
system.l2.tags.data_accesses               1038923740                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      19142400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     120122304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        198080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      77983424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    280368256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          497814464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     19142400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       198080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19340480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    182420224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       182420224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         299100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1876911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1218491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4380754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7778351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2850316                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2850316                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18634461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        116934890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           192824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         75914154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    272928758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             484605088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18634461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       192824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18827285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      177579751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            177579751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      177579751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18634461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       116934890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          192824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        75914154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    272928758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            662184840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2767915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    299100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1779320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1198433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4370276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006357553250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       169656                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       169656                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15448696                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2606721                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7778352                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2850316                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7778352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2850316                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 128128                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 82401                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            347481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            355076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            379802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            613965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            712023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            711210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            511577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            518786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            593723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            512171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           442445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           385063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           446325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           356459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           390618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           373500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            135095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            214784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            212795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            223335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           175147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           156836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           181374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           140273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146731                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 247548537660                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                38251120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            390990237660                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32358.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51108.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5658353                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1630846                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7778352                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2850316                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2089521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1869027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1185258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  780055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  351556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  286238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  240529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  205713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  167436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  132049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  98422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  97093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  55525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  31391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  22992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  17285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  12075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  62170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 119280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 153186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 168686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 177177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 182756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 186381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 189072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 192588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 196314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 187798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 185386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 181229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 176257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 175937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 174740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3128902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    213.095687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.077995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.871243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1097417     35.07%     35.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1180351     37.72%     72.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       312120      9.98%     82.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       182871      5.84%     88.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       131633      4.21%     92.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        54384      1.74%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        31535      1.01%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21948      0.70%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       116643      3.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3128902                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       169656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.092098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.103212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.984988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       169651    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        169656                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       169656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.314713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.292542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.899820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146890     86.58%     86.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3672      2.16%     88.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12194      7.19%     95.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4187      2.47%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1664      0.98%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              587      0.35%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              246      0.14%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              119      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               51      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        169656                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              489614336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8200192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               177144896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               497814528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            182420224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       476.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    484.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    177.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1027258009000                       # Total gap between requests
system.mem_ctrls.avgGap                      96649.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     19142400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    113876480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       198080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     76699712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    279697664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    177144896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18634461.458247400820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 110854797.599093168974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 192823.999375712825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 74664505.345342054963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 272275960.160159230232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172444402.845894157887                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       299100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1876911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1218491                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4380755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2850316                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   9365504534                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  82531145361                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    145423686                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62678330933                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 236269833146                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24491206071698                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31312.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43971.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46986.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51439.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53933.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8592452.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10934360220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5811731310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24992170560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7298489160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81090684480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     188993906490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     235314316800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       554435659020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.723855                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 609764524973                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34302320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 383191176027                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11406085740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6062451780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         29630428800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7149891420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81090684480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     304309457370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     138206484480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       577855484070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.522241                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 356161847300                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34302320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 636793853700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10114415656.976744                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46912777919.133469                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 348908663000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   157418274500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 869839746500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9142821                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9142821                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9142821                       # number of overall hits
system.cpu1.icache.overall_hits::total        9142821                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22154                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22154                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22154                       # number of overall misses
system.cpu1.icache.overall_misses::total        22154                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    631220499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    631220499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    631220499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    631220499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9164975                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9164975                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9164975                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9164975                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002417                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002417                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002417                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002417                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28492.394105                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28492.394105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28492.394105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28492.394105                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          359                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    59.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        18802                       # number of writebacks
system.cpu1.icache.writebacks::total            18802                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3320                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3320                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3320                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3320                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        18834                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        18834                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        18834                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        18834                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    520273999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    520273999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    520273999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    520273999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002055                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002055                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002055                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002055                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27624.190241                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27624.190241                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27624.190241                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27624.190241                       # average overall mshr miss latency
system.cpu1.icache.replacements                 18802                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9142821                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9142821                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22154                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22154                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    631220499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    631220499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9164975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9164975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002417                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002417                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28492.394105                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28492.394105                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3320                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3320                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        18834                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        18834                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    520273999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    520273999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002055                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002055                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27624.190241                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27624.190241                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.192070                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9088532                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            18802                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           483.381130                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339588000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.192070                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974752                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974752                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18348784                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18348784                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16298349                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16298349                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16298349                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16298349                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3911243                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3911243                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3911243                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3911243                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 251326667674                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 251326667674                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 251326667674                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 251326667674                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20209592                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20209592                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20209592                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20209592                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193534                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193534                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193534                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193534                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64257.492484                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64257.492484                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64257.492484                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64257.492484                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       647287                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       112498                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            14118                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1043                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.848350                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   107.860019                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1790308                       # number of writebacks
system.cpu1.dcache.writebacks::total          1790308                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2818711                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2818711                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2818711                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2818711                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1092532                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1092532                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1092532                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1092532                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  77837527878                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  77837527878                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  77837527878                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  77837527878                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054060                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054060                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054060                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054060                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 71245.078293                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71245.078293                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 71245.078293                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71245.078293                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1790308                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14607861                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14607861                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2289047                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2289047                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 132136456500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 132136456500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16896908                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16896908                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135471                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135471                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57725.532285                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57725.532285                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1736631                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1736631                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       552416                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       552416                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30176281000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30176281000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032693                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032693                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 54626.008298                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54626.008298                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1690488                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1690488                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1622196                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1622196                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 119190211174                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 119190211174                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3312684                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3312684                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.489692                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.489692                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73474.605519                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73474.605519                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1082080                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1082080                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       540116                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       540116                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  47661246878                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47661246878                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.163045                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.163045                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88242.612472                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88242.612472                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          281                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          281                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5641000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5641000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.385120                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.385120                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32051.136364                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32051.136364                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          175                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002188                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002188                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          312                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          312                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          130                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          130                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       915500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       915500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.294118                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.294118                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7042.307692                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7042.307692                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          130                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          130                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       785500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       785500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.294118                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.294118                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6042.307692                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6042.307692                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103313                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103313                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707885                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707885                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62217270000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62217270000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390838                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390838                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87891.776207                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87891.776207                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707885                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707885                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61509385000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61509385000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390838                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390838                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86891.776207                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86891.776207                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.154021                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19201567                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1800287                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.665837                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339599500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.154021                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942313                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942313                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45843693                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45843693                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1027258021000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57567795                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11613577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55476989                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9589903                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6682676                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             385                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            665                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6691282                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6691282                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26472522                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31095274                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          442                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          442                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79361030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107941506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        56470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5381784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192740790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3386069888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4605048128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2408704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    229196032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8222722752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19142744                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183655616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         83383395                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.061296                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.244001                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               78355666     93.97%     93.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4944430      5.93%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  83299      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           83383395                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128491025956                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53982947749                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39701514945                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2701920772                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          28353793                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4435172240500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56660                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704524                       # Number of bytes of host memory used
host_op_rate                                    56722                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 65273.36                       # Real time elapsed on the host
host_tick_rate                               52209883                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698418495                       # Number of instructions simulated
sim_ops                                    3702446107                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.407914                       # Number of seconds simulated
sim_ticks                                3407914219500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.288375                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              213594844                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           221828278                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12948568                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        247925821                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            323818                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         336283                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           12465                       # Number of indirect misses.
system.cpu0.branchPred.lookups              248930974                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9098                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        202400                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12933678                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 172266878                       # Number of branches committed
system.cpu0.commit.bw_lim_events             38834907                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         613485                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      228121761                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1297769085                       # Number of instructions committed
system.cpu0.commit.committedOps            1297971299                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6766047207                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.191836                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.041987                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6433774375     95.09%     95.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    131348101      1.94%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     24343671      0.36%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9156958      0.14%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      7690651      0.11%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7980671      0.12%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     81305344      1.20%     98.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     31612529      0.47%     99.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     38834907      0.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6766047207                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 427139539                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              685878                       # Number of function calls committed.
system.cpu0.commit.int_insts               1077950848                       # Number of committed integer instructions.
system.cpu0.commit.loads                    354482876                       # Number of loads committed
system.cpu0.commit.membars                     400889                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       401900      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       672219208     51.79%     51.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12667      0.00%     51.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169783574     13.08%     64.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37336887      2.88%     67.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12478304      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.95%     69.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12478691      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197478318     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        717671      0.06%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    157206958     12.11%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25476482      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1297971299                       # Class of committed instruction
system.cpu0.commit.refs                     380879429                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1297769085                       # Number of Instructions Simulated
system.cpu0.committedOps                   1297971299                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.251488                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.251488                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           6285919895                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                14932                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           184158895                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1642922226                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                91151777                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                305736731                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13851247                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                23401                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            106427678                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  248930974                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48097070                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6736081440                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               412183                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1889008227                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27732274                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.036526                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53139700                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         213918662                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.277175                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6803087328                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.277713                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.807164                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              5628220347     82.73%     82.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               890444665     13.09%     95.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41737722      0.61%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               177696061      2.61%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9773186      0.14%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  671131      0.01%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                41975864      0.62%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12555109      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13243      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6803087328                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                458916188                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               410899015                       # number of floating regfile writes
system.cpu0.idleCycles                       12130886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13623080                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188861593                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.363092                       # Inst execution rate
system.cpu0.iew.exec_refs                  1497259989                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26883496                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2863386894                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            415740995                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            287292                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10976987                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31049003                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1522835292                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1470376493                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11699472                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2474549299                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              21830647                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           2010932448                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13851247                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           2057498891                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    106976932                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          399734                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          200                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1060394                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61258119                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4652450                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1060394                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4051078                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9572002                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1170823323                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1371549354                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826733                       # average fanout of values written-back
system.cpu0.iew.wb_producers                967958120                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.201248                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1373689109                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2586990214                       # number of integer regfile reads
system.cpu0.int_regfile_writes              747469849                       # number of integer regfile writes
system.cpu0.ipc                              0.190422                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.190422                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           404689      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            732752239     29.47%     29.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13448      0.00%     29.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2016      0.00%     29.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171816910      6.91%     36.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1014      0.00%     36.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41385958      1.66%     38.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          13034949      0.52%     38.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     39.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12870055      0.52%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           900366223     36.21%     75.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             727230      0.03%     75.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      574508585     23.11%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25987805      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2486248770                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              988656385                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1841441991                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    436666005                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         586456435                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  352585270                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.141814                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                9919314      2.81%      2.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%      2.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 6078      0.00%      2.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                49721      0.01%      2.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               57675      0.02%      2.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             65788156     18.66%     21.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               41650      0.01%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             205982458     58.42%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10035      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         70730180     20.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1849772966                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10293860517                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    934883349                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1162301907                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1521999430                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2486248770                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             835862                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      224863996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7132369                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        222377                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    211780960                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6803087328                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.365459                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.129245                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5912663624     86.91%     86.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          308240935      4.53%     91.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          144894348      2.13%     93.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           90820028      1.33%     94.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          197859825      2.91%     97.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          105291795      1.55%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           19228354      0.28%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           10216696      0.15%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           13871723      0.20%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6803087328                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.364808                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16754882                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10792553                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           415740995                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31049003                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              460498731                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             244456099                       # number of misc regfile writes
system.cpu0.numCycles                      6815218214                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      610351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             5170618708                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1099557904                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             297764489                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               137560533                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             971594252                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              8490293                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2244653941                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1577004147                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1339456810                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                340981287                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2674979                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13851247                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1139585842                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               239898911                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        572475523                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1672178418                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        489711                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11331                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                680634863                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11318                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  8253235927                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3089268326                       # The number of ROB writes
system.cpu0.timesIdled                         156290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2787                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.093562                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              213126915                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           233964850                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12800541                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        246881724                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            292685                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         296479                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3794                       # Number of indirect misses.
system.cpu1.branchPred.lookups              247796383                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3114                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        197474                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12794410                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 171872226                       # Number of branches committed
system.cpu1.commit.bw_lim_events             38247918                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         603029                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      225562570                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1294979592                       # Number of instructions committed
system.cpu1.commit.committedOps            1295179609                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6762305343                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.191529                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.041642                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6431717295     95.11%     95.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    130167267      1.92%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     24057480      0.36%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9013976      0.13%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      7665544      0.11%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7915624      0.12%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     81009859      1.20%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     32510380      0.48%     99.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     38247918      0.57%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6762305343                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 425951588                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              615737                       # Number of function calls committed.
system.cpu1.commit.int_insts               1076071638                       # Number of committed integer instructions.
system.cpu1.commit.loads                    353967498                       # Number of loads committed
system.cpu1.commit.membars                     396126                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       396126      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       671524498     51.85%     51.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            972      0.00%     51.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169494202     13.09%     64.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36932352      2.85%     67.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12276896      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.96%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12276896      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      196845666     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        460087      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157319306     12.15%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25274336      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1295179609                       # Class of committed instruction
system.cpu1.commit.refs                     379899395                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1294979592                       # Number of Instructions Simulated
system.cpu1.committedOps                   1295179609                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.252172                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.252172                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           6286712259                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 6176                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           183924496                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1636550303                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                87879363                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                304422232                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13691748                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11030                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            106225863                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  247796383                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 47307999                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6735495099                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               385906                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1880726677                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27395758                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036433                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          49738487                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         213419600                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.276518                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6798931465                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.276664                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.804409                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              5627427444     82.77%     82.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               888281423     13.07%     95.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41523158      0.61%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               177627067      2.61%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9661344      0.14%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  658656      0.01%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41396664      0.61%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12352577      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3132      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6798931465                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                456923856                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               409733058                       # number of floating regfile writes
system.cpu1.idleCycles                        2524475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13501578                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               188282795                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.362847                       # Inst execution rate
system.cpu1.iew.exec_refs                  1493167737                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26400585                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2873601211                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            414536602                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            282102                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         11006938                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30521655                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1517523880                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1466767152                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11531578                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2467891279                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              21988702                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           2005340075                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13691748                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           2052087195                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    106686634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          384353                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1038664                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     60569104                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4589758                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1038664                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4003441                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9498137                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1167139990                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1367794439                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827835                       # average fanout of values written-back
system.cpu1.iew.wb_producers                966199712                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.201103                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1369908348                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2580883482                       # number of integer regfile reads
system.cpu1.int_regfile_writes              745880227                       # number of integer regfile writes
system.cpu1.ipc                              0.190397                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.190397                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           398250      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            731359221     29.50%     29.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 985      0.00%     29.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171476656      6.92%     36.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           40910155      1.65%     38.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12812143      0.52%     38.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12654381      0.51%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           897574408     36.20%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             465751      0.02%     75.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      573624603     23.14%     98.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25768032      1.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2479422857                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              986183503                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1836607580                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    435282231                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         583488564                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  351945033                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.141946                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                9953353      2.83%      2.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 5884      0.00%      2.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                51281      0.01%      2.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               55098      0.02%      2.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             65796508     18.70%     21.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               40391      0.01%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             205431152     58.37%     79.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  595      0.00%     79.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         70610771     20.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1844786137                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10280164429                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    932512208                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1157417155                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1516697549                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2479422857                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             826331                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      222344271                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          7049797                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        223302                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    209645817                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6798931465                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.364678                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.128283                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5911037993     86.94%     86.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          307216413      4.52%     91.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          144615661      2.13%     93.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           90788934      1.34%     94.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          197104455      2.90%     97.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          104855759      1.54%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           19172758      0.28%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           10240779      0.15%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           13898713      0.20%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6798931465                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.364543                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16474727                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10579178                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           414536602                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30521655                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              458689536                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             243357946                       # number of misc regfile writes
system.cpu1.numCycles                      6801455940                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14265430                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             5173112638                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1097588950                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             297097519                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               134061570                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             970120913                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              8381339                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2236617330                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1571274793                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1335002035                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                339790763                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2713763                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13691748                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1137836961                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               237413085                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        569547524                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1667069806                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        437785                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11046                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                679318047                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11043                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  8244748020                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3078151228                       # The number of ROB writes
system.cpu1.timesIdled                          32888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        258411352                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             14762301                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           278391843                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 39                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               8367492                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    446040359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     885900456                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10352206                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5650495                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    252703771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    219250384                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    505299870                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      224900879                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          444649847                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5166172                       # Transaction distribution
system.membus.trans_dist::CleanEvict        434694248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           249491                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4572                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1136123                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1132759                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     444649850                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1331683062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1331683062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  28860721792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             28860721792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           222224                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         446040036                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               446040036    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           446040036                       # Request fanout histogram
system.membus.respLayer1.occupancy       2286713447804                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             67.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1048682802599                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              30.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1082                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          541                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    564595.194085                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   341491.999656                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          541    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      3109000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            541                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3407608773500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    305446000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     47935794                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        47935794                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     47935794                       # number of overall hits
system.cpu0.icache.overall_hits::total       47935794                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       161276                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        161276                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       161276                       # number of overall misses
system.cpu0.icache.overall_misses::total       161276                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9481836499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9481836499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9481836499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9481836499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48097070                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48097070                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48097070                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48097070                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003353                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003353                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003353                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003353                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 58792.607077                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58792.607077                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 58792.607077                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58792.607077                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          933                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    25.916667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       149549                       # number of writebacks
system.cpu0.icache.writebacks::total           149549                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        11727                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        11727                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        11727                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        11727                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       149549                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       149549                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       149549                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       149549                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8770975499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8770975499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8770975499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8770975499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003109                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003109                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003109                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003109                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 58649.509519                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58649.509519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 58649.509519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58649.509519                       # average overall mshr miss latency
system.cpu0.icache.replacements                149549                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     47935794                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       47935794                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       161276                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       161276                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9481836499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9481836499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48097070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48097070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003353                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003353                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 58792.607077                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58792.607077                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        11727                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        11727                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       149549                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       149549                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8770975499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8770975499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003109                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003109                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 58649.509519                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58649.509519                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48085687                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           149581                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           321.469217                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         96343689                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        96343689                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    200403244                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       200403244                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    200403244                       # number of overall hits
system.cpu0.dcache.overall_hits::total      200403244                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    204151502                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     204151502                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    204151502                       # number of overall misses
system.cpu0.dcache.overall_misses::total    204151502                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 17191200173236                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 17191200173236                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 17191200173236                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 17191200173236                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404554746                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404554746                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404554746                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404554746                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.504633                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.504633                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.504633                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.504633                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 84208.051397                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 84208.051397                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 84208.051397                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 84208.051397                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   5369572399                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       614683                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        108193724                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9712                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.629241                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.291083                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126125835                       # number of writebacks
system.cpu0.dcache.writebacks::total        126125835                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     77857462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     77857462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     77857462                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     77857462                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126294040                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126294040                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126294040                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126294040                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 12251504251057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 12251504251057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 12251504251057                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 12251504251057                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.312180                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.312180                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.312180                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.312180                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 97007.778444                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97007.778444                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 97007.778444                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97007.778444                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126125750                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    181084602                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      181084602                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    197282389                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    197282389                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 16862506777000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 16862506777000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378366991                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378366991                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.521405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.521405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85473.958737                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85473.958737                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     72593820                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     72593820                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124688569                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124688569                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 12189291966500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 12189291966500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97757.894443                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97757.894443                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     19318642                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19318642                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6869113                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6869113                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 328693396236                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 328693396236                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26187755                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26187755                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.262302                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.262302                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47850.922854                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47850.922854                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5263642                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5263642                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1605471                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1605471                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  62212284557                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  62212284557                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061306                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061306                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38750.176463                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38750.176463                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5645                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5645                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1556                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1556                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     63622500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     63622500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.216081                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.216081                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40888.496144                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40888.496144                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1401                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1401                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          155                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          155                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       937000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       937000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.021525                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.021525                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6045.161290                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6045.161290                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4053                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4053                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2319                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2319                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10671000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10671000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6372                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6372                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.363936                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.363936                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4601.552393                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4601.552393                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2290                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2290                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8383000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8383000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.359385                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.359385                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3660.698690                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3660.698690                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        21500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        21500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        19500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        19500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5391                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5391                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       197009                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       197009                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   5170790000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   5170790000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       202400                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       202400                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.973365                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.973365                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 26246.465897                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 26246.465897                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       197009                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       197009                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   4973781000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   4973781000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.973365                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.973365                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 25246.465897                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 25246.465897                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.979644                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          326992779                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126365995                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.587664                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.979644                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999364                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999364                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        935907401                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       935907401                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               55240                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13416811                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               13843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            13450219                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26936113                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              55240                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13416811                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              13843                       # number of overall hits
system.l2.overall_hits::.cpu1.data           13450219                       # number of overall hits
system.l2.overall_hits::total                26936113                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             94310                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         112712492                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             21495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         112417568                       # number of demand (read+write) misses
system.l2.demand_misses::total              225245865                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            94310                       # number of overall misses
system.l2.overall_misses::.cpu0.data        112712492                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            21495                       # number of overall misses
system.l2.overall_misses::.cpu1.data        112417568                       # number of overall misses
system.l2.overall_misses::total             225245865                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7937146999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 11851807036784                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1857670999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 11816148407611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     23677750262393                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7937146999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 11851807036784                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1857670999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 11816148407611                       # number of overall miss cycles
system.l2.overall_miss_latency::total    23677750262393                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          149550                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126129303                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35338                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125867787                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252181978                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         149550                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126129303                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35338                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125867787                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252181978                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.630625                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.893627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.608269                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.893140                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.893188                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.630625                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.893627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.608269                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.893140                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.893188                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84160.184487                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105150.785210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86423.400744                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105109.447018                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105119.577944                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84160.184487                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105150.785210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86423.400744                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105109.447018                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105119.577944                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           19765206                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    831153                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.780466                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 221932764                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5166172                       # number of writebacks
system.l2.writebacks::total                   5166172                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            552                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        7826424                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            555                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        7983790                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            15811321                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           552                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       7826424                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           555                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       7983790                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           15811321                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        93758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    104886068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    104433778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         209434544                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        93758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    104886068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    104433778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    240768172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        450202716                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6963732499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 10300363612882                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1630079001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 10257594838302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 20566552262684                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6963732499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 10300363612882                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1630079001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 10257594838302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 20426918741692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 40993471004376                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.626934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.831576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.592563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.829710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.830490                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.626934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.831576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.592563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.829710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.785230                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74273.475319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98205.260330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77845.224499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98221.045286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98200.382181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74273.475319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98205.260330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77845.224499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98221.045286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84840.610667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91055.583513                       # average overall mshr miss latency
system.l2.replacements                      660172906                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6714306                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6714306                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6714306                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6714306                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    235503050                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235503050                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    235503050                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235503050                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    240768172                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      240768172                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 20426918741692                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 20426918741692                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84840.610667                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84840.610667                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           30082                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           27817                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                57899                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         17566                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         16194                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              33760                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    137954000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    140855999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    278809999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        47648                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        44011                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            91659                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.368662                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.367953                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.368322                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7853.466925                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8698.036248                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8258.590018                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          234                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          271                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             505                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        17332                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        15923                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         33255                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    356399370                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    328701333                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    685100703                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.363751                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.361796                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.362812                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20563.083891                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20643.178610                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20601.434461                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            89                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           167                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                256                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          128                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              148                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          295                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            404                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.183486                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.433898                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.366337                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          128                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          148                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       403500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2597500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3001000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.183486                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.433898                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.366337                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20175                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20292.968750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20277.027027                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           931245                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           911044                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1842289                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         649623                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         648458                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1298081                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  50869746963                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  50634936980                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  101504683943                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1580868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1559502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3140370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.410928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.415811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.413353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 78306.566983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 78085.145036                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78195.955370                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        98604                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        71292                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           169896                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       551019                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       577166                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1128185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  40817899473                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  41240967990                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  82058867463                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.348555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.370096                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.359252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74077.117981                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 71454.257510                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72735.293824                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         55240                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         13843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              69083                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        94310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        21495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           115805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7937146999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1857670999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9794817998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       149550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         184888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.630625                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.608269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.626352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84160.184487                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86423.400744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84580.268538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          552                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          555                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        93758                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20940                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       114698                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6963732499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1630079001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8593811500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.626934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.592563                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.620365                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74273.475319                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77845.224499                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74925.556679                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12485566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     12539175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25024741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    112062869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    111769110                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       223831979                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 11800937289821                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 11765513470631                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 23566450760452                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124548435                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124308285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248856720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.899753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.899128                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.899441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105306.399837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105266.235641                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105286.344095                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      7727820                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      7912498                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     15640318                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    104335049                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    103856612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    208191661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 10259545713409                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 10216353870312                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 20475899583721                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.837707                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.835476                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.836592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98332.686971                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98369.797296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98351.199493                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   715004226                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 660172970                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.083056                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.812386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.034731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.790665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.724559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.631314                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.325194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.152979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.151946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.369239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4616135722                       # Number of tag accesses
system.l2.tags.data_accesses               4616135722                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6000768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    6717624256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1340160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    6688578944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  15116542784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        28530086912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6000768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1340160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7340928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    330635008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330635008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          93762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      104962879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      104509046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    236195981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           445782608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5166172                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5166172                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1760833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1971183493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           393249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1962660593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4435716925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8371715094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1760833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       393249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2154082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       97019757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97019757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       97019757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1760833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1971183493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          393249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1962660593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4435716925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8468734851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3379655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     93763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 104120236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 103637403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 235663822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003400219000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       208601                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       208601                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           635899572                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3190933                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   445782609                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5166172                       # Number of write requests accepted
system.mem_ctrls.readBursts                 445782609                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5166172                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2246445                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1786517                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          19489173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          16379991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          15781805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          13246405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          13591480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          12011318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          11275101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          39825953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          52435480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          55969633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         36924259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         42893062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         39129456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         28489471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         24493653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         21599924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            246147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            211773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            281625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           281636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           211922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           208204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168100                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 16542694108319                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2217680820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            24858997183319                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37297.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56047.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                378511836                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3089682                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             445782609                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5166172                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4210675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8611499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                15920114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                29171073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                47957422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                62148024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                57455615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                48268187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                41682246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                36199027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               31748585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               27691159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               14736277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                7756143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                4987692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2997370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1479899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 455213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  50856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 173681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 198667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 212015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 218115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 221391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 223076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 224292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 225348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 229715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 219671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 216999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 215769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 213975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 212918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 212534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     65314305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    437.922637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.566469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.610533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6104481      9.35%      9.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     21394931     32.76%     42.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      8650093     13.24%     55.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      5353946      8.20%     63.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      3822677      5.85%     69.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2764650      4.23%     73.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2212133      3.39%     77.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1844906      2.82%     79.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     13166488     20.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     65314305                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       208601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2126.242075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    315.511875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4871.420518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       164238     78.73%     78.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        14638      7.02%     85.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         7129      3.42%     89.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         4210      2.02%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         4019      1.93%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         3268      1.57%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         2660      1.28%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         2421      1.16%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         1672      0.80%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          917      0.44%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          729      0.35%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          713      0.34%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          520      0.25%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          425      0.20%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          195      0.09%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          139      0.07%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          214      0.10%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          110      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          200      0.10%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959          116      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           56      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        208601                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       208601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.201557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.825692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           192770     92.41%     92.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3700      1.77%     94.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5071      2.43%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3389      1.62%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1898      0.91%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              996      0.48%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              428      0.21%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              178      0.09%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               72      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               42      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        208601                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            28386314496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               143772480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               216298304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             28530086976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330635008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8329.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8371.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        65.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    65.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3407914208000                       # Total gap between requests
system.mem_ctrls.avgGap                       7557.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6000832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   6663695104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1340160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   6632793792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  15082484608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    216298304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1760851.832966742339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1955358813.279543161392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 393249.334837020840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1946291298.662190437317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4425723077.681474685669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 63469409.752847217023                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        93763                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    104962879                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    104509046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    236195981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5166172                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3080622106                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5935144567746                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    759844088                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5911497548803                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 13008514600576                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 84677739035221                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32855.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56545.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36286.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56564.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55075.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16390809.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         303776933460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         161461261665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2155815457320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8974135260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     269017479120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1546617142560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6224624640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4451887034025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1306.337762                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3580316010                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 113797580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3290536323490                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         162567218520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          86406525810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1011032739360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8667695160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     269017479120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1533116484510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17593599840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3088401742320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        906.243979                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  32801891966                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 113797580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3261314747534                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2474                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5805224.555735                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7475011.893669                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1238    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     57674500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3400727351500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7186868000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     47270484                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47270484                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     47270484                       # number of overall hits
system.cpu1.icache.overall_hits::total       47270484                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37515                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37515                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37515                       # number of overall misses
system.cpu1.icache.overall_misses::total        37515                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2201575000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2201575000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2201575000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2201575000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     47307999                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     47307999                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     47307999                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     47307999                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000793                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000793                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000793                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000793                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58685.192590                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58685.192590                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58685.192590                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58685.192590                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           89                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    22.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35338                       # number of writebacks
system.cpu1.icache.writebacks::total            35338                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2177                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2177                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2177                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2177                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35338                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35338                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35338                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35338                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2066001500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2066001500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2066001500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2066001500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000747                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000747                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000747                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000747                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 58464.018903                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58464.018903                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 58464.018903                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58464.018903                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35338                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     47270484                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47270484                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37515                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37515                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2201575000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2201575000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     47307999                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     47307999                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000793                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000793                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58685.192590                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58685.192590                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2177                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2177                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35338                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35338                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2066001500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2066001500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000747                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000747                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 58464.018903                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58464.018903                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           47378945                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35370                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1339.523466                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         94651336                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        94651336                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    198527399                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       198527399                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    198527399                       # number of overall hits
system.cpu1.dcache.overall_hits::total      198527399                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    204767146                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     204767146                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    204767146                       # number of overall misses
system.cpu1.dcache.overall_misses::total    204767146                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 17206071801735                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 17206071801735                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 17206071801735                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 17206071801735                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    403294545                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    403294545                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    403294545                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    403294545                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.507736                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.507736                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.507736                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.507736                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84027.502155                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84027.502155                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84027.502155                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84027.502155                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   5351135089                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       616621                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        107901174                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10312                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.592927                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    59.796451                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125859127                       # number of writebacks
system.cpu1.dcache.writebacks::total        125859127                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     78724341                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     78724341                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     78724341                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     78724341                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126042805                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126042805                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126042805                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126042805                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 12215016413812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 12215016413812                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 12215016413812                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 12215016413812                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.312533                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.312533                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.312533                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.312533                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96911.651671                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96911.651671                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96911.651671                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96911.651671                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125859076                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    179643948                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      179643948                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    197923479                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    197923479                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 16876376492500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 16876376492500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    377567427                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    377567427                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.524207                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.524207                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85267.177890                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85267.177890                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     73462448                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     73462448                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124461031                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124461031                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 12153914903500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 12153914903500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.329639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.329639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97652.372038                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97652.372038                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     18883451                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18883451                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6843667                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6843667                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 329695309235                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 329695309235                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25727118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25727118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.266010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.266010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 48175.241319                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48175.241319                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5261893                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5261893                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1581774                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1581774                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  61101510312                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  61101510312                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.061483                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.061483                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 38628.470510                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 38628.470510                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6754                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6754                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1482                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1482                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     79477000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     79477000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.179942                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.179942                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 53628.205128                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53628.205128                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1281                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1281                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          201                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          201                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.024405                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.024405                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3975.124378                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3975.124378                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4599                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4599                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2547                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2547                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15584000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15584000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.356423                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.356423                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6118.570868                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6118.570868                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2541                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2541                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13044000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13044000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.355584                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.355584                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5133.412043                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5133.412043                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3855                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3855                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       193619                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       193619                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   5568415000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   5568415000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       197474                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       197474                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.980478                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.980478                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 28759.651687                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 28759.651687                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       193618                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       193618                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   5374796000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   5374796000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.980473                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.980473                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 27759.795060                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 27759.795060                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.968067                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          324866456                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126107004                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.576117                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.968067                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        933121778                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       933121778                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3407914219500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249333545                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11880478                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245455160                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       655006734                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        341524280                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             138                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          306095                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4828                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         310923                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3324414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3324414                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        184888                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249148659                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       448648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378821642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       106014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378036226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757412530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19142272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16144319872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4523264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16110515712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32278501120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1002392170                       # Total snoops (count)
system.tol2bus.snoopTraffic                 361106944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1254709576                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.192322                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.405390                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1019051535     81.22%     81.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1              230007546     18.33%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5650495      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1254709576                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       504907618721                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189911705313                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         224569507                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189524728863                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53326360                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           207051                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
