Release v3.3.07i - ngdbuild D.26
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd
/emc/joshea/JOS/Verilog/Vit_b213/chip/out/.chiptmp/ngo -nt timestamp -p
V50TQ144-4 /emc/joshea/JOS/Verilog/Vit_b213/syn/out/bVITERBI_213.edf
/emc/joshea/JOS/Verilog/Vit_b213/chip/out/.chiptmp/bVITERBI_213.ngd 

Launcher: Executing edif2ngd
"/emc/joshea/JOS/Verilog/Vit_b213/syn/out/bVITERBI_213.edf"
"/emc/joshea/JOS/Verilog/Vit_b213/chip/out/.chiptmp/ngo/bVITERBI_213.ngo"
Release v3.3.07i - edif2ngd D.26
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

Note: MYXILINX = "/hwapps/xilinx/2.1iV1000E-BG728"
Any Xilinx data file(s) found in this area will override the equivalent file(s)
in the XILINX area.

Writing the design to
"/emc/joshea/JOS/Verilog/Vit_b213/chip/out/.chiptmp/ngo/bVITERBI_213.ngo"...
Reading NGO file
"/emc/joshea/JOS/Verilog/Vit_b213/chip/out/.chiptmp/ngo/bVITERBI_213.ngo" ...
Reading component libraries for design expansion...

Checking timing specifications ...

Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file
"/emc/joshea/JOS/Verilog/Vit_b213/chip/out/.chiptmp/bVITERBI_213.ngd" ...

Writing NGDBUILD log file
"/emc/joshea/JOS/Verilog/Vit_b213/chip/out/.chiptmp/bVITERBI_213.bld"...
