Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3_sdx (win64) Build 1721784 Tue Nov 29 22:12:44 MST 2016
| Date         : Sat May 13 00:56:39 2017
| Host         : SakinderLaptop1 running 64-bit major release  (build 9200)
| Command      : report_drc -file sd_accel_wrapper_drc_opted.rpt
| Design       : sd_accel_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
----------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

