[ START MERGED ]
PIN_RESETN_c_i PIN_RESETN_c
coreInst/busControllerInst/CN PIN_CLK_X1_c
coreInst/DECODE_c_i DECODE_c
mcuResourcesInst/RAMInst/wren_inv mcuResourcesInst/WR_RAM
[ END MERGED ]
[ START CLIPPED ]
coreInst/fullALUInst/aluInst/GND
coreInst/registerFileInst/regs/GND
coreInst/programCounterInst/GND
mcuResourcesInst/DIN_ROM[10]
mcuResourcesInst/RAMInst/VCC
mcuResourcesInst/RAMInst/GND
mcuResourcesInst/UARTInst/uartRXInst/GND
mcuResourcesInst/UARTInst/uartTxInst/GND
VCC
GND
coreInst/fullALUInst/aluInst/madd_cry_0_s1_0_S1
coreInst/fullALUInst/aluInst/madd_cry_0_s1_0_S0
coreInst/fullALUInst/aluInst/N_24
coreInst/fullALUInst/aluInst/madd_cry_15_s1_0_COUT
coreInst/fullALUInst/aluInst/madd_cry_1_s0_0_S1
coreInst/fullALUInst/aluInst/madd_cry_1_s0_0_S0
coreInst/fullALUInst/aluInst/N_28
coreInst/fullALUInst/aluInst/madd_s_16_s0_0_S1
coreInst/fullALUInst/aluInst/madd_s_16_s0_0_COUT
coreInst/fullALUInst/aluInst/RESULT_5_0_cry_0_0_S1
coreInst/fullALUInst/aluInst/RESULT_5_0_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_32
coreInst/fullALUInst/aluInst/RESULT_5_0_s_15_0_S1
coreInst/fullALUInst/aluInst/RESULT_5_0_s_15_0_COUT
coreInst/fullALUInst/aluInst/un47_RESULT_cry_0_0_S1
coreInst/fullALUInst/aluInst/un47_RESULT_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_35
coreInst/fullALUInst/aluInst/un47_RESULT_cry_15_0_COUT
coreInst/fullALUInst/aluInst/un1_RESULT_cry_0_0_S1
coreInst/fullALUInst/aluInst/un1_RESULT_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_39
coreInst/fullALUInst/aluInst/un1_RESULT_cry_15_0_COUT
coreInst/fullALUInst/aluInst/un10_RESULT_cry_0_0_S1
coreInst/fullALUInst/aluInst/un10_RESULT_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_47
coreInst/fullALUInst/aluInst/un10_RESULT_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_3_cry_1_0_S1
coreInst/fullALUInst/aluInst/madd_3_cry_1_0_S0
coreInst/fullALUInst/aluInst/N_50
coreInst/fullALUInst/aluInst/madd_3_cry_15_0_S1
coreInst/fullALUInst/aluInst/madd_3_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_1_cry_1_0_S1
coreInst/fullALUInst/aluInst/madd_1_cry_1_0_S0
coreInst/fullALUInst/aluInst/N_51
coreInst/fullALUInst/aluInst/madd_1_cry_15_0_S1
coreInst/fullALUInst/aluInst/madd_1_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_8_cry_0_0_S1
coreInst/fullALUInst/aluInst/madd_8_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_52
coreInst/fullALUInst/aluInst/madd_8_cry_16_0_S1
coreInst/fullALUInst/aluInst/madd_8_cry_16_0_COUT
coreInst/fullALUInst/aluInst/madd_10_cry_2_0_S1
coreInst/fullALUInst/aluInst/madd_10_cry_2_0_S0
coreInst/fullALUInst/aluInst/N_53
coreInst/fullALUInst/aluInst/madd_10_cry_18_0_S1
coreInst/fullALUInst/aluInst/madd_10_cry_18_0_COUT
coreInst/fullALUInst/aluInst/madd_7_cry_1_0_S1
coreInst/fullALUInst/aluInst/madd_7_cry_1_0_S0
coreInst/fullALUInst/aluInst/N_54
coreInst/fullALUInst/aluInst/madd_7_cry_16_0_COUT
coreInst/fullALUInst/aluInst/madd_9_cry_2_0_S1
coreInst/fullALUInst/aluInst/madd_9_cry_2_0_S0
coreInst/fullALUInst/aluInst/N_55
coreInst/fullALUInst/aluInst/madd_9_cry_18_0_S1
coreInst/fullALUInst/aluInst/madd_9_cry_18_0_COUT
coreInst/fullALUInst/aluInst/madd_4_cry_1_0_S1
coreInst/fullALUInst/aluInst/madd_4_cry_1_0_S0
coreInst/fullALUInst/aluInst/N_56
coreInst/fullALUInst/aluInst/madd_4_cry_15_0_S1
coreInst/fullALUInst/aluInst/madd_4_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_5_cry_1_0_S1
coreInst/fullALUInst/aluInst/madd_5_cry_1_0_S0
coreInst/fullALUInst/aluInst/N_57
coreInst/fullALUInst/aluInst/madd_5_cry_15_0_S1
coreInst/fullALUInst/aluInst/madd_5_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_6_cry_1_0_S1
coreInst/fullALUInst/aluInst/madd_6_cry_1_0_S0
coreInst/fullALUInst/aluInst/N_58
coreInst/fullALUInst/aluInst/madd_6_cry_15_0_S1
coreInst/fullALUInst/aluInst/madd_6_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_0_cry_0_0_S1
coreInst/fullALUInst/aluInst/madd_0_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_69
coreInst/fullALUInst/aluInst/madd_0_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_2_cry_1_0_S1
coreInst/fullALUInst/aluInst/madd_2_cry_1_0_S0
coreInst/fullALUInst/aluInst/N_75
coreInst/fullALUInst/aluInst/madd_2_cry_15_0_S1
coreInst/fullALUInst/aluInst/madd_2_cry_15_0_COUT
coreInst/fullALUInst/aluInst/madd_13_cry_4_0_S1
coreInst/fullALUInst/aluInst/madd_13_cry_4_0_S0
coreInst/fullALUInst/aluInst/N_80
coreInst/fullALUInst/aluInst/madd_13_s_23_0_S1
coreInst/fullALUInst/aluInst/madd_13_s_23_0_COUT
coreInst/fullALUInst/aluInst/madd_11_cry_2_0_S1
coreInst/fullALUInst/aluInst/madd_11_cry_2_0_S0
coreInst/fullALUInst/aluInst/N_81
coreInst/fullALUInst/aluInst/madd_11_cry_18_0_S1
coreInst/fullALUInst/aluInst/madd_11_cry_18_0_COUT
coreInst/fullALUInst/aluInst/madd_12_cry_0_0_S1
coreInst/fullALUInst/aluInst/madd_12_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_82
coreInst/fullALUInst/aluInst/madd_12_cry_19_0_COUT
coreInst/fullALUInst/aluInst/madd_14_cry_0_0_S1
coreInst/fullALUInst/aluInst/madd_14_cry_0_0_S0
coreInst/fullALUInst/aluInst/N_83
coreInst/fullALUInst/aluInst/madd_14_s_23_0_S1
coreInst/fullALUInst/aluInst/madd_14_s_23_0_COUT
coreInst/registerFileInst/regs/registers_0_1_0_DOB8
coreInst/registerFileInst/regs/registers_0_1_0_DOA8
coreInst/registerFileInst/regs/registers_0_0_1_DOB8
coreInst/registerFileInst/regs/registers_0_0_1_DOA8
coreInst/programCounterInst/PC_A_NEXT_s_15_0_S1
coreInst/programCounterInst/PC_A_NEXT_s_15_0_COUT
coreInst/programCounterInst/PC_A_NEXT_cry_0_0_S1
coreInst/programCounterInst/PC_A_NEXT_cry_0_0_S0
coreInst/programCounterInst/N_4
mcuResourcesInst/RAMInst/RAM_7_0_1_DOB8
mcuResourcesInst/RAMInst/RAM_7_0_1_DOB7
mcuResourcesInst/RAMInst/RAM_7_0_1_DOB6
mcuResourcesInst/RAMInst/RAM_7_0_1_DOB5
mcuResourcesInst/RAMInst/RAM_7_0_1_DOB4
mcuResourcesInst/RAMInst/RAM_7_0_1_DOB3
mcuResourcesInst/RAMInst/RAM_7_0_1_DOB2
mcuResourcesInst/RAMInst/RAM_7_0_1_DOB1
mcuResourcesInst/RAMInst/RAM_7_0_1_DOB0
mcuResourcesInst/RAMInst/mdout0_7_8
mcuResourcesInst/RAMInst/RAM_6_1_2_DOB8
mcuResourcesInst/RAMInst/RAM_6_1_2_DOB7
mcuResourcesInst/RAMInst/RAM_6_1_2_DOB6
mcuResourcesInst/RAMInst/RAM_6_1_2_DOB5
mcuResourcesInst/RAMInst/RAM_6_1_2_DOB4
mcuResourcesInst/RAMInst/RAM_6_1_2_DOB3
mcuResourcesInst/RAMInst/RAM_6_1_2_DOB2
mcuResourcesInst/RAMInst/RAM_6_1_2_DOB1
mcuResourcesInst/RAMInst/RAM_6_1_2_DOB0
mcuResourcesInst/RAMInst/mdout0_6_17
mcuResourcesInst/RAMInst/RAM_6_0_3_DOB8
mcuResourcesInst/RAMInst/RAM_6_0_3_DOB7
mcuResourcesInst/RAMInst/RAM_6_0_3_DOB6
mcuResourcesInst/RAMInst/RAM_6_0_3_DOB5
mcuResourcesInst/RAMInst/RAM_6_0_3_DOB4
mcuResourcesInst/RAMInst/RAM_6_0_3_DOB3
mcuResourcesInst/RAMInst/RAM_6_0_3_DOB2
mcuResourcesInst/RAMInst/RAM_6_0_3_DOB1
mcuResourcesInst/RAMInst/RAM_6_0_3_DOB0
mcuResourcesInst/RAMInst/mdout0_6_8
mcuResourcesInst/RAMInst/RAM_5_1_4_DOB8
mcuResourcesInst/RAMInst/RAM_5_1_4_DOB7
mcuResourcesInst/RAMInst/RAM_5_1_4_DOB6
mcuResourcesInst/RAMInst/RAM_5_1_4_DOB5
mcuResourcesInst/RAMInst/RAM_5_1_4_DOB4
mcuResourcesInst/RAMInst/RAM_5_1_4_DOB3
mcuResourcesInst/RAMInst/RAM_5_1_4_DOB2
mcuResourcesInst/RAMInst/RAM_5_1_4_DOB1
mcuResourcesInst/RAMInst/RAM_5_1_4_DOB0
mcuResourcesInst/RAMInst/mdout0_5_17
mcuResourcesInst/RAMInst/RAM_5_0_5_DOB8
mcuResourcesInst/RAMInst/RAM_5_0_5_DOB7
mcuResourcesInst/RAMInst/RAM_5_0_5_DOB6
mcuResourcesInst/RAMInst/RAM_5_0_5_DOB5
mcuResourcesInst/RAMInst/RAM_5_0_5_DOB4
mcuResourcesInst/RAMInst/RAM_5_0_5_DOB3
mcuResourcesInst/RAMInst/RAM_5_0_5_DOB2
mcuResourcesInst/RAMInst/RAM_5_0_5_DOB1
mcuResourcesInst/RAMInst/RAM_5_0_5_DOB0
mcuResourcesInst/RAMInst/mdout0_5_8
mcuResourcesInst/RAMInst/RAM_4_1_6_DOB8
mcuResourcesInst/RAMInst/RAM_4_1_6_DOB7
mcuResourcesInst/RAMInst/RAM_4_1_6_DOB6
mcuResourcesInst/RAMInst/RAM_4_1_6_DOB5
mcuResourcesInst/RAMInst/RAM_4_1_6_DOB4
mcuResourcesInst/RAMInst/RAM_4_1_6_DOB3
mcuResourcesInst/RAMInst/RAM_4_1_6_DOB2
mcuResourcesInst/RAMInst/RAM_4_1_6_DOB1
mcuResourcesInst/RAMInst/RAM_4_1_6_DOB0
mcuResourcesInst/RAMInst/mdout0_4_17
mcuResourcesInst/RAMInst/RAM_4_0_7_DOB8
mcuResourcesInst/RAMInst/RAM_4_0_7_DOB7
mcuResourcesInst/RAMInst/RAM_4_0_7_DOB6
mcuResourcesInst/RAMInst/RAM_4_0_7_DOB5
mcuResourcesInst/RAMInst/RAM_4_0_7_DOB4
mcuResourcesInst/RAMInst/RAM_4_0_7_DOB3
mcuResourcesInst/RAMInst/RAM_4_0_7_DOB2
mcuResourcesInst/RAMInst/RAM_4_0_7_DOB1
mcuResourcesInst/RAMInst/RAM_4_0_7_DOB0
mcuResourcesInst/RAMInst/mdout0_4_8
mcuResourcesInst/RAMInst/RAM_3_1_8_DOB8
mcuResourcesInst/RAMInst/RAM_3_1_8_DOB7
mcuResourcesInst/RAMInst/RAM_3_1_8_DOB6
mcuResourcesInst/RAMInst/RAM_3_1_8_DOB5
mcuResourcesInst/RAMInst/RAM_3_1_8_DOB4
mcuResourcesInst/RAMInst/RAM_3_1_8_DOB3
mcuResourcesInst/RAMInst/RAM_3_1_8_DOB2
mcuResourcesInst/RAMInst/RAM_3_1_8_DOB1
mcuResourcesInst/RAMInst/RAM_3_1_8_DOB0
mcuResourcesInst/RAMInst/mdout0_3_17
mcuResourcesInst/RAMInst/RAM_3_0_9_DOB8
mcuResourcesInst/RAMInst/RAM_3_0_9_DOB7
mcuResourcesInst/RAMInst/RAM_3_0_9_DOB6
mcuResourcesInst/RAMInst/RAM_3_0_9_DOB5
mcuResourcesInst/RAMInst/RAM_3_0_9_DOB4
mcuResourcesInst/RAMInst/RAM_3_0_9_DOB3
mcuResourcesInst/RAMInst/RAM_3_0_9_DOB2
mcuResourcesInst/RAMInst/RAM_3_0_9_DOB1
mcuResourcesInst/RAMInst/RAM_3_0_9_DOB0
mcuResourcesInst/RAMInst/mdout0_3_8
mcuResourcesInst/RAMInst/RAM_2_1_10_DOB8
mcuResourcesInst/RAMInst/RAM_2_1_10_DOB7
mcuResourcesInst/RAMInst/RAM_2_1_10_DOB6
mcuResourcesInst/RAMInst/RAM_2_1_10_DOB5
mcuResourcesInst/RAMInst/RAM_2_1_10_DOB4
mcuResourcesInst/RAMInst/RAM_2_1_10_DOB3
mcuResourcesInst/RAMInst/RAM_2_1_10_DOB2
mcuResourcesInst/RAMInst/RAM_2_1_10_DOB1
mcuResourcesInst/RAMInst/RAM_2_1_10_DOB0
mcuResourcesInst/RAMInst/mdout0_2_17
mcuResourcesInst/RAMInst/RAM_2_0_11_DOB8
mcuResourcesInst/RAMInst/RAM_2_0_11_DOB7
mcuResourcesInst/RAMInst/RAM_2_0_11_DOB6
mcuResourcesInst/RAMInst/RAM_2_0_11_DOB5
mcuResourcesInst/RAMInst/RAM_2_0_11_DOB4
mcuResourcesInst/RAMInst/RAM_2_0_11_DOB3
mcuResourcesInst/RAMInst/RAM_2_0_11_DOB2
mcuResourcesInst/RAMInst/RAM_2_0_11_DOB1
mcuResourcesInst/RAMInst/RAM_2_0_11_DOB0
mcuResourcesInst/RAMInst/mdout0_2_8
mcuResourcesInst/RAMInst/RAM_1_1_12_DOB8
mcuResourcesInst/RAMInst/RAM_1_1_12_DOB7
mcuResourcesInst/RAMInst/RAM_1_1_12_DOB6
mcuResourcesInst/RAMInst/RAM_1_1_12_DOB5
mcuResourcesInst/RAMInst/RAM_1_1_12_DOB4
mcuResourcesInst/RAMInst/RAM_1_1_12_DOB3
mcuResourcesInst/RAMInst/RAM_1_1_12_DOB2
mcuResourcesInst/RAMInst/RAM_1_1_12_DOB1
mcuResourcesInst/RAMInst/RAM_1_1_12_DOB0
mcuResourcesInst/RAMInst/mdout0_1_17
mcuResourcesInst/RAMInst/RAM_1_0_13_DOB8
mcuResourcesInst/RAMInst/RAM_1_0_13_DOB7
mcuResourcesInst/RAMInst/RAM_1_0_13_DOB6
mcuResourcesInst/RAMInst/RAM_1_0_13_DOB5
mcuResourcesInst/RAMInst/RAM_1_0_13_DOB4
mcuResourcesInst/RAMInst/RAM_1_0_13_DOB3
mcuResourcesInst/RAMInst/RAM_1_0_13_DOB2
mcuResourcesInst/RAMInst/RAM_1_0_13_DOB1
mcuResourcesInst/RAMInst/RAM_1_0_13_DOB0
mcuResourcesInst/RAMInst/mdout0_1_8
mcuResourcesInst/RAMInst/RAM_0_1_14_DOB8
mcuResourcesInst/RAMInst/RAM_0_1_14_DOB7
mcuResourcesInst/RAMInst/RAM_0_1_14_DOB6
mcuResourcesInst/RAMInst/RAM_0_1_14_DOB5
mcuResourcesInst/RAMInst/RAM_0_1_14_DOB4
mcuResourcesInst/RAMInst/RAM_0_1_14_DOB3
mcuResourcesInst/RAMInst/RAM_0_1_14_DOB2
mcuResourcesInst/RAMInst/RAM_0_1_14_DOB1
mcuResourcesInst/RAMInst/RAM_0_1_14_DOB0
mcuResourcesInst/RAMInst/mdout0_0_17
mcuResourcesInst/RAMInst/RAM_0_0_15_DOB8
mcuResourcesInst/RAMInst/RAM_0_0_15_DOB7
mcuResourcesInst/RAMInst/RAM_0_0_15_DOB6
mcuResourcesInst/RAMInst/RAM_0_0_15_DOB5
mcuResourcesInst/RAMInst/RAM_0_0_15_DOB4
mcuResourcesInst/RAMInst/RAM_0_0_15_DOB3
mcuResourcesInst/RAMInst/RAM_0_0_15_DOB2
mcuResourcesInst/RAMInst/RAM_0_0_15_DOB1
mcuResourcesInst/RAMInst/RAM_0_0_15_DOB0
mcuResourcesInst/RAMInst/mdout0_0_8
mcuResourcesInst/RAMInst/RAM_7_1_0_DOB8
mcuResourcesInst/RAMInst/RAM_7_1_0_DOB7
mcuResourcesInst/RAMInst/RAM_7_1_0_DOB6
mcuResourcesInst/RAMInst/RAM_7_1_0_DOB5
mcuResourcesInst/RAMInst/RAM_7_1_0_DOB4
mcuResourcesInst/RAMInst/RAM_7_1_0_DOB3
mcuResourcesInst/RAMInst/RAM_7_1_0_DOB2
mcuResourcesInst/RAMInst/RAM_7_1_0_DOB1
mcuResourcesInst/RAMInst/RAM_7_1_0_DOB0
mcuResourcesInst/RAMInst/mdout0_7_17
mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_cry_0_0_S0_0
mcuResourcesInst/UARTInst/uartRXInst/N_1
mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_s_15_0_S1_0
mcuResourcesInst/UARTInst/uartRXInst/un1_r_Clock_Count_s_15_0_COUT_0
mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_cry_0_0_S0_0
mcuResourcesInst/UARTInst/uartRXInst/N_2
mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_s_17_0_S1
mcuResourcesInst/UARTInst/uartRXInst/un1_CLKS_PER_BIT_s_17_0_COUT
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_0_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_0_0_S0
mcuResourcesInst/UARTInst/uartRXInst/N_3
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_1_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_1_0_S0
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_3_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_3_0_S0
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_5_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_5_0_S0
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_7_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_7_0_S0
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_9_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_9_0_S0
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_11_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_11_0_S0
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_13_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_13_0_S0
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_15_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_15_0_S0
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_16_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count32_cry_16_0_COUT
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_1_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_1_0_S0
mcuResourcesInst/UARTInst/uartRXInst/N_4
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_21_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_21_0_S0
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_45_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_45_0_S0
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_15_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_15_0_S0
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_33_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_33_0_S0
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_51_0_S1
mcuResourcesInst/UARTInst/uartRXInst/r_Clock_Count17_0_I_51_0_COUT
mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_0_0_S0
mcuResourcesInst/UARTInst/uartTxInst/N_5
mcuResourcesInst/UARTInst/uartTxInst/un1_CLKS_PER_BIT_cry_15_0_COUT
mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_cry_0_0_S0
mcuResourcesInst/UARTInst/uartTxInst/N_6
mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_s_15_0_S1
mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count_s_15_0_COUT
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_0_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_0_0_S0
mcuResourcesInst/UARTInst/uartTxInst/N_7
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_1_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_1_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_3_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_3_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_5_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_5_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_7_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_7_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_9_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_9_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_11_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_11_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_13_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_13_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_15_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_15_0_S0
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_S1
mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_COUT
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.12.1.454 -- WARNING: Map write only section -- Tue Oct 31 19:17:00 2023

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=ENABLE I2C_PORT=DISABLE MASTER_SPI_PORT=ENABLE COMPRESS_CONFIG=ON CONFIGURATION=EXTERNAL MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE DUALBOOTGOLDEN=INTERNAL BACKGROUND_RECONFIG=OFF INBUF=ON ;
LOCATE COMP "PIN_CLK_X1" SITE "C8" ;
LOCATE COMP "PIN_LED[7]" SITE "P16" ;
LOCATE COMP "PIN_LED[6]" SITE "N15" ;
LOCATE COMP "PIN_LED[5]" SITE "L13" ;
LOCATE COMP "PIN_LED[4]" SITE "K11" ;
LOCATE COMP "PIN_LED[3]" SITE "L12" ;
LOCATE COMP "PIN_LED[2]" SITE "J11" ;
LOCATE COMP "PIN_LED[1]" SITE "J13" ;
LOCATE COMP "PIN_LED[0]" SITE "H11" ;
LOCATE COMP "PIN_DIPSW[3]" SITE "N1" ;
LOCATE COMP "PIN_DIPSW[2]" SITE "M3" ;
LOCATE COMP "PIN_DIPSW[1]" SITE "P1" ;
LOCATE COMP "PIN_DIPSW[0]" SITE "N2" ;
LOCATE COMP "PIN_RESETN" SITE "B3" ;
FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
