# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Initial_Implementation_FFT.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd" \
"../../../../Initial_Implementation_FFT.srcs/sources_1/new/DFTBD_RAM.vhd" \
"../../../../Initial_Implementation_FFT.srcs/sources_1/new/DFT_loop.vhd" \
"../../../../Initial_Implementation_FFT.srcs/sim_1/new/RAM_AND_DSP_TEST.vhd" \

# Do not sort compile order
nosort
