#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Sep  9 11:38:26 2018
# Process ID: 12292
# Current directory: C:/Users/11918/OneDrive/FPGA/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17900 C:\Users\11918\OneDrive\FPGA\project_3\project_3.xpr
# Log file: C:/Users/11918/OneDrive/FPGA/project_3/vivado.log
# Journal file: C:/Users/11918/OneDrive/FPGA/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/11918/OneDrive/FPGA/project_3/project_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Quzard/OneDrive/FPGA/project_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 757.719 ; gain = 47.395
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_1 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_1} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_1.coe}] [get_ips pic_1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_1' to 'pic_1' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_1.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_1.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_1/pic_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_1'...
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_1/pic_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_1'...
catch { config_ip_cache -export [get_ips -all pic_1] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_1/pic_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_1/pic_1.xci]
launch_runs -jobs 8 pic_1_synth_1
[Sun Sep  9 12:10:49 2018] Launched pic_1_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_1/pic_1.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_2 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_2} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_2.coe}] [get_ips pic_2]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_2' to 'pic_2' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_2.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_2.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_2'...
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_2'...
catch { config_ip_cache -export [get_ips -all pic_2] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2.xci]
launch_runs -jobs 8 pic_2_synth_1
[Sun Sep  9 12:11:39 2018] Launched pic_2_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_2_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_3 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_3} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_3.coe}] [get_ips pic_3]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_3' to 'pic_3' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_3.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_3.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_3/pic_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_3'...
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_3/pic_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_3'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_3'...
catch { config_ip_cache -export [get_ips -all pic_3] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_3/pic_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_3/pic_3.xci]
launch_runs -jobs 8 pic_3_synth_1
[Sun Sep  9 12:12:18 2018] Launched pic_3_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_3_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_3/pic_3.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_4 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_4} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_4.coe}] [get_ips pic_4]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_4' to 'pic_4' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_4.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_4.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_4/pic_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_4'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_4/pic_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_4'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_4'...
catch { config_ip_cache -export [get_ips -all pic_4] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_4/pic_4.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_4/pic_4.xci]
launch_runs -jobs 8 pic_4_synth_1
[Sun Sep  9 12:13:07 2018] Launched pic_4_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_4_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_4/pic_4.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_5 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_5} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_5.coe}] [get_ips pic_5]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_5' to 'pic_5' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_5.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_5.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_5/pic_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_5'...
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_5/pic_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_5'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_5'...
catch { config_ip_cache -export [get_ips -all pic_5] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_5/pic_5.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_5/pic_5.xci]
launch_runs -jobs 8 pic_5_synth_1
[Sun Sep  9 12:13:49 2018] Launched pic_5_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_5_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_5/pic_5.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_6 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_6} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_6.coe}] [get_ips pic_6]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_6' to 'pic_6' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_6.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_6.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_6/pic_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_6'...
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_6/pic_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_6'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_6'...
catch { config_ip_cache -export [get_ips -all pic_6] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_6/pic_6.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_6/pic_6.xci]
launch_runs -jobs 8 pic_6_synth_1
[Sun Sep  9 12:14:36 2018] Launched pic_6_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_6_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_6/pic_6.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_7 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_7} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_7.coe}] [get_ips pic_7]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_7' to 'pic_7' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_7.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_7.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_7/pic_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_7'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_7/pic_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_7'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_7'...
catch { config_ip_cache -export [get_ips -all pic_7] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_7/pic_7.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_7/pic_7.xci]
launch_runs -jobs 8 pic_7_synth_1
[Sun Sep  9 12:15:35 2018] Launched pic_7_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_7_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_7/pic_7.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_8 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_8} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_8.coe}] [get_ips pic_8]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_8' to 'pic_8' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_8.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_8.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_8/pic_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_8'...
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_8/pic_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_8'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_8'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_8'...
catch { config_ip_cache -export [get_ips -all pic_8] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_8/pic_8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_8/pic_8.xci]
launch_runs -jobs 8 pic_8_synth_1
[Sun Sep  9 12:16:24 2018] Launched pic_8_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_8_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_8/pic_8.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_9 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_9} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_9.coe}] [get_ips pic_9]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_9' to 'pic_9' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_9.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_9.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_9/pic_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_9'...
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_9/pic_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_9'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_9'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_9'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_9'...
catch { config_ip_cache -export [get_ips -all pic_9] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_9/pic_9.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_9/pic_9.xci]
launch_runs -jobs 8 pic_9_synth_1
[Sun Sep  9 12:17:21 2018] Launched pic_9_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_9_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_9/pic_9.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_10 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_10} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_10.coe}] [get_ips pic_10]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_10' to 'pic_10' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_10.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_10.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_10/pic_10.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_10'...
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_10/pic_10.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_10'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_10'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_10'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_10'...
catch { config_ip_cache -export [get_ips -all pic_10] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_10/pic_10.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_10/pic_10.xci]
launch_runs -jobs 8 pic_10_synth_1
[Sun Sep  9 12:18:16 2018] Launched pic_10_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_10_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_10/pic_10.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_11 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_11} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_11.coe}] [get_ips pic_11]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_11' to 'pic_11' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_11.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_11.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_11/pic_11.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_11'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_11/pic_11.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_11'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_11'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_11'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_11'...
catch { config_ip_cache -export [get_ips -all pic_11] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_11/pic_11.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_11/pic_11.xci]
launch_runs -jobs 8 pic_11_synth_1
[Sun Sep  9 12:19:23 2018] Launched pic_11_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_11_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_11/pic_11.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_12 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_12} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_12.coe}] [get_ips pic_12]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_12' to 'pic_12' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_12.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_12.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_12/pic_12.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_12'...
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_12/pic_12.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_12'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_12'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_12'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_12'...
catch { config_ip_cache -export [get_ips -all pic_12] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_12/pic_12.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_12/pic_12.xci]
launch_runs -jobs 8 pic_12_synth_1
[Sun Sep  9 12:20:22 2018] Launched pic_12_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_12_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_12/pic_12.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_13 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_13} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_13.coe}] [get_ips pic_13]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_13' to 'pic_13' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_13.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_13.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_13/pic_13.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_13'...
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_13/pic_13.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_13'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_13'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_13'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_13'...
catch { config_ip_cache -export [get_ips -all pic_13] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_13/pic_13.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_13/pic_13.xci]
launch_runs -jobs 8 pic_13_synth_1
[Sun Sep  9 12:21:17 2018] Launched pic_13_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_13_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_13/pic_13.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_14 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_14} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_14.coe}] [get_ips pic_14]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_14' to 'pic_14' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_14.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_14.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_14/pic_14.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_14'...
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_14/pic_14.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_14'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_14'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_14'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_14'...
catch { config_ip_cache -export [get_ips -all pic_14] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_14/pic_14.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_14/pic_14.xci]
launch_runs -jobs 8 pic_14_synth_1
[Sun Sep  9 12:22:12 2018] Launched pic_14_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_14_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_14/pic_14.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_15.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_15.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_15.coe'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
3
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_15.coe}] [get_ips blk_mem_gen_0]'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_15.coe}] [get_ips blk_mem_gen_0]'
INFO: [Common 17-344] 'set_property' was cancelled
INFO: [Common 17-344] 'set_property' was cancelled
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/11918/Desktop/coe/pic_15.coe] -no_script -reset -force -quiet
remove_files  c:/Users/11918/Desktop/coe/pic_15.coe
export_ip_user_files -of_objects  [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_15 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_15} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_15.coe}] [get_ips pic_15]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_15' to 'pic_15' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_15.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_15.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_15/pic_15.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_15'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_15/pic_15.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_15'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_15'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_15'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_15'...
catch { config_ip_cache -export [get_ips -all pic_15] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_15/pic_15.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_15/pic_15.xci]
launch_runs -jobs 8 pic_15_synth_1
[Sun Sep  9 12:33:03 2018] Launched pic_15_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_15_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_15/pic_15.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_16.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_16.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_16.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Sun Sep  9 12:33:54 2018] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/11918/Desktop/coe/pic_16.coe] -no_script -reset -force -quiet
remove_files  c:/Users/11918/Desktop/coe/pic_16.coe
export_ip_user_files -of_objects  [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
remove_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1343.344 ; gain = 0.000
file delete -force c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/blk_mem_gen_0
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_16 -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic_16} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {6400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/Desktop/coe/pic_16.coe}] [get_ips pic_16]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic_16' to 'pic_16' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/Desktop/coe/pic_16.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Desktop/coe/pic_16.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_16/pic_16.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_16'...
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_16/pic_16.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_16'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_16'...
catch { config_ip_cache -export [get_ips -all pic_16] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_16/pic_16.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_16/pic_16.xci]
launch_runs -jobs 8 pic_16_synth_1
[Sun Sep  9 12:35:33 2018] Launched pic_16_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_16_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_16/pic_16.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Port_A_Write_Rate {0}] [get_ips pic_1]
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_1/pic_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_1'...
catch { config_ip_cache -export [get_ips -all pic_1] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_1/pic_1.xci] -no_script -sync -force -quiet
reset_run pic_1_synth_1
launch_runs -jobs 8 pic_1_synth_1
[Sun Sep  9 14:32:02 2018] Launched pic_1_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_1/pic_1.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Port_A_Write_Rate {0}] [get_ips pic_2]
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_2'...
catch { config_ip_cache -export [get_ips -all pic_2] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2.xci] -no_script -sync -force -quiet
reset_run pic_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_2_synth_1

launch_runs -jobs 8 pic_2_synth_1
[Sun Sep  9 14:34:18 2018] Launched pic_2_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_2_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_project
open_project C:/Users/11918/OneDrive/FPGA/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Port_A_Write_Rate {0}] [get_ips drink_1]
generate_target all [get_files  C:/Users/11918/OneDrive/FPGA/project_1/project_1.srcs/sources_1/ip/drink_1/drink_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'drink_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'drink_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'drink_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'drink_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'drink_1'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1391.965 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all drink_1] }
export_ip_user_files -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_1/project_1.srcs/sources_1/ip/drink_1/drink_1.xci] -no_script -sync -force -quiet
reset_run drink_1_synth_1
launch_runs -jobs 8 drink_1_synth_1
[Sun Sep  9 14:36:18 2018] Launched drink_1_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_1/project_1.runs/drink_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_1/project_1.srcs/sources_1/ip/drink_1/drink_1.xci] -directory C:/Users/11918/OneDrive/FPGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_project
open_project C:/Users/11918/OneDrive/FPGA/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'pic_2' generated file not found 'c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pic_2' generated file not found 'c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pic_2' generated file not found 'c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pic_2' generated file not found 'c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pic_2' generated file not found 'c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1420.652 ; gain = 28.688
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Port_A_Write_Rate {0}] [get_ips pic_10]
generate_target all [get_files  C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_10/pic_10.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_10'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_10'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_10'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_10'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_10'...
catch { config_ip_cache -export [get_ips -all pic_10] }
export_ip_user_files -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_10/pic_10.xci] -no_script -sync -force -quiet
reset_run pic_10_synth_1
launch_runs -jobs 8 pic_10_synth_1
[Sun Sep  9 14:37:37 2018] Launched pic_10_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_10_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_10/pic_10.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Port_A_Write_Rate {0}] [get_ips pic_11]
generate_target all [get_files  C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_11/pic_11.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_11'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_11'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_11'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_11'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_11'...
catch { config_ip_cache -export [get_ips -all pic_11] }
export_ip_user_files -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_11/pic_11.xci] -no_script -sync -force -quiet
reset_run pic_11_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_11_synth_1

launch_runs -jobs 8 pic_11_synth_1
[Sun Sep  9 14:38:05 2018] Launched pic_11_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_11_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_11/pic_11.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Port_A_Write_Rate {0}] [get_ips pic_9]
generate_target all [get_files  C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_9/pic_9.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_9'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_9'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_9'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_9'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_9'...
catch { config_ip_cache -export [get_ips -all pic_9] }
export_ip_user_files -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_9/pic_9.xci] -no_script -sync -force -quiet
reset_run pic_9_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_9_synth_1

launch_runs -jobs 8 pic_9_synth_1
[Sun Sep  9 14:39:38 2018] Launched pic_9_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_9_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_9/pic_9.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Port_A_Write_Rate {0}] [get_ips pic_8]
generate_target all [get_files  C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_8/pic_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_8'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_8'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_8'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_8'...
catch { config_ip_cache -export [get_ips -all pic_8] }
export_ip_user_files -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_8/pic_8.xci] -no_script -sync -force -quiet
reset_run pic_8_synth_1
ERROR: [Project 1-202] Error writing the XML file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.xpr'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_8/pic_8.xci]
catch { config_ip_cache -export [get_ips -all pic_8] }
export_ip_user_files -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_8/pic_8.xci] -no_script -sync -force -quiet
launch_runs -jobs 8 pic_8_synth_1
[Sun Sep  9 14:40:24 2018] Launched pic_8_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_8_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_8/pic_8.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Port_A_Write_Rate {0}] [get_ips pic_7]
generate_target all [get_files  C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_7/pic_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_7'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_7'...
catch { config_ip_cache -export [get_ips -all pic_7] }
export_ip_user_files -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_7/pic_7.xci] -no_script -sync -force -quiet
reset_run pic_7_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_7_synth_1

launch_runs -jobs 8 pic_7_synth_1
[Sun Sep  9 14:41:12 2018] Launched pic_7_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_7_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_7/pic_7.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Port_A_Write_Rate {0}] [get_ips pic_6]
generate_target all [get_files  C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_6/pic_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_6'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_6'...
catch { config_ip_cache -export [get_ips -all pic_6] }
export_ip_user_files -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_6/pic_6.xci] -no_script -sync -force -quiet
reset_run pic_6_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_6_synth_1

launch_runs -jobs 8 pic_6_synth_1
[Sun Sep  9 14:42:09 2018] Launched pic_6_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_6_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_6/pic_6.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Port_A_Write_Rate {0}] [get_ips pic_5]
generate_target all [get_files  C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_5/pic_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_5'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_5'...
catch { config_ip_cache -export [get_ips -all pic_5] }
export_ip_user_files -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_5/pic_5.xci] -no_script -sync -force -quiet
reset_run pic_5_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_5_synth_1

launch_runs -jobs 8 pic_5_synth_1
[Sun Sep  9 14:42:54 2018] Launched pic_5_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_5_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_5/pic_5.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_10/pic_10.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_10 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_10/pic_10.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_10/pic_10.xci' from fileset 'pic_10' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_10
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_11/pic_11.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_11 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_11/pic_11.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_11/pic_11.xci' from fileset 'pic_11' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_11
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_12/pic_12.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_12 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_12/pic_12.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_12/pic_12.xci' from fileset 'pic_12' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_12
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_2 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2/pic_2.xci' from fileset 'pic_2' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_2
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_5/pic_5.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_5 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_5/pic_5.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_5/pic_5.xci' from fileset 'pic_5' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_5
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_6/pic_6.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_6 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_6/pic_6.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_6/pic_6.xci' from fileset 'pic_6' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_6
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_7/pic_7.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_7 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_7/pic_7.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_7/pic_7.xci' from fileset 'pic_7' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_7
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_8/pic_8.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_8 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_8/pic_8.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_8/pic_8.xci' from fileset 'pic_8' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_8
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_13/pic_13.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_13 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_13/pic_13.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_13/pic_13.xci' from fileset 'pic_13' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_13
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_14/pic_14.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_14 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_14/pic_14.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_14/pic_14.xci' from fileset 'pic_14' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_14
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_15/pic_15.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_15 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_15/pic_15.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_15/pic_15.xci' from fileset 'pic_15' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_15
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_16/pic_16.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_16 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_16/pic_16.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_16/pic_16.xci' from fileset 'pic_16' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_16
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_3/pic_3.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_3 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_3/pic_3.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_3/pic_3.xci' from fileset 'pic_3' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_3
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_4/pic_4.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_4 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_4/pic_4.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_4/pic_4.xci' from fileset 'pic_4' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_4
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_9/pic_9.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_9 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_9/pic_9.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_9/pic_9.xci' from fileset 'pic_9' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_9
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_1/pic_1.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_1 C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_1/pic_1.xci
INFO: [Project 1-386] Moving file 'C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_1/pic_1.xci' from fileset 'pic_1' to fileset 'sources_1'.
file delete -force C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic -dir c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pic} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {102400} CONFIG.Read_Width_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/11918/OneDrive/FPGA/project_3/zong.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips pic]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pic' to 'pic' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11918/OneDrive/FPGA/project_3/zong.coe' provided. It will be converted relative to IP Instance files '../../../../zong.coe'
generate_target {instantiation_template} [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic/pic.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic'...
generate_target all [get_files  c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic/pic.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic'...
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1546.309 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all pic] }
export_ip_user_files -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic/pic.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic/pic.xci]
launch_runs -jobs 8 pic_synth_1
[Sun Sep  9 14:51:44 2018] Launched pic_synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/pic_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic/pic.xci] -directory C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files -ipstatic_source_dir C:/Users/11918/OneDrive/FPGA/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/modelsim} {questa=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/questa} {riviera=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/riviera} {activehdl=C:/Users/11918/OneDrive/FPGA/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Sep  9 18:49:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Sep  9 18:51:26 2018] Launched synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Sep  9 18:56:47 2018] Launched synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Sep  9 18:58:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Sep  9 18:59:59 2018] Launched impl_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/11918/OneDrive/FPGA/project_3/.Xil/Vivado-12292-LAPTOP-G98IUQ5E/dcp5/top.xdc]
Finished Parsing XDC File [C:/Users/11918/OneDrive/FPGA/project_3/.Xil/Vivado-12292-LAPTOP-G98IUQ5E/dcp5/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1639.766 ; gain = 0.660
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1639.766 ; gain = 0.660
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1727.082 ; gain = 179.297
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Sep  9 19:04:31 2018] Launched synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Sep  9 19:06:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/impl_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Sep  9 19:08:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FF9AA
set_property PROGRAM.FILE {C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_run impl_1
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/11918/OneDrive/FPGA/project_3/.Xil/Vivado-12292-LAPTOP-G98IUQ5E/dcp9/top.xdc]
Finished Parsing XDC File [C:/Users/11918/OneDrive/FPGA/project_3/.Xil/Vivado-12292-LAPTOP-G98IUQ5E/dcp9/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2752.914 ; gain = 0.492
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2752.914 ; gain = 0.492
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Sep  9 19:13:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Sep  9 19:14:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Sep  9 19:16:21 2018] Launched impl_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [HDL 9-806] Syntax error near "pictre_rom_u1". [C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/new/vga.v:192]
[Sun Sep  9 19:30:09 2018] Launched synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/FPGA/project_3/project_3.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  9 19:31:27 2018...
