Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 27 13:40:27 2021
| Host         : pc-b042-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file counter5_1_timing_summary_routed.rpt -rpx counter5_1_timing_summary_routed.rpx
| Design       : counter5_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/reg_state_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 24 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.034        0.000                      0                   48        0.116        0.000                      0                   48        3.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_5_1    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_5_1    {0.000 25.000}       50.000          20.000          
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_5_1_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_5_1_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_5_1        195.034        0.000                      0                   48        0.434        0.000                      0                   48       13.360        0.000                       0                    26  
  clkfbout_clk_wiz_5_1                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_5_1_1      195.063        0.000                      0                   48        0.434        0.000                      0                   48       13.360        0.000                       0                    26  
  clkfbout_clk_wiz_5_1_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_5_1_1  clk_out1_clk_wiz_5_1        195.034        0.000                      0                   48        0.116        0.000                      0                   48  
clk_out1_clk_wiz_5_1    clk_out1_clk_wiz_5_1_1      195.034        0.000                      0                   48        0.116        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_5_1
  To Clock:  clk_out1_clk_wiz_5_1

Setup :            0  Failing Endpoints,  Worst Slack      195.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.336    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.336    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.336    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.336    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.172    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.172    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.172    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.172    

Slack (MET) :             195.320ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.704ns (18.008%)  route 3.205ns (81.992%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.678     3.015    U1/clear
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y91         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[12]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                195.320    

Slack (MET) :             195.320ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.704ns (18.008%)  route 3.205ns (81.992%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.678     3.015    U1/clear
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[13]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y91         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[13]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                195.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[10]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.592    U1/reg_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[11]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.592    U1/reg_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[8]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.592    U1/reg_state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[9]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.592    U1/reg_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[4]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.593    U1/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[5]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.593    U1/reg_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[6]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.593    U1/reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.593    U1/reg_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.256ns (41.459%)  route 0.361ns (58.541%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[16]/Q
                         net (fo=3, routed)           0.361    -0.088    U1/reg_state_reg[16]
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.027 r  U1/reg_state_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.027    U1/reg_state_reg[16]_i_1_n_7
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.105    -0.485    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.249ns (39.768%)  route 0.377ns (60.232%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U1/reg_state_reg[23]/Q
                         net (fo=3, routed)           0.377    -0.071    U1/reg_state_reg[23]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.037 r  U1/reg_state_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.037    U1/reg_state_reg[20]_i_1_n_4
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.105    -0.484    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.521    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_5_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/UUT/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/UUT/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y88     U1/reg_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y90     U1/reg_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y90     U1/reg_state_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y91     U1/reg_state_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y91     U1/reg_state_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y91     U1/reg_state_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y91     U1/reg_state_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y92     U1/reg_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     U1/reg_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     U1/reg_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y93     U1/reg_state_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y93     U1/reg_state_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y93     U1/reg_state_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y93     U1/reg_state_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     U1/reg_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     U1/reg_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y90     U1/reg_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y90     U1/reg_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     U1/reg_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y90     U1/reg_state_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y90     U1/reg_state_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y90     U1/reg_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y90     U1/reg_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y91     U1/reg_state_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y91     U1/reg_state_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y91     U1/reg_state_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y91     U1/reg_state_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y92     U1/reg_state_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_5_1
  To Clock:  clkfbout_clk_wiz_5_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_5_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/UUT/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/UUT/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_5_1_1
  To Clock:  clk_out1_clk_wiz_5_1_1

Setup :            0  Failing Endpoints,  Worst Slack      195.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.063ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.289   198.793    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.364    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                        198.364    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.063    

Slack (MET) :             195.063ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.289   198.793    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.364    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                        198.364    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.063    

Slack (MET) :             195.063ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.289   198.793    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.364    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                        198.364    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.063    

Slack (MET) :             195.063ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.289   198.793    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.364    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                        198.364    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.063    

Slack (MET) :             195.200ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.289   198.792    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.363    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                        198.363    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.200    

Slack (MET) :             195.200ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.289   198.792    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.363    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                        198.363    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.200    

Slack (MET) :             195.200ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.289   198.792    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.363    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                        198.363    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.200    

Slack (MET) :             195.200ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.289   198.792    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.363    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                        198.363    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.200    

Slack (MET) :             195.348ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.704ns (18.008%)  route 3.205ns (81.992%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.678     3.015    U1/clear
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.289   198.792    
    SLICE_X11Y91         FDRE (Setup_fdre_C_R)       -0.429   198.363    U1/reg_state_reg[12]
  -------------------------------------------------------------------
                         required time                        198.363    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                195.348    

Slack (MET) :             195.348ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.704ns (18.008%)  route 3.205ns (81.992%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.678     3.015    U1/clear
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[13]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.289   198.792    
    SLICE_X11Y91         FDRE (Setup_fdre_C_R)       -0.429   198.363    U1/reg_state_reg[13]
  -------------------------------------------------------------------
                         required time                        198.363    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                195.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[10]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.592    U1/reg_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[11]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.592    U1/reg_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[8]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.592    U1/reg_state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[9]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.592    U1/reg_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[4]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.593    U1/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[5]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.593    U1/reg_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[6]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.593    U1/reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.593    U1/reg_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.256ns (41.459%)  route 0.361ns (58.541%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[16]/Q
                         net (fo=3, routed)           0.361    -0.088    U1/reg_state_reg[16]
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.027 r  U1/reg_state_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.027    U1/reg_state_reg[16]_i_1_n_7
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.105    -0.485    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.249ns (39.768%)  route 0.377ns (60.232%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U1/reg_state_reg[23]/Q
                         net (fo=3, routed)           0.377    -0.071    U1/reg_state_reg[23]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.037 r  U1/reg_state_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.037    U1/reg_state_reg[20]_i_1_n_4
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.105    -0.484    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.521    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_5_1_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/UUT/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/UUT/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y88     U1/reg_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y90     U1/reg_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y90     U1/reg_state_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y91     U1/reg_state_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y91     U1/reg_state_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y91     U1/reg_state_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y91     U1/reg_state_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y92     U1/reg_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     U1/reg_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     U1/reg_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y93     U1/reg_state_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y93     U1/reg_state_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y93     U1/reg_state_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y93     U1/reg_state_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     U1/reg_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     U1/reg_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y90     U1/reg_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y90     U1/reg_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     U1/reg_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y90     U1/reg_state_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y90     U1/reg_state_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y90     U1/reg_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y90     U1/reg_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y91     U1/reg_state_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y91     U1/reg_state_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y91     U1/reg_state_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y91     U1/reg_state_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y92     U1/reg_state_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_5_1_1
  To Clock:  clkfbout_clk_wiz_5_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_5_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/UUT/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/UUT/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_5_1_1
  To Clock:  clk_out1_clk_wiz_5_1

Setup :            0  Failing Endpoints,  Worst Slack      195.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.336    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.336    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.336    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.336    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.172    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.172    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.172    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.172    

Slack (MET) :             195.320ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.704ns (18.008%)  route 3.205ns (81.992%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.678     3.015    U1/clear
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y91         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[12]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                195.320    

Slack (MET) :             195.320ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.704ns (18.008%)  route 3.205ns (81.992%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.678     3.015    U1/clear
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[13]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y91         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[13]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                195.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[10]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.318    -0.257    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.275    U1/reg_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[11]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.318    -0.257    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.275    U1/reg_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[8]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.318    -0.257    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.275    U1/reg_state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[9]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.318    -0.257    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.275    U1/reg_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[4]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.318    -0.258    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.276    U1/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[5]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.318    -0.258    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.276    U1/reg_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[6]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.318    -0.258    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.276    U1/reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.318    -0.258    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.276    U1/reg_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.256ns (41.459%)  route 0.361ns (58.541%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[16]/Q
                         net (fo=3, routed)           0.361    -0.088    U1/reg_state_reg[16]
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.027 r  U1/reg_state_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.027    U1/reg_state_reg[16]_i_1_n_7
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.318    -0.273    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.105    -0.168    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.249ns (39.768%)  route 0.377ns (60.232%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U1/reg_state_reg[23]/Q
                         net (fo=3, routed)           0.377    -0.071    U1/reg_state_reg[23]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.037 r  U1/reg_state_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.037    U1/reg_state_reg[20]_i_1_n_4
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.318    -0.272    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.105    -0.167    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_5_1
  To Clock:  clk_out1_clk_wiz_5_1_1

Setup :            0  Failing Endpoints,  Worst Slack      195.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.336    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.336    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.336    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 198.507 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.965     3.301    U1/clear
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.527   198.507    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.575   199.082    
                         clock uncertainty           -0.318   198.765    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429   198.336    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.172    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.172    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.172    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.350%)  route 3.354ns (82.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.826     3.163    U1/clear
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y92         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                195.172    

Slack (MET) :             195.320ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.704ns (18.008%)  route 3.205ns (81.992%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.678     3.015    U1/clear
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y91         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[12]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                195.320    

Slack (MET) :             195.320ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.704ns (18.008%)  route 3.205ns (81.992%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 198.506 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.645    -0.895    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  U1/reg_state_reg[7]/Q
                         net (fo=3, routed)           1.699     1.260    U1/reg_state_reg[7]
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.124     1.384 r  U1/reg_state[0]_i_4/O
                         net (fo=1, routed)           0.828     2.213    U1/reg_state[0]_i_4_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.337 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.678     3.015    U1/clear
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          1.526   198.506    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[13]/C
                         clock pessimism              0.575   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X11Y91         FDRE (Setup_fdre_C_R)       -0.429   198.335    U1/reg_state_reg[13]
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                195.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[10]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.318    -0.257    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.275    U1/reg_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[11]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.318    -0.257    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.275    U1/reg_state_reg[11]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[8]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.318    -0.257    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.275    U1/reg_state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.072%)  route 0.246ns (56.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.140    -0.158    U1/clear
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y90         FDRE                                         r  U1/reg_state_reg[9]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.318    -0.257    
    SLICE_X11Y90         FDRE (Hold_fdre_C_R)        -0.018    -0.275    U1/reg_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[4]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.318    -0.258    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.276    U1/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[5]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.318    -0.258    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.276    U1/reg_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[6]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.318    -0.258    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.276    U1/reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y91         FDRE                                         r  U1/reg_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[12]/Q
                         net (fo=3, routed)           0.105    -0.344    U1/reg_state_reg[12]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.299 r  U1/reg_state[0]_i_1/O
                         net (fo=24, routed)          0.204    -0.095    U1/clear
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.844    -0.829    U1/clk_5
    SLICE_X11Y89         FDRE                                         r  U1/reg_state_reg[7]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.318    -0.258    
    SLICE_X11Y89         FDRE (Hold_fdre_C_R)        -0.018    -0.276    U1/reg_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.256ns (41.459%)  route 0.361ns (58.541%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.574    -0.590    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  U1/reg_state_reg[16]/Q
                         net (fo=3, routed)           0.361    -0.088    U1/reg_state_reg[16]
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.027 r  U1/reg_state_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.027    U1/reg_state_reg[16]_i_1_n_7
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.845    -0.828    U1/clk_5
    SLICE_X11Y92         FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.318    -0.273    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.105    -0.168    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.249ns (39.768%)  route 0.377ns (60.232%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.575    -0.589    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U1/reg_state_reg[23]/Q
                         net (fo=3, routed)           0.377    -0.071    U1/reg_state_reg[23]
    SLICE_X11Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.037 r  U1/reg_state_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.037    U1/reg_state_reg[20]_i_1_n_4
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=24, routed)          0.846    -0.827    U1/clk_5
    SLICE_X11Y93         FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.318    -0.272    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.105    -0.167    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.203    





