+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |                                     DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/filter_0/U0/c_out_p_reg/D|
|               clk_fpga_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |                                     DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/filter_1/U0/c_out_p_reg/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[29]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[29]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[45]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[31]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[47]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[25]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[47]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[30]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[25]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[41]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[9]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[43]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[30]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[9]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[46]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[44]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[14]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[43]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[26]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[28]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[44]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[14]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[37]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[12]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[39]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[5]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[26]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[42]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[5]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[40]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[39]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[40]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[8]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[38]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[38]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[36]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[4]|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[36]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[4]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[35]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[34]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[34]/D|
| clk_out1_DDS_COM_OV_clk_wiz_0_0 |clk_out1_DDS_COM_OV_clk_wiz_0_0 |DDS_COM_OV_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
