
---------- Begin Simulation Statistics ----------
final_tick                               5360355606500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 528434                       # Simulator instruction rate (inst/s)
host_mem_usage                               20158960                       # Number of bytes of host memory used
host_op_rate                                   528458                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3784.77                       # Real time elapsed on the host
host_tick_rate                               79495320                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000021                       # Number of instructions simulated
sim_ops                                    2000092214                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.300871                       # Number of seconds simulated
sim_ticks                                300871348500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses           5157                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    3                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    11                       # Number of integer alu accesses
system.cpu.num_int_insts                           11                       # number of integer instructions
system.cpu.num_int_register_reads                  50                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                    13                       # Number of vector alu accesses
system.cpu.num_vec_insts                           13                       # number of vector instructions
system.cpu.num_vec_register_reads                  12                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 13                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     25.00%     25.00% # Class of executed instruction
system.cpu.op_class::IntMult                        1      5.00%     30.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      4     20.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        4     20.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     30.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1789203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3709476                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         553581486                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        645733429                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000092194                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.300871                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.300871                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                   10149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         2313                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        210964284                       # Number of branches executed
system.switch_cpus.iew.exec_nop              13186276                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.329552                       # Inst execution rate
system.switch_cpus.iew.exec_refs            395930065                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           52813981                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        29544062                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     342821545                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         3689                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     52856588                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2017397311                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     343116084                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       189765                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2003533615                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          28529                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         11695                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          29887                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        302057                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         2307                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          746                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2315645520                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2003001971                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.674410                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1561693460                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.328669                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2003115739                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1226623014                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       619837401                       # number of integer regfile writes
system.switch_cpus.ipc                       3.323680                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 3.323680                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     659384007     32.91%     32.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     52712067      2.63%     35.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             2      0.00%     35.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    250167000     12.49%     48.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     92198748      4.60%     52.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        31254      0.00%     52.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    210747795     10.52%     63.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         7200      0.00%     63.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     52769325      2.63%     65.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt    250243821     12.49%     78.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc     39512882      1.97%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    343130981     17.12%     97.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     52818309      2.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2003723391                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            31990543                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015966                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3391      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            354      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd      10369707     32.41%     32.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp         83216      0.26%     32.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             3      0.00%     32.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      9745660     30.46%     63.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     63.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv         12881      0.04%     63.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc     11418663     35.69%     98.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     98.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt         278096      0.87%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          74160      0.23%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4412      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      844374641                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   2290430814                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    843953038                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    846260100                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2004211035                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2003723391                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4118764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9202                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3811727                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    601732528                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.329924                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.194905                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     62029036     10.31%     10.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     89964818     14.95%     25.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     82720927     13.75%     39.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     76766289     12.76%     51.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    115712840     19.23%     70.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     77442257     12.87%     83.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     45009629      7.48%     91.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     18796423      3.12%     94.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     33290309      5.53%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    601732528                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.329868                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses     1191339293                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   2350748230                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses   1159048933                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes   1162072006                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        11120                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         6369                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    342821545                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     52856588                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      7222367715                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      802453325                       # number of misc regfile writes
system.switch_cpus.numCycles                601742677                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      92                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads       1395916758                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes      1027342943                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8276988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       282645                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16547765                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         282645                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    359200631                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        359200635                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    359200631                       # number of overall hits
system.cpu.dcache.overall_hits::total       359200635                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     36226121                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       36226123                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     36226121                       # number of overall misses
system.cpu.dcache.overall_misses::total      36226123                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 688437251072                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 688437251072                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 688437251072                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 688437251072                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    395426752                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    395426758                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    395426752                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    395426758                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.091613                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.091613                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.091613                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.091613                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19003.890896                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19003.889847                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19003.890896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19003.889847                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       251945                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1431355                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             26658                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           22445                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.451009                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    63.771664                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses          347                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits               6617157                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                 1479                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks     14887224                       # number of writebacks
system.cpu.dcache.writebacks::total          14887224                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     27949234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     27949234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     27949234                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     27949234                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8276887                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8276887                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8276887                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8276887                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 139082403374                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 139082403374                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 139082403374                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 139082403374                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.020932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020932                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.020932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020932                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16803.709338                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16803.709338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16803.709338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16803.709338                       # average overall mshr miss latency
system.cpu.dcache.replacements                8270069                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    315259286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       315259290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     27468832                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      27468834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 545698456000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 545698456000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    342728118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    342728124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.333333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.080148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.080148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19866.096090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19866.094644                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     20850662                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     20850662                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6618170                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6618170                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 112956279000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 112956279000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17067.600107                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17067.600107                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     43941345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       43941345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      8757289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8757289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 142738795072                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 142738795072                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     52698634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     52698634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.166177                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.166177                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 16299.427262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16299.427262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      7098572                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      7098572                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1658717                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1658717                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  26126124374                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26126124374                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031476                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031476                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 15750.802804                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15750.802804                       # average WriteReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -4137149.682373                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle 5059484569500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.switch_cpus.data 3310846.770799                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.switch_cpus.data 103463.961587                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total 103463.961587                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses     79103857                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses     79103857                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -3310158.000155                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           374106659                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14887813                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.128382                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5059484259000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.000083                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data -3310159.000239                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.001953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data -6465.154297                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total -6465.152344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3171684643                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3171684643                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           17                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    224289323                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        224289340                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           17                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    224289323                       # number of overall hits
system.cpu.icache.overall_hits::total       224289340                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          145                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            148                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          145                       # number of overall misses
system.cpu.icache.overall_misses::total           148                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     11272500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11272500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     11272500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11272500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    224289468                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    224289488                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    224289468                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    224289488                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.150000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.150000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77741.379310                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76165.540541                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77741.379310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76165.540541                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                    57                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks           57                       # number of writebacks
system.cpu.icache.writebacks::total                57                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           27                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          118                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          118                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          118                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          118                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      9793500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9793500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      9793500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9793500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82995.762712                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82995.762712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82995.762712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82995.762712                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           17                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    224289323                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       224289340                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          145                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           148                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     11272500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11272500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    224289468                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    224289488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77741.379310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76165.540541                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      9793500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9793500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82995.762712                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82995.762712                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse        0.001980                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle 5059484405500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.switch_cpus.inst   117.977800                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.switch_cpus.inst     3.686806                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total     3.686806                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses          452                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses          452                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           -57.989433                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           224289518                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               178                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1260053.471910                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5059484258500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   -60.989433                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst    -0.119120                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total    -0.113261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.117188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1794315964                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1794315964                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5059484268000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 300871338500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data      7969318                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7969318                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      7969318                       # number of overall hits
system.l2.overall_hits::total                 7969318                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          118                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       301683                       # number of demand (read+write) misses
system.l2.demand_misses::total                 301806                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          118                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       301683                       # number of overall misses
system.l2.overall_misses::total                301806                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      9612000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  26917022000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26926634000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      9612000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  26917022000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26926634000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          118                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8271001                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8271124                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          118                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8271001                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8271124                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.036475                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.036489                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.036475                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.036489                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81457.627119                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89222.866386                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89218.352187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81457.627119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89222.866386                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89218.352187                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        74                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks             1532936                       # number of writebacks
system.l2.writebacks::total                   1532936                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       301682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            301800                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1618469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       301682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1920269                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8432000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  23900134500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23908566500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 101029810611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8432000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  23900134500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 124938377111                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.036475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.036488                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.036475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.232165                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71457.627119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79222.938392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79219.902253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 62423.074283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71457.627119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79222.938392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65062.955821                       # average overall mshr miss latency
system.l2.replacements                        1795732                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1659204                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1659204                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1659204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1659204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6610863                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6610863                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6610863                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6610863                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           89                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            89                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1618469                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1618469                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 101029810611                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 101029810611                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 62423.074283                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62423.074283                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data         6363                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6363                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 73                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data         6436                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6436                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.011342                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.011342                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data      1532500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1532500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.011342                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.011342                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 20993.150685                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20993.150685                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      1627022                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1627022                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        25848                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25848                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3202609500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3202609500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1652870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1652870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.015638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.015638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 123901.636490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123901.636490                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        25847                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25847                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2944072000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2944072000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.015638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.015638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 113903.818625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113903.818625                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.data      6342296                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6342296                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.data       275835                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           275956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      9612000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.data  23714412500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  23724024500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          118                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.data      6618131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        6618252                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.data     0.041679                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.041696                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81457.627119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.data 85973.181431                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85970.315920                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.data       275835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       275953                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8432000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.data  20956062500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  20964494500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.data     0.041679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.041696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71457.627119                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.data 75973.181431                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75971.250539                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                12215113                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            12215113                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                923863                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 126771.702599                       # Cycle average of tags in use
system.l2.tags.total_refs                    17890117                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1926804                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.284866                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5059484258500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   18745.342295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.423909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.430679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 106309.469241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1716.036475                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.081723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.463473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.007481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.552681                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022        109540                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         21532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          497                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         4400                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        37325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        67263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1694                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6803                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12980                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.477557                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.093872                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 465264224                       # Number of tag accesses
system.l2.tags.data_accesses                465264224                       # Number of data accesses
system.l2.tags.repl_invalid                    131072                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                1795732                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1532936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1618469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    301678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000082791652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        83138                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        83138                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5288735                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1451687                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1920269                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1532936                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1920269                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1532936                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      52.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1920269                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1532936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1659090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   70023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   35757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   25792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   25952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   25832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   25754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   25796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  74781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  76733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  82958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  83834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  83724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  83342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  83414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  84057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  84788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  87432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  91512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  95388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 103725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  83989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  83194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  83158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  83145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  83144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        83138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.097176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.254915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    455.516861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        83137    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-135167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         83138                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        83138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.437766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.366464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.707352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7400      8.90%      8.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              721      0.87%      9.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            58031     69.80%     79.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5646      6.79%     86.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2673      3.22%     89.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2186      2.63%     92.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             2192      2.64%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             1733      2.08%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1334      1.60%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              859      1.03%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              351      0.42%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         83138                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               122897216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             98107904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    408.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    326.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  300871234505                       # Total gap between requests
system.mem_ctrls.avgGap                      87128.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher    103582016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         7552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     19307392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     98104256                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 344273446.163651525974                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 25100.429262043872                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 64171587.278939582407                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 326067126.328580915928                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher      1618469                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          118                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       301682                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1532936                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  50348061778                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      3295022                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  10814095791                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 15674185248786                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     31108.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     27923.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     35846.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10224944.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher    103582016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         7552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     19307648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     122897536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         7744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     98107904                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     98107904                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher      1618469                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          118                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       301682                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1920274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1532936                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1532936                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    344273446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        25100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     64172438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        408472048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        25100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        25739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    326079251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       326079251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    326079251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    344273446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        25100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     64172438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       734551299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1920265                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1532879                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        64409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        55752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        64403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        55201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        65105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        55180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        64990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        55306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        65269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        55139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        64831                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        55572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        64228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        55434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        64981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        54894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        64911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        55458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        64978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        54844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        64873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        55250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        64189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        55431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        64570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        54879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        64834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        55155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        64830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        55053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        65194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        55122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        47973                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        48037                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        47928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        47987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        47961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        47929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        47859                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        47970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        47906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        47931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        47940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        47990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        47851                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        47880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        47907                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        47848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        47862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        48009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        47903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        47887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        47763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        47829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        47887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        47837                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        47783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        47903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        47820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        47842                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        47877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        47928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        47962                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        47890                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             27576177211                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            6398322980                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        61165452591                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14360.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31852.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1672193                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              47722                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.08                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            3.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1733223                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   127.508523                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.123465                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   212.643230                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1513206     87.31%     87.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        72130      4.16%     91.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        15635      0.90%     92.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        12931      0.75%     93.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        19272      1.11%     94.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        14374      0.83%     95.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        12689      0.73%     95.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         9089      0.52%     96.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        63897      3.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1733223                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             122896960                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           98104256                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              408.470134                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              326.067126                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.82                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               49.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1349859800.015992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2383010712.280810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2635089878.265735                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1809152969.231879                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26117086003.181152                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 122252602842.618393                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 13806647914.884253                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  170353450120.493561                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.200308                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  41031193143                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  13525050000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 246315095357                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    1352895905.088009                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    2388376111.262458                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   2632009598.870548                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  1806994432.991884                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 26117086003.181152                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 122716195125.500534                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 13486602336.343815                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  170500159513.252899                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   566.687923                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  40061585633                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  13525050000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 247284702867                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1894426                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1532936                       # Transaction distribution
system.membus.trans_dist::CleanEvict           256193                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               73                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25847                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25847                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         275953                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1618474                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      5629749                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                5629749                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    221005376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               221005376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1920347                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1920347    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1920347                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         11087993567                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10417790286                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       211118460                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    211071639                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         2132                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     92378704                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        92378563                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.999847                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           15593                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups         4906                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         4893                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           13                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      2871428                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         2104                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    601359659                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     3.347826                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     3.383942                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    180601413     30.03%     30.03% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    112886074     18.77%     48.80% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     36259237      6.03%     54.83% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     42585541      7.08%     61.92% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     19529409      3.25%     65.16% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      9190750      1.53%     66.69% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      9878248      1.64%     68.33% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      6686344      1.11%     69.45% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    183742643     30.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    601359659                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2013155404                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2013247597                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           394858146                       # Number of memory references committed
system.switch_cpus.commit.loads             342159512                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          210585097                       # Number of branches committed
system.switch_cpus.commit.vector           1157660855                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           960790814                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         14004                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    671215044     33.34%     33.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult     52620445      2.61%     35.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     35.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd    249938634     12.41%     48.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp     92088442      4.57%     52.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt        30342      0.00%     52.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult    210477112     10.45%     63.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv         7002      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc     52646119      2.61%     66.01% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.01% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.01% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.01% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.01% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.01% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt    249908291     12.41%     78.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc     39458020      1.96%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    342159512     17.00%     97.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite     52698634      2.62%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2013247597                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    183742643                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        168211575                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     120694913                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         281098460                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      31697686                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          29887                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     92375555                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            28                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2017727346                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           113                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    224307696                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2017806829                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           211118460                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     92399049                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             377394917                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           59830                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines         224289468                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          7583                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    601732528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.353510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.412356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        267987464     44.54%     44.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         13252804      2.20%     46.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          1862223      0.31%     47.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         30146069      5.01%     52.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         52812815      8.78%     60.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         53168625      8.84%     69.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         13295401      2.21%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            23177      0.00%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        169183950     28.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    601732528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.350845                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                3.353272                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               13824                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          662025                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         2307                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         157950                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        16572                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          46356                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 300871348500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          29887                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        183565131                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        49051305                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         296932992                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      72153206                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2017562425                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        919599                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       63391494                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        3095076                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          28964                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   3098318676                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          6301661478                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       1226710934                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups       1397146704                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps    3091942280                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          6376262                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         189109467                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               2433402084                       # The number of ROB reads
system.switch_cpus.rob.writes              4032611180                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000001                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2000092194                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           6618254                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3192140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6610863                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          538887                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1802987                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6436                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6436                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1652870                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1652870                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       6618252                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          303                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     24825022                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              24825325                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1058628480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1058636224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         3874672                       # Total snoops (count)
system.tol2bus.snoopTraffic                  98107904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12152232                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023259                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.150724                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11869587     97.67%     97.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 282645      2.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12152232                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5360355606500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        19834132941                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            177000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12409719500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
