INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/DigInPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigInPort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_DigInPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DigInPort
