# 7-Segment-Display
1.This project was a part of the course Digital Logic and System Design taught at IIT Delhi

2.The entire project is written in VHDL

3.It is a 7 segment display meant to take input from the 16 switches present on the Basys - FPGA board

4.To see it in action, connect your board and load the .bit file to it.
