File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.62181e-08	1	66	72	62	62	82	82	8365	25211	33	99	523.08	1740.43	3.80955e-09	5.17285e-09	5.20048e-09	5.87866e-09	9.01003	11.0515	
	0.000792866	116	96	34	33	8381	11
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	1.11092e-08	1	42	58	29	29	106	106	6042	19371	1463	4389	200.37	1941.14	2.01963e-09	3.25849e-09	4.15216e-09	4.85104e-09	6.17179	8.10953	
	0.000583666	1245	1190	1161	1463	6096	41
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	8.86955e-09	1	44	48	38	38	304	304	6177	19853	1260	3780	267.81	944	1.66958e-09	2.36968e-09	3.21552e-09	4.61328e-09	4.92753	7.02539	
	0.00059741	1322	1103	1065	1260	6281	55
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	1.03278e-08	1	60	62	10	10	10	10	4598	13804	0	0	192.12	1167.42	3.24209e-09	4.74623e-09	2.49555e-09	2.83809e-09	5.73764	7.58432	
	0.000434385	10	10	0	0	4598	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	1.19276e-08	1	64	74	16	16	40	40	4575	13765	0	0	219.66	817.76	4.1309e-09	4.41258e-09	2.49555e-09	3.19443e-09	6.62645	7.60701	
	0.000435188	40	16	0	0	4575	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.39447e-08	1	50	62	131	131	114	114	3602	12059	1122	3366	141.76	1982.03	2.22474e-09	2.71153e-09	5.52232e-09	6.2212e-09	7.74706	8.93273	
	0.000348683	1253	1272	1141	1122	3602	47
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	1.93257e-08	1	54	68	20	20	116	116	3539	11561	886	2658	189.57	1386.41	2.44625e-09	3.68921e-09	8.29024e-09	9.33856e-09	10.7365	13.0278	
	0.000351918	944	962	942	886	3539	48
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	1.04112e-08	1	54	62	16	16	46	46	3690	11116	0	0	195.66	683.28	3.30226e-09	4.06663e-09	2.48175e-09	2.84499e-09	5.78401	6.91162	
	0.000360426	46	16	0	0	3690	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	4.07268e-09	1	48	38	229	229	197	197	1699	5446	224	672	39.07	160.83	9.6948e-10	1.44807e-09	1.33555e-09	1.33555e-09	2.2626	2.74119	
	0.000164869	349	565	336	224	1707	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.50721e-08	1	32	34	4	4	6	6	1930	5808	8	24	50.31	240.56	2.84417e-09	4.23207e-09	5.52922e-09	7.27642e-09	8.37339	11.5085	
	0.000200479	18	16	12	8	1930	18
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	7.72232e-09	1	44	42	256	256	245	245	1591	5018	0	0	49.55	183.43	2.14407e-09	2.68693e-09	2.14611e-09	2.13921e-09	4.29018	4.82614	
	0.000151877	245	256	0	0	1591	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	4.07268e-09	1	42	38	229	229	197	197	1362	4317	224	672	26.84	128.65	9.6948e-10	1.3756e-09	1.33555e-09	1.36354e-09	2.2626	2.73914	
	0.000139399	231	444	215	224	1370	511
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	1.19546e-08	1	38	42	64	64	39	39	1494	4900	377	1131	25.81	156.06	1.46857e-09	1.67778e-09	5.17288e-09	5.52232e-09	6.64145	7.2001	
	0.00015436	418	446	382	377	1494	16
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	8.72914e-09	1	48	54	38	38	3	3	1878	5637	0	0	41.18	478	2.01143e-09	3.51147e-09	2.83809e-09	3.17373e-09	4.84952	6.6852	
	0.000181982	3	38	0	0	1878	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	8.91338e-09	1	46	54	41	41	35	35	1750	5285	0	0	64.55	261.79	2.81957e-09	2.96451e-09	2.13231e-09	2.48865e-09	4.95188	5.45316	
	0.000167275	35	41	0	0	1750	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	1.08062e-08	1	32	34	52	52	122	122	1046	3650	385	1155	21.09	130.74	1.18689e-09	1.81452e-09	4.81654e-09	5.52232e-09	6.00343	7.33684	
	0.000109435	512	443	391	385	1046	20
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	9.17932e-09	1	34	38	14	14	8	8	1522	4574	0	0	27.84	112.81	2.96041e-09	3.24209e-09	2.13921e-09	2.49555e-09	5.09962	5.73764	
	0.000152608	8	14	0	0	1522	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	7.74212e-09	1	48	52	9	9	19	19	1262	3805	0	0	16.46	91.44	2.14817e-09	2.82777e-09	2.15301e-09	2.48865e-09	4.30118	5.31642	
	0.000122287	19	9	0	0	1262	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	8.33765e-09	1	42	48	14	14	14	14	1397	4205	0	0	30.96	75.23	2.48592e-09	2.69513e-09	2.14611e-09	2.49555e-09	4.63203	5.19068	
	0.000137386	14	14	0	0	1397	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	7.74212e-09	1	50	60	8	8	63	63	1064	3255	0	0	16.96	93.36	2.14817e-09	3.03698e-09	2.15301e-09	2.49555e-09	4.30118	5.53253	
	0.000107487	63	8	0	0	1064	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '27090', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
