// Seed: 900261909
module module_0 ();
  logic id_1;
  ;
  assign id_1 = -1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd99,
    parameter id_7 = 32'd70,
    parameter id_8 = 32'd94
) (
    output logic id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output uwire _id_4
    , _id_7,
    output wand  id_5
);
  wire _id_8;
  assign id_7 = id_3;
  always id_0 = 1;
  wand id_9;
  assign id_4 = id_9;
  assign id_9 = 1'd0;
  assign id_9 = ~-1'd0;
  logic [id_8 : id_7  <  id_4] id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_11 :
  assert property (@(posedge id_9) "")
  else;
endmodule
