// Seed: 2452689683
module module_0 (
    input wire id_0,
    input uwire id_1,
    output tri1 id_2,
    input wand id_3,
    output tri id_4,
    output uwire id_5,
    output supply0 id_6
);
  wire id_8;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    output tri id_2,
    output uwire id_3,
    output supply1 id_4,
    inout tri1 id_5#(1, -1'b0),
    input wand id_6,
    input wor id_7,
    input tri id_8,
    inout tri id_9,
    input supply0 id_10,
    input wand id_11,
    input supply0 id_12
    , id_16,
    input wire id_13,
    inout wor id_14
);
  assign id_5 = 1;
  assign id_0 = -1'b0;
  logic id_17 = -1'b0 - 1'b0;
  logic [-1 : -1] \id_18 ;
  id_19 :
  assert property (@(posedge id_12 or negedge {\id_18 {id_16++ - ""}}) 1 > 1)
  else;
  parameter id_20 = 1;
  always begin : LABEL_0
    id_0 = 1;
  end
  module_0 modCall_1 (
      id_14,
      id_10,
      id_14,
      id_12,
      id_4,
      id_2,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
