Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date             : Wed Sep 11 12:55:17 2019
| Host             : DESKTOP-GG6LOIC running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.982        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.275        |
| Device Static (W)        | 0.707        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 96.1         |
| Junction Temperature (C) | 28.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.145 |        6 |       --- |             --- |
| CLB Logic                |     0.140 |    75952 |       --- |             --- |
|   LUT as Logic           |     0.132 |    30895 |    230400 |           13.41 |
|   Register               |     0.004 |    33623 |    460800 |            7.30 |
|   LUT as Distributed RAM |     0.003 |     2678 |    101760 |            2.63 |
|   CARRY8                 |     0.001 |      380 |     28800 |            1.32 |
|   LUT as Shift Register  |    <0.001 |       55 |    101760 |            0.05 |
|   Others                 |     0.000 |      868 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     2179 |    230400 |            0.95 |
|   BUFG                   |     0.000 |        1 |        64 |            1.56 |
| Signals                  |     0.213 |    93307 |       --- |             --- |
| Block RAM                |     0.162 |      279 |       312 |           89.42 |
| URAM                     |     0.098 |       96 |        96 |          100.00 |
| MMCM                     |     0.098 |        0 |       --- |             --- |
| DSPs                     |     0.005 |       11 |      1728 |            0.64 |
| I/O                      |     0.003 |        3 |       360 |            0.83 |
| PS8                      |     2.409 |        1 |       --- |             --- |
| Static Power             |     0.707 |          |           |                 |
|   PS Static              |     0.099 |          |           |                 |
|   PL Static              |     0.608 |          |           |                 |
| Total                    |     3.982 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     1.061 |       0.895 |      0.166 |
| Vccint_io       |       0.850 |     0.072 |       0.001 |      0.071 |
| Vccbram         |       0.850 |     0.008 |       0.004 |      0.004 |
| Vccaux          |       1.800 |     0.201 |       0.054 |      0.147 |
| Vccaux_io       |       1.800 |     0.057 |       0.002 |      0.055 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.755 |       0.720 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.275 |       0.268 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.139 |       0.138 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.690 |       0.685 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.620 |       0.586 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_VCU      |       0.900 |     0.027 |       0.000 |      0.027 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_300mhz_clk_p                                                                                    | clk_300mhz_clk_p                                                  |             3.3 |
| clk_out1_design_1_clk_wiz_0_0                                                                       | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0           |             6.7 |
| clk_pl_0                                                                                            | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]            |             6.7 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     3.275 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   design_1_i             |     3.272 |
|     Coords_Interface_0   |     0.003 |
|       inst               |     0.003 |
|     Counter_0            |     0.004 |
|       inst               |     0.004 |
|     Gam_Interface_0      |     0.008 |
|       inst               |     0.008 |
|     Gamma_Aff_0          |     0.267 |
|       inst               |     0.267 |
|     GradientsMulti_1     |     0.026 |
|       inst               |     0.026 |
|     Interface_1          |     0.001 |
|       inst               |     0.001 |
|     ParametersMulti_0    |     0.001 |
|       inst               |     0.001 |
|     Results_0            |     0.001 |
|       inst               |     0.001 |
|     SubsetCoordsMulti_0  |     0.019 |
|       inst               |     0.019 |
|     axi_bram_ctrl_0      |     0.004 |
|       U0                 |     0.004 |
|     axi_bram_ctrl_1      |     0.004 |
|       U0                 |     0.004 |
|     axi_bram_ctrl_2      |     0.003 |
|       U0                 |     0.003 |
|     axi_bram_ctrl_3      |     0.003 |
|       U0                 |     0.003 |
|     axi_bram_ctrl_4      |     0.003 |
|       U0                 |     0.003 |
|     axi_bram_ctrl_5      |     0.003 |
|       U0                 |     0.003 |
|     axi_interconnect_0   |     0.069 |
|       m00_couplers       |     0.007 |
|       m01_couplers       |     0.007 |
|       m02_couplers       |     0.006 |
|       m03_couplers       |     0.006 |
|       m04_couplers       |     0.007 |
|       m05_couplers       |     0.006 |
|       xbar               |     0.028 |
|     axi_interconnect_1   |     0.013 |
|       s00_couplers       |     0.012 |
|       xbar               |     0.001 |
|     blk_mem_gen_0        |     0.034 |
|       U0                 |     0.034 |
|     blk_mem_gen_1        |     0.035 |
|       U0                 |     0.035 |
|     blk_mem_gen_2        |     0.005 |
|       U0                 |     0.005 |
|     blk_mem_gen_3        |     0.048 |
|       U0                 |     0.048 |
|     blk_mem_gen_4        |     0.051 |
|       U0                 |     0.051 |
|     blk_mem_gen_5        |     0.033 |
|       U0                 |     0.033 |
|     blk_mem_gen_6        |     0.028 |
|       U0                 |     0.028 |
|     blk_mem_gen_7        |     0.028 |
|       U0                 |     0.028 |
|     blk_mem_gen_8        |     0.005 |
|       U0                 |     0.005 |
|     blk_mem_gen_9        |     0.006 |
|       U0                 |     0.006 |
|     clk_wiz_0            |     0.102 |
|       inst               |     0.102 |
|     vio_0                |     0.046 |
|       inst               |     0.046 |
|     zynq_ultra_ps_e_0    |     2.416 |
|       inst               |     2.416 |
+--------------------------+-----------+


