// Seed: 2470840025
module module_0;
  logic id_1;
  logic id_2, id_3;
  logic id_4;
  assign id_0 = id_1;
  assign id_3 = 1;
  assign id_0 = id_0 & 1;
  logic id_5;
  logic id_6 = id_3;
  assign id_0 = id_4;
endmodule
primitive id_0(output id_1, input id_2, input id_3);
  table
    ? ? ? p : 1 : 0;
  endtable
endprimitive
