{
  "family": "MKS22F12",
  "architecture": "arm-cortex-m4f",
  "vendor": "Freescale Semiconductor, Inc.",
  "mcus": {
    "MKS22F12": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTFA_FlashConfig",
              "base": "0x00000400"
            },
            {
              "name": "FTFA",
              "base": "0x40020000",
              "irq": 18
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FPROT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - Low Register"
            },
            "FPROT2": {
              "offset": "0x09",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - High Register"
            },
            "FPROT1": {
              "offset": "0x0A",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - Low Register"
            },
            "FPROT0": {
              "offset": "0x0B",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - High Register"
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FPROT3": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT2": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT1": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT0": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "LPBOOT": {
                "bit": 0,
                "description": "no description available"
              },
              "EZPORT_DIS": {
                "bit": 1,
                "description": "no description available"
              },
              "NMI_DIS": {
                "bit": 2,
                "description": "no description available"
              },
              "FAST_INIT": {
                "bit": 5,
                "description": "no description available"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40008000",
              "irq": 0
            },
            {
              "name": "DMAMUX",
              "base": "0x40021000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "ES": {
              "offset": "0x04",
              "size": 32,
              "description": "Error Status Register"
            },
            "ERQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Enable Request Register"
            },
            "EEI": {
              "offset": "0x14",
              "size": 32,
              "description": "Enable Error Interrupt Register"
            },
            "CEEI": {
              "offset": "0x18",
              "size": 8,
              "description": "Clear Enable Error Interrupt Register"
            },
            "SEEI": {
              "offset": "0x19",
              "size": 8,
              "description": "Set Enable Error Interrupt Register"
            },
            "CERQ": {
              "offset": "0x1A",
              "size": 8,
              "description": "Clear Enable Request Register"
            },
            "SERQ": {
              "offset": "0x1B",
              "size": 8,
              "description": "Set Enable Request Register"
            },
            "CDNE": {
              "offset": "0x1C",
              "size": 8,
              "description": "Clear DONE Status Bit Register"
            },
            "SSRT": {
              "offset": "0x1D",
              "size": 8,
              "description": "Set START Bit Register"
            },
            "CERR": {
              "offset": "0x1E",
              "size": 8,
              "description": "Clear Error Register"
            },
            "CINT": {
              "offset": "0x1F",
              "size": 8,
              "description": "Clear Interrupt Request Register"
            },
            "INT": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Request Register"
            },
            "ERR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Error Register"
            },
            "HRS": {
              "offset": "0x34",
              "size": 32,
              "description": "Hardware Request Status Register"
            },
            "EARS": {
              "offset": "0x44",
              "size": 32,
              "description": "Enable Asynchronous Request in Stop Register"
            },
            "DCHPRI%s": {
              "offset": "0x100",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "TCD%s_SADDR": {
              "offset": "0x1000",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD%s_SOFF": {
              "offset": "0x1004",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD%s_ATTR": {
              "offset": "0x1006",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD%s_NBYTES_MLNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD%s_SLAST": {
              "offset": "0x100C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD%s_DADDR": {
              "offset": "0x1010",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD%s_DOFF": {
              "offset": "0x1014",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD%s_CITER_ELINKNO": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_CITER_ELINKYES": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD%s_DLASTSGA": {
              "offset": "0x1018",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD%s_CSR": {
              "offset": "0x101C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD%s_BITER_ELINKNO": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_BITER_ELINKYES": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            }
          },
          "bits": {
            "CR": {
              "EDBG": {
                "bit": 1,
                "description": "Enable Debug"
              },
              "ERCA": {
                "bit": 2,
                "description": "Enable Round Robin Channel Arbitration"
              },
              "HOE": {
                "bit": 4,
                "description": "Halt On Error"
              },
              "HALT": {
                "bit": 5,
                "description": "Halt DMA Operations"
              },
              "CLM": {
                "bit": 6,
                "description": "Continuous Link Mode"
              },
              "EMLM": {
                "bit": 7,
                "description": "Enable Minor Loop Mapping"
              },
              "ECX": {
                "bit": 16,
                "description": "Error Cancel Transfer"
              },
              "CX": {
                "bit": 17,
                "description": "Cancel Transfer"
              }
            },
            "ES": {
              "DBE": {
                "bit": 0,
                "description": "Destination Bus Error"
              },
              "SBE": {
                "bit": 1,
                "description": "Source Bus Error"
              },
              "SGE": {
                "bit": 2,
                "description": "Scatter/Gather Configuration Error"
              },
              "NCE": {
                "bit": 3,
                "description": "NBYTES/CITER Configuration Error"
              },
              "DOE": {
                "bit": 4,
                "description": "Destination Offset Error"
              },
              "DAE": {
                "bit": 5,
                "description": "Destination Address Error"
              },
              "SOE": {
                "bit": 6,
                "description": "Source Offset Error"
              },
              "SAE": {
                "bit": 7,
                "description": "Source Address Error"
              },
              "ERRCHN": {
                "bit": 8,
                "description": "Error Channel Number or Canceled Channel Number",
                "width": 4
              },
              "CPE": {
                "bit": 14,
                "description": "Channel Priority Error"
              },
              "ECX": {
                "bit": 16,
                "description": "Transfer Canceled"
              },
              "VLD": {
                "bit": 31,
                "description": "Logical OR of all ERR status bits"
              }
            },
            "ERQ": {
              "ERQ0": {
                "bit": 0,
                "description": "Enable DMA Request 0"
              },
              "ERQ1": {
                "bit": 1,
                "description": "Enable DMA Request 1"
              },
              "ERQ2": {
                "bit": 2,
                "description": "Enable DMA Request 2"
              },
              "ERQ3": {
                "bit": 3,
                "description": "Enable DMA Request 3"
              },
              "ERQ4": {
                "bit": 4,
                "description": "Enable DMA Request 4"
              },
              "ERQ5": {
                "bit": 5,
                "description": "Enable DMA Request 5"
              },
              "ERQ6": {
                "bit": 6,
                "description": "Enable DMA Request 6"
              },
              "ERQ7": {
                "bit": 7,
                "description": "Enable DMA Request 7"
              },
              "ERQ8": {
                "bit": 8,
                "description": "Enable DMA Request 8"
              },
              "ERQ9": {
                "bit": 9,
                "description": "Enable DMA Request 9"
              },
              "ERQ10": {
                "bit": 10,
                "description": "Enable DMA Request 10"
              },
              "ERQ11": {
                "bit": 11,
                "description": "Enable DMA Request 11"
              },
              "ERQ12": {
                "bit": 12,
                "description": "Enable DMA Request 12"
              },
              "ERQ13": {
                "bit": 13,
                "description": "Enable DMA Request 13"
              },
              "ERQ14": {
                "bit": 14,
                "description": "Enable DMA Request 14"
              },
              "ERQ15": {
                "bit": 15,
                "description": "Enable DMA Request 15"
              }
            },
            "EEI": {
              "EEI0": {
                "bit": 0,
                "description": "Enable Error Interrupt 0"
              },
              "EEI1": {
                "bit": 1,
                "description": "Enable Error Interrupt 1"
              },
              "EEI2": {
                "bit": 2,
                "description": "Enable Error Interrupt 2"
              },
              "EEI3": {
                "bit": 3,
                "description": "Enable Error Interrupt 3"
              },
              "EEI4": {
                "bit": 4,
                "description": "Enable Error Interrupt 4"
              },
              "EEI5": {
                "bit": 5,
                "description": "Enable Error Interrupt 5"
              },
              "EEI6": {
                "bit": 6,
                "description": "Enable Error Interrupt 6"
              },
              "EEI7": {
                "bit": 7,
                "description": "Enable Error Interrupt 7"
              },
              "EEI8": {
                "bit": 8,
                "description": "Enable Error Interrupt 8"
              },
              "EEI9": {
                "bit": 9,
                "description": "Enable Error Interrupt 9"
              },
              "EEI10": {
                "bit": 10,
                "description": "Enable Error Interrupt 10"
              },
              "EEI11": {
                "bit": 11,
                "description": "Enable Error Interrupt 11"
              },
              "EEI12": {
                "bit": 12,
                "description": "Enable Error Interrupt 12"
              },
              "EEI13": {
                "bit": 13,
                "description": "Enable Error Interrupt 13"
              },
              "EEI14": {
                "bit": 14,
                "description": "Enable Error Interrupt 14"
              },
              "EEI15": {
                "bit": 15,
                "description": "Enable Error Interrupt 15"
              }
            },
            "CEEI": {
              "CEEI": {
                "bit": 0,
                "description": "Clear Enable Error Interrupt",
                "width": 4
              },
              "CAEE": {
                "bit": 6,
                "description": "Clear All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SEEI": {
              "SEEI": {
                "bit": 0,
                "description": "Set Enable Error Interrupt",
                "width": 4
              },
              "SAEE": {
                "bit": 6,
                "description": "Sets All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERQ": {
              "CERQ": {
                "bit": 0,
                "description": "Clear Enable Request",
                "width": 4
              },
              "CAER": {
                "bit": 6,
                "description": "Clear All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SERQ": {
              "SERQ": {
                "bit": 0,
                "description": "Set Enable Request",
                "width": 4
              },
              "SAER": {
                "bit": 6,
                "description": "Set All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CDNE": {
              "CDNE": {
                "bit": 0,
                "description": "Clear DONE Bit",
                "width": 4
              },
              "CADN": {
                "bit": 6,
                "description": "Clears All DONE Bits"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SSRT": {
              "SSRT": {
                "bit": 0,
                "description": "Set START Bit",
                "width": 4
              },
              "SAST": {
                "bit": 6,
                "description": "Set All START Bits (activates all channels)"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERR": {
              "CERR": {
                "bit": 0,
                "description": "Clear Error Indicator",
                "width": 4
              },
              "CAEI": {
                "bit": 6,
                "description": "Clear All Error Indicators"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CINT": {
              "CINT": {
                "bit": 0,
                "description": "Clear Interrupt Request",
                "width": 4
              },
              "CAIR": {
                "bit": 6,
                "description": "Clear All Interrupt Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "INT": {
              "INT0": {
                "bit": 0,
                "description": "Interrupt Request 0"
              },
              "INT1": {
                "bit": 1,
                "description": "Interrupt Request 1"
              },
              "INT2": {
                "bit": 2,
                "description": "Interrupt Request 2"
              },
              "INT3": {
                "bit": 3,
                "description": "Interrupt Request 3"
              },
              "INT4": {
                "bit": 4,
                "description": "Interrupt Request 4"
              },
              "INT5": {
                "bit": 5,
                "description": "Interrupt Request 5"
              },
              "INT6": {
                "bit": 6,
                "description": "Interrupt Request 6"
              },
              "INT7": {
                "bit": 7,
                "description": "Interrupt Request 7"
              },
              "INT8": {
                "bit": 8,
                "description": "Interrupt Request 8"
              },
              "INT9": {
                "bit": 9,
                "description": "Interrupt Request 9"
              },
              "INT10": {
                "bit": 10,
                "description": "Interrupt Request 10"
              },
              "INT11": {
                "bit": 11,
                "description": "Interrupt Request 11"
              },
              "INT12": {
                "bit": 12,
                "description": "Interrupt Request 12"
              },
              "INT13": {
                "bit": 13,
                "description": "Interrupt Request 13"
              },
              "INT14": {
                "bit": 14,
                "description": "Interrupt Request 14"
              },
              "INT15": {
                "bit": 15,
                "description": "Interrupt Request 15"
              }
            },
            "ERR": {
              "ERR0": {
                "bit": 0,
                "description": "Error In Channel 0"
              },
              "ERR1": {
                "bit": 1,
                "description": "Error In Channel 1"
              },
              "ERR2": {
                "bit": 2,
                "description": "Error In Channel 2"
              },
              "ERR3": {
                "bit": 3,
                "description": "Error In Channel 3"
              },
              "ERR4": {
                "bit": 4,
                "description": "Error In Channel 4"
              },
              "ERR5": {
                "bit": 5,
                "description": "Error In Channel 5"
              },
              "ERR6": {
                "bit": 6,
                "description": "Error In Channel 6"
              },
              "ERR7": {
                "bit": 7,
                "description": "Error In Channel 7"
              },
              "ERR8": {
                "bit": 8,
                "description": "Error In Channel 8"
              },
              "ERR9": {
                "bit": 9,
                "description": "Error In Channel 9"
              },
              "ERR10": {
                "bit": 10,
                "description": "Error In Channel 10"
              },
              "ERR11": {
                "bit": 11,
                "description": "Error In Channel 11"
              },
              "ERR12": {
                "bit": 12,
                "description": "Error In Channel 12"
              },
              "ERR13": {
                "bit": 13,
                "description": "Error In Channel 13"
              },
              "ERR14": {
                "bit": 14,
                "description": "Error In Channel 14"
              },
              "ERR15": {
                "bit": 15,
                "description": "Error In Channel 15"
              }
            },
            "HRS": {
              "HRS0": {
                "bit": 0,
                "description": "Hardware Request Status Channel 0"
              },
              "HRS1": {
                "bit": 1,
                "description": "Hardware Request Status Channel 1"
              },
              "HRS2": {
                "bit": 2,
                "description": "Hardware Request Status Channel 2"
              },
              "HRS3": {
                "bit": 3,
                "description": "Hardware Request Status Channel 3"
              },
              "HRS4": {
                "bit": 4,
                "description": "Hardware Request Status Channel 4"
              },
              "HRS5": {
                "bit": 5,
                "description": "Hardware Request Status Channel 5"
              },
              "HRS6": {
                "bit": 6,
                "description": "Hardware Request Status Channel 6"
              },
              "HRS7": {
                "bit": 7,
                "description": "Hardware Request Status Channel 7"
              },
              "HRS8": {
                "bit": 8,
                "description": "Hardware Request Status Channel 8"
              },
              "HRS9": {
                "bit": 9,
                "description": "Hardware Request Status Channel 9"
              },
              "HRS10": {
                "bit": 10,
                "description": "Hardware Request Status Channel 10"
              },
              "HRS11": {
                "bit": 11,
                "description": "Hardware Request Status Channel 11"
              },
              "HRS12": {
                "bit": 12,
                "description": "Hardware Request Status Channel 12"
              },
              "HRS13": {
                "bit": 13,
                "description": "Hardware Request Status Channel 13"
              },
              "HRS14": {
                "bit": 14,
                "description": "Hardware Request Status Channel 14"
              },
              "HRS15": {
                "bit": 15,
                "description": "Hardware Request Status Channel 15"
              }
            },
            "EARS": {
              "EDREQ_0": {
                "bit": 0,
                "description": "Enable asynchronous DMA request in stop mode for channel 0."
              },
              "EDREQ_1": {
                "bit": 1,
                "description": "Enable asynchronous DMA request in stop mode for channel 1."
              },
              "EDREQ_2": {
                "bit": 2,
                "description": "Enable asynchronous DMA request in stop mode for channel 2."
              },
              "EDREQ_3": {
                "bit": 3,
                "description": "Enable asynchronous DMA request in stop mode for channel 3."
              },
              "EDREQ_4": {
                "bit": 4,
                "description": "Enable asynchronous DMA request in stop mode for channel 4"
              },
              "EDREQ_5": {
                "bit": 5,
                "description": "Enable asynchronous DMA request in stop mode for channel 5"
              },
              "EDREQ_6": {
                "bit": 6,
                "description": "Enable asynchronous DMA request in stop mode for channel 6"
              },
              "EDREQ_7": {
                "bit": 7,
                "description": "Enable asynchronous DMA request in stop mode for channel 7"
              },
              "EDREQ_8": {
                "bit": 8,
                "description": "Enable asynchronous DMA request in stop mode for channel 8"
              },
              "EDREQ_9": {
                "bit": 9,
                "description": "Enable asynchronous DMA request in stop mode for channel 9"
              },
              "EDREQ_10": {
                "bit": 10,
                "description": "Enable asynchronous DMA request in stop mode for channel 10"
              },
              "EDREQ_11": {
                "bit": 11,
                "description": "Enable asynchronous DMA request in stop mode for channel 11"
              },
              "EDREQ_12": {
                "bit": 12,
                "description": "Enable asynchronous DMA request in stop mode for channel 12"
              },
              "EDREQ_13": {
                "bit": 13,
                "description": "Enable asynchronous DMA request in stop mode for channel 13"
              },
              "EDREQ_14": {
                "bit": 14,
                "description": "Enable asynchronous DMA request in stop mode for channel 14"
              },
              "EDREQ_15": {
                "bit": 15,
                "description": "Enable asynchronous DMA request in stop mode for channel 15"
              }
            },
            "DCHPRI%s": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption."
              }
            },
            "TCD%s_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD%s_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD%s_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD%s_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD%s_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD%s_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD%s_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)",
                "width": 32
              }
            },
            "TCD%s_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 4
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD%s_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD%s_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0x4001F000"
            }
          ],
          "registers": {
            "PFAPR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash Access Protection Register"
            },
            "PFB0CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash Bank 0 Control Register"
            },
            "PFB1CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash Bank 1 Control Register"
            },
            "TAGVDW0S%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW1S%s": {
              "offset": "0x120",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW2S%s": {
              "offset": "0x140",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW3S%s": {
              "offset": "0x160",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "DATAW0S%sU": {
              "offset": "0x200",
              "size": 32,
              "description": "Cache Data Storage (upper word)"
            },
            "DATAW0S%sL": {
              "offset": "0x204",
              "size": 32,
              "description": "Cache Data Storage (lower word)"
            },
            "DATAW1S%sU": {
              "offset": "0x240",
              "size": 32,
              "description": "Cache Data Storage (upper word)"
            },
            "DATAW1S%sL": {
              "offset": "0x244",
              "size": 32,
              "description": "Cache Data Storage (lower word)"
            },
            "DATAW2S%sU": {
              "offset": "0x280",
              "size": 32,
              "description": "Cache Data Storage (upper word)"
            },
            "DATAW2S%sL": {
              "offset": "0x284",
              "size": 32,
              "description": "Cache Data Storage (lower word)"
            },
            "DATAW3S%sU": {
              "offset": "0x2C0",
              "size": 32,
              "description": "Cache Data Storage (upper word)"
            },
            "DATAW3S%sL": {
              "offset": "0x2C4",
              "size": 32,
              "description": "Cache Data Storage (lower word)"
            }
          },
          "bits": {
            "PFAPR": {
              "M0AP": {
                "bit": 0,
                "description": "Master 0 Access Protection",
                "width": 2
              },
              "M1AP": {
                "bit": 2,
                "description": "Master 1 Access Protection",
                "width": 2
              },
              "M2AP": {
                "bit": 4,
                "description": "Master 2 Access Protection",
                "width": 2
              },
              "M3AP": {
                "bit": 6,
                "description": "Master 3 Access Protection",
                "width": 2
              },
              "M4AP": {
                "bit": 8,
                "description": "Master 4 Access Protection",
                "width": 2
              },
              "M5AP": {
                "bit": 10,
                "description": "Master 5 Access Protection",
                "width": 2
              },
              "M6AP": {
                "bit": 12,
                "description": "Master 6 Access Protection",
                "width": 2
              },
              "M7AP": {
                "bit": 14,
                "description": "Master 7 Access Protection",
                "width": 2
              },
              "M0PFD": {
                "bit": 16,
                "description": "Master 0 Prefetch Disable"
              },
              "M1PFD": {
                "bit": 17,
                "description": "Master 1 Prefetch Disable"
              },
              "M2PFD": {
                "bit": 18,
                "description": "Master 2 Prefetch Disable"
              },
              "M3PFD": {
                "bit": 19,
                "description": "Master 3 Prefetch Disable"
              },
              "M4PFD": {
                "bit": 20,
                "description": "Master 4 Prefetch Disable"
              },
              "M5PFD": {
                "bit": 21,
                "description": "Master 5 Prefetch Disable"
              },
              "M6PFD": {
                "bit": 22,
                "description": "Master 6 Prefetch Disable"
              },
              "M7PFD": {
                "bit": 23,
                "description": "Master 7 Prefetch Disable"
              }
            },
            "PFB0CR": {
              "B0SEBE": {
                "bit": 0,
                "description": "Bank 0 Single Entry Buffer Enable"
              },
              "B0IPE": {
                "bit": 1,
                "description": "Bank 0 Instruction Prefetch Enable"
              },
              "B0DPE": {
                "bit": 2,
                "description": "Bank 0 Data Prefetch Enable"
              },
              "B0ICE": {
                "bit": 3,
                "description": "Bank 0 Instruction Cache Enable"
              },
              "B0DCE": {
                "bit": 4,
                "description": "Bank 0 Data Cache Enable"
              },
              "CRC": {
                "bit": 5,
                "description": "Cache Replacement Control",
                "width": 3
              },
              "B0MW": {
                "bit": 17,
                "description": "Bank 0 Memory Width",
                "width": 2
              },
              "S_B_INV": {
                "bit": 19,
                "description": "Invalidate Prefetch Speculation Buffer"
              },
              "CINV_WAY": {
                "bit": 20,
                "description": "Cache Invalidate Way x",
                "width": 4
              },
              "CLCK_WAY": {
                "bit": 24,
                "description": "Cache Lock Way x",
                "width": 4
              },
              "B0RWSC": {
                "bit": 28,
                "description": "Bank 0 Read Wait State Control",
                "width": 4
              }
            },
            "PFB1CR": {
              "B1SEBE": {
                "bit": 0,
                "description": "Bank 1 Single Entry Buffer Enable"
              },
              "B1IPE": {
                "bit": 1,
                "description": "Bank 1 Instruction Prefetch Enable"
              },
              "B1DPE": {
                "bit": 2,
                "description": "Bank 1 Data Prefetch Enable"
              },
              "B1ICE": {
                "bit": 3,
                "description": "Bank 1 Instruction Cache Enable"
              },
              "B1DCE": {
                "bit": 4,
                "description": "Bank 1 Data Cache Enable"
              },
              "B1MW": {
                "bit": 17,
                "description": "Bank 1 Memory Width",
                "width": 2
              },
              "B1RWSC": {
                "bit": 28,
                "description": "Bank 1 Read Wait State Control",
                "width": 4
              }
            },
            "TAGVDW0S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "tag": {
                "bit": 5,
                "description": "14-bit tag for cache entry",
                "width": 14
              }
            },
            "TAGVDW1S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "tag": {
                "bit": 5,
                "description": "14-bit tag for cache entry",
                "width": 14
              }
            },
            "TAGVDW2S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "tag": {
                "bit": 5,
                "description": "14-bit tag for cache entry",
                "width": 14
              }
            },
            "TAGVDW3S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "tag": {
                "bit": 5,
                "description": "14-bit tag for cache entry",
                "width": 14
              }
            },
            "DATAW0S%sU": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW0S%sL": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sU": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sL": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sU": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sL": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sU": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sL": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN0",
              "base": "0x40024000",
              "irq": 75
            },
            {
              "name": "CAN1",
              "base": "0x40025000",
              "irq": 94
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Configuration Register"
            },
            "CTRL1": {
              "offset": "0x04",
              "size": 32,
              "description": "Control 1 register"
            },
            "TIMER": {
              "offset": "0x08",
              "size": 32,
              "description": "Free Running Timer"
            },
            "RXMGMASK": {
              "offset": "0x10",
              "size": 32,
              "description": "Rx Mailboxes Global Mask Register"
            },
            "RX14MASK": {
              "offset": "0x14",
              "size": 32,
              "description": "Rx 14 Mask register"
            },
            "RX15MASK": {
              "offset": "0x18",
              "size": 32,
              "description": "Rx 15 Mask register"
            },
            "ECR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Error Counter"
            },
            "ESR1": {
              "offset": "0x20",
              "size": 32,
              "description": "Error and Status 1 register"
            },
            "IMASK1": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Masks 1 register"
            },
            "IFLAG1": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Flags 1 register"
            },
            "CTRL2": {
              "offset": "0x34",
              "size": 32,
              "description": "Control 2 register"
            },
            "ESR2": {
              "offset": "0x38",
              "size": 32,
              "description": "Error and Status 2 register"
            },
            "CRCR": {
              "offset": "0x44",
              "size": 32,
              "description": "CRC Register"
            },
            "RXFGMASK": {
              "offset": "0x48",
              "size": 32,
              "description": "Rx FIFO Global Mask register"
            },
            "RXFIR": {
              "offset": "0x4C",
              "size": 32,
              "description": "Rx FIFO Information Register"
            },
            "CBT": {
              "offset": "0x50",
              "size": 32,
              "description": "CAN Bit Timing Register"
            },
            "CS0": {
              "offset": "0x80",
              "size": 32,
              "description": "Message Buffer 0 CS Register"
            },
            "ID0": {
              "offset": "0x84",
              "size": 32,
              "description": "Message Buffer 0 ID Register"
            },
            "WORD00": {
              "offset": "0x88",
              "size": 32,
              "description": "Message Buffer 0 WORD0 Register"
            },
            "WORD10": {
              "offset": "0x8C",
              "size": 32,
              "description": "Message Buffer 0 WORD1 Register"
            },
            "CS1": {
              "offset": "0x90",
              "size": 32,
              "description": "Message Buffer 1 CS Register"
            },
            "ID1": {
              "offset": "0x94",
              "size": 32,
              "description": "Message Buffer 1 ID Register"
            },
            "WORD01": {
              "offset": "0x98",
              "size": 32,
              "description": "Message Buffer 1 WORD0 Register"
            },
            "WORD11": {
              "offset": "0x9C",
              "size": 32,
              "description": "Message Buffer 1 WORD1 Register"
            },
            "CS2": {
              "offset": "0xA0",
              "size": 32,
              "description": "Message Buffer 2 CS Register"
            },
            "ID2": {
              "offset": "0xA4",
              "size": 32,
              "description": "Message Buffer 2 ID Register"
            },
            "WORD02": {
              "offset": "0xA8",
              "size": 32,
              "description": "Message Buffer 2 WORD0 Register"
            },
            "WORD12": {
              "offset": "0xAC",
              "size": 32,
              "description": "Message Buffer 2 WORD1 Register"
            },
            "CS3": {
              "offset": "0xB0",
              "size": 32,
              "description": "Message Buffer 3 CS Register"
            },
            "ID3": {
              "offset": "0xB4",
              "size": 32,
              "description": "Message Buffer 3 ID Register"
            },
            "WORD03": {
              "offset": "0xB8",
              "size": 32,
              "description": "Message Buffer 3 WORD0 Register"
            },
            "WORD13": {
              "offset": "0xBC",
              "size": 32,
              "description": "Message Buffer 3 WORD1 Register"
            },
            "CS4": {
              "offset": "0xC0",
              "size": 32,
              "description": "Message Buffer 4 CS Register"
            },
            "ID4": {
              "offset": "0xC4",
              "size": 32,
              "description": "Message Buffer 4 ID Register"
            },
            "WORD04": {
              "offset": "0xC8",
              "size": 32,
              "description": "Message Buffer 4 WORD0 Register"
            },
            "WORD14": {
              "offset": "0xCC",
              "size": 32,
              "description": "Message Buffer 4 WORD1 Register"
            },
            "CS5": {
              "offset": "0xD0",
              "size": 32,
              "description": "Message Buffer 5 CS Register"
            },
            "ID5": {
              "offset": "0xD4",
              "size": 32,
              "description": "Message Buffer 5 ID Register"
            },
            "WORD05": {
              "offset": "0xD8",
              "size": 32,
              "description": "Message Buffer 5 WORD0 Register"
            },
            "WORD15": {
              "offset": "0xDC",
              "size": 32,
              "description": "Message Buffer 5 WORD1 Register"
            },
            "CS6": {
              "offset": "0xE0",
              "size": 32,
              "description": "Message Buffer 6 CS Register"
            },
            "ID6": {
              "offset": "0xE4",
              "size": 32,
              "description": "Message Buffer 6 ID Register"
            },
            "WORD06": {
              "offset": "0xE8",
              "size": 32,
              "description": "Message Buffer 6 WORD0 Register"
            },
            "WORD16": {
              "offset": "0xEC",
              "size": 32,
              "description": "Message Buffer 6 WORD1 Register"
            },
            "CS7": {
              "offset": "0xF0",
              "size": 32,
              "description": "Message Buffer 7 CS Register"
            },
            "ID7": {
              "offset": "0xF4",
              "size": 32,
              "description": "Message Buffer 7 ID Register"
            },
            "WORD07": {
              "offset": "0xF8",
              "size": 32,
              "description": "Message Buffer 7 WORD0 Register"
            },
            "WORD17": {
              "offset": "0xFC",
              "size": 32,
              "description": "Message Buffer 7 WORD1 Register"
            },
            "CS8": {
              "offset": "0x100",
              "size": 32,
              "description": "Message Buffer 8 CS Register"
            },
            "ID8": {
              "offset": "0x104",
              "size": 32,
              "description": "Message Buffer 8 ID Register"
            },
            "WORD08": {
              "offset": "0x108",
              "size": 32,
              "description": "Message Buffer 8 WORD0 Register"
            },
            "WORD18": {
              "offset": "0x10C",
              "size": 32,
              "description": "Message Buffer 8 WORD1 Register"
            },
            "CS9": {
              "offset": "0x110",
              "size": 32,
              "description": "Message Buffer 9 CS Register"
            },
            "ID9": {
              "offset": "0x114",
              "size": 32,
              "description": "Message Buffer 9 ID Register"
            },
            "WORD09": {
              "offset": "0x118",
              "size": 32,
              "description": "Message Buffer 9 WORD0 Register"
            },
            "WORD19": {
              "offset": "0x11C",
              "size": 32,
              "description": "Message Buffer 9 WORD1 Register"
            },
            "CS10": {
              "offset": "0x120",
              "size": 32,
              "description": "Message Buffer 10 CS Register"
            },
            "ID10": {
              "offset": "0x124",
              "size": 32,
              "description": "Message Buffer 10 ID Register"
            },
            "WORD010": {
              "offset": "0x128",
              "size": 32,
              "description": "Message Buffer 10 WORD0 Register"
            },
            "WORD110": {
              "offset": "0x12C",
              "size": 32,
              "description": "Message Buffer 10 WORD1 Register"
            },
            "CS11": {
              "offset": "0x130",
              "size": 32,
              "description": "Message Buffer 11 CS Register"
            },
            "ID11": {
              "offset": "0x134",
              "size": 32,
              "description": "Message Buffer 11 ID Register"
            },
            "WORD011": {
              "offset": "0x138",
              "size": 32,
              "description": "Message Buffer 11 WORD0 Register"
            },
            "WORD111": {
              "offset": "0x13C",
              "size": 32,
              "description": "Message Buffer 11 WORD1 Register"
            },
            "CS12": {
              "offset": "0x140",
              "size": 32,
              "description": "Message Buffer 12 CS Register"
            },
            "ID12": {
              "offset": "0x144",
              "size": 32,
              "description": "Message Buffer 12 ID Register"
            },
            "WORD012": {
              "offset": "0x148",
              "size": 32,
              "description": "Message Buffer 12 WORD0 Register"
            },
            "WORD112": {
              "offset": "0x14C",
              "size": 32,
              "description": "Message Buffer 12 WORD1 Register"
            },
            "CS13": {
              "offset": "0x150",
              "size": 32,
              "description": "Message Buffer 13 CS Register"
            },
            "ID13": {
              "offset": "0x154",
              "size": 32,
              "description": "Message Buffer 13 ID Register"
            },
            "WORD013": {
              "offset": "0x158",
              "size": 32,
              "description": "Message Buffer 13 WORD0 Register"
            },
            "WORD113": {
              "offset": "0x15C",
              "size": 32,
              "description": "Message Buffer 13 WORD1 Register"
            },
            "CS14": {
              "offset": "0x160",
              "size": 32,
              "description": "Message Buffer 14 CS Register"
            },
            "ID14": {
              "offset": "0x164",
              "size": 32,
              "description": "Message Buffer 14 ID Register"
            },
            "WORD014": {
              "offset": "0x168",
              "size": 32,
              "description": "Message Buffer 14 WORD0 Register"
            },
            "WORD114": {
              "offset": "0x16C",
              "size": 32,
              "description": "Message Buffer 14 WORD1 Register"
            },
            "CS15": {
              "offset": "0x170",
              "size": 32,
              "description": "Message Buffer 15 CS Register"
            },
            "ID15": {
              "offset": "0x174",
              "size": 32,
              "description": "Message Buffer 15 ID Register"
            },
            "WORD015": {
              "offset": "0x178",
              "size": 32,
              "description": "Message Buffer 15 WORD0 Register"
            },
            "WORD115": {
              "offset": "0x17C",
              "size": 32,
              "description": "Message Buffer 15 WORD1 Register"
            },
            "RXIMR%s": {
              "offset": "0x880",
              "size": 32,
              "description": "Rx Individual Mask Registers"
            }
          },
          "bits": {
            "MCR": {
              "MAXMB": {
                "bit": 0,
                "description": "Number Of The Last Message Buffer",
                "width": 7
              },
              "IDAM": {
                "bit": 8,
                "description": "ID Acceptance Mode",
                "width": 2
              },
              "AEN": {
                "bit": 12,
                "description": "Abort Enable"
              },
              "LPRIOEN": {
                "bit": 13,
                "description": "Local Priority Enable"
              },
              "DMA": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "IRMQ": {
                "bit": 16,
                "description": "Individual Rx Masking And Queue Enable"
              },
              "SRXDIS": {
                "bit": 17,
                "description": "Self Reception Disable"
              },
              "DOZE": {
                "bit": 18,
                "description": "Doze Mode Enable"
              },
              "WAKSRC": {
                "bit": 19,
                "description": "Wake Up Source"
              },
              "LPMACK": {
                "bit": 20,
                "description": "Low-Power Mode Acknowledge"
              },
              "WRNEN": {
                "bit": 21,
                "description": "Warning Interrupt Enable"
              },
              "SLFWAK": {
                "bit": 22,
                "description": "Self Wake Up"
              },
              "SUPV": {
                "bit": 23,
                "description": "Supervisor Mode"
              },
              "FRZACK": {
                "bit": 24,
                "description": "Freeze Mode Acknowledge"
              },
              "SOFTRST": {
                "bit": 25,
                "description": "Soft Reset"
              },
              "WAKMSK": {
                "bit": 26,
                "description": "Wake Up Interrupt Mask"
              },
              "NOTRDY": {
                "bit": 27,
                "description": "FlexCAN Not Ready"
              },
              "HALT": {
                "bit": 28,
                "description": "Halt FlexCAN"
              },
              "RFEN": {
                "bit": 29,
                "description": "Rx FIFO Enable"
              },
              "FRZ": {
                "bit": 30,
                "description": "Freeze Enable"
              },
              "MDIS": {
                "bit": 31,
                "description": "Module Disable"
              }
            },
            "CTRL1": {
              "PROPSEG": {
                "bit": 0,
                "description": "Propagation Segment",
                "width": 3
              },
              "LOM": {
                "bit": 3,
                "description": "Listen-Only Mode"
              },
              "LBUF": {
                "bit": 4,
                "description": "Lowest Buffer Transmitted First"
              },
              "TSYN": {
                "bit": 5,
                "description": "Timer Sync"
              },
              "BOFFREC": {
                "bit": 6,
                "description": "Bus Off Recovery"
              },
              "SMP": {
                "bit": 7,
                "description": "CAN Bit Sampling"
              },
              "RWRNMSK": {
                "bit": 10,
                "description": "Rx Warning Interrupt Mask"
              },
              "TWRNMSK": {
                "bit": 11,
                "description": "Tx Warning Interrupt Mask"
              },
              "LPB": {
                "bit": 12,
                "description": "Loop Back Mode"
              },
              "CLKSRC": {
                "bit": 13,
                "description": "CAN Engine Clock Source"
              },
              "ERRMSK": {
                "bit": 14,
                "description": "Error Interrupt Mask"
              },
              "BOFFMSK": {
                "bit": 15,
                "description": "Bus Off Interrupt Mask"
              },
              "PSEG2": {
                "bit": 16,
                "description": "Phase Segment 2",
                "width": 3
              },
              "PSEG1": {
                "bit": 19,
                "description": "Phase Segment 1",
                "width": 3
              },
              "RJW": {
                "bit": 22,
                "description": "Resync Jump Width",
                "width": 2
              },
              "PRESDIV": {
                "bit": 24,
                "description": "Prescaler Division Factor",
                "width": 8
              }
            },
            "TIMER": {
              "TIMER": {
                "bit": 0,
                "description": "Timer Value",
                "width": 16
              }
            },
            "RXMGMASK": {
              "MG": {
                "bit": 0,
                "description": "Rx Mailboxes Global Mask Bits",
                "width": 32
              }
            },
            "RX14MASK": {
              "RX14M": {
                "bit": 0,
                "description": "Rx Buffer 14 Mask Bits",
                "width": 32
              }
            },
            "RX15MASK": {
              "RX15M": {
                "bit": 0,
                "description": "Rx Buffer 15 Mask Bits",
                "width": 32
              }
            },
            "ECR": {
              "TXERRCNT": {
                "bit": 0,
                "description": "Transmit Error Counter",
                "width": 8
              },
              "RXERRCNT": {
                "bit": 8,
                "description": "Receive Error Counter",
                "width": 8
              }
            },
            "ESR1": {
              "WAKINT": {
                "bit": 0,
                "description": "Wake-Up Interrupt"
              },
              "ERRINT": {
                "bit": 1,
                "description": "Error Interrupt"
              },
              "BOFFINT": {
                "bit": 2,
                "description": "Bus Off Interrupt"
              },
              "RX": {
                "bit": 3,
                "description": "FlexCAN In Reception"
              },
              "FLTCONF": {
                "bit": 4,
                "description": "Fault Confinement State",
                "width": 2
              },
              "TX": {
                "bit": 6,
                "description": "FlexCAN In Transmission"
              },
              "IDLE": {
                "bit": 7,
                "description": "This bit indicates when CAN bus is in IDLE state"
              },
              "RXWRN": {
                "bit": 8,
                "description": "Rx Error Warning"
              },
              "TXWRN": {
                "bit": 9,
                "description": "TX Error Warning"
              },
              "STFERR": {
                "bit": 10,
                "description": "Stuffing Error"
              },
              "FRMERR": {
                "bit": 11,
                "description": "Form Error"
              },
              "CRCERR": {
                "bit": 12,
                "description": "Cyclic Redundancy Check Error"
              },
              "ACKERR": {
                "bit": 13,
                "description": "Acknowledge Error"
              },
              "BIT0ERR": {
                "bit": 14,
                "description": "Bit0 Error"
              },
              "BIT1ERR": {
                "bit": 15,
                "description": "Bit1 Error"
              },
              "RWRNINT": {
                "bit": 16,
                "description": "Rx Warning Interrupt Flag"
              },
              "TWRNINT": {
                "bit": 17,
                "description": "Tx Warning Interrupt Flag"
              },
              "SYNCH": {
                "bit": 18,
                "description": "CAN Synchronization Status"
              },
              "BOFFDONEINT": {
                "bit": 19,
                "description": "Bus Off Done Interrupt"
              },
              "ERROVR": {
                "bit": 21,
                "description": "Error Overrun bit"
              }
            },
            "IMASK1": {
              "BUF31TO0M": {
                "bit": 0,
                "description": "Buffer MB i Mask",
                "width": 32
              }
            },
            "IFLAG1": {
              "BUF0I": {
                "bit": 0,
                "description": "Buffer MB0 Interrupt Or Clear FIFO bit"
              },
              "BUF4TO1I": {
                "bit": 1,
                "description": "Buffer MB i Interrupt Or \"reserved\"",
                "width": 4
              },
              "BUF5I": {
                "bit": 5,
                "description": "Buffer MB5 Interrupt Or \"Frames available in Rx FIFO\""
              },
              "BUF6I": {
                "bit": 6,
                "description": "Buffer MB6 Interrupt Or \"Rx FIFO Warning\""
              },
              "BUF7I": {
                "bit": 7,
                "description": "Buffer MB7 Interrupt Or \"Rx FIFO Overflow\""
              },
              "BUF31TO8I": {
                "bit": 8,
                "description": "Buffer MBi Interrupt",
                "width": 24
              }
            },
            "CTRL2": {
              "EACEN": {
                "bit": 16,
                "description": "Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes"
              },
              "RRS": {
                "bit": 17,
                "description": "Remote Request Storing"
              },
              "MRP": {
                "bit": 18,
                "description": "Mailboxes Reception Priority"
              },
              "TASD": {
                "bit": 19,
                "description": "Tx Arbitration Start Delay",
                "width": 5
              },
              "RFFN": {
                "bit": 24,
                "description": "Number Of Rx FIFO Filters",
                "width": 4
              },
              "BOFFDONEMSK": {
                "bit": 30,
                "description": "Bus Off Done Interrupt Mask"
              }
            },
            "ESR2": {
              "IMB": {
                "bit": 13,
                "description": "Inactive Mailbox"
              },
              "VPS": {
                "bit": 14,
                "description": "Valid Priority Status"
              },
              "LPTM": {
                "bit": 16,
                "description": "Lowest Priority Tx Mailbox",
                "width": 7
              }
            },
            "CRCR": {
              "TXCRC": {
                "bit": 0,
                "description": "Transmitted CRC value",
                "width": 15
              },
              "MBCRC": {
                "bit": 16,
                "description": "CRC Mailbox",
                "width": 7
              }
            },
            "RXFGMASK": {
              "FGM": {
                "bit": 0,
                "description": "Rx FIFO Global Mask Bits",
                "width": 32
              }
            },
            "RXFIR": {
              "IDHIT": {
                "bit": 0,
                "description": "Identifier Acceptance Filter Hit Indicator",
                "width": 9
              }
            },
            "CBT": {
              "EPSEG2": {
                "bit": 0,
                "description": "Extended Phase Segment 2",
                "width": 5
              },
              "EPSEG1": {
                "bit": 5,
                "description": "Extended Phase Segment 1",
                "width": 5
              },
              "EPROPSEG": {
                "bit": 10,
                "description": "Extended Propagation Segment",
                "width": 6
              },
              "ERJW": {
                "bit": 16,
                "description": "Extended Resync Jump Width",
                "width": 4
              },
              "EPRESDIV": {
                "bit": 21,
                "description": "Extended Prescaler Division Factor",
                "width": 10
              },
              "BTF": {
                "bit": 31,
                "description": "Bit Timing Format Enable"
              }
            },
            "CS0": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID0": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD00": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD10": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS1": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID1": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD01": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD11": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS2": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID2": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD02": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD12": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS3": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID3": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD03": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD13": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS4": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID4": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD04": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD14": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS5": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID5": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD05": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD15": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS6": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID6": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD06": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD16": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS7": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID7": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD07": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD17": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS8": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID8": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD08": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD18": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS9": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID9": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD09": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD19": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS10": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID10": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD010": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD110": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS11": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID11": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD011": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD111": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS12": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID12": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD012": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD112": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS13": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID13": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD013": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD113": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS14": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID14": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD014": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD114": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "CS15": {
              "TIME_STAMP": {
                "bit": 0,
                "description": "Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus.",
                "width": 16
              },
              "DLC": {
                "bit": 16,
                "description": "Length of the data to be stored/transmitted.",
                "width": 4
              },
              "RTR": {
                "bit": 20,
                "description": "Remote Transmission Request. One/zero for remote/data frame."
              },
              "IDE": {
                "bit": 21,
                "description": "ID Extended. One/zero for extended/standard format frame."
              },
              "SRR": {
                "bit": 22,
                "description": "Substitute Remote Request. Contains a fixed recessive bit."
              },
              "CODE": {
                "bit": 24,
                "description": "Reserved",
                "width": 4
              }
            },
            "ID15": {
              "EXT": {
                "bit": 0,
                "description": "Contains extended (LOW word) identifier of message buffer.",
                "width": 18
              },
              "STD": {
                "bit": 18,
                "description": "Contains standard/extended (HIGH word) identifier of message buffer.",
                "width": 11
              },
              "PRIO": {
                "bit": 29,
                "description": "Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR and it only makes sense for Tx buffers. These bits are not transmitted. They are appended to the regular ID to define the transmission priority.",
                "width": 3
              }
            },
            "WORD015": {
              "DATA_BYTE_3": {
                "bit": 0,
                "description": "Data byte 3 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_2": {
                "bit": 8,
                "description": "Data byte 2 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_1": {
                "bit": 16,
                "description": "Data byte 1 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_0": {
                "bit": 24,
                "description": "Data byte 0 of Rx/Tx frame.",
                "width": 8
              }
            },
            "WORD115": {
              "DATA_BYTE_7": {
                "bit": 0,
                "description": "Data byte 7 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_6": {
                "bit": 8,
                "description": "Data byte 6 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_5": {
                "bit": 16,
                "description": "Data byte 5 of Rx/Tx frame.",
                "width": 8
              },
              "DATA_BYTE_4": {
                "bit": 24,
                "description": "Data byte 4 of Rx/Tx frame.",
                "width": 8
              }
            },
            "RXIMR%s": {
              "MI": {
                "bit": 0,
                "description": "Individual Mask Bits",
                "width": 32
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x40029000",
              "irq": 23
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "RNGA Control Register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "RNGA Status Register"
            },
            "ER": {
              "offset": "0x08",
              "size": 32,
              "description": "RNGA Entropy Register"
            },
            "OR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RNGA Output Register"
            }
          },
          "bits": {
            "CR": {
              "GO": {
                "bit": 0,
                "description": "Go"
              },
              "HA": {
                "bit": 1,
                "description": "High Assurance"
              },
              "INTM": {
                "bit": 2,
                "description": "Interrupt Mask"
              },
              "CLRI": {
                "bit": 3,
                "description": "Clear Interrupt"
              },
              "SLP": {
                "bit": 4,
                "description": "Sleep"
              }
            },
            "SR": {
              "SECV": {
                "bit": 0,
                "description": "Security Violation"
              },
              "LRS": {
                "bit": 1,
                "description": "Last Read Status"
              },
              "ORU": {
                "bit": 2,
                "description": "Output Register Underflow"
              },
              "ERRI": {
                "bit": 3,
                "description": "Error Interrupt"
              },
              "SLP": {
                "bit": 4,
                "description": "Sleep"
              },
              "OREG_LVL": {
                "bit": 8,
                "description": "Output Register Level",
                "width": 8
              },
              "OREG_SIZE": {
                "bit": 16,
                "description": "Output Register Size",
                "width": 8
              }
            },
            "ER": {
              "EXT_ENT": {
                "bit": 0,
                "description": "External Entropy",
                "width": 32
              }
            },
            "OR": {
              "RANDOUT": {
                "bit": 0,
                "description": "Random Output",
                "width": 32
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "LPUART0",
              "base": "0x4002A000",
              "irq": 30
            },
            {
              "name": "UART0",
              "base": "0x4006A000",
              "irq": 31
            },
            {
              "name": "UART1",
              "base": "0x4006B000",
              "irq": 33
            },
            {
              "name": "UART2",
              "base": "0x4006C000",
              "irq": 35
            }
          ],
          "registers": {
            "BAUD": {
              "offset": "0x00",
              "size": 32,
              "description": "LPUART Baud Rate Register"
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "LPUART Status Register"
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "LPUART Control Register"
            },
            "DATA": {
              "offset": "0x0C",
              "size": 32,
              "description": "LPUART Data Register"
            },
            "MATCH": {
              "offset": "0x10",
              "size": 32,
              "description": "LPUART Match Address Register"
            },
            "MODIR": {
              "offset": "0x14",
              "size": 32,
              "description": "LPUART Modem IrDA Register"
            }
          },
          "bits": {
            "BAUD": {
              "SBR": {
                "bit": 0,
                "description": "Baud Rate Modulo Divisor.",
                "width": 13
              },
              "SBNS": {
                "bit": 13,
                "description": "Stop Bit Number Select"
              },
              "RXEDGIE": {
                "bit": 14,
                "description": "RX Input Active Edge Interrupt Enable"
              },
              "LBKDIE": {
                "bit": 15,
                "description": "LIN Break Detect Interrupt Enable"
              },
              "RESYNCDIS": {
                "bit": 16,
                "description": "Resynchronization Disable"
              },
              "BOTHEDGE": {
                "bit": 17,
                "description": "Both Edge Sampling"
              },
              "MATCFG": {
                "bit": 18,
                "description": "Match Configuration",
                "width": 2
              },
              "RDMAE": {
                "bit": 21,
                "description": "Receiver Full DMA Enable"
              },
              "TDMAE": {
                "bit": 23,
                "description": "Transmitter DMA Enable"
              },
              "OSR": {
                "bit": 24,
                "description": "Oversampling Ratio",
                "width": 5
              },
              "M10": {
                "bit": 29,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 30,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 31,
                "description": "Match Address Mode Enable 1"
              }
            },
            "STAT": {
              "MA2F": {
                "bit": 14,
                "description": "Match 2 Flag"
              },
              "MA1F": {
                "bit": 15,
                "description": "Match 1 Flag"
              },
              "PF": {
                "bit": 16,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 17,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 18,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 19,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 20,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 21,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 22,
                "description": "Transmission Complete Flag"
              },
              "TDRE": {
                "bit": 23,
                "description": "Transmit Data Register Empty Flag"
              },
              "RAF": {
                "bit": 24,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 25,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 26,
                "description": "Break Character Generation Length"
              },
              "RWUID": {
                "bit": 27,
                "description": "Receive Wake Up Idle Detect"
              },
              "RXINV": {
                "bit": 28,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 29,
                "description": "MSB First"
              },
              "RXEDGIF": {
                "bit": 30,
                "description": "LPUART_RX Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 31,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "CTRL": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-Bit or 8-Bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "DOZEEN": {
                "bit": 6,
                "description": "Doze Enable"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              },
              "IDLECFG": {
                "bit": 8,
                "description": "Idle Configuration",
                "width": 3
              },
              "MA2IE": {
                "bit": 14,
                "description": "Match 2 Interrupt Enable"
              },
              "MA1IE": {
                "bit": 15,
                "description": "Match 1 Interrupt Enable"
              },
              "SBK": {
                "bit": 16,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 17,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 18,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 19,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 20,
                "description": "Idle Line Interrupt Enable"
              },
              "RIE": {
                "bit": 21,
                "description": "Receiver Interrupt Enable"
              },
              "TCIE": {
                "bit": 22,
                "description": "Transmission Complete Interrupt Enable for"
              },
              "TIE": {
                "bit": 23,
                "description": "Transmit Interrupt Enable"
              },
              "PEIE": {
                "bit": 24,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 25,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 26,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 27,
                "description": "Overrun Interrupt Enable"
              },
              "TXINV": {
                "bit": 28,
                "description": "Transmit Data Inversion"
              },
              "TXDIR": {
                "bit": 29,
                "description": "LPUART_TX Pin Direction in Single-Wire Mode"
              },
              "R9T8": {
                "bit": 30,
                "description": "Receive Bit 9 / Transmit Bit 8"
              },
              "R8T9": {
                "bit": 31,
                "description": "Receive Bit 8 / Transmit Bit 9"
              }
            },
            "DATA": {
              "R0T0": {
                "bit": 0,
                "description": "Read receive data buffer 0 or write transmit data buffer 0."
              },
              "R1T1": {
                "bit": 1,
                "description": "Read receive data buffer 1 or write transmit data buffer 1."
              },
              "R2T2": {
                "bit": 2,
                "description": "Read receive data buffer 2 or write transmit data buffer 2."
              },
              "R3T3": {
                "bit": 3,
                "description": "Read receive data buffer 3 or write transmit data buffer 3."
              },
              "R4T4": {
                "bit": 4,
                "description": "Read receive data buffer 4 or write transmit data buffer 4."
              },
              "R5T5": {
                "bit": 5,
                "description": "Read receive data buffer 5 or write transmit data buffer 5."
              },
              "R6T6": {
                "bit": 6,
                "description": "Read receive data buffer 6 or write transmit data buffer 6."
              },
              "R7T7": {
                "bit": 7,
                "description": "Read receive data buffer 7 or write transmit data buffer 7."
              },
              "R8T8": {
                "bit": 8,
                "description": "Read receive data buffer 8 or write transmit data buffer 8."
              },
              "R9T9": {
                "bit": 9,
                "description": "Read receive data buffer 9 or write transmit data buffer 9."
              },
              "IDLINE": {
                "bit": 11,
                "description": "Idle Line"
              },
              "RXEMPT": {
                "bit": 12,
                "description": "Receive Buffer Empty"
              },
              "FRETSC": {
                "bit": 13,
                "description": "Frame Error / Transmit Special Character"
              },
              "PARITYE": {
                "bit": 14,
                "description": "The current received dataword contained in DATA[R9:R0] was received with a parity error."
              },
              "NOISY": {
                "bit": 15,
                "description": "The current received dataword contained in DATA[R9:R0] was received with noise."
              }
            },
            "MATCH": {
              "MA1": {
                "bit": 0,
                "description": "Match Address 1",
                "width": 10
              },
              "MA2": {
                "bit": 16,
                "description": "Match Address 2",
                "width": 10
              }
            },
            "MODIR": {
              "TXCTSE": {
                "bit": 0,
                "description": "Transmitter clear-to-send enable"
              },
              "TXRTSE": {
                "bit": 1,
                "description": "Transmitter request-to-send enable"
              },
              "TXRTSPOL": {
                "bit": 2,
                "description": "Transmitter request-to-send polarity"
              },
              "RXRTSE": {
                "bit": 3,
                "description": "Receiver request-to-send enable"
              },
              "TXCTSC": {
                "bit": 4,
                "description": "Transmit CTS Configuration"
              },
              "TXCTSSRC": {
                "bit": 5,
                "description": "Transmit CTS Source"
              },
              "TNP": {
                "bit": 16,
                "description": "Transmitter narrow pulse",
                "width": 2
              },
              "IREN": {
                "bit": 18,
                "description": "Infrared enable"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x4002C000",
              "irq": 26
            },
            {
              "name": "SPI1",
              "base": "0x4002D000",
              "irq": 27
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Configuration Register"
            },
            "TCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Transfer Count Register"
            },
            "CTAR%s": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock and Transfer Attributes Register (In Master Mode)"
            },
            "CTAR_SLAVE": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock and Transfer Attributes Register (In Slave Mode)"
            },
            "SR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Status Register"
            },
            "RSER": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA/Interrupt Request Select and Enable Register"
            },
            "PUSHR": {
              "offset": "0x34",
              "size": 32,
              "description": "PUSH TX FIFO Register In Master Mode"
            },
            "PUSHR_SLAVE": {
              "offset": "0x34",
              "size": 32,
              "description": "PUSH TX FIFO Register In Slave Mode"
            },
            "POPR": {
              "offset": "0x38",
              "size": 32,
              "description": "POP RX FIFO Register"
            },
            "TXFR%s": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transmit FIFO Registers"
            },
            "RXFR%s": {
              "offset": "0x7C",
              "size": 32,
              "description": "Receive FIFO Registers"
            }
          },
          "bits": {
            "MCR": {
              "HALT": {
                "bit": 0,
                "description": "Halt"
              },
              "SMPL_PT": {
                "bit": 8,
                "description": "Sample Point",
                "width": 2
              },
              "CLR_RXF": {
                "bit": 10,
                "description": "CLR_RXF"
              },
              "CLR_TXF": {
                "bit": 11,
                "description": "Clear TX FIFO"
              },
              "DIS_RXF": {
                "bit": 12,
                "description": "Disable Receive FIFO"
              },
              "DIS_TXF": {
                "bit": 13,
                "description": "Disable Transmit FIFO"
              },
              "MDIS": {
                "bit": 14,
                "description": "Module Disable"
              },
              "DOZE": {
                "bit": 15,
                "description": "Doze Enable"
              },
              "PCSIS": {
                "bit": 16,
                "description": "Peripheral Chip Select x Inactive State",
                "width": 6
              },
              "ROOE": {
                "bit": 24,
                "description": "Receive FIFO Overflow Overwrite Enable"
              },
              "PCSSE": {
                "bit": 25,
                "description": "Peripheral Chip Select Strobe Enable"
              },
              "MTFE": {
                "bit": 26,
                "description": "Modified Transfer Format Enable"
              },
              "FRZ": {
                "bit": 27,
                "description": "Freeze"
              },
              "DCONF": {
                "bit": 28,
                "description": "SPI Configuration.",
                "width": 2
              },
              "CONT_SCKE": {
                "bit": 30,
                "description": "Continuous SCK Enable"
              },
              "MSTR": {
                "bit": 31,
                "description": "Master/Slave Mode Select"
              }
            },
            "TCR": {
              "SPI_TCNT": {
                "bit": 16,
                "description": "SPI Transfer Counter",
                "width": 16
              }
            },
            "CTAR%s": {
              "BR": {
                "bit": 0,
                "description": "Baud Rate Scaler",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Delay After Transfer Scaler",
                "width": 4
              },
              "ASC": {
                "bit": 8,
                "description": "After SCK Delay Scaler",
                "width": 4
              },
              "CSSCK": {
                "bit": 12,
                "description": "PCS to SCK Delay Scaler",
                "width": 4
              },
              "PBR": {
                "bit": 16,
                "description": "Baud Rate Prescaler",
                "width": 2
              },
              "PDT": {
                "bit": 18,
                "description": "Delay after Transfer Prescaler",
                "width": 2
              },
              "PASC": {
                "bit": 20,
                "description": "After SCK Delay Prescaler",
                "width": 2
              },
              "PCSSCK": {
                "bit": 22,
                "description": "PCS to SCK Delay Prescaler",
                "width": 2
              },
              "LSBFE": {
                "bit": 24,
                "description": "LSB First"
              },
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 4
              },
              "DBR": {
                "bit": 31,
                "description": "Double Baud Rate"
              }
            },
            "CTAR_SLAVE": {
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 4
              }
            },
            "SR": {
              "POPNXTPTR": {
                "bit": 0,
                "description": "Pop Next Pointer",
                "width": 4
              },
              "RXCTR": {
                "bit": 4,
                "description": "RX FIFO Counter",
                "width": 4
              },
              "TXNXTPTR": {
                "bit": 8,
                "description": "Transmit Next Pointer",
                "width": 4
              },
              "TXCTR": {
                "bit": 12,
                "description": "TX FIFO Counter",
                "width": 4
              },
              "RFDF": {
                "bit": 17,
                "description": "Receive FIFO Drain Flag"
              },
              "RFOF": {
                "bit": 19,
                "description": "Receive FIFO Overflow Flag"
              },
              "TFFF": {
                "bit": 25,
                "description": "Transmit FIFO Fill Flag"
              },
              "TFUF": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Flag"
              },
              "EOQF": {
                "bit": 28,
                "description": "End of Queue Flag"
              },
              "TXRXS": {
                "bit": 30,
                "description": "TX and RX Status"
              },
              "TCF": {
                "bit": 31,
                "description": "Transfer Complete Flag"
              }
            },
            "RSER": {
              "RFDF_DIRS": {
                "bit": 16,
                "description": "Receive FIFO Drain DMA or Interrupt Request Select"
              },
              "RFDF_RE": {
                "bit": 17,
                "description": "Receive FIFO Drain Request Enable"
              },
              "RFOF_RE": {
                "bit": 19,
                "description": "Receive FIFO Overflow Request Enable"
              },
              "TFFF_DIRS": {
                "bit": 24,
                "description": "Transmit FIFO Fill DMA or Interrupt Request Select"
              },
              "TFFF_RE": {
                "bit": 25,
                "description": "Transmit FIFO Fill Request Enable"
              },
              "TFUF_RE": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Request Enable"
              },
              "EOQF_RE": {
                "bit": 28,
                "description": "Finished Request Enable"
              },
              "TCF_RE": {
                "bit": 31,
                "description": "Transmission Complete Request Enable"
              }
            },
            "PUSHR": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "PCS": {
                "bit": 16,
                "description": "Select which PCS signals are to be asserted for the transfer",
                "width": 6
              },
              "CTCNT": {
                "bit": 26,
                "description": "Clear Transfer Counter"
              },
              "EOQ": {
                "bit": 27,
                "description": "End Of Queue"
              },
              "CTAS": {
                "bit": 28,
                "description": "Clock and Transfer Attributes Select",
                "width": 3
              },
              "CONT": {
                "bit": 31,
                "description": "Continuous Peripheral Chip Select Enable"
              }
            },
            "PUSHR_SLAVE": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              }
            },
            "POPR": {
              "RXDATA": {
                "bit": 0,
                "description": "Received Data",
                "width": 32
              }
            },
            "TXFR%s": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "TXCMD_TXDATA": {
                "bit": 16,
                "description": "Transmit Command or Transmit Data",
                "width": 16
              }
            },
            "RXFR%s": {
              "RXDATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 32
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S0",
              "base": "0x4002F000",
              "irq": 28
            },
            {
              "name": "I2S1",
              "base": "0x40030000",
              "irq": 88
            }
          ],
          "registers": {
            "TCSR": {
              "offset": "0x00",
              "size": 32,
              "description": "SAI Transmit Control Register"
            },
            "TCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "SAI Transmit Configuration 1 Register"
            },
            "TCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "SAI Transmit Configuration 2 Register"
            },
            "TCR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "SAI Transmit Configuration 3 Register"
            },
            "TCR4": {
              "offset": "0x10",
              "size": 32,
              "description": "SAI Transmit Configuration 4 Register"
            },
            "TCR5": {
              "offset": "0x14",
              "size": 32,
              "description": "SAI Transmit Configuration 5 Register"
            },
            "TDR": {
              "offset": "0x20",
              "size": 32,
              "description": "SAI Transmit Data Register"
            },
            "TFR": {
              "offset": "0x40",
              "size": 32,
              "description": "SAI Transmit FIFO Register"
            },
            "TMR": {
              "offset": "0x60",
              "size": 32,
              "description": "SAI Transmit Mask Register"
            },
            "RCSR": {
              "offset": "0x80",
              "size": 32,
              "description": "SAI Receive Control Register"
            },
            "RCR1": {
              "offset": "0x84",
              "size": 32,
              "description": "SAI Receive Configuration 1 Register"
            },
            "RCR2": {
              "offset": "0x88",
              "size": 32,
              "description": "SAI Receive Configuration 2 Register"
            },
            "RCR3": {
              "offset": "0x8C",
              "size": 32,
              "description": "SAI Receive Configuration 3 Register"
            },
            "RCR4": {
              "offset": "0x90",
              "size": 32,
              "description": "SAI Receive Configuration 4 Register"
            },
            "RCR5": {
              "offset": "0x94",
              "size": 32,
              "description": "SAI Receive Configuration 5 Register"
            },
            "RDR": {
              "offset": "0xA0",
              "size": 32,
              "description": "SAI Receive Data Register"
            },
            "RFR": {
              "offset": "0xC0",
              "size": 32,
              "description": "SAI Receive FIFO Register"
            },
            "RMR": {
              "offset": "0xE0",
              "size": 32,
              "description": "SAI Receive Mask Register"
            },
            "MCR": {
              "offset": "0x100",
              "size": 32,
              "description": "SAI MCLK Control Register"
            },
            "MDR": {
              "offset": "0x104",
              "size": 32,
              "description": "SAI MCLK Divide Register"
            }
          },
          "bits": {
            "TCSR": {
              "FRDE": {
                "bit": 0,
                "description": "FIFO Request DMA Enable"
              },
              "FWDE": {
                "bit": 1,
                "description": "FIFO Warning DMA Enable"
              },
              "FRIE": {
                "bit": 8,
                "description": "FIFO Request Interrupt Enable"
              },
              "FWIE": {
                "bit": 9,
                "description": "FIFO Warning Interrupt Enable"
              },
              "FEIE": {
                "bit": 10,
                "description": "FIFO Error Interrupt Enable"
              },
              "SEIE": {
                "bit": 11,
                "description": "Sync Error Interrupt Enable"
              },
              "WSIE": {
                "bit": 12,
                "description": "Word Start Interrupt Enable"
              },
              "FRF": {
                "bit": 16,
                "description": "FIFO Request Flag"
              },
              "FWF": {
                "bit": 17,
                "description": "FIFO Warning Flag"
              },
              "FEF": {
                "bit": 18,
                "description": "FIFO Error Flag"
              },
              "SEF": {
                "bit": 19,
                "description": "Sync Error Flag"
              },
              "WSF": {
                "bit": 20,
                "description": "Word Start Flag"
              },
              "SR": {
                "bit": 24,
                "description": "Software Reset"
              },
              "FR": {
                "bit": 25,
                "description": "FIFO Reset"
              },
              "BCE": {
                "bit": 28,
                "description": "Bit Clock Enable"
              },
              "DBGE": {
                "bit": 29,
                "description": "Debug Enable"
              },
              "STOPE": {
                "bit": 30,
                "description": "Stop Enable"
              },
              "TE": {
                "bit": 31,
                "description": "Transmitter Enable"
              }
            },
            "TCR1": {
              "TFW": {
                "bit": 0,
                "description": "Transmit FIFO Watermark",
                "width": 3
              }
            },
            "TCR2": {
              "DIV": {
                "bit": 0,
                "description": "Bit Clock Divide",
                "width": 8
              },
              "BCD": {
                "bit": 24,
                "description": "Bit Clock Direction"
              },
              "BCP": {
                "bit": 25,
                "description": "Bit Clock Polarity"
              },
              "MSEL": {
                "bit": 26,
                "description": "MCLK Select",
                "width": 2
              },
              "BCI": {
                "bit": 28,
                "description": "Bit Clock Input"
              },
              "BCS": {
                "bit": 29,
                "description": "Bit Clock Swap"
              },
              "SYNC": {
                "bit": 30,
                "description": "Synchronous Mode",
                "width": 2
              }
            },
            "TCR3": {
              "WDFL": {
                "bit": 0,
                "description": "Word Flag Configuration",
                "width": 4
              },
              "TCE": {
                "bit": 16,
                "description": "Transmit Channel Enable"
              }
            },
            "TCR4": {
              "FSD": {
                "bit": 0,
                "description": "Frame Sync Direction"
              },
              "FSP": {
                "bit": 1,
                "description": "Frame Sync Polarity"
              },
              "ONDEM": {
                "bit": 2,
                "description": "On Demand Mode"
              },
              "FSE": {
                "bit": 3,
                "description": "Frame Sync Early"
              },
              "MF": {
                "bit": 4,
                "description": "MSB First"
              },
              "SYWD": {
                "bit": 8,
                "description": "Sync Width",
                "width": 5
              },
              "FRSZ": {
                "bit": 16,
                "description": "Frame size",
                "width": 4
              },
              "FPACK": {
                "bit": 24,
                "description": "FIFO Packing Mode",
                "width": 2
              },
              "FCONT": {
                "bit": 28,
                "description": "FIFO Continue on Error"
              }
            },
            "TCR5": {
              "FBT": {
                "bit": 8,
                "description": "First Bit Shifted",
                "width": 5
              },
              "W0W": {
                "bit": 16,
                "description": "Word 0 Width",
                "width": 5
              },
              "WNW": {
                "bit": 24,
                "description": "Word N Width",
                "width": 5
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "Transmit Data Register",
                "width": 32
              }
            },
            "TFR": {
              "RFP": {
                "bit": 0,
                "description": "Read FIFO Pointer",
                "width": 4
              },
              "WFP": {
                "bit": 16,
                "description": "Write FIFO Pointer",
                "width": 4
              }
            },
            "TMR": {
              "TWM": {
                "bit": 0,
                "description": "Transmit Word Mask",
                "width": 16
              }
            },
            "RCSR": {
              "FRDE": {
                "bit": 0,
                "description": "FIFO Request DMA Enable"
              },
              "FWDE": {
                "bit": 1,
                "description": "FIFO Warning DMA Enable"
              },
              "FRIE": {
                "bit": 8,
                "description": "FIFO Request Interrupt Enable"
              },
              "FWIE": {
                "bit": 9,
                "description": "FIFO Warning Interrupt Enable"
              },
              "FEIE": {
                "bit": 10,
                "description": "FIFO Error Interrupt Enable"
              },
              "SEIE": {
                "bit": 11,
                "description": "Sync Error Interrupt Enable"
              },
              "WSIE": {
                "bit": 12,
                "description": "Word Start Interrupt Enable"
              },
              "FRF": {
                "bit": 16,
                "description": "FIFO Request Flag"
              },
              "FWF": {
                "bit": 17,
                "description": "FIFO Warning Flag"
              },
              "FEF": {
                "bit": 18,
                "description": "FIFO Error Flag"
              },
              "SEF": {
                "bit": 19,
                "description": "Sync Error Flag"
              },
              "WSF": {
                "bit": 20,
                "description": "Word Start Flag"
              },
              "SR": {
                "bit": 24,
                "description": "Software Reset"
              },
              "FR": {
                "bit": 25,
                "description": "FIFO Reset"
              },
              "BCE": {
                "bit": 28,
                "description": "Bit Clock Enable"
              },
              "DBGE": {
                "bit": 29,
                "description": "Debug Enable"
              },
              "STOPE": {
                "bit": 30,
                "description": "Stop Enable"
              },
              "RE": {
                "bit": 31,
                "description": "Receiver Enable"
              }
            },
            "RCR1": {
              "RFW": {
                "bit": 0,
                "description": "Receive FIFO Watermark",
                "width": 3
              }
            },
            "RCR2": {
              "DIV": {
                "bit": 0,
                "description": "Bit Clock Divide",
                "width": 8
              },
              "BCD": {
                "bit": 24,
                "description": "Bit Clock Direction"
              },
              "BCP": {
                "bit": 25,
                "description": "Bit Clock Polarity"
              },
              "MSEL": {
                "bit": 26,
                "description": "MCLK Select",
                "width": 2
              },
              "BCI": {
                "bit": 28,
                "description": "Bit Clock Input"
              },
              "BCS": {
                "bit": 29,
                "description": "Bit Clock Swap"
              },
              "SYNC": {
                "bit": 30,
                "description": "Synchronous Mode",
                "width": 2
              }
            },
            "RCR3": {
              "WDFL": {
                "bit": 0,
                "description": "Word Flag Configuration",
                "width": 4
              },
              "RCE": {
                "bit": 16,
                "description": "Receive Channel Enable"
              }
            },
            "RCR4": {
              "FSD": {
                "bit": 0,
                "description": "Frame Sync Direction"
              },
              "FSP": {
                "bit": 1,
                "description": "Frame Sync Polarity"
              },
              "ONDEM": {
                "bit": 2,
                "description": "On Demand Mode"
              },
              "FSE": {
                "bit": 3,
                "description": "Frame Sync Early"
              },
              "MF": {
                "bit": 4,
                "description": "MSB First"
              },
              "SYWD": {
                "bit": 8,
                "description": "Sync Width",
                "width": 5
              },
              "FRSZ": {
                "bit": 16,
                "description": "Frame Size",
                "width": 4
              },
              "FPACK": {
                "bit": 24,
                "description": "FIFO Packing Mode",
                "width": 2
              },
              "FCONT": {
                "bit": 28,
                "description": "FIFO Continue on Error"
              }
            },
            "RCR5": {
              "FBT": {
                "bit": 8,
                "description": "First Bit Shifted",
                "width": 5
              },
              "W0W": {
                "bit": 16,
                "description": "Word 0 Width",
                "width": 5
              },
              "WNW": {
                "bit": 24,
                "description": "Word N Width",
                "width": 5
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "Receive Data Register",
                "width": 32
              }
            },
            "RFR": {
              "RFP": {
                "bit": 0,
                "description": "Read FIFO Pointer",
                "width": 4
              },
              "WFP": {
                "bit": 16,
                "description": "Write FIFO Pointer",
                "width": 4
              }
            },
            "RMR": {
              "RWM": {
                "bit": 0,
                "description": "Receive Word Mask",
                "width": 16
              }
            },
            "MCR": {
              "MICS": {
                "bit": 24,
                "description": "MCLK Input Clock Select",
                "width": 2
              },
              "MOE": {
                "bit": 30,
                "description": "MCLK Output Enable"
              },
              "DUF": {
                "bit": 31,
                "description": "Divider Update Flag"
              }
            },
            "MDR": {
              "DIVIDE": {
                "bit": 0,
                "description": "MCLK Divide",
                "width": 12
              },
              "FRACT": {
                "bit": 12,
                "description": "MCLK Fraction",
                "width": 8
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40032000"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC Data register"
            },
            "DATAL": {
              "offset": "0x00",
              "size": 16,
              "description": "CRC_DATAL register."
            },
            "DATALL": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC_DATALL register."
            },
            "DATALU": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC_DATALU register."
            },
            "DATAH": {
              "offset": "0x02",
              "size": 16,
              "description": "CRC_DATAH register."
            },
            "DATAHL": {
              "offset": "0x02",
              "size": 8,
              "description": "CRC_DATAHL register."
            },
            "DATAHU": {
              "offset": "0x03",
              "size": 8,
              "description": "CRC_DATAHU register."
            },
            "GPOLY": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Polynomial register"
            },
            "GPOLYL": {
              "offset": "0x04",
              "size": 16,
              "description": "CRC_GPOLYL register."
            },
            "GPOLYLL": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC_GPOLYLL register."
            },
            "GPOLYLU": {
              "offset": "0x05",
              "size": 8,
              "description": "CRC_GPOLYLU register."
            },
            "GPOLYH": {
              "offset": "0x06",
              "size": 16,
              "description": "CRC_GPOLYH register."
            },
            "GPOLYHL": {
              "offset": "0x06",
              "size": 8,
              "description": "CRC_GPOLYHL register."
            },
            "GPOLYHU": {
              "offset": "0x07",
              "size": 8,
              "description": "CRC_GPOLYHU register."
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Control register"
            },
            "CTRLHU": {
              "offset": "0x0B",
              "size": 8,
              "description": "CRC_CTRLHU register."
            }
          },
          "bits": {
            "DATA": {
              "LL": {
                "bit": 0,
                "description": "CRC Low Lower Byte",
                "width": 8
              },
              "LU": {
                "bit": 8,
                "description": "CRC Low Upper Byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "CRC High Lower Byte",
                "width": 8
              },
              "HU": {
                "bit": 24,
                "description": "CRC High Upper Byte",
                "width": 8
              }
            },
            "DATAL": {
              "DATAL": {
                "bit": 0,
                "description": "DATAL stores the lower 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATALL": {
              "DATALL": {
                "bit": 0,
                "description": "CRCLL stores the first 8 bits of the 32 bit DATA",
                "width": 8
              }
            },
            "DATALU": {
              "DATALU": {
                "bit": 0,
                "description": "DATALL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAH": {
              "DATAH": {
                "bit": 0,
                "description": "DATAH stores the high 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATAHL": {
              "DATAHL": {
                "bit": 0,
                "description": "DATAHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAHU": {
              "DATAHU": {
                "bit": 0,
                "description": "DATAHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLY": {
              "LOW": {
                "bit": 0,
                "description": "Low Polynominal Half-word",
                "width": 16
              },
              "HIGH": {
                "bit": 16,
                "description": "High Polynominal Half-word",
                "width": 16
              }
            },
            "GPOLYL": {
              "GPOLYL": {
                "bit": 0,
                "description": "POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYLL": {
              "GPOLYLL": {
                "bit": 0,
                "description": "POLYLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYLU": {
              "GPOLYLU": {
                "bit": 0,
                "description": "POLYLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYH": {
              "GPOLYH": {
                "bit": 0,
                "description": "POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYHL": {
              "GPOLYHL": {
                "bit": 0,
                "description": "POLYHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYHU": {
              "GPOLYHU": {
                "bit": 0,
                "description": "POLYHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CTRL": {
              "TCRC": {
                "bit": 24,
                "description": "Width of CRC protocol."
              },
              "WAS": {
                "bit": 25,
                "description": "Write CRC Data Register As Seed"
              },
              "FXOR": {
                "bit": 26,
                "description": "Complement Read Of CRC Data Register"
              },
              "TOTR": {
                "bit": 28,
                "description": "Type Of Transpose For Read",
                "width": 2
              },
              "TOT": {
                "bit": 30,
                "description": "Type Of Transpose For Writes",
                "width": 2
              }
            },
            "CTRLHU": {
              "TCRC": {
                "bit": 0,
                "description": "no description available"
              },
              "WAS": {
                "bit": 1,
                "description": "no description available"
              },
              "FXOR": {
                "bit": 2,
                "description": "no description available"
              },
              "TOTR": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "TOT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "PDB0": {
          "instances": [
            {
              "name": "PDB0",
              "base": "0x40036000",
              "irq": 52
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay register"
            },
            "CHC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control register 1"
            },
            "CHS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status register"
            },
            "CHDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 register"
            },
            "CHDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 register"
            },
            "DACINTC": {
              "offset": "0x150",
              "size": 32,
              "description": "DAC Interval Trigger n Control register"
            },
            "DACINT": {
              "offset": "0x154",
              "size": 32,
              "description": "DAC Interval n register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable register"
            },
            "PODLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable"
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              }
            },
            "CHC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "BB": {
                "bit": 16,
                "description": "PDB Channel Pre-Trigger Back-to-Back Operation Enable",
                "width": 8
              }
            },
            "CHS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CHDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CHDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "DACINTC": {
              "TOE": {
                "bit": 0,
                "description": "DAC Interval Trigger Enable"
              },
              "EXT": {
                "bit": 1,
                "description": "DAC External Trigger Input Enable"
              }
            },
            "DACINT": {
              "INT": {
                "bit": 0,
                "description": "DAC Interval",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              }
            },
            "PODLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "PIT",
              "base": "0x40037000",
              "irq": 48
            },
            {
              "name": "TPM0",
              "base": "0x40038000"
            },
            {
              "name": "TPM1",
              "base": "0x40039000"
            },
            {
              "name": "TPM2",
              "base": "0x4003A000"
            },
            {
              "name": "LPTMR0",
              "base": "0x40040000",
              "irq": 58
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "PIT Module Control Register"
            },
            "LTMR64H": {
              "offset": "0xE0",
              "size": 32,
              "description": "PIT Upper Lifetime Timer Register"
            },
            "LTMR64L": {
              "offset": "0xE4",
              "size": 32,
              "description": "PIT Lower Lifetime Timer Register"
            },
            "LDVAL%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Timer Load Value Register"
            },
            "CVAL%s": {
              "offset": "0x104",
              "size": 32,
              "description": "Current Timer Value Register"
            },
            "TCTRL%s": {
              "offset": "0x108",
              "size": 32,
              "description": "Timer Control Register"
            },
            "TFLG%s": {
              "offset": "0x10C",
              "size": 32,
              "description": "Timer Flag Register"
            }
          },
          "bits": {
            "MCR": {
              "FRZ": {
                "bit": 0,
                "description": "Freeze"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable - (PIT section)"
              }
            },
            "LTMR64H": {
              "LTH": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LTMR64L": {
              "LTL": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LDVAL%s": {
              "TSV": {
                "bit": 0,
                "description": "Timer Start Value",
                "width": 32
              }
            },
            "CVAL%s": {
              "TVL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "TEN": {
                "bit": 0,
                "description": "Timer Enable"
              },
              "TIE": {
                "bit": 1,
                "description": "Timer Interrupt Enable"
              },
              "CHN": {
                "bit": 2,
                "description": "Chain Mode"
              }
            },
            "TFLG%s": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x4003B000",
              "irq": 39
            }
          ],
          "registers": {
            "SC1%s": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Status and Control Registers 1"
            },
            "CFG1": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC Configuration Register 1"
            },
            "CFG2": {
              "offset": "0x0C",
              "size": 32,
              "description": "ADC Configuration Register 2"
            },
            "R%s": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC Data Result Register"
            },
            "CV%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Compare Value Registers"
            },
            "SC2": {
              "offset": "0x20",
              "size": 32,
              "description": "Status and Control Register 2"
            },
            "SC3": {
              "offset": "0x24",
              "size": 32,
              "description": "Status and Control Register 3"
            },
            "OFS": {
              "offset": "0x28",
              "size": 32,
              "description": "ADC Offset Correction Register"
            },
            "PG": {
              "offset": "0x2C",
              "size": 32,
              "description": "ADC Plus-Side Gain Register"
            },
            "MG": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC Minus-Side Gain Register"
            },
            "CLPD": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPS": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP4": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP3": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP2": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP1": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP0": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLMD": {
              "offset": "0x54",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLMS": {
              "offset": "0x58",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM4": {
              "offset": "0x5C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM3": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM2": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM1": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM0": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            }
          },
          "bits": {
            "SC1%s": {
              "ADCH": {
                "bit": 0,
                "description": "Input channel select",
                "width": 5
              },
              "DIFF": {
                "bit": 5,
                "description": "Differential Mode Enable"
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion Complete Flag"
              }
            },
            "CFG1": {
              "ADICLK": {
                "bit": 0,
                "description": "Input Clock Select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion mode selection",
                "width": 2
              },
              "ADLSMP": {
                "bit": 4,
                "description": "Sample Time Configuration"
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock Divide Select",
                "width": 2
              },
              "ADLPC": {
                "bit": 7,
                "description": "Low-Power Configuration"
              }
            },
            "CFG2": {
              "ADLSTS": {
                "bit": 0,
                "description": "Long Sample Time Select",
                "width": 2
              },
              "ADHSC": {
                "bit": 2,
                "description": "High-Speed Configuration"
              },
              "ADACKEN": {
                "bit": 3,
                "description": "Asynchronous Clock Output Enable"
              },
              "MUXSEL": {
                "bit": 4,
                "description": "ADC Mux Select"
              }
            },
            "R%s": {
              "D": {
                "bit": 0,
                "description": "Data result",
                "width": 16
              }
            },
            "CV%s": {
              "CV": {
                "bit": 0,
                "description": "Compare Value.",
                "width": 16
              }
            },
            "SC2": {
              "REFSEL": {
                "bit": 0,
                "description": "Voltage Reference Selection",
                "width": 2
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA Enable"
              },
              "ACREN": {
                "bit": 3,
                "description": "Compare Function Range Enable"
              },
              "ACFGT": {
                "bit": 4,
                "description": "Compare Function Greater Than Enable"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare Function Enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion Trigger Select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion Active"
              }
            },
            "SC3": {
              "AVGS": {
                "bit": 0,
                "description": "Hardware Average Select",
                "width": 2
              },
              "AVGE": {
                "bit": 2,
                "description": "Hardware Average Enable"
              },
              "ADCO": {
                "bit": 3,
                "description": "Continuous Conversion Enable"
              },
              "CALF": {
                "bit": 6,
                "description": "Calibration Failed Flag"
              },
              "CAL": {
                "bit": 7,
                "description": "Calibration"
              }
            },
            "OFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset Error Correction Value",
                "width": 16
              }
            },
            "PG": {
              "PG": {
                "bit": 0,
                "description": "Plus-Side Gain",
                "width": 16
              }
            },
            "MG": {
              "MG": {
                "bit": 0,
                "description": "Minus-Side Gain",
                "width": 16
              }
            },
            "CLPD": {
              "CLPD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLPS": {
              "CLPS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLP4": {
              "CLP4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLP3": {
              "CLP3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLP2": {
              "CLP2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLP1": {
              "CLP1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLP0": {
              "CLP0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMD": {
              "CLMD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMS": {
              "CLMS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLM4": {
              "CLM4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLM3": {
              "CLM3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLM2": {
              "CLM2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLM1": {
              "CLM1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLM0": {
              "CLM0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003D000",
              "irq": 46
            }
          ],
          "registers": {
            "TSR": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Time Seconds Register"
            },
            "TPR": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Time Prescaler Register"
            },
            "TAR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Time Alarm Register"
            },
            "TCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Time Compensation Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Status Register"
            },
            "LR": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Lock Register"
            },
            "IER": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Interrupt Enable Register"
            },
            "WAR": {
              "offset": "0x800",
              "size": 32,
              "description": "RTC Write Access Register"
            },
            "RAR": {
              "offset": "0x804",
              "size": 32,
              "description": "RTC Read Access Register"
            }
          },
          "bits": {
            "TSR": {
              "TSR": {
                "bit": 0,
                "description": "Time Seconds Register",
                "width": 32
              }
            },
            "TPR": {
              "TPR": {
                "bit": 0,
                "description": "Time Prescaler Register",
                "width": 16
              }
            },
            "TAR": {
              "TAR": {
                "bit": 0,
                "description": "Time Alarm Register",
                "width": 32
              }
            },
            "TCR": {
              "TCR": {
                "bit": 0,
                "description": "Time Compensation Register",
                "width": 8
              },
              "CIR": {
                "bit": 8,
                "description": "Compensation Interval Register",
                "width": 8
              },
              "TCV": {
                "bit": 16,
                "description": "Time Compensation Value",
                "width": 8
              },
              "CIC": {
                "bit": 24,
                "description": "Compensation Interval Counter",
                "width": 8
              }
            },
            "CR": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              },
              "WPE": {
                "bit": 1,
                "description": "Wakeup Pin Enable"
              },
              "SUP": {
                "bit": 2,
                "description": "Supervisor Access"
              },
              "UM": {
                "bit": 3,
                "description": "Update Mode"
              },
              "WPS": {
                "bit": 4,
                "description": "Wakeup Pin Select"
              },
              "OSCE": {
                "bit": 8,
                "description": "Oscillator Enable"
              },
              "CLKO": {
                "bit": 9,
                "description": "Clock Output"
              },
              "SC16P": {
                "bit": 10,
                "description": "Oscillator 16pF Load Configure"
              },
              "SC8P": {
                "bit": 11,
                "description": "Oscillator 8pF Load Configure"
              },
              "SC4P": {
                "bit": 12,
                "description": "Oscillator 4pF Load Configure"
              },
              "SC2P": {
                "bit": 13,
                "description": "Oscillator 2pF Load Configure"
              }
            },
            "SR": {
              "TIF": {
                "bit": 0,
                "description": "Time Invalid Flag"
              },
              "TOF": {
                "bit": 1,
                "description": "Time Overflow Flag"
              },
              "TAF": {
                "bit": 2,
                "description": "Time Alarm Flag"
              },
              "TCE": {
                "bit": 4,
                "description": "Time Counter Enable"
              }
            },
            "LR": {
              "TCL": {
                "bit": 3,
                "description": "Time Compensation Lock"
              },
              "CRL": {
                "bit": 4,
                "description": "Control Register Lock"
              },
              "SRL": {
                "bit": 5,
                "description": "Status Register Lock"
              },
              "LRL": {
                "bit": 6,
                "description": "Lock Register Lock"
              }
            },
            "IER": {
              "TIIE": {
                "bit": 0,
                "description": "Time Invalid Interrupt Enable"
              },
              "TOIE": {
                "bit": 1,
                "description": "Time Overflow Interrupt Enable"
              },
              "TAIE": {
                "bit": 2,
                "description": "Time Alarm Interrupt Enable"
              },
              "TSIE": {
                "bit": 4,
                "description": "Time Seconds Interrupt Enable"
              },
              "WPON": {
                "bit": 7,
                "description": "Wakeup Pin On"
              }
            },
            "WAR": {
              "TSRW": {
                "bit": 0,
                "description": "Time Seconds Register Write"
              },
              "TPRW": {
                "bit": 1,
                "description": "Time Prescaler Register Write"
              },
              "TARW": {
                "bit": 2,
                "description": "Time Alarm Register Write"
              },
              "TCRW": {
                "bit": 3,
                "description": "Time Compensation Register Write"
              },
              "CRW": {
                "bit": 4,
                "description": "Control Register Write"
              },
              "SRW": {
                "bit": 5,
                "description": "Status Register Write"
              },
              "LRW": {
                "bit": 6,
                "description": "Lock Register Write"
              },
              "IERW": {
                "bit": 7,
                "description": "Interrupt Enable Register Write"
              }
            },
            "RAR": {
              "TSRR": {
                "bit": 0,
                "description": "Time Seconds Register Read"
              },
              "TPRR": {
                "bit": 1,
                "description": "Time Prescaler Register Read"
              },
              "TARR": {
                "bit": 2,
                "description": "Time Alarm Register Read"
              },
              "TCRR": {
                "bit": 3,
                "description": "Time Compensation Register Read"
              },
              "CRR": {
                "bit": 4,
                "description": "Control Register Read"
              },
              "SRR": {
                "bit": 5,
                "description": "Status Register Read"
              },
              "LRR": {
                "bit": 6,
                "description": "Lock Register Read"
              },
              "IERR": {
                "bit": 7,
                "description": "Interrupt Enable Register Read"
              }
            }
          }
        },
        "RFVBAT": {
          "instances": [
            {
              "name": "RFVBAT",
              "base": "0x4003E000"
            }
          ],
          "registers": {
            "REG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "VBAT register file register"
            }
          },
          "bits": {
            "REG%s": {
              "LL": {
                "bit": 0,
                "description": "Low lower byte",
                "width": 8
              },
              "LH": {
                "bit": 8,
                "description": "Low higher byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "High lower byte",
                "width": 8
              },
              "HH": {
                "bit": 24,
                "description": "High higher byte",
                "width": 8
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC0",
              "base": "0x4003F000",
              "irq": 56
            }
          ],
          "registers": {
            "DAT%sL": {
              "offset": "0x00",
              "size": 8,
              "description": "DAC Data Low Register"
            },
            "DAT%sH": {
              "offset": "0x01",
              "size": 8,
              "description": "DAC Data High Register"
            },
            "SR": {
              "offset": "0x20",
              "size": 8,
              "description": "DAC Status Register"
            },
            "C0": {
              "offset": "0x21",
              "size": 8,
              "description": "DAC Control Register"
            },
            "C1": {
              "offset": "0x22",
              "size": 8,
              "description": "DAC Control Register 1"
            },
            "C2": {
              "offset": "0x23",
              "size": 8,
              "description": "DAC Control Register 2"
            }
          },
          "bits": {
            "DAT%sL": {
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "DAT%sH": {
              "DATA1": {
                "bit": 0,
                "description": "DATA1",
                "width": 4
              }
            },
            "SR": {
              "DACBFRPBF": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Position Flag"
              },
              "DACBFRPTF": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Position Flag"
              },
              "DACBFWMF": {
                "bit": 2,
                "description": "DAC Buffer Watermark Flag"
              }
            },
            "C0": {
              "DACBBIEN": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Flag Interrupt Enable"
              },
              "DACBTIEN": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Flag Interrupt Enable"
              },
              "DACBWIEN": {
                "bit": 2,
                "description": "DAC Buffer Watermark Interrupt Enable"
              },
              "LPEN": {
                "bit": 3,
                "description": "DAC Low Power Control"
              },
              "DACSWTRG": {
                "bit": 4,
                "description": "DAC Software Trigger"
              },
              "DACTRGSEL": {
                "bit": 5,
                "description": "DAC Trigger Select"
              },
              "DACRFS": {
                "bit": 6,
                "description": "DAC Reference Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "C1": {
              "DACBFEN": {
                "bit": 0,
                "description": "DAC Buffer Enable"
              },
              "DACBFMD": {
                "bit": 1,
                "description": "DAC Buffer Work Mode Select",
                "width": 2
              },
              "DACBFWM": {
                "bit": 3,
                "description": "DAC Buffer Watermark Select",
                "width": 2
              },
              "DMAEN": {
                "bit": 7,
                "description": "DMA Enable Select"
              }
            },
            "C2": {
              "DACBFUP": {
                "bit": 0,
                "description": "DAC Buffer Upper Limit",
                "width": 4
              },
              "DACBFRP": {
                "bit": 4,
                "description": "DAC Buffer Read Pointer",
                "width": 4
              }
            }
          }
        },
        "RFSYS": {
          "instances": [
            {
              "name": "RFSYS",
              "base": "0x40041000"
            }
          ],
          "registers": {
            "REG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Register file register"
            }
          },
          "bits": {
            "REG%s": {
              "LL": {
                "bit": 0,
                "description": "Low lower byte",
                "width": 8
              },
              "LH": {
                "bit": 8,
                "description": "Low higher byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "High lower byte",
                "width": 8
              },
              "HH": {
                "bit": 24,
                "description": "High higher byte",
                "width": 8
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40047000"
            }
          ],
          "registers": {
            "SOPT1": {
              "offset": "0x00",
              "size": 32,
              "description": "System Options Register 1"
            },
            "SOPT2": {
              "offset": "0x1004",
              "size": 32,
              "description": "System Options Register 2"
            },
            "SOPT5": {
              "offset": "0x1010",
              "size": 32,
              "description": "System Options Register 5"
            },
            "SOPT7": {
              "offset": "0x1018",
              "size": 32,
              "description": "System Options Register 7"
            },
            "SOPT9": {
              "offset": "0x1020",
              "size": 32,
              "description": "System Options Register 9"
            },
            "SDID": {
              "offset": "0x1024",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "SCGC4": {
              "offset": "0x1034",
              "size": 32,
              "description": "System Clock Gating Control Register 4"
            },
            "SCGC5": {
              "offset": "0x1038",
              "size": 32,
              "description": "System Clock Gating Control Register 5"
            },
            "SCGC6": {
              "offset": "0x103C",
              "size": 32,
              "description": "System Clock Gating Control Register 6"
            },
            "SCGC7": {
              "offset": "0x1040",
              "size": 32,
              "description": "System Clock Gating Control Register 7"
            },
            "CLKDIV1": {
              "offset": "0x1044",
              "size": 32,
              "description": "System Clock Divider Register 1"
            },
            "CLKDIV2": {
              "offset": "0x1048",
              "size": 32,
              "description": "System Clock Divider Register 2"
            },
            "FCFG1": {
              "offset": "0x104C",
              "size": 32,
              "description": "Flash Configuration Register 1"
            },
            "FCFG2": {
              "offset": "0x1050",
              "size": 32,
              "description": "Flash Configuration Register 2"
            },
            "UIDH": {
              "offset": "0x1054",
              "size": 32,
              "description": "Unique Identification Register High"
            },
            "UIDMH": {
              "offset": "0x1058",
              "size": 32,
              "description": "Unique Identification Register Mid-High"
            },
            "UIDML": {
              "offset": "0x105C",
              "size": 32,
              "description": "Unique Identification Register Mid Low"
            },
            "UIDL": {
              "offset": "0x1060",
              "size": 32,
              "description": "Unique Identification Register Low"
            },
            "CLKDIV3": {
              "offset": "0x1064",
              "size": 32,
              "description": "System Clock Divider Register 3"
            },
            "MISCCTL": {
              "offset": "0x106C",
              "size": 32,
              "description": "Miscellaneous Control Register"
            }
          },
          "bits": {
            "SOPT1": {
              "RAMSIZE": {
                "bit": 12,
                "description": "RAM size",
                "width": 4
              },
              "OSC32KOUT": {
                "bit": 16,
                "description": "32K Oscillator Clock Output",
                "width": 2
              },
              "OSC32KSEL": {
                "bit": 18,
                "description": "32K oscillator clock select",
                "width": 2
              }
            },
            "SOPT2": {
              "LPI2C1SRC": {
                "bit": 2,
                "description": "LPI2C1 source",
                "width": 2
              },
              "RTCCLKOUTSEL": {
                "bit": 4,
                "description": "RTC clock out select"
              },
              "CLKOUTSEL": {
                "bit": 5,
                "description": "CLKOUT select",
                "width": 3
              },
              "LPI2C0SRC": {
                "bit": 10,
                "description": "LPI2C0 source",
                "width": 2
              },
              "TRACECLKSEL": {
                "bit": 12,
                "description": "Debug trace clock select"
              },
              "PLLFLLSEL": {
                "bit": 16,
                "description": "PLL/FLL clock select",
                "width": 2
              },
              "USBSRC": {
                "bit": 18,
                "description": "USB clock source select"
              },
              "FLEXIOSRC": {
                "bit": 22,
                "description": "FlexIO Module Clock Source Select",
                "width": 2
              },
              "TPMSRC": {
                "bit": 24,
                "description": "TPM clock source select",
                "width": 2
              },
              "LPUARTSRC": {
                "bit": 26,
                "description": "LPUART clock source select",
                "width": 2
              }
            },
            "SOPT5": {
              "UART0TXSRC": {
                "bit": 0,
                "description": "UART 0 transmit data source select",
                "width": 2
              },
              "UART0RXSRC": {
                "bit": 2,
                "description": "UART 0 receive data source select",
                "width": 2
              },
              "UART1TXSRC": {
                "bit": 4,
                "description": "UART 1 transmit data source select",
                "width": 2
              },
              "UART1RXSRC": {
                "bit": 6,
                "description": "UART 1 receive data source select",
                "width": 2
              },
              "LPUART0TXSRC": {
                "bit": 16,
                "description": "LPUART0 transmit data source select",
                "width": 2
              },
              "LPUART0RXSRC": {
                "bit": 18,
                "description": "LPUART0 receive data source select",
                "width": 2
              }
            },
            "SOPT7": {
              "ADC0TRGSEL": {
                "bit": 0,
                "description": "ADC0 trigger select",
                "width": 4
              },
              "ADC0PRETRGSEL": {
                "bit": 4,
                "description": "ADC0 pretrigger select"
              },
              "ADC0ALTTRGEN": {
                "bit": 7,
                "description": "ADC0 alternate trigger enable"
              }
            },
            "SOPT9": {
              "TPM1CH0SRC": {
                "bit": 18,
                "description": "TPM1 channel 0 input capture source select",
                "width": 2
              },
              "TPM2CH0SRC": {
                "bit": 20,
                "description": "TPM2 channel 0 input capture source select",
                "width": 2
              },
              "TPM0CLKSEL": {
                "bit": 24,
                "description": "TPM0 External Clock Pin Select"
              },
              "TPM1CLKSEL": {
                "bit": 25,
                "description": "TPM1 External Clock Pin Select"
              },
              "TPM2CLKSEL": {
                "bit": 26,
                "description": "TPM2 External Clock Pin Select"
              }
            },
            "SDID": {
              "PINID": {
                "bit": 0,
                "description": "Pincount identification",
                "width": 4
              },
              "FAMID": {
                "bit": 4,
                "description": "Kinetis family identification",
                "width": 3
              },
              "DIEID": {
                "bit": 7,
                "description": "Device Die ID",
                "width": 5
              },
              "REVID": {
                "bit": 12,
                "description": "Device revision number",
                "width": 4
              },
              "SERIESID": {
                "bit": 20,
                "description": "Kinetis Series ID",
                "width": 4
              },
              "SUBFAMID": {
                "bit": 24,
                "description": "Kinetis Sub-Family ID",
                "width": 4
              },
              "FAMILYID": {
                "bit": 28,
                "description": "Kinetis Family ID",
                "width": 4
              }
            },
            "SCGC4": {
              "EWM": {
                "bit": 1,
                "description": "EWM Clock Gate Control"
              },
              "LPI2C0": {
                "bit": 6,
                "description": "LPI2C0 Clock Gate Control"
              },
              "LPI2C1": {
                "bit": 7,
                "description": "LPI2C1 Clock Gate Control"
              },
              "UART0": {
                "bit": 10,
                "description": "UART0 Clock Gate Control"
              },
              "UART1": {
                "bit": 11,
                "description": "UART1 Clock Gate Control"
              },
              "UART2": {
                "bit": 12,
                "description": "UART2 Clock Gate Control"
              },
              "USBOTG": {
                "bit": 18,
                "description": "USB Clock Gate Control"
              },
              "CMP": {
                "bit": 19,
                "description": "Comparator Clock Gate Control"
              }
            },
            "SCGC5": {
              "LPTMR": {
                "bit": 0,
                "description": "Low Power Timer Access Control"
              },
              "PORTA": {
                "bit": 9,
                "description": "Port A Clock Gate Control"
              },
              "PORTB": {
                "bit": 10,
                "description": "Port B Clock Gate Control"
              },
              "PORTC": {
                "bit": 11,
                "description": "Port C Clock Gate Control"
              },
              "PORTD": {
                "bit": 12,
                "description": "Port D Clock Gate Control"
              },
              "PORTE": {
                "bit": 13,
                "description": "Port E Clock Gate Control"
              },
              "FLEXIO": {
                "bit": 31,
                "description": "FlexIO Clock Gate Control"
              }
            },
            "SCGC6": {
              "FTF": {
                "bit": 0,
                "description": "Flash Memory Clock Gate Control"
              },
              "DMAMUX": {
                "bit": 1,
                "description": "DMA Mux Clock Gate Control"
              },
              "FLEXCAN0": {
                "bit": 4,
                "description": "FlexCAN0 Clock Gate Control"
              },
              "FLEXCAN1": {
                "bit": 5,
                "description": "FlexCAN1 Clock Gate Control"
              },
              "RNGA": {
                "bit": 9,
                "description": "RNGA Clock Gate Control"
              },
              "LPUART0": {
                "bit": 10,
                "description": "LPUART0 Clock Gate Control"
              },
              "SPI0": {
                "bit": 12,
                "description": "SPI0 Clock Gate Control"
              },
              "SPI1": {
                "bit": 13,
                "description": "SPI1 Clock Gate Control"
              },
              "I2S0": {
                "bit": 15,
                "description": "I2S0 Clock Gate Control"
              },
              "I2S1": {
                "bit": 16,
                "description": "I2S1 Clock Gate Control"
              },
              "CRC": {
                "bit": 18,
                "description": "CRC Clock Gate Control"
              },
              "PDB": {
                "bit": 22,
                "description": "PDB Clock Gate Control"
              },
              "PIT": {
                "bit": 23,
                "description": "PIT Clock Gate Control"
              },
              "TPM0": {
                "bit": 24,
                "description": "TPM0 Clock Gate Control"
              },
              "TPM1": {
                "bit": 25,
                "description": "TPM1 Clock Gate Control"
              },
              "TPM2": {
                "bit": 26,
                "description": "TPM2 Clock Gate Control"
              },
              "ADC0": {
                "bit": 27,
                "description": "ADC0 Clock Gate Control"
              },
              "RTC": {
                "bit": 29,
                "description": "RTC Access Control"
              },
              "DAC0": {
                "bit": 31,
                "description": "DAC0 Clock Gate Control"
              }
            },
            "SCGC7": {
              "DMA": {
                "bit": 1,
                "description": "DMA Clock Gate Control"
              }
            },
            "CLKDIV1": {
              "OUTDIV4": {
                "bit": 16,
                "description": "Clock 4 output divider value",
                "width": 4
              },
              "OUTDIV2": {
                "bit": 24,
                "description": "Clock 2 output divider value",
                "width": 4
              },
              "OUTDIV1": {
                "bit": 28,
                "description": "Clock 1 output divider value",
                "width": 4
              }
            },
            "CLKDIV2": {
              "USBFRAC": {
                "bit": 0,
                "description": "USB clock divider fraction"
              },
              "USBDIV": {
                "bit": 1,
                "description": "USB clock divider divisor",
                "width": 3
              }
            },
            "FCFG1": {
              "FLASHDIS": {
                "bit": 0,
                "description": "Flash Disable"
              },
              "FLASHDOZE": {
                "bit": 1,
                "description": "Flash Doze"
              },
              "PFSIZE": {
                "bit": 24,
                "description": "Program flash size",
                "width": 4
              }
            },
            "FCFG2": {
              "MAXADDR0": {
                "bit": 24,
                "description": "Max address block 0",
                "width": 7
              }
            },
            "UIDH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDMH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDML": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDL": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "CLKDIV3": {
              "PLLFLLFRAC": {
                "bit": 0,
                "description": "PLLFLL clock divider fraction"
              },
              "PLLFLLDIV": {
                "bit": 1,
                "description": "PLLFLL clock divider divisor",
                "width": 3
              }
            },
            "MISCCTL": {
              "UARTSELONUSB": {
                "bit": 0,
                "description": "UART Selection over USB DP/DM pins. For more details, see the \"UART Over USB Capability\" section in the USB chapter.",
                "width": 2
              },
              "FlexIOS0": {
                "bit": 2,
                "description": "FlexIO clock Slot 0 selection"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORTA",
              "base": "0x40049000",
              "irq": 59
            },
            {
              "name": "PORTB",
              "base": "0x4004A000",
              "irq": 60
            },
            {
              "name": "PORTC",
              "base": "0x4004B000",
              "irq": 61
            },
            {
              "name": "PORTD",
              "base": "0x4004C000",
              "irq": 62
            },
            {
              "name": "PORTE",
              "base": "0x4004D000",
              "irq": 63
            }
          ],
          "registers": {
            "PCR%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "GPCLR": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Pin Control Low Register"
            },
            "GPCHR": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Pin Control High Register"
            },
            "GICLR": {
              "offset": "0x88",
              "size": 32,
              "description": "Global Interrupt Control Low Register"
            },
            "GICHR": {
              "offset": "0x8C",
              "size": 32,
              "description": "Global Interrupt Control High Register"
            },
            "ISFR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Interrupt Status Flag Register"
            }
          },
          "bits": {
            "PCR%s": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 4
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "GPCLR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GPCHR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GICLR": {
              "GIWE": {
                "bit": 0,
                "description": "Global Interrupt Write Enable",
                "width": 16
              },
              "GIWD": {
                "bit": 16,
                "description": "Global Interrupt Write Data",
                "width": 16
              }
            },
            "GICHR": {
              "GIWE": {
                "bit": 0,
                "description": "Global Interrupt Write Enable",
                "width": 16
              },
              "GIWD": {
                "bit": 16,
                "description": "Global Interrupt Write Data",
                "width": 16
              }
            },
            "ISFR": {
              "ISF": {
                "bit": 0,
                "description": "Interrupt Status Flag",
                "width": 32
              }
            }
          }
        },
        "WDOG": {
          "instances": [
            {
              "name": "WDOG",
              "base": "0x40052000",
              "irq": 22
            }
          ],
          "registers": {
            "STCTRLH": {
              "offset": "0x00",
              "size": 16,
              "description": "Watchdog Status and Control Register High"
            },
            "STCTRLL": {
              "offset": "0x02",
              "size": 16,
              "description": "Watchdog Status and Control Register Low"
            },
            "TOVALH": {
              "offset": "0x04",
              "size": 16,
              "description": "Watchdog Time-out Value Register High"
            },
            "TOVALL": {
              "offset": "0x06",
              "size": 16,
              "description": "Watchdog Time-out Value Register Low"
            },
            "WINH": {
              "offset": "0x08",
              "size": 16,
              "description": "Watchdog Window Register High"
            },
            "WINL": {
              "offset": "0x0A",
              "size": 16,
              "description": "Watchdog Window Register Low"
            },
            "REFRESH": {
              "offset": "0x0C",
              "size": 16,
              "description": "Watchdog Refresh register"
            },
            "UNLOCK": {
              "offset": "0x0E",
              "size": 16,
              "description": "Watchdog Unlock register"
            },
            "TMROUTH": {
              "offset": "0x10",
              "size": 16,
              "description": "Watchdog Timer Output Register High"
            },
            "TMROUTL": {
              "offset": "0x12",
              "size": 16,
              "description": "Watchdog Timer Output Register Low"
            },
            "RSTCNT": {
              "offset": "0x14",
              "size": 16,
              "description": "Watchdog Reset Count register"
            },
            "PRESC": {
              "offset": "0x16",
              "size": 16,
              "description": "Watchdog Prescaler register"
            }
          },
          "bits": {
            "STCTRLH": {
              "WDOGEN": {
                "bit": 0,
                "description": "Enables or disables the WDOG's operation"
              },
              "CLKSRC": {
                "bit": 1,
                "description": "Selects clock source for the WDOG timer and other internal timing operations."
              },
              "IRQRSTEN": {
                "bit": 2,
                "description": "Used to enable the debug breadcrumbs feature"
              },
              "WINEN": {
                "bit": 3,
                "description": "Enables Windowing mode."
              },
              "ALLOWUPDATE": {
                "bit": 4,
                "description": "Enables updates to watchdog write-once registers, after the reset-triggered initial configuration window (WCT) closes, through unlock sequence"
              },
              "DBGEN": {
                "bit": 5,
                "description": "Enables or disables WDOG in Debug mode."
              },
              "STOPEN": {
                "bit": 6,
                "description": "Enables or disables WDOG in Stop mode."
              },
              "WAITEN": {
                "bit": 7,
                "description": "Enables or disables WDOG in Wait mode."
              },
              "TESTWDOG": {
                "bit": 10,
                "description": "Puts the watchdog in the functional test mode"
              },
              "TESTSEL": {
                "bit": 11,
                "description": "Effective only if TESTWDOG is set. Selects the test to be run on the watchdog timer."
              },
              "BYTESEL": {
                "bit": 12,
                "description": "This 2-bit field selects the byte to be tested when the watchdog is in the byte test mode.",
                "width": 2
              },
              "DISTESTWDOG": {
                "bit": 14,
                "description": "Allows the WDOG's functional test mode to be disabled permanently"
              }
            },
            "STCTRLL": {
              "INTFLG": {
                "bit": 15,
                "description": "Interrupt flag"
              }
            },
            "TOVALH": {
              "TOVALHIGH": {
                "bit": 0,
                "description": "Defines the upper 16 bits of the 32-bit time-out value for the watchdog timer",
                "width": 16
              }
            },
            "TOVALL": {
              "TOVALLOW": {
                "bit": 0,
                "description": "Defines the lower 16 bits of the 32-bit time-out value for the watchdog timer",
                "width": 16
              }
            },
            "WINH": {
              "WINHIGH": {
                "bit": 0,
                "description": "Defines the upper 16 bits of the 32-bit window for the windowed mode of operation of the watchdog",
                "width": 16
              }
            },
            "WINL": {
              "WINLOW": {
                "bit": 0,
                "description": "Defines the lower 16 bits of the 32-bit window for the windowed mode of operation of the watchdog",
                "width": 16
              }
            },
            "REFRESH": {
              "WDOGREFRESH": {
                "bit": 0,
                "description": "Watchdog refresh register",
                "width": 16
              }
            },
            "UNLOCK": {
              "WDOGUNLOCK": {
                "bit": 0,
                "description": "Writing the unlock sequence values to this register to makes the watchdog write-once registers writable again",
                "width": 16
              }
            },
            "TMROUTH": {
              "TIMEROUTHIGH": {
                "bit": 0,
                "description": "Shows the value of the upper 16 bits of the watchdog timer.",
                "width": 16
              }
            },
            "TMROUTL": {
              "TIMEROUTLOW": {
                "bit": 0,
                "description": "Shows the value of the lower 16 bits of the watchdog timer.",
                "width": 16
              }
            },
            "RSTCNT": {
              "RSTCNT": {
                "bit": 0,
                "description": "Counts the number of times the watchdog resets the system",
                "width": 16
              }
            },
            "PRESC": {
              "PRESCVAL": {
                "bit": 8,
                "description": "3-bit prescaler for the watchdog clock source",
                "width": 3
              }
            }
          }
        },
        "FLEXIO": {
          "instances": [
            {
              "name": "FLEXIO",
              "base": "0x4005F000"
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "FlexIO Control Register"
            },
            "PIN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin State Register"
            },
            "SHIFTSTAT": {
              "offset": "0x10",
              "size": 32,
              "description": "Shifter Status Register"
            },
            "SHIFTERR": {
              "offset": "0x14",
              "size": 32,
              "description": "Shifter Error Register"
            },
            "TIMSTAT": {
              "offset": "0x18",
              "size": 32,
              "description": "Timer Status Register"
            },
            "SHIFTSIEN": {
              "offset": "0x20",
              "size": 32,
              "description": "Shifter Status Interrupt Enable"
            },
            "SHIFTEIEN": {
              "offset": "0x24",
              "size": 32,
              "description": "Shifter Error Interrupt Enable"
            },
            "TIMIEN": {
              "offset": "0x28",
              "size": 32,
              "description": "Timer Interrupt Enable Register"
            },
            "SHIFTSDEN": {
              "offset": "0x30",
              "size": 32,
              "description": "Shifter Status DMA Enable"
            },
            "SHIFTCTL%s": {
              "offset": "0x80",
              "size": 32,
              "description": "Shifter Control N Register"
            },
            "SHIFTCFG%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Shifter Configuration N Register"
            },
            "SHIFTBUF%s": {
              "offset": "0x200",
              "size": 32,
              "description": "Shifter Buffer N Register"
            },
            "SHIFTBUFBIS%s": {
              "offset": "0x280",
              "size": 32,
              "description": "Shifter Buffer N Bit Swapped Register"
            },
            "SHIFTBUFBYS%s": {
              "offset": "0x300",
              "size": 32,
              "description": "Shifter Buffer N Byte Swapped Register"
            },
            "SHIFTBUFBBS%s": {
              "offset": "0x380",
              "size": 32,
              "description": "Shifter Buffer N Bit Byte Swapped Register"
            },
            "TIMCTL%s": {
              "offset": "0x400",
              "size": 32,
              "description": "Timer Control N Register"
            },
            "TIMCFG%s": {
              "offset": "0x480",
              "size": 32,
              "description": "Timer Configuration N Register"
            },
            "TIMCMP%s": {
              "offset": "0x500",
              "size": 32,
              "description": "Timer Compare N Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "SHIFTER": {
                "bit": 0,
                "description": "Shifter Number",
                "width": 8
              },
              "TIMER": {
                "bit": 8,
                "description": "Timer Number",
                "width": 8
              },
              "PIN": {
                "bit": 16,
                "description": "Pin Number",
                "width": 8
              },
              "TRIGGER": {
                "bit": 24,
                "description": "Trigger Number",
                "width": 8
              }
            },
            "CTRL": {
              "FLEXEN": {
                "bit": 0,
                "description": "FlexIO Enable"
              },
              "SWRST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "FASTACC": {
                "bit": 2,
                "description": "Fast Access"
              },
              "DBGE": {
                "bit": 30,
                "description": "Debug Enable"
              },
              "DOZEN": {
                "bit": 31,
                "description": "Doze Enable"
              }
            },
            "PIN": {
              "PDI": {
                "bit": 0,
                "description": "Pin Data Input",
                "width": 8
              }
            },
            "SHIFTSTAT": {
              "SSF": {
                "bit": 0,
                "description": "Shifter Status Flag",
                "width": 4
              }
            },
            "SHIFTERR": {
              "SEF": {
                "bit": 0,
                "description": "Shifter Error Flags",
                "width": 4
              }
            },
            "TIMSTAT": {
              "TSF": {
                "bit": 0,
                "description": "Timer Status Flags",
                "width": 4
              }
            },
            "SHIFTSIEN": {
              "SSIE": {
                "bit": 0,
                "description": "Shifter Status Interrupt Enable",
                "width": 4
              }
            },
            "SHIFTEIEN": {
              "SEIE": {
                "bit": 0,
                "description": "Shifter Error Interrupt Enable",
                "width": 4
              }
            },
            "TIMIEN": {
              "TEIE": {
                "bit": 0,
                "description": "Timer Status Interrupt Enable",
                "width": 4
              }
            },
            "SHIFTSDEN": {
              "SSDE": {
                "bit": 0,
                "description": "Shifter Status DMA Enable",
                "width": 4
              }
            },
            "SHIFTCTL%s": {
              "SMOD": {
                "bit": 0,
                "description": "Shifter Mode",
                "width": 3
              },
              "PINPOL": {
                "bit": 7,
                "description": "Shifter Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Shifter Pin Select",
                "width": 3
              },
              "PINCFG": {
                "bit": 16,
                "description": "Shifter Pin Configuration",
                "width": 2
              },
              "TIMPOL": {
                "bit": 23,
                "description": "Timer Polarity"
              },
              "TIMSEL": {
                "bit": 24,
                "description": "Timer Select",
                "width": 2
              }
            },
            "SHIFTCFG%s": {
              "SSTART": {
                "bit": 0,
                "description": "Shifter Start bit",
                "width": 2
              },
              "SSTOP": {
                "bit": 4,
                "description": "Shifter Stop bit",
                "width": 2
              },
              "INSRC": {
                "bit": 8,
                "description": "Input Source"
              }
            },
            "SHIFTBUF%s": {
              "SHIFTBUF": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBIS%s": {
              "SHIFTBUFBIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBYS%s": {
              "SHIFTBUFBYS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBBS%s": {
              "SHIFTBUFBBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "TIMCTL%s": {
              "TIMOD": {
                "bit": 0,
                "description": "Timer Mode",
                "width": 2
              },
              "PINPOL": {
                "bit": 7,
                "description": "Timer Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Timer Pin Select",
                "width": 3
              },
              "PINCFG": {
                "bit": 16,
                "description": "Timer Pin Configuration",
                "width": 2
              },
              "TRGSRC": {
                "bit": 22,
                "description": "Trigger Source"
              },
              "TRGPOL": {
                "bit": 23,
                "description": "Trigger Polarity"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 4
              }
            },
            "TIMCFG%s": {
              "TSTART": {
                "bit": 1,
                "description": "Timer Start Bit"
              },
              "TSTOP": {
                "bit": 4,
                "description": "Timer Stop Bit",
                "width": 2
              },
              "TIMENA": {
                "bit": 8,
                "description": "Timer Enable",
                "width": 3
              },
              "TIMDIS": {
                "bit": 12,
                "description": "Timer Disable",
                "width": 3
              },
              "TIMRST": {
                "bit": 16,
                "description": "Timer Reset",
                "width": 3
              },
              "TIMDEC": {
                "bit": 20,
                "description": "Timer Decrement",
                "width": 2
              },
              "TIMOUT": {
                "bit": 24,
                "description": "Timer Output",
                "width": 2
              }
            },
            "TIMCMP%s": {
              "CMP": {
                "bit": 0,
                "description": "Timer Compare Value",
                "width": 16
              }
            }
          }
        },
        "EWM": {
          "instances": [
            {
              "name": "EWM",
              "base": "0x40061000",
              "irq": 22
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register"
            },
            "SERV": {
              "offset": "0x01",
              "size": 8,
              "description": "Service Register"
            },
            "CMPL": {
              "offset": "0x02",
              "size": 8,
              "description": "Compare Low Register"
            },
            "CMPH": {
              "offset": "0x03",
              "size": 8,
              "description": "Compare High Register"
            },
            "CLKPRESCALER": {
              "offset": "0x05",
              "size": 8,
              "description": "Clock Prescaler Register"
            }
          },
          "bits": {
            "CTRL": {
              "EWMEN": {
                "bit": 0,
                "description": "EWM enable."
              },
              "ASSIN": {
                "bit": 1,
                "description": "EWM_in's Assertion State Select."
              },
              "INEN": {
                "bit": 2,
                "description": "Input Enable."
              },
              "INTEN": {
                "bit": 3,
                "description": "Interrupt Enable."
              }
            },
            "SERV": {
              "SERVICE": {
                "bit": 0,
                "description": "The EWM service mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C",
                "width": 8
              }
            },
            "CMPL": {
              "COMPAREL": {
                "bit": 0,
                "description": "To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum service time is required",
                "width": 8
              }
            },
            "CMPH": {
              "COMPAREH": {
                "bit": 0,
                "description": "To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum service time is required",
                "width": 8
              }
            },
            "CLKPRESCALER": {
              "CLK_DIV": {
                "bit": 0,
                "description": "Selected low power clock source for running the EWM counter can be prescaled as below",
                "width": 8
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "MCG",
              "base": "0x40064000"
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "MCG Control 1 Register"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "MCG Control 2 Register"
            },
            "C3": {
              "offset": "0x02",
              "size": 8,
              "description": "MCG Control 3 Register"
            },
            "C4": {
              "offset": "0x03",
              "size": 8,
              "description": "MCG Control 4 Register"
            },
            "C5": {
              "offset": "0x04",
              "size": 8,
              "description": "MCG Control 5 Register"
            },
            "C6": {
              "offset": "0x05",
              "size": 8,
              "description": "MCG Control 6 Register"
            },
            "S": {
              "offset": "0x06",
              "size": 8,
              "description": "MCG Status Register"
            },
            "SC": {
              "offset": "0x08",
              "size": 8,
              "description": "MCG Status and Control Register"
            },
            "ATCVH": {
              "offset": "0x0A",
              "size": 8,
              "description": "MCG Auto Trim Compare Value High Register"
            },
            "ATCVL": {
              "offset": "0x0B",
              "size": 8,
              "description": "MCG Auto Trim Compare Value Low Register"
            },
            "C7": {
              "offset": "0x0C",
              "size": 8,
              "description": "MCG Control 7 Register"
            },
            "C8": {
              "offset": "0x0D",
              "size": 8,
              "description": "MCG Control 8 Register"
            }
          },
          "bits": {
            "C1": {
              "IREFSTEN": {
                "bit": 0,
                "description": "Internal Reference Stop Enable"
              },
              "IRCLKEN": {
                "bit": 1,
                "description": "Internal Reference Clock Enable"
              },
              "IREFS": {
                "bit": 2,
                "description": "Internal Reference Select"
              },
              "FRDIV": {
                "bit": 3,
                "description": "FLL External Reference Divider",
                "width": 3
              },
              "CLKS": {
                "bit": 6,
                "description": "Clock Source Select",
                "width": 2
              }
            },
            "C2": {
              "IRCS": {
                "bit": 0,
                "description": "Internal Reference Clock Select"
              },
              "LP": {
                "bit": 1,
                "description": "Low Power Select"
              },
              "EREFS": {
                "bit": 2,
                "description": "External Reference Select"
              },
              "HGO": {
                "bit": 3,
                "description": "High Gain Oscillator Select"
              },
              "RANGE": {
                "bit": 4,
                "description": "Frequency Range Select",
                "width": 2
              },
              "FCFTRIM": {
                "bit": 6,
                "description": "Fast Internal Reference Clock Fine Trim"
              },
              "LOCRE0": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            },
            "C3": {
              "SCTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Trim Setting",
                "width": 8
              }
            },
            "C4": {
              "SCFTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Fine Trim"
              },
              "FCTRIM": {
                "bit": 1,
                "description": "Fast Internal Reference Clock Trim Setting",
                "width": 4
              },
              "DRST_DRS": {
                "bit": 5,
                "description": "DCO Range Select",
                "width": 2
              },
              "DMX32": {
                "bit": 7,
                "description": "DCO Maximum Frequency with 32.768 kHz Reference"
              }
            },
            "C5": {
              "PRDIV0": {
                "bit": 0,
                "description": "PLL External Reference Divider",
                "width": 5
              },
              "PLLSTEN0": {
                "bit": 5,
                "description": "PLL Stop Enable"
              },
              "PLLCLKEN0": {
                "bit": 6,
                "description": "PLL Clock Enable"
              }
            },
            "C6": {
              "VDIV0": {
                "bit": 0,
                "description": "VCO 0 Divider",
                "width": 5
              },
              "CME0": {
                "bit": 5,
                "description": "Clock Monitor Enable"
              },
              "PLLS": {
                "bit": 6,
                "description": "PLL Select"
              },
              "LOLIE0": {
                "bit": 7,
                "description": "Loss of Lock Interrrupt Enable"
              }
            },
            "S": {
              "IRCST": {
                "bit": 0,
                "description": "Internal Reference Clock Status"
              },
              "OSCINIT0": {
                "bit": 1,
                "description": "OSC Initialization"
              },
              "CLKST": {
                "bit": 2,
                "description": "Clock Mode Status",
                "width": 2
              },
              "IREFST": {
                "bit": 4,
                "description": "Internal Reference Status"
              },
              "PLLST": {
                "bit": 5,
                "description": "PLL Select Status"
              },
              "LOCK0": {
                "bit": 6,
                "description": "Lock Status"
              },
              "LOLS0": {
                "bit": 7,
                "description": "Loss of Lock Status"
              }
            },
            "SC": {
              "LOCS0": {
                "bit": 0,
                "description": "OSC0 Loss of Clock Status"
              },
              "FCRDIV": {
                "bit": 1,
                "description": "Fast Clock Internal Reference Divider",
                "width": 3
              },
              "FLTPRSRV": {
                "bit": 4,
                "description": "FLL Filter Preserve Enable"
              },
              "ATMF": {
                "bit": 5,
                "description": "Automatic Trim Machine Fail Flag"
              },
              "ATMS": {
                "bit": 6,
                "description": "Automatic Trim Machine Select"
              },
              "ATME": {
                "bit": 7,
                "description": "Automatic Trim Machine Enable"
              }
            },
            "ATCVH": {
              "ATCVH": {
                "bit": 0,
                "description": "ATM Compare Value High",
                "width": 8
              }
            },
            "ATCVL": {
              "ATCVL": {
                "bit": 0,
                "description": "ATM Compare Value Low",
                "width": 8
              }
            },
            "C7": {
              "OSCSEL": {
                "bit": 0,
                "description": "MCG OSC Clock Select",
                "width": 2
              }
            },
            "C8": {
              "LOCS1": {
                "bit": 0,
                "description": "RTC Loss of Clock Status"
              },
              "CME1": {
                "bit": 5,
                "description": "Clock Monitor Enable1"
              },
              "LOLRE": {
                "bit": 6,
                "description": "PLL Loss of Lock Reset Enable"
              },
              "LOCRE1": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            }
          }
        },
        "OSC": {
          "instances": [
            {
              "name": "OSC",
              "base": "0x40065000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 8,
              "description": "OSC Control Register"
            },
            "DIV": {
              "offset": "0x02",
              "size": 8,
              "description": "OSC_DIV"
            }
          },
          "bits": {
            "CR": {
              "SC16P": {
                "bit": 0,
                "description": "Oscillator 16 pF Capacitor Load Configure"
              },
              "SC8P": {
                "bit": 1,
                "description": "Oscillator 8 pF Capacitor Load Configure"
              },
              "SC4P": {
                "bit": 2,
                "description": "Oscillator 4 pF Capacitor Load Configure"
              },
              "SC2P": {
                "bit": 3,
                "description": "Oscillator 2 pF Capacitor Load Configure"
              },
              "EREFSTEN": {
                "bit": 5,
                "description": "External Reference Stop Enable"
              },
              "ERCLKEN": {
                "bit": 7,
                "description": "External Reference Enable"
              }
            },
            "DIV": {
              "ERPS": {
                "bit": 6,
                "description": "ERCLK prescaler",
                "width": 2
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "LPI2C0",
              "base": "0x40066000",
              "irq": 24
            },
            {
              "name": "LPI2C1",
              "base": "0x40067000",
              "irq": 25
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "MCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Master Control Register"
            },
            "MSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Master Status Register"
            },
            "MIER": {
              "offset": "0x18",
              "size": 32,
              "description": "Master Interrupt Enable Register"
            },
            "MDER": {
              "offset": "0x1C",
              "size": 32,
              "description": "Master DMA Enable Register"
            },
            "MCFGR0": {
              "offset": "0x20",
              "size": 32,
              "description": "Master Configuration Register 0"
            },
            "MCFGR1": {
              "offset": "0x24",
              "size": 32,
              "description": "Master Configuration Register 1"
            },
            "MCFGR2": {
              "offset": "0x28",
              "size": 32,
              "description": "Master Configuration Register 2"
            },
            "MCFGR3": {
              "offset": "0x2C",
              "size": 32,
              "description": "Master Configuration Register 3"
            },
            "MDMR": {
              "offset": "0x40",
              "size": 32,
              "description": "Master Data Match Register"
            },
            "MCCR0": {
              "offset": "0x48",
              "size": 32,
              "description": "Master Clock Configuration Register 0"
            },
            "MCCR1": {
              "offset": "0x50",
              "size": 32,
              "description": "Master Clock Configuration Register 1"
            },
            "MFCR": {
              "offset": "0x58",
              "size": 32,
              "description": "Master FIFO Control Register"
            },
            "MFSR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Master FIFO Status Register"
            },
            "MTDR": {
              "offset": "0x60",
              "size": 32,
              "description": "Master Transmit Data Register"
            },
            "MRDR": {
              "offset": "0x70",
              "size": 32,
              "description": "Master Receive Data Register"
            },
            "SCR": {
              "offset": "0x110",
              "size": 32,
              "description": "Slave Control Register"
            },
            "SSR": {
              "offset": "0x114",
              "size": 32,
              "description": "Slave Status Register"
            },
            "SIER": {
              "offset": "0x118",
              "size": 32,
              "description": "Slave Interrupt Enable Register"
            },
            "SDER": {
              "offset": "0x11C",
              "size": 32,
              "description": "Slave DMA Enable Register"
            },
            "SCFGR1": {
              "offset": "0x124",
              "size": 32,
              "description": "Slave Configuration Register 1"
            },
            "SCFGR2": {
              "offset": "0x128",
              "size": 32,
              "description": "Slave Configuration Register 2"
            },
            "SAMR": {
              "offset": "0x140",
              "size": 32,
              "description": "Slave Address Match Register"
            },
            "SASR": {
              "offset": "0x150",
              "size": 32,
              "description": "Slave Address Status Register"
            },
            "STAR": {
              "offset": "0x154",
              "size": 32,
              "description": "Slave Transmit ACK Register"
            },
            "STDR": {
              "offset": "0x160",
              "size": 32,
              "description": "Slave Transmit Data Register"
            },
            "SRDR": {
              "offset": "0x170",
              "size": 32,
              "description": "Slave Receive Data Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "MTXFIFO": {
                "bit": 0,
                "description": "Master Transmit FIFO Size",
                "width": 4
              },
              "MRXFIFO": {
                "bit": 8,
                "description": "Master Receive FIFO Size",
                "width": 4
              }
            },
            "MCR": {
              "MEN": {
                "bit": 0,
                "description": "Master Enable"
              },
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "DOZEN": {
                "bit": 2,
                "description": "Doze mode enable"
              },
              "DBGEN": {
                "bit": 3,
                "description": "Debug Enable"
              },
              "RTF": {
                "bit": 8,
                "description": "Reset Transmit FIFO"
              },
              "RRF": {
                "bit": 9,
                "description": "Reset Receive FIFO"
              }
            },
            "MSR": {
              "TDF": {
                "bit": 0,
                "description": "Transmit Data Flag"
              },
              "RDF": {
                "bit": 1,
                "description": "Receive Data Flag"
              },
              "EPF": {
                "bit": 8,
                "description": "End Packet Flag"
              },
              "SDF": {
                "bit": 9,
                "description": "STOP Detect Flag"
              },
              "NDF": {
                "bit": 10,
                "description": "NACK Detect Flag"
              },
              "ALF": {
                "bit": 11,
                "description": "Arbitration Lost Flag"
              },
              "FEF": {
                "bit": 12,
                "description": "FIFO Error Flag"
              },
              "PLTF": {
                "bit": 13,
                "description": "Pin Low Timeout Flag"
              },
              "DMF": {
                "bit": 14,
                "description": "Data Match Flag"
              },
              "MBF": {
                "bit": 24,
                "description": "Master Busy Flag"
              },
              "BBF": {
                "bit": 25,
                "description": "Bus Busy Flag"
              }
            },
            "MIER": {
              "TDIE": {
                "bit": 0,
                "description": "Transmit Data Interrupt Enable"
              },
              "RDIE": {
                "bit": 1,
                "description": "Receive Data Interrupt Enable"
              },
              "EPIE": {
                "bit": 8,
                "description": "End Packet Interrupt Enable"
              },
              "SDIE": {
                "bit": 9,
                "description": "STOP Detect Interrupt Enable"
              },
              "NDIE": {
                "bit": 10,
                "description": "NACK Detect Interrupt Enable"
              },
              "ALIE": {
                "bit": 11,
                "description": "Arbitration Lost Interrupt Enable"
              },
              "FEIE": {
                "bit": 12,
                "description": "FIFO Error Interrupt Enable"
              },
              "PLTIE": {
                "bit": 13,
                "description": "Pin Low Timeout Interrupt Enable"
              },
              "DMIE": {
                "bit": 14,
                "description": "Data Match Interrupt Enable"
              }
            },
            "MDER": {
              "TDDE": {
                "bit": 0,
                "description": "Transmit Data DMA Enable"
              },
              "RDDE": {
                "bit": 1,
                "description": "Receive Data DMA Enable"
              }
            },
            "MCFGR0": {
              "HREN": {
                "bit": 0,
                "description": "Host Request Enable"
              },
              "HRPOL": {
                "bit": 1,
                "description": "Host Request Polarity"
              },
              "HRSEL": {
                "bit": 2,
                "description": "Host Request Select"
              },
              "CIRFIFO": {
                "bit": 8,
                "description": "Circular FIFO Enable"
              },
              "RDMO": {
                "bit": 9,
                "description": "Receive Data Match Only"
              }
            },
            "MCFGR1": {
              "PRESCALE": {
                "bit": 0,
                "description": "Prescaler",
                "width": 3
              },
              "AUTOSTOP": {
                "bit": 8,
                "description": "Automatic STOP Generation"
              },
              "IGNACK": {
                "bit": 9,
                "description": "When set, the received NACK field is ignored and assumed to be ACK"
              },
              "TIMECFG": {
                "bit": 10,
                "description": "Timeout Configuration"
              },
              "MATCFG": {
                "bit": 16,
                "description": "Match Configuration",
                "width": 3
              },
              "PINCFG": {
                "bit": 24,
                "description": "Pin Configuration",
                "width": 3
              }
            },
            "MCFGR2": {
              "BUSIDLE": {
                "bit": 0,
                "description": "Bus Idle Timeout",
                "width": 12
              },
              "FILTSCL": {
                "bit": 16,
                "description": "Glitch Filter SCL",
                "width": 4
              },
              "FILTSDA": {
                "bit": 24,
                "description": "Glitch Filter SDA",
                "width": 4
              }
            },
            "MCFGR3": {
              "PINLOW": {
                "bit": 8,
                "description": "Pin Low Timeout",
                "width": 12
              }
            },
            "MDMR": {
              "MATCH0": {
                "bit": 0,
                "description": "Match 0 Value",
                "width": 8
              },
              "MATCH1": {
                "bit": 16,
                "description": "Match 1 Value",
                "width": 8
              }
            },
            "MCCR0": {
              "CLKLO": {
                "bit": 0,
                "description": "Clock Low Period",
                "width": 6
              },
              "CLKHI": {
                "bit": 8,
                "description": "Clock High Period",
                "width": 6
              },
              "SETHOLD": {
                "bit": 16,
                "description": "Setup Hold Delay",
                "width": 6
              },
              "DATAVD": {
                "bit": 24,
                "description": "Data Valid Delay",
                "width": 6
              }
            },
            "MCCR1": {
              "CLKLO": {
                "bit": 0,
                "description": "Clock Low Period",
                "width": 6
              },
              "CLKHI": {
                "bit": 8,
                "description": "Clock High Period",
                "width": 6
              },
              "SETHOLD": {
                "bit": 16,
                "description": "Setup Hold Delay",
                "width": 6
              },
              "DATAVD": {
                "bit": 24,
                "description": "Data Valid Delay",
                "width": 6
              }
            },
            "MFCR": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit FIFO Watermark",
                "width": 8
              },
              "RXWATER": {
                "bit": 16,
                "description": "Receive FIFO Watermark",
                "width": 8
              }
            },
            "MFSR": {
              "TXCOUNT": {
                "bit": 0,
                "description": "Transmit FIFO Count",
                "width": 8
              },
              "RXCOUNT": {
                "bit": 16,
                "description": "Receive FIFO Count",
                "width": 8
              }
            },
            "MTDR": {
              "DATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 8
              },
              "CMD": {
                "bit": 8,
                "description": "Command Data",
                "width": 3
              }
            },
            "MRDR": {
              "DATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 8
              },
              "RXEMPTY": {
                "bit": 14,
                "description": "RX Empty"
              }
            },
            "SCR": {
              "SEN": {
                "bit": 0,
                "description": "Slave Enable"
              },
              "RST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "FILTEN": {
                "bit": 4,
                "description": "Filter Enable"
              },
              "FILTDZ": {
                "bit": 5,
                "description": "Filter Doze Enable"
              },
              "RTF": {
                "bit": 8,
                "description": "Reset Transmit FIFO"
              },
              "RRF": {
                "bit": 9,
                "description": "Reset Receive FIFO"
              }
            },
            "SSR": {
              "TDF": {
                "bit": 0,
                "description": "Transmit Data Flag"
              },
              "RDF": {
                "bit": 1,
                "description": "Receive Data Flag"
              },
              "AVF": {
                "bit": 2,
                "description": "Address Valid Flag"
              },
              "TAF": {
                "bit": 3,
                "description": "Transmit ACK Flag"
              },
              "RSF": {
                "bit": 8,
                "description": "Repeated Start Flag"
              },
              "SDF": {
                "bit": 9,
                "description": "STOP Detect Flag"
              },
              "BEF": {
                "bit": 10,
                "description": "Bit Error Flag"
              },
              "FEF": {
                "bit": 11,
                "description": "FIFO Error Flag"
              },
              "AM0F": {
                "bit": 12,
                "description": "Address Match 0 Flag"
              },
              "AM1F": {
                "bit": 13,
                "description": "Address Match 1 Flag"
              },
              "GCF": {
                "bit": 14,
                "description": "General Call Flag"
              },
              "SARF": {
                "bit": 15,
                "description": "SMBus Alert Response Flag"
              },
              "SBF": {
                "bit": 24,
                "description": "Slave Busy Flag"
              },
              "BBF": {
                "bit": 25,
                "description": "Bus Busy Flag"
              }
            },
            "SIER": {
              "TDIE": {
                "bit": 0,
                "description": "Transmit Data Interrupt Enable"
              },
              "RDIE": {
                "bit": 1,
                "description": "Receive Data Interrupt Enable"
              },
              "AVIE": {
                "bit": 2,
                "description": "Address Valid Interrupt Enable"
              },
              "TAIE": {
                "bit": 3,
                "description": "Transmit ACK Interrupt Enable"
              },
              "RSIE": {
                "bit": 8,
                "description": "Repeated Start Interrupt Enable"
              },
              "SDIE": {
                "bit": 9,
                "description": "STOP Detect Interrupt Enable"
              },
              "BEIE": {
                "bit": 10,
                "description": "Bit Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 11,
                "description": "FIFO Error Interrupt Enable"
              },
              "AM0IE": {
                "bit": 12,
                "description": "Address Match 0 Interrupt Enable"
              },
              "AM1F": {
                "bit": 13,
                "description": "Address Match 1 Interrupt Enable"
              },
              "GCIE": {
                "bit": 14,
                "description": "General Call Interrupt Enable"
              },
              "SARIE": {
                "bit": 15,
                "description": "SMBus Alert Response Interrupt Enable"
              }
            },
            "SDER": {
              "TDDE": {
                "bit": 0,
                "description": "Transmit Data DMA Enable"
              },
              "RDDE": {
                "bit": 1,
                "description": "Receive Data DMA Enable"
              },
              "AVDE": {
                "bit": 2,
                "description": "Address Valid DMA Enable"
              }
            },
            "SCFGR1": {
              "ADRSTALL": {
                "bit": 0,
                "description": "Address SCL Stall"
              },
              "RXSTALL": {
                "bit": 1,
                "description": "RX SCL Stall"
              },
              "TXDSTALL": {
                "bit": 2,
                "description": "TX Data SCL Stall"
              },
              "ACKSTALL": {
                "bit": 3,
                "description": "ACK SCL Stall"
              },
              "GCEN": {
                "bit": 8,
                "description": "General Call Enable"
              },
              "SAEN": {
                "bit": 9,
                "description": "SMBus Alert Enable"
              },
              "TXCFG": {
                "bit": 10,
                "description": "Transmit Flag Configuration"
              },
              "RXCFG": {
                "bit": 11,
                "description": "Receive Data Configuration"
              },
              "IGNACK": {
                "bit": 12,
                "description": "Ignore NACK"
              },
              "HSMEN": {
                "bit": 13,
                "description": "High Speed Mode Enable"
              },
              "ADDRCFG": {
                "bit": 16,
                "description": "Address Configuration",
                "width": 3
              }
            },
            "SCFGR2": {
              "CLKHOLD": {
                "bit": 0,
                "description": "Clock Hold Time",
                "width": 4
              },
              "DATAVD": {
                "bit": 8,
                "description": "Data Valid Delay",
                "width": 6
              },
              "FILTSCL": {
                "bit": 16,
                "description": "Glitch Filter SCL",
                "width": 4
              },
              "FILTSDA": {
                "bit": 24,
                "description": "Glitch Filter SDA",
                "width": 4
              }
            },
            "SAMR": {
              "ADDR0": {
                "bit": 1,
                "description": "Address 0 Value",
                "width": 10
              },
              "ADDR1": {
                "bit": 17,
                "description": "Address 1 Value",
                "width": 10
              }
            },
            "SASR": {
              "RADDR": {
                "bit": 0,
                "description": "Received Address",
                "width": 11
              },
              "ANV": {
                "bit": 14,
                "description": "Address Not Valid"
              }
            },
            "STAR": {
              "TXNACK": {
                "bit": 0,
                "description": "Transmit NACK"
              }
            },
            "STDR": {
              "DATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 8
              }
            },
            "SRDR": {
              "DATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 8
              },
              "RXEMPTY": {
                "bit": 14,
                "description": "RX Empty"
              },
              "SOF": {
                "bit": 15,
                "description": "Start Of Frame"
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB0",
              "base": "0x40072000",
              "irq": 53
            }
          ],
          "registers": {
            "PERID": {
              "offset": "0x00",
              "size": 8,
              "description": "Peripheral ID register"
            },
            "IDCOMP": {
              "offset": "0x04",
              "size": 8,
              "description": "Peripheral ID Complement register"
            },
            "REV": {
              "offset": "0x08",
              "size": 8,
              "description": "Peripheral Revision register"
            },
            "ADDINFO": {
              "offset": "0x0C",
              "size": 8,
              "description": "Peripheral Additional Info register"
            },
            "OTGISTAT": {
              "offset": "0x10",
              "size": 8,
              "description": "OTG Interrupt Status register"
            },
            "OTGICR": {
              "offset": "0x14",
              "size": 8,
              "description": "OTG Interrupt Control register"
            },
            "OTGSTAT": {
              "offset": "0x18",
              "size": 8,
              "description": "OTG Status register"
            },
            "OTGCTL": {
              "offset": "0x1C",
              "size": 8,
              "description": "OTG Control register"
            },
            "ISTAT": {
              "offset": "0x80",
              "size": 8,
              "description": "Interrupt Status register"
            },
            "INTEN": {
              "offset": "0x84",
              "size": 8,
              "description": "Interrupt Enable register"
            },
            "ERRSTAT": {
              "offset": "0x88",
              "size": 8,
              "description": "Error Interrupt Status register"
            },
            "ERREN": {
              "offset": "0x8C",
              "size": 8,
              "description": "Error Interrupt Enable register"
            },
            "STAT": {
              "offset": "0x90",
              "size": 8,
              "description": "Status register"
            },
            "CTL": {
              "offset": "0x94",
              "size": 8,
              "description": "Control register"
            },
            "ADDR": {
              "offset": "0x98",
              "size": 8,
              "description": "Address register"
            },
            "BDTPAGE1": {
              "offset": "0x9C",
              "size": 8,
              "description": "BDT Page register 1"
            },
            "FRMNUML": {
              "offset": "0xA0",
              "size": 8,
              "description": "Frame Number register Low"
            },
            "FRMNUMH": {
              "offset": "0xA4",
              "size": 8,
              "description": "Frame Number register High"
            },
            "TOKEN": {
              "offset": "0xA8",
              "size": 8,
              "description": "Token register"
            },
            "SOFTHLD": {
              "offset": "0xAC",
              "size": 8,
              "description": "SOF Threshold register"
            },
            "BDTPAGE2": {
              "offset": "0xB0",
              "size": 8,
              "description": "BDT Page Register 2"
            },
            "BDTPAGE3": {
              "offset": "0xB4",
              "size": 8,
              "description": "BDT Page Register 3"
            },
            "ENDPT%s": {
              "offset": "0xC0",
              "size": 8,
              "description": "Endpoint Control register"
            },
            "USBCTRL": {
              "offset": "0x100",
              "size": 8,
              "description": "USB Control register"
            },
            "OBSERVE": {
              "offset": "0x104",
              "size": 8,
              "description": "USB OTG Observe register"
            },
            "CONTROL": {
              "offset": "0x108",
              "size": 8,
              "description": "USB OTG Control register"
            },
            "USBTRC0": {
              "offset": "0x10C",
              "size": 8,
              "description": "USB Transceiver Control register 0"
            },
            "USBFRMADJUST": {
              "offset": "0x114",
              "size": 8,
              "description": "Frame Adjust Register"
            },
            "MISCCTRL": {
              "offset": "0x12C",
              "size": 8,
              "description": "Miscellaneous Control register"
            },
            "STALL_IL_DIS": {
              "offset": "0x130",
              "size": 8,
              "description": "Peripheral mode stall disable for endpoints 7 to 0 in IN direction"
            },
            "STALL_IH_DIS": {
              "offset": "0x134",
              "size": 8,
              "description": "Peripheral mode stall disable for endpoints 15 to 8 in IN direction"
            },
            "STALL_OL_DIS": {
              "offset": "0x138",
              "size": 8,
              "description": "Peripheral mode stall disable for endpoints 7 to 0 in OUT direction"
            },
            "STALL_OH_DIS": {
              "offset": "0x13C",
              "size": 8,
              "description": "Peripheral mode stall disable for endpoints 15 to 8 in OUT direction"
            },
            "CLK_RECOVER_CTRL": {
              "offset": "0x140",
              "size": 8,
              "description": "USB Clock recovery control"
            },
            "CLK_RECOVER_IRC_EN": {
              "offset": "0x144",
              "size": 8,
              "description": "IRC48M oscillator enable register"
            },
            "CLK_RECOVER_INT_EN": {
              "offset": "0x154",
              "size": 8,
              "description": "Clock recovery combined interrupt enable"
            },
            "CLK_RECOVER_INT_STATUS": {
              "offset": "0x15C",
              "size": 8,
              "description": "Clock recovery separated interrupt status"
            }
          },
          "bits": {
            "PERID": {
              "ID": {
                "bit": 0,
                "description": "Peripheral Identification",
                "width": 6
              }
            },
            "IDCOMP": {
              "NID": {
                "bit": 0,
                "description": "Ones' complement of PERID[ID] bits.",
                "width": 6
              }
            },
            "REV": {
              "REV": {
                "bit": 0,
                "description": "Revision",
                "width": 8
              }
            },
            "ADDINFO": {
              "IEHOST": {
                "bit": 0,
                "description": "This bit is set if host mode is enabled."
              }
            },
            "OTGISTAT": {
              "LINE_STATE_CHG": {
                "bit": 5,
                "description": "This interrupt is set when the USB line state (CTL[SE0] and CTL[JSTATE] bits) are stable without change for 1 millisecond, and the value of the line state is different from the last time when the line state was stable"
              },
              "ONEMSEC": {
                "bit": 6,
                "description": "This bit is set when the 1 millisecond timer expires"
              }
            },
            "OTGICR": {
              "LINESTATEEN": {
                "bit": 5,
                "description": "Line State Change Interrupt Enable"
              },
              "ONEMSECEN": {
                "bit": 6,
                "description": "One Millisecond Interrupt Enable"
              }
            },
            "OTGSTAT": {
              "LINESTATESTABLE": {
                "bit": 5,
                "description": "Indicates that the internal signals that control the LINE_STATE_CHG field of OTGISTAT are stable for at least 1 ms"
              },
              "ONEMSECEN": {
                "bit": 6,
                "description": "This bit is reserved for the 1ms count, but it is not useful to software."
              }
            },
            "OTGCTL": {
              "OTGEN": {
                "bit": 2,
                "description": "On-The-Go pullup/pulldown resistor enable"
              },
              "DMLOW": {
                "bit": 4,
                "description": "D- Data Line pull-down resistor enable"
              },
              "DPLOW": {
                "bit": 5,
                "description": "D+ Data Line pull-down resistor enable"
              },
              "DPHIGH": {
                "bit": 7,
                "description": "D+ Data Line pullup resistor enable"
              }
            },
            "ISTAT": {
              "USBRST": {
                "bit": 0,
                "description": "This bit is set when the USB Module has decoded a valid USB reset"
              },
              "ERROR": {
                "bit": 1,
                "description": "This bit is set when any of the error conditions within Error Interrupt Status (ERRSTAT) register occur"
              },
              "SOFTOK": {
                "bit": 2,
                "description": "This bit is set when the USB Module receives a Start Of Frame (SOF) token"
              },
              "TOKDNE": {
                "bit": 3,
                "description": "This bit is set when the current token being processed has completed"
              },
              "SLEEP": {
                "bit": 4,
                "description": "This bit is set when the USB Module detects a constant idle on the USB bus for 3 ms"
              },
              "RESUME": {
                "bit": 5,
                "description": "This bit is set when a K-state is observed on the DP/DM signals for 2"
              },
              "ATTACH": {
                "bit": 6,
                "description": "Attach Interrupt"
              },
              "STALL": {
                "bit": 7,
                "description": "Stall Interrupt"
              }
            },
            "INTEN": {
              "USBRSTEN": {
                "bit": 0,
                "description": "USBRST Interrupt Enable"
              },
              "ERROREN": {
                "bit": 1,
                "description": "ERROR Interrupt Enable"
              },
              "SOFTOKEN": {
                "bit": 2,
                "description": "SOFTOK Interrupt Enable"
              },
              "TOKDNEEN": {
                "bit": 3,
                "description": "TOKDNE Interrupt Enable"
              },
              "SLEEPEN": {
                "bit": 4,
                "description": "SLEEP Interrupt Enable"
              },
              "RESUMEEN": {
                "bit": 5,
                "description": "RESUME Interrupt Enable"
              },
              "ATTACHEN": {
                "bit": 6,
                "description": "ATTACH Interrupt Enable"
              },
              "STALLEN": {
                "bit": 7,
                "description": "STALL Interrupt Enable"
              }
            },
            "ERRSTAT": {
              "PIDERR": {
                "bit": 0,
                "description": "This bit is set when the PID check field fails."
              },
              "CRC5EOF": {
                "bit": 1,
                "description": "This error interrupt has two functions"
              },
              "CRC16": {
                "bit": 2,
                "description": "This bit is set when a data packet is rejected due to a CRC16 error."
              },
              "DFN8": {
                "bit": 3,
                "description": "This bit is set if the data field received was not 8 bits in length"
              },
              "BTOERR": {
                "bit": 4,
                "description": "This bit is set when a bus turnaround timeout error occurs"
              },
              "DMAERR": {
                "bit": 5,
                "description": "This bit is set if the USB Module has requested a DMA access to read a new BDT but has not been given the bus before it needs to receive or transmit data"
              },
              "OWNERR": {
                "bit": 6,
                "description": "This field is valid when the USB Module is operating in peripheral mode (CTL[HOSTMODEEN]=0)"
              },
              "BTSERR": {
                "bit": 7,
                "description": "This bit is set when a bit stuff error is detected"
              }
            },
            "ERREN": {
              "PIDERREN": {
                "bit": 0,
                "description": "PIDERR Interrupt Enable"
              },
              "CRC5EOFEN": {
                "bit": 1,
                "description": "CRC5/EOF Interrupt Enable"
              },
              "CRC16EN": {
                "bit": 2,
                "description": "CRC16 Interrupt Enable"
              },
              "DFN8EN": {
                "bit": 3,
                "description": "DFN8 Interrupt Enable"
              },
              "BTOERREN": {
                "bit": 4,
                "description": "BTOERR Interrupt Enable"
              },
              "DMAERREN": {
                "bit": 5,
                "description": "DMAERR Interrupt Enable"
              },
              "OWNERREN": {
                "bit": 6,
                "description": "OWNERR Interrupt Enable"
              },
              "BTSERREN": {
                "bit": 7,
                "description": "BTSERR Interrupt Enable"
              }
            },
            "STAT": {
              "ODD": {
                "bit": 2,
                "description": "This bit is set if the last buffer descriptor updated was in the odd bank of the BDT."
              },
              "TX": {
                "bit": 3,
                "description": "Transmit Indicator"
              },
              "ENDP": {
                "bit": 4,
                "description": "This four-bit field encodes the endpoint address that received or transmitted the previous token",
                "width": 4
              }
            },
            "CTL": {
              "USBENSOFEN": {
                "bit": 0,
                "description": "USB Enable"
              },
              "ODDRST": {
                "bit": 1,
                "description": "Setting this bit to 1 resets all the BDT ODD ping/pong fields to 0, which then specifies the EVEN BDT bank"
              },
              "RESUME": {
                "bit": 2,
                "description": "When set to 1 this bit enables the USB Module to execute resume signaling"
              },
              "HOSTMODEEN": {
                "bit": 3,
                "description": "When set to 1, this bit enables the USB Module to operate in Host mode"
              },
              "RESET": {
                "bit": 4,
                "description": "Setting this bit enables the USB Module to generate USB reset signaling"
              },
              "TXSUSPENDTOKENBUSY": {
                "bit": 5,
                "description": "In Host mode, TOKEN_BUSY is set when the USB module is busy executing a USB token"
              },
              "SE0": {
                "bit": 6,
                "description": "Live USB Single Ended Zero signal"
              },
              "JSTATE": {
                "bit": 7,
                "description": "Live USB differential receiver JSTATE signal"
              }
            },
            "ADDR": {
              "ADDR": {
                "bit": 0,
                "description": "USB Address",
                "width": 7
              },
              "LSEN": {
                "bit": 7,
                "description": "Low Speed Enable bit"
              }
            },
            "BDTPAGE1": {
              "BDTBA": {
                "bit": 1,
                "description": "Provides address bits 15 through 9 of the BDT base address.",
                "width": 7
              }
            },
            "FRMNUML": {
              "FRM": {
                "bit": 0,
                "description": "This 8-bit field and the 3-bit field in the Frame Number Register High are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory",
                "width": 8
              }
            },
            "FRMNUMH": {
              "FRM": {
                "bit": 0,
                "description": "This 3-bit field and the 8-bit field in the Frame Number Register Low are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory",
                "width": 3
              }
            },
            "TOKEN": {
              "TOKENENDPT": {
                "bit": 0,
                "description": "Holds the Endpoint address for the token command",
                "width": 4
              },
              "TOKENPID": {
                "bit": 4,
                "description": "Contains the token type executed by the USB module.",
                "width": 4
              }
            },
            "SOFTHLD": {
              "CNT": {
                "bit": 0,
                "description": "Represents the SOF count threshold in byte times when SOFDYNTHLD=0 or 8 byte times when SOFDYNTHLD=1",
                "width": 8
              }
            },
            "BDTPAGE2": {
              "BDTBA": {
                "bit": 0,
                "description": "Provides address bits 23 through 16 of the BDT base address that defines the location of Buffer Descriptor Table resides in system memory",
                "width": 8
              }
            },
            "BDTPAGE3": {
              "BDTBA": {
                "bit": 0,
                "description": "Provides address bits 31 through 24 of the BDT base address that defines the location of Buffer Descriptor Table resides in system memory",
                "width": 8
              }
            },
            "ENDPT%s": {
              "EPHSHK": {
                "bit": 0,
                "description": "When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint"
              },
              "EPSTALL": {
                "bit": 1,
                "description": "When set, this bit indicates that the endpoint is stalled"
              },
              "EPTXEN": {
                "bit": 2,
                "description": "This bit, when set, enables the endpoint for TX transfers. See"
              },
              "EPRXEN": {
                "bit": 3,
                "description": "This bit, when set, enables the endpoint for RX transfers. See"
              },
              "EPCTLDIS": {
                "bit": 4,
                "description": "This bit, when set, disables control (SETUP) transfers"
              },
              "RETRYDIS": {
                "bit": 6,
                "description": "This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only"
              },
              "HOSTWOHUB": {
                "bit": 7,
                "description": "Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only"
              }
            },
            "USBCTRL": {
              "UARTSEL": {
                "bit": 4,
                "description": "Selects USB signals to be used as UART signals."
              },
              "UARTCHLS": {
                "bit": 5,
                "description": "UART Signal Channel Select"
              },
              "PDE": {
                "bit": 6,
                "description": "Enables the weak pulldowns on the USB transceiver."
              },
              "SUSP": {
                "bit": 7,
                "description": "Places the USB transceiver into the suspend state."
              }
            },
            "OBSERVE": {
              "DMPD": {
                "bit": 4,
                "description": "Provides observability of the D- Pulldown enable at the USB transceiver."
              },
              "DPPD": {
                "bit": 6,
                "description": "Provides observability of the D+ Pulldown enable at the USB transceiver."
              },
              "DPPU": {
                "bit": 7,
                "description": "Provides observability of the D+ Pullup enable at the USB transceiver."
              }
            },
            "CONTROL": {
              "DPPULLUPNONOTG": {
                "bit": 4,
                "description": "Provides control of the DP Pullup in USBOTG, if USB is configured in non-OTG device mode."
              }
            },
            "USBTRC0": {
              "USB_RESUME_INT": {
                "bit": 0,
                "description": "USB Asynchronous Interrupt"
              },
              "SYNC_DET": {
                "bit": 1,
                "description": "Synchronous USB Interrupt Detect"
              },
              "USB_CLK_RECOVERY_INT": {
                "bit": 2,
                "description": "Combined USB Clock Recovery interrupt status"
              },
              "VREDG_DET": {
                "bit": 3,
                "description": "VREGIN Rising Edge Interrupt Detect"
              },
              "VFEDG_DET": {
                "bit": 4,
                "description": "VREGIN Falling Edge Interrupt Detect"
              },
              "USBRESMEN": {
                "bit": 5,
                "description": "Asynchronous Resume Interrupt Enable"
              },
              "USBRESET": {
                "bit": 7,
                "description": "USB Reset"
              }
            },
            "USBFRMADJUST": {
              "ADJ": {
                "bit": 0,
                "description": "Frame Adjustment",
                "width": 8
              }
            },
            "MISCCTRL": {
              "SOFDYNTHLD": {
                "bit": 0,
                "description": "Dynamic SOF Threshold Compare mode"
              },
              "SOFBUSSET": {
                "bit": 1,
                "description": "SOF_TOK Interrupt Generation Mode Select"
              },
              "OWNERRISODIS": {
                "bit": 2,
                "description": "OWN Error Detect for ISO IN / ISO OUT Disable"
              },
              "VREDG_EN": {
                "bit": 3,
                "description": "VREGIN Rising Edge Interrupt Enable"
              },
              "VFEDG_EN": {
                "bit": 4,
                "description": "VREGIN Falling Edge Interrupt Enable"
              },
              "STL_ADJ_EN": {
                "bit": 7,
                "description": "USB Peripheral mode Stall Adjust Enable"
              }
            },
            "STALL_IL_DIS": {
              "STALL_I_DIS0": {
                "bit": 0,
                "description": "Disable endpoint 0 IN direction."
              },
              "STALL_I_DIS1": {
                "bit": 1,
                "description": "Disable endpoint 1 IN direction."
              },
              "STALL_I_DIS2": {
                "bit": 2,
                "description": "Disable endpoint 2 IN direction."
              },
              "STALL_I_DIS3": {
                "bit": 3,
                "description": "Disable endpoint 3 IN direction."
              },
              "STALL_I_DIS4": {
                "bit": 4,
                "description": "Disable endpoint 4 IN direction."
              },
              "STALL_I_DIS5": {
                "bit": 5,
                "description": "Disable endpoint 5 IN direction."
              },
              "STALL_I_DIS6": {
                "bit": 6,
                "description": "Disable endpoint 6 IN direction."
              },
              "STALL_I_DIS7": {
                "bit": 7,
                "description": "Disable endpoint 7 IN direction."
              }
            },
            "STALL_IH_DIS": {
              "STALL_I_DIS8": {
                "bit": 0,
                "description": "Disable endpoint 8 IN direction."
              },
              "STALL_I_DIS9": {
                "bit": 1,
                "description": "Disable endpoint 9 IN direction."
              },
              "STALL_I_DIS10": {
                "bit": 2,
                "description": "Disable endpoint 10 IN direction."
              },
              "STALL_I_DIS11": {
                "bit": 3,
                "description": "Disable endpoint 11 IN direction."
              },
              "STALL_I_DIS12": {
                "bit": 4,
                "description": "Disable endpoint 12 IN direction."
              },
              "STALL_I_DIS13": {
                "bit": 5,
                "description": "Disable endpoint 13 IN direction."
              },
              "STALL_I_DIS14": {
                "bit": 6,
                "description": "Disable endpoint 14 IN direction."
              },
              "STALL_I_DIS15": {
                "bit": 7,
                "description": "Disable endpoint 15 IN direction."
              }
            },
            "STALL_OL_DIS": {
              "STALL_O_DIS0": {
                "bit": 0,
                "description": "Disable endpoint 0 OUT direction."
              },
              "STALL_O_DIS1": {
                "bit": 1,
                "description": "Disable endpoint 1 OUT direction."
              },
              "STALL_O_DIS2": {
                "bit": 2,
                "description": "Disable endpoint 2 OUT direction."
              },
              "STALL_O_DIS3": {
                "bit": 3,
                "description": "Disable endpoint 3 OUT direction."
              },
              "STALL_O_DIS4": {
                "bit": 4,
                "description": "Disable endpoint 4 OUT direction."
              },
              "STALL_O_DIS5": {
                "bit": 5,
                "description": "Disable endpoint 5 OUT direction."
              },
              "STALL_O_DIS6": {
                "bit": 6,
                "description": "Disable endpoint 6 OUT direction."
              },
              "STALL_O_DIS7": {
                "bit": 7,
                "description": "Disable endpoint 7 OUT direction."
              }
            },
            "STALL_OH_DIS": {
              "STALL_O_DIS8": {
                "bit": 0,
                "description": "Disable endpoint 8 OUT direction."
              },
              "STALL_O_DIS9": {
                "bit": 1,
                "description": "Disable endpoint 9 OUT direction."
              },
              "STALL_O_DIS10": {
                "bit": 2,
                "description": "Disable endpoint 10 OUT direction."
              },
              "STALL_O_DIS11": {
                "bit": 3,
                "description": "Disable endpoint 11 OUT direction."
              },
              "STALL_O_DIS12": {
                "bit": 4,
                "description": "Disable endpoint 12 OUT direction."
              },
              "STALL_O_DIS13": {
                "bit": 5,
                "description": "Disable endpoint 13 OUT direction."
              },
              "STALL_O_DIS14": {
                "bit": 6,
                "description": "Disable endpoint 14 OUT direction."
              },
              "STALL_O_DIS15": {
                "bit": 7,
                "description": "Disable endpoint 15 OUT direction."
              }
            },
            "CLK_RECOVER_CTRL": {
              "RESTART_IFRTRIM_EN": {
                "bit": 5,
                "description": "Restart from IFR trim value"
              },
              "RESET_RESUME_ROUGH_EN": {
                "bit": 6,
                "description": "Reset/resume to rough phase enable"
              },
              "CLOCK_RECOVER_EN": {
                "bit": 7,
                "description": "Crystal-less USB enable"
              }
            },
            "CLK_RECOVER_IRC_EN": {
              "REG_EN": {
                "bit": 0,
                "description": "IRC48M regulator enable This bit is used to enable the local analog regulator for IRC48M module"
              },
              "IRC_EN": {
                "bit": 1,
                "description": "IRC48M enable This bit is used to enable the on-chip IRC48M module to generate clocks for crystal-less USB"
              }
            },
            "CLK_RECOVER_INT_EN": {
              "OVF_ERROR_EN": {
                "bit": 4,
                "description": "Determines whether OVF_ERROR condition signal is used in generation of USB_CLK_RECOVERY_INT."
              }
            },
            "CLK_RECOVER_INT_STATUS": {
              "OVF_ERROR": {
                "bit": 4,
                "description": "Indicates that the USB clock recovery algorithm has detected that the frequency trim adjustment needed for the IRC48M output clock is outside the available TRIM_FINE adjustment range for the IRC48M module"
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x40073000",
              "irq": 40
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              }
            }
          }
        },
        "LLWU": {
          "instances": [
            {
              "name": "LLWU",
              "base": "0x4007C000",
              "irq": 21
            }
          ],
          "registers": {
            "PE1": {
              "offset": "0x00",
              "size": 8,
              "description": "LLWU Pin Enable 1 register"
            },
            "PE2": {
              "offset": "0x01",
              "size": 8,
              "description": "LLWU Pin Enable 2 register"
            },
            "PE3": {
              "offset": "0x02",
              "size": 8,
              "description": "LLWU Pin Enable 3 register"
            },
            "PE4": {
              "offset": "0x03",
              "size": 8,
              "description": "LLWU Pin Enable 4 register"
            },
            "PE5": {
              "offset": "0x04",
              "size": 8,
              "description": "LLWU Pin Enable 5 register"
            },
            "PE6": {
              "offset": "0x05",
              "size": 8,
              "description": "LLWU Pin Enable 6 register"
            },
            "PE7": {
              "offset": "0x06",
              "size": 8,
              "description": "LLWU Pin Enable 7 register"
            },
            "PE8": {
              "offset": "0x07",
              "size": 8,
              "description": "LLWU Pin Enable 8 register"
            },
            "ME": {
              "offset": "0x08",
              "size": 8,
              "description": "LLWU Module Enable register"
            },
            "PF1": {
              "offset": "0x09",
              "size": 8,
              "description": "LLWU Pin Flag 1 register"
            },
            "PF2": {
              "offset": "0x0A",
              "size": 8,
              "description": "LLWU Pin Flag 2 register"
            },
            "PF3": {
              "offset": "0x0B",
              "size": 8,
              "description": "LLWU Pin Flag 3 register"
            },
            "PF4": {
              "offset": "0x0C",
              "size": 8,
              "description": "LLWU Pin Flag 4 register"
            },
            "MF5": {
              "offset": "0x0D",
              "size": 8,
              "description": "LLWU Module Flag 5 register"
            },
            "FILT1": {
              "offset": "0x0E",
              "size": 8,
              "description": "LLWU Pin Filter 1 register"
            },
            "FILT2": {
              "offset": "0x0F",
              "size": 8,
              "description": "LLWU Pin Filter 2 register"
            }
          },
          "bits": {
            "PE1": {
              "WUPE0": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P0",
                "width": 2
              },
              "WUPE1": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P1",
                "width": 2
              },
              "WUPE2": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P2",
                "width": 2
              },
              "WUPE3": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P3",
                "width": 2
              }
            },
            "PE2": {
              "WUPE4": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P4",
                "width": 2
              },
              "WUPE5": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P5",
                "width": 2
              },
              "WUPE6": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P6",
                "width": 2
              },
              "WUPE7": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P7",
                "width": 2
              }
            },
            "PE3": {
              "WUPE8": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P8",
                "width": 2
              },
              "WUPE9": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P9",
                "width": 2
              },
              "WUPE10": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P10",
                "width": 2
              },
              "WUPE11": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P11",
                "width": 2
              }
            },
            "PE4": {
              "WUPE12": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P12",
                "width": 2
              },
              "WUPE13": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P13",
                "width": 2
              },
              "WUPE14": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P14",
                "width": 2
              },
              "WUPE15": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P15",
                "width": 2
              }
            },
            "PE5": {
              "WUPE16": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P16",
                "width": 2
              },
              "WUPE17": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P17",
                "width": 2
              },
              "WUPE18": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P18",
                "width": 2
              },
              "WUPE19": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P19",
                "width": 2
              }
            },
            "PE6": {
              "WUPE20": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P20",
                "width": 2
              },
              "WUPE21": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P21",
                "width": 2
              },
              "WUPE22": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P22",
                "width": 2
              },
              "WUPE23": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P23",
                "width": 2
              }
            },
            "PE7": {
              "WUPE24": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P24",
                "width": 2
              },
              "WUPE25": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P25",
                "width": 2
              },
              "WUPE26": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P26",
                "width": 2
              },
              "WUPE27": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P27",
                "width": 2
              }
            },
            "PE8": {
              "WUPE28": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P28",
                "width": 2
              },
              "WUPE29": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P29",
                "width": 2
              },
              "WUPE30": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P30",
                "width": 2
              },
              "WUPE31": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P31",
                "width": 2
              }
            },
            "ME": {
              "WUME0": {
                "bit": 0,
                "description": "Wakeup Module Enable For Module 0"
              },
              "WUME1": {
                "bit": 1,
                "description": "Wakeup Module Enable for Module 1"
              },
              "WUME2": {
                "bit": 2,
                "description": "Wakeup Module Enable For Module 2"
              },
              "WUME3": {
                "bit": 3,
                "description": "Wakeup Module Enable For Module 3"
              },
              "WUME4": {
                "bit": 4,
                "description": "Wakeup Module Enable For Module 4"
              },
              "WUME5": {
                "bit": 5,
                "description": "Wakeup Module Enable For Module 5"
              },
              "WUME6": {
                "bit": 6,
                "description": "Wakeup Module Enable For Module 6"
              },
              "WUME7": {
                "bit": 7,
                "description": "Wakeup Module Enable For Module 7"
              }
            },
            "PF1": {
              "WUF0": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P0"
              },
              "WUF1": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P1"
              },
              "WUF2": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P2"
              },
              "WUF3": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P3"
              },
              "WUF4": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P4"
              },
              "WUF5": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P5"
              },
              "WUF6": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P6"
              },
              "WUF7": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P7"
              }
            },
            "PF2": {
              "WUF8": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P8"
              },
              "WUF9": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P9"
              },
              "WUF10": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P10"
              },
              "WUF11": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P11"
              },
              "WUF12": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P12"
              },
              "WUF13": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P13"
              },
              "WUF14": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P14"
              },
              "WUF15": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P15"
              }
            },
            "PF3": {
              "WUF16": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P16"
              },
              "WUF17": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P17"
              },
              "WUF18": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P18"
              },
              "WUF19": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P19"
              },
              "WUF20": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P20"
              },
              "WUF21": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P21"
              },
              "WUF22": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P22"
              },
              "WUF23": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P23"
              }
            },
            "PF4": {
              "WUF24": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P24"
              },
              "WUF25": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P25"
              },
              "WUF26": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P26"
              },
              "WUF27": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P27"
              },
              "WUF28": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P28"
              },
              "WUF29": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P29"
              },
              "WUF30": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P30"
              },
              "WUF31": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P31"
              }
            },
            "MF5": {
              "MWUF0": {
                "bit": 0,
                "description": "Wakeup flag For module 0"
              },
              "MWUF1": {
                "bit": 1,
                "description": "Wakeup flag For module 1"
              },
              "MWUF2": {
                "bit": 2,
                "description": "Wakeup flag For module 2"
              },
              "MWUF3": {
                "bit": 3,
                "description": "Wakeup flag For module 3"
              },
              "MWUF4": {
                "bit": 4,
                "description": "Wakeup flag For module 4"
              },
              "MWUF5": {
                "bit": 5,
                "description": "Wakeup flag For module 5"
              },
              "MWUF6": {
                "bit": 6,
                "description": "Wakeup flag For module 6"
              },
              "MWUF7": {
                "bit": 7,
                "description": "Wakeup flag For module 7"
              }
            },
            "FILT1": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 5
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            },
            "FILT2": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 5
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 20
            }
          ],
          "registers": {
            "LVDSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 1 register"
            },
            "LVDSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 2 register"
            },
            "REGSC": {
              "offset": "0x02",
              "size": 8,
              "description": "Regulator Status And Control register"
            },
            "HVDSC1": {
              "offset": "0x0B",
              "size": 8,
              "description": "High Voltage Detect Status And Control 1 register"
            }
          },
          "bits": {
            "LVDSC1": {
              "LVDV": {
                "bit": 0,
                "description": "Low-Voltage Detect Voltage Select",
                "width": 2
              },
              "LVDRE": {
                "bit": 4,
                "description": "Low-Voltage Detect Reset Enable"
              },
              "LVDIE": {
                "bit": 5,
                "description": "Low-Voltage Detect Interrupt Enable"
              },
              "LVDACK": {
                "bit": 6,
                "description": "Low-Voltage Detect Acknowledge"
              },
              "LVDF": {
                "bit": 7,
                "description": "Low-Voltage Detect Flag"
              }
            },
            "LVDSC2": {
              "LVWV": {
                "bit": 0,
                "description": "Low-Voltage Warning Voltage Select",
                "width": 2
              },
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "REGSC": {
              "BGBE": {
                "bit": 0,
                "description": "Bandgap Buffer Enable"
              },
              "REGONS": {
                "bit": 2,
                "description": "Regulator In Run Regulation Status"
              },
              "ACKISO": {
                "bit": 3,
                "description": "Acknowledge Isolation"
              },
              "BGEN": {
                "bit": 4,
                "description": "Bandgap Enable In VLPx Operation"
              }
            },
            "HVDSC1": {
              "HVDV": {
                "bit": 0,
                "description": "High-Voltage Detect Voltage Select"
              },
              "HVDRE": {
                "bit": 4,
                "description": "High-Voltage Detect Reset Enable"
              },
              "HVDIE": {
                "bit": 5,
                "description": "High-Voltage Detect Interrupt Enable"
              },
              "HVDACK": {
                "bit": 6,
                "description": "High-Voltage Detect Acknowledge"
              },
              "HVDF": {
                "bit": 7,
                "description": "High-Voltage Detect Flag"
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x4007E000"
            }
          ],
          "registers": {
            "PMPROT": {
              "offset": "0x00",
              "size": 8,
              "description": "Power Mode Protection register"
            },
            "PMCTRL": {
              "offset": "0x01",
              "size": 8,
              "description": "Power Mode Control register"
            },
            "STOPCTRL": {
              "offset": "0x02",
              "size": 8,
              "description": "Stop Control Register"
            },
            "PMSTAT": {
              "offset": "0x03",
              "size": 8,
              "description": "Power Mode Status register"
            }
          },
          "bits": {
            "PMPROT": {
              "AVLLS": {
                "bit": 1,
                "description": "Allow Very-Low-Leakage Stop Mode"
              },
              "ALLS": {
                "bit": 3,
                "description": "Allow Low-Leakage Stop Mode"
              },
              "AVLP": {
                "bit": 5,
                "description": "Allow Very-Low-Power Modes"
              },
              "AHSRUN": {
                "bit": 7,
                "description": "Allow High Speed Run mode"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "STOPA": {
                "bit": 3,
                "description": "Stop Aborted"
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Control",
                "width": 2
              }
            },
            "STOPCTRL": {
              "LLSM": {
                "bit": 0,
                "description": "LLS or VLLS Mode Control",
                "width": 3
              },
              "LPOPO": {
                "bit": 3,
                "description": "LPO Power Option"
              },
              "PORPO": {
                "bit": 5,
                "description": "POR Power Option"
              },
              "PSTOPO": {
                "bit": 6,
                "description": "Partial Stop Option",
                "width": 2
              }
            },
            "PMSTAT": {
              "PMSTAT": {
                "bit": 0,
                "description": "Power Mode Status",
                "width": 8
              }
            }
          }
        },
        "RCM": {
          "instances": [
            {
              "name": "RCM",
              "base": "0x4007F000"
            }
          ],
          "registers": {
            "SRS0": {
              "offset": "0x00",
              "size": 8,
              "description": "System Reset Status Register 0"
            },
            "SRS1": {
              "offset": "0x01",
              "size": 8,
              "description": "System Reset Status Register 1"
            },
            "RPFC": {
              "offset": "0x04",
              "size": 8,
              "description": "Reset Pin Filter Control register"
            },
            "RPFW": {
              "offset": "0x05",
              "size": 8,
              "description": "Reset Pin Filter Width register"
            },
            "SSRS0": {
              "offset": "0x08",
              "size": 8,
              "description": "Sticky System Reset Status Register 0"
            },
            "SSRS1": {
              "offset": "0x09",
              "size": 8,
              "description": "Sticky System Reset Status Register 1"
            }
          },
          "bits": {
            "SRS0": {
              "WAKEUP": {
                "bit": 0,
                "description": "Low Leakage Wakeup Reset"
              },
              "LVD": {
                "bit": 1,
                "description": "Low-Voltage Detect Reset"
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-Clock Reset"
              },
              "LOL": {
                "bit": 3,
                "description": "Loss-of-Lock Reset"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-On Reset"
              }
            },
            "SRS1": {
              "JTAG": {
                "bit": 0,
                "description": "JTAG Generated Reset"
              },
              "LOCKUP": {
                "bit": 1,
                "description": "Core Lockup"
              },
              "SW": {
                "bit": 2,
                "description": "Software"
              },
              "MDM_AP": {
                "bit": 3,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 5,
                "description": "Stop Mode Acknowledge Error Reset"
              }
            },
            "RPFC": {
              "RSTFLTSRW": {
                "bit": 0,
                "description": "Reset Pin Filter Select in Run and Wait Modes",
                "width": 2
              },
              "RSTFLTSS": {
                "bit": 2,
                "description": "Reset Pin Filter Select in Stop Mode"
              }
            },
            "RPFW": {
              "RSTFLTSEL": {
                "bit": 0,
                "description": "Reset Pin Filter Bus Clock Select",
                "width": 5
              }
            },
            "SSRS0": {
              "SWAKEUP": {
                "bit": 0,
                "description": "Sticky Low Leakage Wakeup Reset"
              },
              "SLVD": {
                "bit": 1,
                "description": "Sticky Low-Voltage Detect Reset"
              },
              "SLOC": {
                "bit": 2,
                "description": "Sticky Loss-of-Clock Reset"
              },
              "SLOL": {
                "bit": 3,
                "description": "Sticky Loss-of-Lock Reset"
              },
              "SWDOG": {
                "bit": 5,
                "description": "Sticky Watchdog"
              },
              "SPIN": {
                "bit": 6,
                "description": "Sticky External Reset Pin"
              },
              "SPOR": {
                "bit": 7,
                "description": "Sticky Power-On Reset"
              }
            },
            "SSRS1": {
              "SJTAG": {
                "bit": 0,
                "description": "Sticky JTAG Generated Reset"
              },
              "SLOCKUP": {
                "bit": 1,
                "description": "Sticky Core Lockup"
              },
              "SSW": {
                "bit": 2,
                "description": "Sticky Software"
              },
              "SMDM_AP": {
                "bit": 3,
                "description": "Sticky MDM-AP System Reset Request"
              },
              "SSACKERR": {
                "bit": 5,
                "description": "Sticky Stop Mode Acknowledge Error Reset"
              }
            }
          }
        },
        "PTA": {
          "instances": [
            {
              "name": "PTA",
              "base": "0x400FF000",
              "irq": 59
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port Data Direction",
                "width": 32
              }
            }
          }
        },
        "PTB": {
          "instances": [
            {
              "name": "PTB",
              "base": "0x400FF040",
              "irq": 60
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port Data Direction",
                "width": 32
              }
            }
          }
        },
        "PTC": {
          "instances": [
            {
              "name": "PTC",
              "base": "0x400FF080",
              "irq": 61
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port Data Direction",
                "width": 32
              }
            }
          }
        },
        "PTD": {
          "instances": [
            {
              "name": "PTD",
              "base": "0x400FF0C0",
              "irq": 62
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port Data Direction",
                "width": 32
              }
            }
          }
        },
        "PTE": {
          "instances": [
            {
              "name": "PTE",
              "base": "0x400FF100",
              "irq": 63
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port Data Direction",
                "width": 32
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xE0080000",
              "irq": 17
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "PLACR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Crossbar Switch (AXBS) Control Register"
            },
            "ISCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Status and Control Register"
            },
            "CPO": {
              "offset": "0x40",
              "size": 32,
              "description": "Compute Operation Control Register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              }
            },
            "PLACR": {
              "ARB": {
                "bit": 9,
                "description": "Arbitration select"
              }
            },
            "ISCR": {
              "FIOC": {
                "bit": 8,
                "description": "FPU invalid operation interrupt status"
              },
              "FDZC": {
                "bit": 9,
                "description": "FPU divide-by-zero interrupt status"
              },
              "FOFC": {
                "bit": 10,
                "description": "FPU overflow interrupt status"
              },
              "FUFC": {
                "bit": 11,
                "description": "FPU underflow interrupt status"
              },
              "FIXC": {
                "bit": 12,
                "description": "FPU inexact interrupt status"
              },
              "FIDC": {
                "bit": 15,
                "description": "FPU input denormal interrupt status"
              },
              "FIOCE": {
                "bit": 24,
                "description": "FPU invalid operation interrupt enable"
              },
              "FDZCE": {
                "bit": 25,
                "description": "FPU divide-by-zero interrupt enable"
              },
              "FOFCE": {
                "bit": 26,
                "description": "FPU overflow interrupt enable"
              },
              "FUFCE": {
                "bit": 27,
                "description": "FPU underflow interrupt enable"
              },
              "FIXCE": {
                "bit": 28,
                "description": "FPU inexact interrupt enable"
              },
              "FIDCE": {
                "bit": 31,
                "description": "FPU input denormal interrupt enable"
              }
            },
            "CPO": {
              "CPOREQ": {
                "bit": 0,
                "description": "Compute Operation request"
              },
              "CPOACK": {
                "bit": 1,
                "description": "Compute Operation acknowledge"
              },
              "CPOWOI": {
                "bit": 2,
                "description": "Compute Operation wakeup on interrupt"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 116,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "DMA0_IRQHandler"
          },
          {
            "number": 17,
            "name": "DMA1_IRQHandler"
          },
          {
            "number": 18,
            "name": "DMA2_IRQHandler"
          },
          {
            "number": 19,
            "name": "DMA3_IRQHandler"
          },
          {
            "number": 20,
            "name": "DMA4_IRQHandler"
          },
          {
            "number": 21,
            "name": "DMA5_IRQHandler"
          },
          {
            "number": 22,
            "name": "DMA6_IRQHandler"
          },
          {
            "number": 23,
            "name": "DMA7_IRQHandler"
          },
          {
            "number": 24,
            "name": "DMA8_IRQHandler"
          },
          {
            "number": 25,
            "name": "DMA9_IRQHandler"
          },
          {
            "number": 26,
            "name": "DMA10_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA11_IRQHandler"
          },
          {
            "number": 28,
            "name": "DMA12_IRQHandler"
          },
          {
            "number": 29,
            "name": "DMA13_IRQHandler"
          },
          {
            "number": 30,
            "name": "DMA14_IRQHandler"
          },
          {
            "number": 31,
            "name": "DMA15_IRQHandler"
          },
          {
            "number": 32,
            "name": "DMA_Error_IRQHandler"
          },
          {
            "number": 33,
            "name": "MCM_IRQHandler"
          },
          {
            "number": 34,
            "name": "FTF_IRQHandler"
          },
          {
            "number": 35,
            "name": "Read_Collision_IRQHandler"
          },
          {
            "number": 36,
            "name": "LVD_LVW_IRQHandler"
          },
          {
            "number": 37,
            "name": "LLWU_IRQHandler"
          },
          {
            "number": 38,
            "name": "WDOG_EWM_IRQHandler"
          },
          {
            "number": 39,
            "name": "RNG_IRQHandler"
          },
          {
            "number": 40,
            "name": "LPI2C0_IRQHandler"
          },
          {
            "number": 41,
            "name": "LPI2C1_IRQHandler"
          },
          {
            "number": 42,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 43,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 44,
            "name": "I2S0_Tx_IRQHandler"
          },
          {
            "number": 45,
            "name": "I2S0_Rx_IRQHandler"
          },
          {
            "number": 46,
            "name": "LPUART0_IRQHandler"
          },
          {
            "number": 47,
            "name": "UART0_RX_TX_IRQHandler"
          },
          {
            "number": 48,
            "name": "UART0_ERR_IRQHandler"
          },
          {
            "number": 49,
            "name": "UART1_RX_TX_IRQHandler"
          },
          {
            "number": 50,
            "name": "UART1_ERR_IRQHandler"
          },
          {
            "number": 51,
            "name": "UART2_RX_TX_IRQHandler"
          },
          {
            "number": 52,
            "name": "UART2_ERR_IRQHandler"
          },
          {
            "number": 55,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 56,
            "name": "CMP0_IRQHandler"
          },
          {
            "number": 62,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 63,
            "name": "RTC_Seconds_IRQHandler"
          },
          {
            "number": 64,
            "name": "PIT0_IRQHandler"
          },
          {
            "number": 65,
            "name": "PIT1_IRQHandler"
          },
          {
            "number": 66,
            "name": "PIT2_IRQHandler"
          },
          {
            "number": 67,
            "name": "PIT3_IRQHandler"
          },
          {
            "number": 68,
            "name": "PDB0_IRQHandler"
          },
          {
            "number": 69,
            "name": "USB0_IRQHandler"
          },
          {
            "number": 72,
            "name": "DAC0_IRQHandler"
          },
          {
            "number": 74,
            "name": "LPTMR0_IRQHandler"
          },
          {
            "number": 75,
            "name": "PORTA_IRQHandler"
          },
          {
            "number": 76,
            "name": "PORTB_IRQHandler"
          },
          {
            "number": 77,
            "name": "PORTC_IRQHandler"
          },
          {
            "number": 78,
            "name": "PORTD_IRQHandler"
          },
          {
            "number": 79,
            "name": "PORTE_IRQHandler"
          },
          {
            "number": 91,
            "name": "CAN0_ORed_Message_buffer_IRQHandler"
          },
          {
            "number": 92,
            "name": "CAN0_Bus_Off_IRQHandler"
          },
          {
            "number": 93,
            "name": "CAN0_Error_IRQHandler"
          },
          {
            "number": 94,
            "name": "CAN0_Tx_Warning_IRQHandler"
          },
          {
            "number": 95,
            "name": "CAN0_Rx_Warning_IRQHandler"
          },
          {
            "number": 96,
            "name": "CAN0_Wake_Up_IRQHandler"
          },
          {
            "number": 104,
            "name": "I2S1_Tx_IRQHandler"
          },
          {
            "number": 105,
            "name": "I2S1_Rx_IRQHandler"
          },
          {
            "number": 110,
            "name": "CAN1_ORed_Message_buffer_IRQHandler"
          },
          {
            "number": 111,
            "name": "CAN1_Bus_Off_IRQHandler"
          },
          {
            "number": 112,
            "name": "CAN1_Error_IRQHandler"
          },
          {
            "number": 113,
            "name": "CAN1_Tx_Warning_IRQHandler"
          },
          {
            "number": 114,
            "name": "CAN1_Rx_Warning_IRQHandler"
          },
          {
            "number": 115,
            "name": "CAN1_Wake_Up_IRQHandler"
          }
        ]
      }
    }
  }
}