Shows which debug event occurred.<BR>Usage constraints: Privileged access permitted only. Unprivileged accesses generate a BusFault.<BR>&nbsp; This register is word accessible only. Halfword and byte accesses are UNPREDICTABLE.<BR>&nbsp; If the Main Extension is not implemented then it is IMPLEMENTATION DEFINED whether this register is accessible only to the debugger and RES0 for software.<BR>Configurations: Present only if halting debug or the Main Extension is implemented.<BR>&nbsp; This register is RES0 if both halting debug and Main Extension are not implemented.<BR>Attributes: 32-bit read/write-one-to-clear register located at 0xE000ED30.<BR>&nbsp; Secure software can access the Non-secure view of this register via DFSR_NS located at 0xE002ED30. The location 0xE002ED30 is RES0 to software executing in Non-secure state and the debugger.<BR>&nbsp; This register is not banked between Security states.