/*
 * SPDX-FileCopyrightText: 2019-2025 SiFli Technologies(Nanjing) Co., Ltd
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef __MPI_H
#define __MPI_H

typedef struct
{
    __IO uint32_t CR;
    __IO uint32_t DR;
    __IO uint32_t DCR;
    __IO uint32_t PSCLR;
    __IO uint32_t SR;
    __IO uint32_t SCR;
    __IO uint32_t CMDR1;
    __IO uint32_t AR1;
    __IO uint32_t ABR1;
    __IO uint32_t DLR1;
    __IO uint32_t CCR1;
    __IO uint32_t CMDR2;
    __IO uint32_t AR2;
    __IO uint32_t ABR2;
    __IO uint32_t DLR2;
    __IO uint32_t CCR2;
    __IO uint32_t HCMDR;
    __IO uint32_t HRABR;
    __IO uint32_t HRCCR;
    __IO uint32_t HWABR;
    __IO uint32_t HWCCR;
    __IO uint32_t FIFOCR;
    __IO uint32_t MISCR;
    __IO uint32_t CTRSAR;
    __IO uint32_t CTREAR;
    __IO uint32_t NONCEA;
    __IO uint32_t NONCEB;
    __IO uint32_t AASAR;
    __IO uint32_t AAEAR;
    __IO uint32_t AAOAR;
    __IO uint32_t CIR;
    __IO uint32_t SMR;
    __IO uint32_t SMKR;
    __IO uint32_t TIMR;
    __IO uint32_t WDTR;
    __IO uint32_t PRSAR;
    __IO uint32_t PREAR;
    __IO uint32_t CALCR;
    __IO uint32_t CALDOR;
    __IO uint32_t APM32CR;
    __IO uint32_t CR2;
    __IO uint32_t OPIDLY_OCR1;
    __IO uint32_t OPIDLY_ICR1;
} MPI_TypeDef;


/********************* Bit definition for MPI_CR register *********************/
#define MPI_CR_EN_Pos                   (0U)
#define MPI_CR_EN_Msk                   (0x1UL << MPI_CR_EN_Pos)
#define MPI_CR_EN                       MPI_CR_EN_Msk
#define MPI_CR_WPE_Pos                  (1U)
#define MPI_CR_WPE_Msk                  (0x1UL << MPI_CR_WPE_Pos)
#define MPI_CR_WPE                      MPI_CR_WPE_Msk
#define MPI_CR_WP_Pos                   (2U)
#define MPI_CR_WP_Msk                   (0x1UL << MPI_CR_WP_Pos)
#define MPI_CR_WP                       MPI_CR_WP_Msk
#define MPI_CR_HOLDE_Pos                (3U)
#define MPI_CR_HOLDE_Msk                (0x1UL << MPI_CR_HOLDE_Pos)
#define MPI_CR_HOLDE                    MPI_CR_HOLDE_Msk
#define MPI_CR_HOLD_Pos                 (4U)
#define MPI_CR_HOLD_Msk                 (0x1UL << MPI_CR_HOLD_Pos)
#define MPI_CR_HOLD                     MPI_CR_HOLD_Msk
#define MPI_CR_DMAE_Pos                 (5U)
#define MPI_CR_DMAE_Msk                 (0x1UL << MPI_CR_DMAE_Pos)
#define MPI_CR_DMAE                     MPI_CR_DMAE_Msk
#define MPI_CR_CTRE_Pos                 (6U)
#define MPI_CR_CTRE_Msk                 (0x1UL << MPI_CR_CTRE_Pos)
#define MPI_CR_CTRE                     MPI_CR_CTRE_Msk
#define MPI_CR_CTRM_Pos                 (7U)
#define MPI_CR_CTRM_Msk                 (0x1UL << MPI_CR_CTRM_Pos)
#define MPI_CR_CTRM                     MPI_CR_CTRM_Msk
#define MPI_CR_TCIE_Pos                 (8U)
#define MPI_CR_TCIE_Msk                 (0x1UL << MPI_CR_TCIE_Pos)
#define MPI_CR_TCIE                     MPI_CR_TCIE_Msk
#define MPI_CR_FUIE_Pos                 (9U)
#define MPI_CR_FUIE_Msk                 (0x1UL << MPI_CR_FUIE_Pos)
#define MPI_CR_FUIE                     MPI_CR_FUIE_Msk
#define MPI_CR_FOIE_Pos                 (10U)
#define MPI_CR_FOIE_Msk                 (0x1UL << MPI_CR_FOIE_Pos)
#define MPI_CR_FOIE                     MPI_CR_FOIE_Msk
#define MPI_CR_SMIE_Pos                 (11U)
#define MPI_CR_SMIE_Msk                 (0x1UL << MPI_CR_SMIE_Pos)
#define MPI_CR_SMIE                     MPI_CR_SMIE_Msk
#define MPI_CR_CSVIE_Pos                (12U)
#define MPI_CR_CSVIE_Msk                (0x1UL << MPI_CR_CSVIE_Pos)
#define MPI_CR_CSVIE                    MPI_CR_CSVIE_Msk
#define MPI_CR_RBXIE_Pos                (13U)
#define MPI_CR_RBXIE_Msk                (0x1UL << MPI_CR_RBXIE_Pos)
#define MPI_CR_RBXIE                    MPI_CR_RBXIE_Msk
#define MPI_CR_CMD2E_Pos                (16U)
#define MPI_CR_CMD2E_Msk                (0x1UL << MPI_CR_CMD2E_Pos)
#define MPI_CR_CMD2E                    MPI_CR_CMD2E_Msk
#define MPI_CR_SME1_Pos                 (17U)
#define MPI_CR_SME1_Msk                 (0x1UL << MPI_CR_SME1_Pos)
#define MPI_CR_SME1                     MPI_CR_SME1_Msk
#define MPI_CR_SME2_Pos                 (18U)
#define MPI_CR_SME2_Msk                 (0x1UL << MPI_CR_SME2_Pos)
#define MPI_CR_SME2                     MPI_CR_SME2_Msk
#define MPI_CR_SMM_Pos                  (19U)
#define MPI_CR_SMM_Msk                  (0x1UL << MPI_CR_SMM_Pos)
#define MPI_CR_SMM                      MPI_CR_SMM_Msk
#define MPI_CR_HWIFE_Pos                (20U)
#define MPI_CR_HWIFE_Msk                (0x1UL << MPI_CR_HWIFE_Pos)
#define MPI_CR_HWIFE                    MPI_CR_HWIFE_Msk
#define MPI_CR_OPIE_Pos                 (21U)
#define MPI_CR_OPIE_Msk                 (0x1UL << MPI_CR_OPIE_Pos)
#define MPI_CR_OPIE                     MPI_CR_OPIE_Msk
#define MPI_CR_PREFE_Pos                (22U)
#define MPI_CR_PREFE_Msk                (0x1UL << MPI_CR_PREFE_Pos)
#define MPI_CR_PREFE                    MPI_CR_PREFE_Msk
#define MPI_CR_MX16_Pos                 (23U)
#define MPI_CR_MX16_Msk                 (0x1UL << MPI_CR_MX16_Pos)
#define MPI_CR_MX16                     MPI_CR_MX16_Msk
#define MPI_CR_DFM_Pos                  (24U)
#define MPI_CR_DFM_Msk                  (0x1UL << MPI_CR_DFM_Pos)
#define MPI_CR_DFM                      MPI_CR_DFM_Msk
#define MPI_CR_AHBDIS_Pos               (25U)
#define MPI_CR_AHBDIS_Msk               (0x1UL << MPI_CR_AHBDIS_Pos)
#define MPI_CR_AHBDIS                   MPI_CR_AHBDIS_Msk
#define MPI_CR_ABORT_Pos                (31U)
#define MPI_CR_ABORT_Msk                (0x1UL << MPI_CR_ABORT_Pos)
#define MPI_CR_ABORT                    MPI_CR_ABORT_Msk

/********************* Bit definition for MPI_DR register *********************/
#define MPI_DR_DATA_Pos                 (0U)
#define MPI_DR_DATA_Msk                 (0xFFFFFFFFUL << MPI_DR_DATA_Pos)
#define MPI_DR_DATA                     MPI_DR_DATA_Msk

/******************** Bit definition for MPI_DCR register *********************/
#define MPI_DCR_RBSIZE_Pos              (0U)
#define MPI_DCR_RBSIZE_Msk              (0x7UL << MPI_DCR_RBSIZE_Pos)
#define MPI_DCR_RBSIZE                  MPI_DCR_RBSIZE_Msk
#define MPI_DCR_DQSE_Pos                (3U)
#define MPI_DCR_DQSE_Msk                (0x1UL << MPI_DCR_DQSE_Pos)
#define MPI_DCR_DQSE                    MPI_DCR_DQSE_Msk
#define MPI_DCR_HYPER_Pos               (4U)
#define MPI_DCR_HYPER_Msk               (0x1UL << MPI_DCR_HYPER_Pos)
#define MPI_DCR_HYPER                   MPI_DCR_HYPER_Msk
#define MPI_DCR_XLEGACY_Pos             (5U)
#define MPI_DCR_XLEGACY_Msk             (0x1UL << MPI_DCR_XLEGACY_Pos)
#define MPI_DCR_XLEGACY                 MPI_DCR_XLEGACY_Msk
#define MPI_DCR_CSLMAX_Pos              (6U)
#define MPI_DCR_CSLMAX_Msk              (0xFFFUL << MPI_DCR_CSLMAX_Pos)
#define MPI_DCR_CSLMAX                  MPI_DCR_CSLMAX_Msk
#define MPI_DCR_CSLMIN_Pos              (18U)
#define MPI_DCR_CSLMIN_Msk              (0xFUL << MPI_DCR_CSLMIN_Pos)
#define MPI_DCR_CSLMIN                  MPI_DCR_CSLMIN_Msk
#define MPI_DCR_CSHMIN_Pos              (22U)
#define MPI_DCR_CSHMIN_Msk              (0xFUL << MPI_DCR_CSHMIN_Pos)
#define MPI_DCR_CSHMIN                  MPI_DCR_CSHMIN_Msk
#define MPI_DCR_TRCMIN_Pos              (26U)
#define MPI_DCR_TRCMIN_Msk              (0x1FUL << MPI_DCR_TRCMIN_Pos)
#define MPI_DCR_TRCMIN                  MPI_DCR_TRCMIN_Msk
#define MPI_DCR_FIXLAT_Pos              (31U)
#define MPI_DCR_FIXLAT_Msk              (0x1UL << MPI_DCR_FIXLAT_Pos)
#define MPI_DCR_FIXLAT                  MPI_DCR_FIXLAT_Msk

/******************* Bit definition for MPI_PSCLR register ********************/
#define MPI_PSCLR_DIV_Pos               (0U)
#define MPI_PSCLR_DIV_Msk               (0xFFUL << MPI_PSCLR_DIV_Pos)
#define MPI_PSCLR_DIV                   MPI_PSCLR_DIV_Msk

/********************* Bit definition for MPI_SR register *********************/
#define MPI_SR_TCF_Pos                  (0U)
#define MPI_SR_TCF_Msk                  (0x1UL << MPI_SR_TCF_Pos)
#define MPI_SR_TCF                      MPI_SR_TCF_Msk
#define MPI_SR_FUF_Pos                  (1U)
#define MPI_SR_FUF_Msk                  (0x1UL << MPI_SR_FUF_Pos)
#define MPI_SR_FUF                      MPI_SR_FUF_Msk
#define MPI_SR_FOF_Pos                  (2U)
#define MPI_SR_FOF_Msk                  (0x1UL << MPI_SR_FOF_Pos)
#define MPI_SR_FOF                      MPI_SR_FOF_Msk
#define MPI_SR_SMF_Pos                  (3U)
#define MPI_SR_SMF_Msk                  (0x1UL << MPI_SR_SMF_Pos)
#define MPI_SR_SMF                      MPI_SR_SMF_Msk
#define MPI_SR_CSVF_Pos                 (4U)
#define MPI_SR_CSVF_Msk                 (0x1UL << MPI_SR_CSVF_Pos)
#define MPI_SR_CSVF                     MPI_SR_CSVF_Msk
#define MPI_SR_RBXF_Pos                 (5U)
#define MPI_SR_RBXF_Msk                 (0x1UL << MPI_SR_RBXF_Pos)
#define MPI_SR_RBXF                     MPI_SR_RBXF_Msk
#define MPI_SR_BUSY_Pos                 (31U)
#define MPI_SR_BUSY_Msk                 (0x1UL << MPI_SR_BUSY_Pos)
#define MPI_SR_BUSY                     MPI_SR_BUSY_Msk

/******************** Bit definition for MPI_SCR register *********************/
#define MPI_SCR_TCFC_Pos                (0U)
#define MPI_SCR_TCFC_Msk                (0x1UL << MPI_SCR_TCFC_Pos)
#define MPI_SCR_TCFC                    MPI_SCR_TCFC_Msk
#define MPI_SCR_FUFC_Pos                (1U)
#define MPI_SCR_FUFC_Msk                (0x1UL << MPI_SCR_FUFC_Pos)
#define MPI_SCR_FUFC                    MPI_SCR_FUFC_Msk
#define MPI_SCR_FOFC_Pos                (2U)
#define MPI_SCR_FOFC_Msk                (0x1UL << MPI_SCR_FOFC_Pos)
#define MPI_SCR_FOFC                    MPI_SCR_FOFC_Msk
#define MPI_SCR_SMFC_Pos                (3U)
#define MPI_SCR_SMFC_Msk                (0x1UL << MPI_SCR_SMFC_Pos)
#define MPI_SCR_SMFC                    MPI_SCR_SMFC_Msk
#define MPI_SCR_CSVFC_Pos               (4U)
#define MPI_SCR_CSVFC_Msk               (0x1UL << MPI_SCR_CSVFC_Pos)
#define MPI_SCR_CSVFC                   MPI_SCR_CSVFC_Msk
#define MPI_SCR_RBXFC_Pos               (5U)
#define MPI_SCR_RBXFC_Msk               (0x1UL << MPI_SCR_RBXFC_Pos)
#define MPI_SCR_RBXFC                   MPI_SCR_RBXFC_Msk

/******************* Bit definition for MPI_CMDR1 register ********************/
#define MPI_CMDR1_CMD_Pos               (0U)
#define MPI_CMDR1_CMD_Msk               (0xFFUL << MPI_CMDR1_CMD_Pos)
#define MPI_CMDR1_CMD                   MPI_CMDR1_CMD_Msk

/******************** Bit definition for MPI_AR1 register *********************/
#define MPI_AR1_ADDR_Pos                (0U)
#define MPI_AR1_ADDR_Msk                (0xFFFFFFFFUL << MPI_AR1_ADDR_Pos)
#define MPI_AR1_ADDR                    MPI_AR1_ADDR_Msk

/******************** Bit definition for MPI_ABR1 register ********************/
#define MPI_ABR1_ABYTE_Pos              (0U)
#define MPI_ABR1_ABYTE_Msk              (0xFFFFFFFFUL << MPI_ABR1_ABYTE_Pos)
#define MPI_ABR1_ABYTE                  MPI_ABR1_ABYTE_Msk

/******************** Bit definition for MPI_DLR1 register ********************/
#define MPI_DLR1_DLEN_Pos               (0U)
#define MPI_DLR1_DLEN_Msk               (0xFFFFFUL << MPI_DLR1_DLEN_Pos)
#define MPI_DLR1_DLEN                   MPI_DLR1_DLEN_Msk

/******************** Bit definition for MPI_CCR1 register ********************/
#define MPI_CCR1_IMODE_Pos              (0U)
#define MPI_CCR1_IMODE_Msk              (0x7UL << MPI_CCR1_IMODE_Pos)
#define MPI_CCR1_IMODE                  MPI_CCR1_IMODE_Msk
#define MPI_CCR1_ADMODE_Pos             (3U)
#define MPI_CCR1_ADMODE_Msk             (0x7UL << MPI_CCR1_ADMODE_Pos)
#define MPI_CCR1_ADMODE                 MPI_CCR1_ADMODE_Msk
#define MPI_CCR1_ADSIZE_Pos             (6U)
#define MPI_CCR1_ADSIZE_Msk             (0x3UL << MPI_CCR1_ADSIZE_Pos)
#define MPI_CCR1_ADSIZE                 MPI_CCR1_ADSIZE_Msk
#define MPI_CCR1_ABMODE_Pos             (8U)
#define MPI_CCR1_ABMODE_Msk             (0x7UL << MPI_CCR1_ABMODE_Pos)
#define MPI_CCR1_ABMODE                 MPI_CCR1_ABMODE_Msk
#define MPI_CCR1_ABSIZE_Pos             (11U)
#define MPI_CCR1_ABSIZE_Msk             (0x3UL << MPI_CCR1_ABSIZE_Pos)
#define MPI_CCR1_ABSIZE                 MPI_CCR1_ABSIZE_Msk
#define MPI_CCR1_DCYC_Pos               (13U)
#define MPI_CCR1_DCYC_Msk               (0x1FUL << MPI_CCR1_DCYC_Pos)
#define MPI_CCR1_DCYC                   MPI_CCR1_DCYC_Msk
#define MPI_CCR1_DMODE_Pos              (18U)
#define MPI_CCR1_DMODE_Msk              (0x7UL << MPI_CCR1_DMODE_Pos)
#define MPI_CCR1_DMODE                  MPI_CCR1_DMODE_Msk
#define MPI_CCR1_FMODE_Pos              (21U)
#define MPI_CCR1_FMODE_Msk              (0x1UL << MPI_CCR1_FMODE_Pos)
#define MPI_CCR1_FMODE                  MPI_CCR1_FMODE_Msk

/******************* Bit definition for MPI_CMDR2 register ********************/
#define MPI_CMDR2_CMD_Pos               (0U)
#define MPI_CMDR2_CMD_Msk               (0xFFUL << MPI_CMDR2_CMD_Pos)
#define MPI_CMDR2_CMD                   MPI_CMDR2_CMD_Msk

/******************** Bit definition for MPI_AR2 register *********************/
#define MPI_AR2_ADDR_Pos                (0U)
#define MPI_AR2_ADDR_Msk                (0xFFFFFFFFUL << MPI_AR2_ADDR_Pos)
#define MPI_AR2_ADDR                    MPI_AR2_ADDR_Msk

/******************** Bit definition for MPI_ABR2 register ********************/
#define MPI_ABR2_ABYTE_Pos              (0U)
#define MPI_ABR2_ABYTE_Msk              (0xFFFFFFFFUL << MPI_ABR2_ABYTE_Pos)
#define MPI_ABR2_ABYTE                  MPI_ABR2_ABYTE_Msk

/******************** Bit definition for MPI_DLR2 register ********************/
#define MPI_DLR2_DLEN_Pos               (0U)
#define MPI_DLR2_DLEN_Msk               (0xFFFFFUL << MPI_DLR2_DLEN_Pos)
#define MPI_DLR2_DLEN                   MPI_DLR2_DLEN_Msk

/******************** Bit definition for MPI_CCR2 register ********************/
#define MPI_CCR2_IMODE_Pos              (0U)
#define MPI_CCR2_IMODE_Msk              (0x7UL << MPI_CCR2_IMODE_Pos)
#define MPI_CCR2_IMODE                  MPI_CCR2_IMODE_Msk
#define MPI_CCR2_ADMODE_Pos             (3U)
#define MPI_CCR2_ADMODE_Msk             (0x7UL << MPI_CCR2_ADMODE_Pos)
#define MPI_CCR2_ADMODE                 MPI_CCR2_ADMODE_Msk
#define MPI_CCR2_ADSIZE_Pos             (6U)
#define MPI_CCR2_ADSIZE_Msk             (0x3UL << MPI_CCR2_ADSIZE_Pos)
#define MPI_CCR2_ADSIZE                 MPI_CCR2_ADSIZE_Msk
#define MPI_CCR2_ABMODE_Pos             (8U)
#define MPI_CCR2_ABMODE_Msk             (0x7UL << MPI_CCR2_ABMODE_Pos)
#define MPI_CCR2_ABMODE                 MPI_CCR2_ABMODE_Msk
#define MPI_CCR2_ABSIZE_Pos             (11U)
#define MPI_CCR2_ABSIZE_Msk             (0x3UL << MPI_CCR2_ABSIZE_Pos)
#define MPI_CCR2_ABSIZE                 MPI_CCR2_ABSIZE_Msk
#define MPI_CCR2_DCYC_Pos               (13U)
#define MPI_CCR2_DCYC_Msk               (0x1FUL << MPI_CCR2_DCYC_Pos)
#define MPI_CCR2_DCYC                   MPI_CCR2_DCYC_Msk
#define MPI_CCR2_DMODE_Pos              (18U)
#define MPI_CCR2_DMODE_Msk              (0x7UL << MPI_CCR2_DMODE_Pos)
#define MPI_CCR2_DMODE                  MPI_CCR2_DMODE_Msk
#define MPI_CCR2_FMODE_Pos              (21U)
#define MPI_CCR2_FMODE_Msk              (0x1UL << MPI_CCR2_FMODE_Pos)
#define MPI_CCR2_FMODE                  MPI_CCR2_FMODE_Msk

/******************* Bit definition for MPI_HCMDR register ********************/
#define MPI_HCMDR_RCMD_Pos              (0U)
#define MPI_HCMDR_RCMD_Msk              (0xFFUL << MPI_HCMDR_RCMD_Pos)
#define MPI_HCMDR_RCMD                  MPI_HCMDR_RCMD_Msk
#define MPI_HCMDR_WCMD_Pos              (8U)
#define MPI_HCMDR_WCMD_Msk              (0xFFUL << MPI_HCMDR_WCMD_Pos)
#define MPI_HCMDR_WCMD                  MPI_HCMDR_WCMD_Msk

/******************* Bit definition for MPI_HRABR register ********************/
#define MPI_HRABR_ABYTE_Pos             (0U)
#define MPI_HRABR_ABYTE_Msk             (0xFFFFFFFFUL << MPI_HRABR_ABYTE_Pos)
#define MPI_HRABR_ABYTE                 MPI_HRABR_ABYTE_Msk

/******************* Bit definition for MPI_HRCCR register ********************/
#define MPI_HRCCR_IMODE_Pos             (0U)
#define MPI_HRCCR_IMODE_Msk             (0x7UL << MPI_HRCCR_IMODE_Pos)
#define MPI_HRCCR_IMODE                 MPI_HRCCR_IMODE_Msk
#define MPI_HRCCR_ADMODE_Pos            (3U)
#define MPI_HRCCR_ADMODE_Msk            (0x7UL << MPI_HRCCR_ADMODE_Pos)
#define MPI_HRCCR_ADMODE                MPI_HRCCR_ADMODE_Msk
#define MPI_HRCCR_ADSIZE_Pos            (6U)
#define MPI_HRCCR_ADSIZE_Msk            (0x3UL << MPI_HRCCR_ADSIZE_Pos)
#define MPI_HRCCR_ADSIZE                MPI_HRCCR_ADSIZE_Msk
#define MPI_HRCCR_ABMODE_Pos            (8U)
#define MPI_HRCCR_ABMODE_Msk            (0x7UL << MPI_HRCCR_ABMODE_Pos)
#define MPI_HRCCR_ABMODE                MPI_HRCCR_ABMODE_Msk
#define MPI_HRCCR_ABSIZE_Pos            (11U)
#define MPI_HRCCR_ABSIZE_Msk            (0x3UL << MPI_HRCCR_ABSIZE_Pos)
#define MPI_HRCCR_ABSIZE                MPI_HRCCR_ABSIZE_Msk
#define MPI_HRCCR_DCYC_Pos              (13U)
#define MPI_HRCCR_DCYC_Msk              (0x1FUL << MPI_HRCCR_DCYC_Pos)
#define MPI_HRCCR_DCYC                  MPI_HRCCR_DCYC_Msk
#define MPI_HRCCR_DMODE_Pos             (18U)
#define MPI_HRCCR_DMODE_Msk             (0x7UL << MPI_HRCCR_DMODE_Pos)
#define MPI_HRCCR_DMODE                 MPI_HRCCR_DMODE_Msk

/******************* Bit definition for MPI_HWABR register ********************/
#define MPI_HWABR_ABYTE_Pos             (0U)
#define MPI_HWABR_ABYTE_Msk             (0xFFFFFFFFUL << MPI_HWABR_ABYTE_Pos)
#define MPI_HWABR_ABYTE                 MPI_HWABR_ABYTE_Msk

/******************* Bit definition for MPI_HWCCR register ********************/
#define MPI_HWCCR_IMODE_Pos             (0U)
#define MPI_HWCCR_IMODE_Msk             (0x7UL << MPI_HWCCR_IMODE_Pos)
#define MPI_HWCCR_IMODE                 MPI_HWCCR_IMODE_Msk
#define MPI_HWCCR_ADMODE_Pos            (3U)
#define MPI_HWCCR_ADMODE_Msk            (0x7UL << MPI_HWCCR_ADMODE_Pos)
#define MPI_HWCCR_ADMODE                MPI_HWCCR_ADMODE_Msk
#define MPI_HWCCR_ADSIZE_Pos            (6U)
#define MPI_HWCCR_ADSIZE_Msk            (0x3UL << MPI_HWCCR_ADSIZE_Pos)
#define MPI_HWCCR_ADSIZE                MPI_HWCCR_ADSIZE_Msk
#define MPI_HWCCR_ABMODE_Pos            (8U)
#define MPI_HWCCR_ABMODE_Msk            (0x7UL << MPI_HWCCR_ABMODE_Pos)
#define MPI_HWCCR_ABMODE                MPI_HWCCR_ABMODE_Msk
#define MPI_HWCCR_ABSIZE_Pos            (11U)
#define MPI_HWCCR_ABSIZE_Msk            (0x3UL << MPI_HWCCR_ABSIZE_Pos)
#define MPI_HWCCR_ABSIZE                MPI_HWCCR_ABSIZE_Msk
#define MPI_HWCCR_DCYC_Pos              (13U)
#define MPI_HWCCR_DCYC_Msk              (0x1FUL << MPI_HWCCR_DCYC_Pos)
#define MPI_HWCCR_DCYC                  MPI_HWCCR_DCYC_Msk
#define MPI_HWCCR_DMODE_Pos             (18U)
#define MPI_HWCCR_DMODE_Msk             (0x7UL << MPI_HWCCR_DMODE_Pos)
#define MPI_HWCCR_DMODE                 MPI_HWCCR_DMODE_Msk

/******************* Bit definition for MPI_FIFOCR register *******************/
#define MPI_FIFOCR_RXCLR_Pos            (0U)
#define MPI_FIFOCR_RXCLR_Msk            (0x1UL << MPI_FIFOCR_RXCLR_Pos)
#define MPI_FIFOCR_RXCLR                MPI_FIFOCR_RXCLR_Msk
#define MPI_FIFOCR_RXE_Pos              (1U)
#define MPI_FIFOCR_RXE_Msk              (0x1UL << MPI_FIFOCR_RXE_Pos)
#define MPI_FIFOCR_RXE                  MPI_FIFOCR_RXE_Msk
#define MPI_FIFOCR_TXCLR_Pos            (8U)
#define MPI_FIFOCR_TXCLR_Msk            (0x1UL << MPI_FIFOCR_TXCLR_Pos)
#define MPI_FIFOCR_TXCLR                MPI_FIFOCR_TXCLR_Msk
#define MPI_FIFOCR_TXF_Pos              (9U)
#define MPI_FIFOCR_TXF_Msk              (0x1UL << MPI_FIFOCR_TXF_Pos)
#define MPI_FIFOCR_TXF                  MPI_FIFOCR_TXF_Msk
#define MPI_FIFOCR_TXSLOTS_Pos          (10U)
#define MPI_FIFOCR_TXSLOTS_Msk          (0x1FUL << MPI_FIFOCR_TXSLOTS_Pos)
#define MPI_FIFOCR_TXSLOTS              MPI_FIFOCR_TXSLOTS_Msk

/******************* Bit definition for MPI_MISCR register ********************/
#define MPI_MISCR_RXCLKDLY_Pos          (0U)
#define MPI_MISCR_RXCLKDLY_Msk          (0xFFUL << MPI_MISCR_RXCLKDLY_Pos)
#define MPI_MISCR_RXCLKDLY              MPI_MISCR_RXCLKDLY_Msk
#define MPI_MISCR_SCKDLY_Pos            (8U)
#define MPI_MISCR_SCKDLY_Msk            (0xFFUL << MPI_MISCR_SCKDLY_Pos)
#define MPI_MISCR_SCKDLY                MPI_MISCR_SCKDLY_Msk
#define MPI_MISCR_DQSDLY_Pos            (16U)
#define MPI_MISCR_DQSDLY_Msk            (0xFFUL << MPI_MISCR_DQSDLY_Pos)
#define MPI_MISCR_DQSDLY                MPI_MISCR_DQSDLY_Msk
#define MPI_MISCR_RXCLKINV_Pos          (24U)
#define MPI_MISCR_RXCLKINV_Msk          (0x1UL << MPI_MISCR_RXCLKINV_Pos)
#define MPI_MISCR_RXCLKINV              MPI_MISCR_RXCLKINV_Msk
#define MPI_MISCR_SCKINV_Pos            (25U)
#define MPI_MISCR_SCKINV_Msk            (0x1UL << MPI_MISCR_SCKINV_Pos)
#define MPI_MISCR_SCKINV                MPI_MISCR_SCKINV_Msk
#define MPI_MISCR_DTRPRE_Pos            (26U)
#define MPI_MISCR_DTRPRE_Msk            (0x1UL << MPI_MISCR_DTRPRE_Pos)
#define MPI_MISCR_DTRPRE                MPI_MISCR_DTRPRE_Msk
#define MPI_MISCR_DBGSEL_Pos            (28U)
#define MPI_MISCR_DBGSEL_Msk            (0xFUL << MPI_MISCR_DBGSEL_Pos)
#define MPI_MISCR_DBGSEL                MPI_MISCR_DBGSEL_Msk

/******************* Bit definition for MPI_CTRSAR register *******************/
#define MPI_CTRSAR_SA_Pos               (10U)
#define MPI_CTRSAR_SA_Msk               (0x3FFFFFUL << MPI_CTRSAR_SA_Pos)
#define MPI_CTRSAR_SA                   MPI_CTRSAR_SA_Msk

/******************* Bit definition for MPI_CTREAR register *******************/
#define MPI_CTREAR_EA_Pos               (10U)
#define MPI_CTREAR_EA_Msk               (0x3FFFFFUL << MPI_CTREAR_EA_Pos)
#define MPI_CTREAR_EA                   MPI_CTREAR_EA_Msk

/******************* Bit definition for MPI_NONCEA register *******************/
#define MPI_NONCEA_NONCEA_Pos           (0U)
#define MPI_NONCEA_NONCEA_Msk           (0xFFFFFFFFUL << MPI_NONCEA_NONCEA_Pos)
#define MPI_NONCEA_NONCEA               MPI_NONCEA_NONCEA_Msk

/******************* Bit definition for MPI_NONCEB register *******************/
#define MPI_NONCEB_NONCEB_Pos           (0U)
#define MPI_NONCEB_NONCEB_Msk           (0xFFFFFFFFUL << MPI_NONCEB_NONCEB_Pos)
#define MPI_NONCEB_NONCEB               MPI_NONCEB_NONCEB_Msk

/******************* Bit definition for MPI_AASAR register ********************/
#define MPI_AASAR_SA_Pos                (10U)
#define MPI_AASAR_SA_Msk                (0x3FFFFFUL << MPI_AASAR_SA_Pos)
#define MPI_AASAR_SA                    MPI_AASAR_SA_Msk

/******************* Bit definition for MPI_AAEAR register ********************/
#define MPI_AAEAR_EA_Pos                (10U)
#define MPI_AAEAR_EA_Msk                (0x3FFFFFUL << MPI_AAEAR_EA_Pos)
#define MPI_AAEAR_EA                    MPI_AAEAR_EA_Msk

/******************* Bit definition for MPI_AAOAR register ********************/
#define MPI_AAOAR_OA_Pos                (10U)
#define MPI_AAOAR_OA_Msk                (0x3FFFFFUL << MPI_AAOAR_OA_Pos)
#define MPI_AAOAR_OA                    MPI_AAOAR_OA_Msk

/******************** Bit definition for MPI_CIR register *********************/
#define MPI_CIR_INTERVAL1_Pos           (0U)
#define MPI_CIR_INTERVAL1_Msk           (0xFFFFUL << MPI_CIR_INTERVAL1_Pos)
#define MPI_CIR_INTERVAL1               MPI_CIR_INTERVAL1_Msk
#define MPI_CIR_INTERVAL2_Pos           (16U)
#define MPI_CIR_INTERVAL2_Msk           (0xFFFFUL << MPI_CIR_INTERVAL2_Pos)
#define MPI_CIR_INTERVAL2               MPI_CIR_INTERVAL2_Msk

/******************** Bit definition for MPI_SMR register *********************/
#define MPI_SMR_STATUS_Pos              (0U)
#define MPI_SMR_STATUS_Msk              (0xFFFFFFFFUL << MPI_SMR_STATUS_Pos)
#define MPI_SMR_STATUS                  MPI_SMR_STATUS_Msk

/******************** Bit definition for MPI_SMKR register ********************/
#define MPI_SMKR_MASK_Pos               (0U)
#define MPI_SMKR_MASK_Msk               (0xFFFFFFFFUL << MPI_SMKR_MASK_Pos)
#define MPI_SMKR_MASK                   MPI_SMKR_MASK_Msk

/******************** Bit definition for MPI_TIMR register ********************/
#define MPI_TIMR_TIMEOUT_Pos            (0U)
#define MPI_TIMR_TIMEOUT_Msk            (0xFFFFUL << MPI_TIMR_TIMEOUT_Pos)
#define MPI_TIMR_TIMEOUT                MPI_TIMR_TIMEOUT_Msk

/******************** Bit definition for MPI_WDTR register ********************/
#define MPI_WDTR_TIMEOUT_Pos            (0U)
#define MPI_WDTR_TIMEOUT_Msk            (0xFFFFUL << MPI_WDTR_TIMEOUT_Pos)
#define MPI_WDTR_TIMEOUT                MPI_WDTR_TIMEOUT_Msk
#define MPI_WDTR_EN_Pos                 (16U)
#define MPI_WDTR_EN_Msk                 (0x1UL << MPI_WDTR_EN_Pos)
#define MPI_WDTR_EN                     MPI_WDTR_EN_Msk
#define MPI_WDTR_TOF_Pos                (31U)
#define MPI_WDTR_TOF_Msk                (0x1UL << MPI_WDTR_TOF_Pos)
#define MPI_WDTR_TOF                    MPI_WDTR_TOF_Msk

/******************* Bit definition for MPI_PRSAR register ********************/
#define MPI_PRSAR_SA_Pos                (10U)
#define MPI_PRSAR_SA_Msk                (0x3FFFFFUL << MPI_PRSAR_SA_Pos)
#define MPI_PRSAR_SA                    MPI_PRSAR_SA_Msk

/******************* Bit definition for MPI_PREAR register ********************/
#define MPI_PREAR_EA_Pos                (10U)
#define MPI_PREAR_EA_Msk                (0x3FFFFFUL << MPI_PREAR_EA_Pos)
#define MPI_PREAR_EA                    MPI_PREAR_EA_Msk

/******************* Bit definition for MPI_CALCR register ********************/
#define MPI_CALCR_DELAY_Pos             (0U)
#define MPI_CALCR_DELAY_Msk             (0xFFUL << MPI_CALCR_DELAY_Pos)
#define MPI_CALCR_DELAY                 MPI_CALCR_DELAY_Msk
#define MPI_CALCR_DONE_Pos              (8U)
#define MPI_CALCR_DONE_Msk              (0x1UL << MPI_CALCR_DONE_Pos)
#define MPI_CALCR_DONE                  MPI_CALCR_DONE_Msk
#define MPI_CALCR_EN_Pos                (31U)
#define MPI_CALCR_EN_Msk                (0x1UL << MPI_CALCR_EN_Pos)
#define MPI_CALCR_EN                    MPI_CALCR_EN_Msk

/******************* Bit definition for MPI_CALDOR register *******************/
#define MPI_CALDOR_DATA_Pos             (0U)
#define MPI_CALDOR_DATA_Msk             (0xFFFFUL << MPI_CALDOR_DATA_Pos)
#define MPI_CALDOR_DATA                 MPI_CALDOR_DATA_Msk
#define MPI_CALDOR_EN_Pos               (31U)
#define MPI_CALDOR_EN_Msk               (0x1UL << MPI_CALDOR_EN_Pos)
#define MPI_CALDOR_EN                   MPI_CALDOR_EN_Msk

/****************** Bit definition for MPI_APM32CR register *******************/
#define MPI_APM32CR_TCPHR_Pos           (0U)
#define MPI_APM32CR_TCPHR_Msk           (0xFUL << MPI_APM32CR_TCPHR_Pos)
#define MPI_APM32CR_TCPHR               MPI_APM32CR_TCPHR_Msk
#define MPI_APM32CR_TCPHW_Pos           (4U)
#define MPI_APM32CR_TCPHW_Msk           (0xFUL << MPI_APM32CR_TCPHW_Pos)
#define MPI_APM32CR_TCPHW               MPI_APM32CR_TCPHW_Msk

/******************** Bit definition for MPI_CR2 register *********************/
#define MPI_CR2_LOOP_Pos                (0U)
#define MPI_CR2_LOOP_Msk                (0xFFUL << MPI_CR2_LOOP_Pos)
#define MPI_CR2_LOOP                    MPI_CR2_LOOP_Msk

/**************** Bit definition for MPI_OPIDLY_OCR1 register *****************/
#define MPI_OPIDLY_OCR1_SO0_Pos         (0U)
#define MPI_OPIDLY_OCR1_SO0_Msk         (0xFUL << MPI_OPIDLY_OCR1_SO0_Pos)
#define MPI_OPIDLY_OCR1_SO0             MPI_OPIDLY_OCR1_SO0_Msk
#define MPI_OPIDLY_OCR1_SO1_Pos         (4U)
#define MPI_OPIDLY_OCR1_SO1_Msk         (0xFUL << MPI_OPIDLY_OCR1_SO1_Pos)
#define MPI_OPIDLY_OCR1_SO1             MPI_OPIDLY_OCR1_SO1_Msk
#define MPI_OPIDLY_OCR1_SO2_Pos         (8U)
#define MPI_OPIDLY_OCR1_SO2_Msk         (0xFUL << MPI_OPIDLY_OCR1_SO2_Pos)
#define MPI_OPIDLY_OCR1_SO2             MPI_OPIDLY_OCR1_SO2_Msk
#define MPI_OPIDLY_OCR1_SO3_Pos         (12U)
#define MPI_OPIDLY_OCR1_SO3_Msk         (0xFUL << MPI_OPIDLY_OCR1_SO3_Pos)
#define MPI_OPIDLY_OCR1_SO3             MPI_OPIDLY_OCR1_SO3_Msk
#define MPI_OPIDLY_OCR1_SO4_Pos         (16U)
#define MPI_OPIDLY_OCR1_SO4_Msk         (0xFUL << MPI_OPIDLY_OCR1_SO4_Pos)
#define MPI_OPIDLY_OCR1_SO4             MPI_OPIDLY_OCR1_SO4_Msk
#define MPI_OPIDLY_OCR1_SO5_Pos         (20U)
#define MPI_OPIDLY_OCR1_SO5_Msk         (0xFUL << MPI_OPIDLY_OCR1_SO5_Pos)
#define MPI_OPIDLY_OCR1_SO5             MPI_OPIDLY_OCR1_SO5_Msk
#define MPI_OPIDLY_OCR1_SO6_Pos         (24U)
#define MPI_OPIDLY_OCR1_SO6_Msk         (0xFUL << MPI_OPIDLY_OCR1_SO6_Pos)
#define MPI_OPIDLY_OCR1_SO6             MPI_OPIDLY_OCR1_SO6_Msk
#define MPI_OPIDLY_OCR1_SO7_Pos         (28U)
#define MPI_OPIDLY_OCR1_SO7_Msk         (0xFUL << MPI_OPIDLY_OCR1_SO7_Pos)
#define MPI_OPIDLY_OCR1_SO7             MPI_OPIDLY_OCR1_SO7_Msk

/**************** Bit definition for MPI_OPIDLY_ICR1 register *****************/
#define MPI_OPIDLY_ICR1_SI0_Pos         (0U)
#define MPI_OPIDLY_ICR1_SI0_Msk         (0xFUL << MPI_OPIDLY_ICR1_SI0_Pos)
#define MPI_OPIDLY_ICR1_SI0             MPI_OPIDLY_ICR1_SI0_Msk
#define MPI_OPIDLY_ICR1_SI1_Pos         (4U)
#define MPI_OPIDLY_ICR1_SI1_Msk         (0xFUL << MPI_OPIDLY_ICR1_SI1_Pos)
#define MPI_OPIDLY_ICR1_SI1             MPI_OPIDLY_ICR1_SI1_Msk
#define MPI_OPIDLY_ICR1_SI2_Pos         (8U)
#define MPI_OPIDLY_ICR1_SI2_Msk         (0xFUL << MPI_OPIDLY_ICR1_SI2_Pos)
#define MPI_OPIDLY_ICR1_SI2             MPI_OPIDLY_ICR1_SI2_Msk
#define MPI_OPIDLY_ICR1_SI3_Pos         (12U)
#define MPI_OPIDLY_ICR1_SI3_Msk         (0xFUL << MPI_OPIDLY_ICR1_SI3_Pos)
#define MPI_OPIDLY_ICR1_SI3             MPI_OPIDLY_ICR1_SI3_Msk
#define MPI_OPIDLY_ICR1_SI4_Pos         (16U)
#define MPI_OPIDLY_ICR1_SI4_Msk         (0xFUL << MPI_OPIDLY_ICR1_SI4_Pos)
#define MPI_OPIDLY_ICR1_SI4             MPI_OPIDLY_ICR1_SI4_Msk
#define MPI_OPIDLY_ICR1_SI5_Pos         (20U)
#define MPI_OPIDLY_ICR1_SI5_Msk         (0xFUL << MPI_OPIDLY_ICR1_SI5_Pos)
#define MPI_OPIDLY_ICR1_SI5             MPI_OPIDLY_ICR1_SI5_Msk
#define MPI_OPIDLY_ICR1_SI6_Pos         (24U)
#define MPI_OPIDLY_ICR1_SI6_Msk         (0xFUL << MPI_OPIDLY_ICR1_SI6_Pos)
#define MPI_OPIDLY_ICR1_SI6             MPI_OPIDLY_ICR1_SI6_Msk
#define MPI_OPIDLY_ICR1_SI7_Pos         (28U)
#define MPI_OPIDLY_ICR1_SI7_Msk         (0xFUL << MPI_OPIDLY_ICR1_SI7_Pos)
#define MPI_OPIDLY_ICR1_SI7             MPI_OPIDLY_ICR1_SI7_Msk

#endif