<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _work.datapathContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z3737819701_2761234001_0.htm">work.datapath</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#46" z="ALU_Src" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="9" lnk="__HDL_srcfile_10.htm#53" z="ALUop" c="R" p="20.00"/>
  <tr cr="m" st="1"  z="ALU_SLL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ALU_SRL" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ALU_ADD" h1="4" c="g"/>
  <tr cr="m" st="1"  z="ALU_SUB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ALU_AND" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ALU_OR" h1="6" c="g"/>
  <tr cr="m" st="1"  z="ALU_XOR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ALU_NOR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ALU_SLT" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ALU_SLTU" h1="0" c="r"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#389" z="Asel[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#389" z="Asel[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#389" z="Bsel[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#389" z="Bsel[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#47" z="EXTop[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#47" z="EXTop[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#49" z="PC_Src[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#49" z="PC_Src[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#50" z="RegDst[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#50" z="RegDst[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#51" z="RegWr" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#52" z="Wsel[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#52" z="Wsel[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#335" z="bp_choose" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[9]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[10]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[13]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[14]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[15]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[16]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[17]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[18]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[19]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[20]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[21]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[22]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[23]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[24]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[25]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[26]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[27]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[28]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[29]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[30]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#328" z="branch_addr[31]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[9]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[10]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[13]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[14]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[15]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[16]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[17]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[18]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[19]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[20]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[21]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[22]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[23]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[24]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[25]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[26]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[27]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[28]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[29]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[30]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#280" z="branch_extender[31]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#388" z="busB[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#67" z="d_flush" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#67" z="d_request" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#67" z="dhit_flag" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#57" z="enable_EX" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#57" z="enable_ID" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#57" z="enable_MEM" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[9]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[10]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[13]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[14]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[15]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[16]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[17]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[18]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[19]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[20]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[21]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[22]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[23]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[24]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[25]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[26]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[27]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[28]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[29]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[30]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#385" z="extended[31]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#563" z="final_rs[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#563" z="final_rs[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#563" z="final_rs[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#563" z="final_rs[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#563" z="final_rs[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#563" z="final_rt[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#563" z="final_rt[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#563" z="final_rt[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#563" z="final_rt[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#563" z="final_rt[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#57" z="flush_EX" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#59" z="flush_EX_fw" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#57" z="flush_ID" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#59" z="flush_ID_fw" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#57" z="flush_MEM" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#59" z="flush_MEM_fw" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="9" lnk="__HDL_srcfile_10.htm#172" z="funct" c="R" p="38.46"/>
  <tr cr="c" st="1"  z="SLLV" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SRLV" h1="0" c="r"/>
  <tr cr="c" st="1"  z="JR" h1="1" c="g"/>
  <tr cr="m" st="1"  z="ADD" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SUB" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SUBU" h1="1" c="g"/>
  <tr cr="m" st="1"  z="AND" h1="0" c="r"/>
  <tr cr="m" st="1"  z="OR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="XOR" h1="0" c="r"/>
  <tr cr="c" st="1"  z="NOR" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SLT" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SLTU" h1="1" c="g"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#58" z="fw_enable" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#570" z="hazard_detect[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#570" z="hazard_detect[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#58" z="hazard_enable" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#67" z="ihit_flag" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[9]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[10]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[13]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[14]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#173" z="imm16[15]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[9]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[10]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[13]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[14]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.imm[15]" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="9" lnk="__HDL_srcfile_10.htm#175" z="it.opcode" c="R" p="22.72"/>
  <tr cr="c" st="1"  z="RTYPE" h1="6" c="g"/>
  <tr cr="m" st="1"  z="J" h1="0" c="r"/>
  <tr cr="m" st="1"  z="JAL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BEQ" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BNE" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ANDI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ORI" h1="8" c="g"/>
  <tr cr="m" st="1"  z="XORI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="LUI" h1="4" c="g"/>
  <tr cr="m" st="1"  z="LW" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LBU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LHU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SH" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SW" h1="4" c="g"/>
  <tr cr="m" st="1"  z="LL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SC" h1="0" c="r"/>
  <tr cr="c" st="1"  z="HALT" h1="2" c="g"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.rs[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.rs[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.rs[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.rs[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.rs[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.rt[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.rt[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.rt[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.rt[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#175" z="it.rt[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[9]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[10]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[13]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[14]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.imm[15]" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="9" lnk="__HDL_srcfile_10.htm#276" z="it_b.opcode" c="R" p="22.72"/>
  <tr cr="c" st="1"  z="RTYPE" h1="20" c="g"/>
  <tr cr="m" st="1"  z="J" h1="0" c="r"/>
  <tr cr="m" st="1"  z="JAL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BEQ" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BNE" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ANDI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ORI" h1="8" c="g"/>
  <tr cr="m" st="1"  z="XORI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="LUI" h1="4" c="g"/>
  <tr cr="m" st="1"  z="LW" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LBU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LHU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SH" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SW" h1="4" c="g"/>
  <tr cr="m" st="1"  z="LL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SC" h1="0" c="r"/>
  <tr cr="c" st="1"  z="HALT" h1="2" c="g"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.rs[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.rs[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.rs[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.rs[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.rs[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.rt[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.rt[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.rt[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.rt[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#276" z="it_b.rt[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[9]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[10]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[13]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[14]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[15]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[16]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[17]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[18]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[19]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[20]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[21]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[22]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[23]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[24]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[25]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#418" z="jump_addr_EX[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#46" z="memWr" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#46" z="memtoReg" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#67" z="ndhit_flag" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#326" z="next_addr[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#67" z="nihit_flag" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#333" z="not_taken" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="9" lnk="__HDL_srcfile_10.htm#171" z="opcode" c="R" p="22.72"/>
  <tr cr="c" st="1"  z="RTYPE" h1="6" c="g"/>
  <tr cr="m" st="1"  z="J" h1="0" c="r"/>
  <tr cr="m" st="1"  z="JAL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BEQ" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BNE" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ANDI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ORI" h1="8" c="g"/>
  <tr cr="m" st="1"  z="XORI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="LUI" h1="4" c="g"/>
  <tr cr="m" st="1"  z="LW" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LBU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LHU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SH" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SW" h1="4" c="g"/>
  <tr cr="m" st="1"  z="LL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SC" h1="0" c="r"/>
  <tr cr="c" st="1"  z="HALT" h1="2" c="g"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#336" z="pc_enable" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#336" z="pc_halt" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="9" lnk="__HDL_srcfile_10.htm#274" z="rt.funct" c="R" p="38.46"/>
  <tr cr="c" st="1"  z="SLLV" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SRLV" h1="0" c="r"/>
  <tr cr="c" st="1"  z="JR" h1="1" c="g"/>
  <tr cr="m" st="1"  z="ADD" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SUB" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SUBU" h1="1" c="g"/>
  <tr cr="m" st="1"  z="AND" h1="0" c="r"/>
  <tr cr="m" st="1"  z="OR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="XOR" h1="0" c="r"/>
  <tr cr="c" st="1"  z="NOR" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SLT" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SLTU" h1="1" c="g"/>
  <tr s="9" lnk="__HDL_srcfile_10.htm#274" z="rt.opcode" c="R" p="22.72"/>
  <tr cr="c" st="1"  z="RTYPE" h1="6" c="g"/>
  <tr cr="m" st="1"  z="J" h1="0" c="r"/>
  <tr cr="m" st="1"  z="JAL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BEQ" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BNE" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ANDI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ORI" h1="8" c="g"/>
  <tr cr="m" st="1"  z="XORI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="LUI" h1="4" c="g"/>
  <tr cr="m" st="1"  z="LW" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LBU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LHU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SH" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SW" h1="4" c="g"/>
  <tr cr="m" st="1"  z="LL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SC" h1="0" c="r"/>
  <tr cr="c" st="1"  z="HALT" h1="2" c="g"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rd[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rd[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rd[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rd[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rd[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rs[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rs[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rs[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rs[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rs[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rt[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rt[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rt[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rt[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.rt[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.shamt[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.shamt[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.shamt[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.shamt[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt.shamt[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="9" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.funct" c="R" p="38.46"/>
  <tr cr="c" st="1"  z="SLLV" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SRLV" h1="0" c="r"/>
  <tr cr="c" st="1"  z="JR" h1="1" c="g"/>
  <tr cr="m" st="1"  z="ADD" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SUB" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SUBU" h1="1" c="g"/>
  <tr cr="m" st="1"  z="AND" h1="0" c="r"/>
  <tr cr="m" st="1"  z="OR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="XOR" h1="0" c="r"/>
  <tr cr="c" st="1"  z="NOR" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SLT" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SLTU" h1="1" c="g"/>
  <tr s="9" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.opcode" c="R" p="22.72"/>
  <tr cr="c" st="1"  z="RTYPE" h1="6" c="g"/>
  <tr cr="m" st="1"  z="J" h1="0" c="r"/>
  <tr cr="m" st="1"  z="JAL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BEQ" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BNE" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ANDI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ORI" h1="8" c="g"/>
  <tr cr="m" st="1"  z="XORI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="LUI" h1="4" c="g"/>
  <tr cr="m" st="1"  z="LW" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LBU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LHU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SH" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SW" h1="4" c="g"/>
  <tr cr="m" st="1"  z="LL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SC" h1="0" c="r"/>
  <tr cr="c" st="1"  z="HALT" h1="2" c="g"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rd[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rd[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rd[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rd[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rd[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rs[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rs[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rs[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rs[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rs[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rt[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rt[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rt[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rt[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.rt[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.shamt[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.shamt[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.shamt[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.shamt[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#274" z="rt_ID.shamt[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="9" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.funct" c="R" p="38.46"/>
  <tr cr="c" st="1"  z="SLLV" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SRLV" h1="0" c="r"/>
  <tr cr="c" st="1"  z="JR" h1="1" c="g"/>
  <tr cr="m" st="1"  z="ADD" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SUB" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SUBU" h1="1" c="g"/>
  <tr cr="m" st="1"  z="AND" h1="0" c="r"/>
  <tr cr="m" st="1"  z="OR" h1="0" c="r"/>
  <tr cr="m" st="1"  z="XOR" h1="0" c="r"/>
  <tr cr="c" st="1"  z="NOR" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SLT" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SLTU" h1="1" c="g"/>
  <tr s="9" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.opcode" c="R" p="22.72"/>
  <tr cr="c" st="1"  z="RTYPE" h1="6" c="g"/>
  <tr cr="m" st="1"  z="J" h1="0" c="r"/>
  <tr cr="m" st="1"  z="JAL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BEQ" h1="0" c="r"/>
  <tr cr="m" st="1"  z="BNE" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ADDIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTI" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SLTIU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ANDI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ORI" h1="8" c="g"/>
  <tr cr="m" st="1"  z="XORI" h1="0" c="r"/>
  <tr cr="c" st="1"  z="LUI" h1="4" c="g"/>
  <tr cr="m" st="1"  z="LW" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LBU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="LHU" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SB" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SH" h1="0" c="r"/>
  <tr cr="c" st="1"  z="SW" h1="4" c="g"/>
  <tr cr="m" st="1"  z="LL" h1="0" c="r"/>
  <tr cr="m" st="1"  z="SC" h1="0" c="r"/>
  <tr cr="c" st="1"  z="HALT" h1="2" c="g"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rd[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rd[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rd[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rd[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rd[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rs[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rs[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rs[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rs[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rs[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rt[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rt[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rt[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rt[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.rt[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.shamt[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.shamt[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.shamt[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.shamt[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#174" z="rt_fd.shamt[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_10.htm#48" z="temp_halt" h1="2" h2="2" c="G" p="100.00"/>
  </table>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
