Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon Dec 10 01:03:23 2018
| Host         : MadzBeast running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file feedBehav_control_sets_placed.rpt
| Design       : feedBehav
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      6 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-------------------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                         | hngr_IBUF               |                1 |              2 |
|  clk_IBUF_BUFG | chld_danger_led_i_2_n_0 | chld_danger_led_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG | attack_i_1_n_0          | chld_danger_led_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG |                         |                         |                3 |              6 |
+----------------+-------------------------+-------------------------+------------------+----------------+


