// Seed: 150216468
module module_0;
  reg id_1, id_2;
  initial @(negedge id_2) id_1 = #1  ~id_2;
  assign module_2.id_4 = 0;
endmodule
module module_1 ();
  assign id_1 = -1;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  wire id_3;
endmodule
module module_2 ();
  tri1 id_1;
  supply1 id_2;
  reg id_3, id_4, id_5;
  assign id_2 = 1'h0;
  assign id_1 = 1;
  module_0 modCall_1 ();
  tri1 id_6;
  always if (-1) id_3 <= 1'h0;
  wire id_7;
  wor id_8, id_9;
  wire id_10;
  assign id_5 = id_6 | id_9;
endmodule : SymbolIdentifier
