dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
DRAM.v,verilog,xil_defaultlib,../../../../../source/IPs/DRAM/sim/DRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
