/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[13] | in_data[18]) & (in_data[47] | in_data[40]));
  assign celloutsig_1_6z = ~((celloutsig_1_2z | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_3z));
  assign celloutsig_1_7z = ~((in_data[170] | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_6z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_1z | in_data[30]));
  assign celloutsig_1_8z = ~((celloutsig_1_5z | celloutsig_1_3z) & (celloutsig_1_4z | celloutsig_1_5z));
  assign celloutsig_1_9z = ~((celloutsig_1_6z | in_data[172]) & (celloutsig_1_8z | celloutsig_1_3z));
  assign celloutsig_1_10z = ~((celloutsig_1_6z | celloutsig_1_7z) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_1_11z = ~((celloutsig_1_4z | celloutsig_1_8z) & (celloutsig_1_10z | in_data[99]));
  assign celloutsig_1_17z = ~((celloutsig_1_1z | celloutsig_1_10z) & (celloutsig_1_10z | celloutsig_1_11z));
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_1z));
  assign celloutsig_1_18z = ~((in_data[100] | celloutsig_1_11z) & (celloutsig_1_0z | celloutsig_1_6z));
  assign celloutsig_1_19z = ~((celloutsig_1_17z | celloutsig_1_9z) & (celloutsig_1_1z | celloutsig_1_4z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z | in_data[73]) & (celloutsig_0_2z | celloutsig_0_0z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_3z) & (celloutsig_0_0z | celloutsig_0_3z));
  assign celloutsig_0_6z = ~((celloutsig_0_4z | celloutsig_0_2z) & (in_data[53] | celloutsig_0_4z));
  assign celloutsig_0_7z = ~((celloutsig_0_5z | in_data[9]) & (celloutsig_0_5z | celloutsig_0_2z));
  assign celloutsig_0_9z = ~((celloutsig_0_8z[0] | in_data[75]) & (celloutsig_0_3z | celloutsig_0_1z));
  assign celloutsig_0_10z = ~((celloutsig_0_8z[2] | in_data[10]) & (celloutsig_0_6z | celloutsig_0_8z[1]));
  assign celloutsig_0_12z = ~((celloutsig_0_11z[0] | celloutsig_0_3z) & (celloutsig_0_10z | celloutsig_0_4z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[69]) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_13z = ~((celloutsig_0_12z | celloutsig_0_5z) & (celloutsig_0_7z | celloutsig_0_3z));
  assign celloutsig_0_14z = ~((celloutsig_0_11z[3] | celloutsig_0_8z[1]) & (celloutsig_0_7z | celloutsig_0_6z));
  assign celloutsig_1_0z = ~((in_data[183] | in_data[162]) & (in_data[178] | in_data[158]));
  assign celloutsig_1_1z = ~((in_data[165] | celloutsig_1_0z) & (in_data[140] | celloutsig_1_0z));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[180]) & (celloutsig_1_1z | in_data[191]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_2z) & (in_data[107] | celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_0z) & (in_data[154] | celloutsig_1_3z));
  assign celloutsig_1_5z = ~((in_data[189] | celloutsig_1_4z) & (celloutsig_1_1z | celloutsig_1_3z));
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_8z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_11z = 5'h00;
    else if (!clkin_data[32]) celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_9z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
