

================================================================
== Vitis HLS Report for 'InputLayer'
================================================================
* Date:           Mon May 23 01:24:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        input_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_26_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_36_3  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_40_4  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    270|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     694|    911|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    383|    -|
|Register         |        -|    -|     565|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    1259|   1628|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  157|  234|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  537|  677|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  694|  911|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_377_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln26_fu_407_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln36_fu_312_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln40_fu_343_p2                 |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state29_pp2_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state39_pp3_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                 |       and|   0|  0|   2|           1|           1|
    |cmp3_fu_292_p2                     |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln23_fu_383_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln26_fu_413_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln36_fu_318_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln40_fu_349_p2                |      icmp|   0|  0|  17|          31|          31|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 270|         300|         149|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  142|         32|    1|         32|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2  |    9|          2|    1|          2|
    |bram_dx_Addr_A_orig      |   14|          3|   32|         96|
    |bram_dx_WEN_A            |    9|          2|    2|          4|
    |bram_x_Addr_A_orig       |   14|          3|   32|         96|
    |bram_x_WEN_A             |    9|          2|    2|          4|
    |gmem_ARADDR              |   14|          3|   32|         96|
    |gmem_AWADDR              |   14|          3|   32|         96|
    |gmem_WDATA               |   14|          3|   16|         48|
    |gmem_blk_n_AR            |    9|          2|    1|          2|
    |gmem_blk_n_AW            |    9|          2|    1|          2|
    |gmem_blk_n_B             |    9|          2|    1|          2|
    |gmem_blk_n_R             |    9|          2|    1|          2|
    |gmem_blk_n_W             |    9|          2|    1|          2|
    |i_1_reg_230              |    9|          2|   31|         62|
    |i_2_reg_263              |    9|          2|   31|         62|
    |i_3_reg_241              |    9|          2|   31|         62|
    |i_reg_252                |    9|          2|   31|         62|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  383|         85|  286|        746|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  31|   0|   31|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2           |   1|   0|    1|          0|
    |bram_dx_load_reg_505              |  16|   0|   16|          0|
    |bram_x_load_reg_480               |  16|   0|   16|          0|
    |dim_read_reg_430                  |  32|   0|   32|          0|
    |dx_read_reg_440                   |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_561          |  16|   0|   16|          0|
    |gmem_addr_read_reg_536            |  16|   0|   16|          0|
    |i_1_reg_230                       |  31|   0|   31|          0|
    |i_2_reg_263                       |  31|   0|   31|          0|
    |i_3_reg_241                       |  31|   0|   31|          0|
    |i_reg_252                         |  31|   0|   31|          0|
    |icmp_ln23_reg_527                 |   1|   0|    1|          0|
    |icmp_ln23_reg_527_pp2_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln26_reg_552                 |   1|   0|    1|          0|
    |icmp_ln26_reg_552_pp3_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln36_reg_471                 |   1|   0|    1|          0|
    |icmp_ln40_reg_496                 |   1|   0|    1|          0|
    |trunc_ln23_reg_516                |  31|   0|   31|          0|
    |trunc_ln24_reg_531                |  10|   0|   10|          0|
    |trunc_ln24_reg_531_pp2_iter1_reg  |  10|   0|   10|          0|
    |trunc_ln27_reg_556                |  10|   0|   10|          0|
    |trunc_ln27_reg_556_pp3_iter1_reg  |  10|   0|   10|          0|
    |trunc_ln36_reg_454                |  31|   0|   31|          0|
    |x_read_reg_445                    |  32|   0|   32|          0|
    |icmp_ln36_reg_471                 |  64|  32|    1|          0|
    |icmp_ln40_reg_496                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 565|  64|  439|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    InputLayer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    InputLayer|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    InputLayer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|bram_x_Addr_A          |  out|   32|        bram|        bram_x|         array|
|bram_x_EN_A            |  out|    1|        bram|        bram_x|         array|
|bram_x_WEN_A           |  out|    2|        bram|        bram_x|         array|
|bram_x_Din_A           |  out|   16|        bram|        bram_x|         array|
|bram_x_Dout_A          |   in|   16|        bram|        bram_x|         array|
|bram_x_Clk_A           |  out|    1|        bram|        bram_x|         array|
|bram_x_Rst_A           |  out|    1|        bram|        bram_x|         array|
|bram_dx_Addr_A         |  out|   32|        bram|       bram_dx|         array|
|bram_dx_EN_A           |  out|    1|        bram|       bram_dx|         array|
|bram_dx_WEN_A          |  out|    2|        bram|       bram_dx|         array|
|bram_dx_Din_A          |  out|   16|        bram|       bram_dx|         array|
|bram_dx_Dout_A         |   in|   16|        bram|       bram_dx|         array|
|bram_dx_Clk_A          |  out|    1|        bram|       bram_dx|         array|
|bram_dx_Rst_A          |  out|    1|        bram|       bram_dx|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 4
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
  Pipeline-1 : II = 1, D = 4, States = { 12 13 14 15 }
  Pipeline-2 : II = 1, D = 3, States = { 28 29 30 }
  Pipeline-3 : II = 1, D = 3, States = { 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 41 21 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 16 13 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 41 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 41 39 
39 --> 40 
40 --> 38 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 42 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_2, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_9, void @empty_15, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_5, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bram_x, void @empty_6, i32 0, i32 0, void @empty_16, i32 2, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bram_x, i64 666, i64 207, i64 2"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bram_x"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bram_dx, void @empty_6, i32 0, i32 0, void @empty_16, i32 2, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bram_dx, i64 666, i64 207, i64 2"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bram_dx"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ddrtobram"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ddrtobram, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ddrtobram, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%ddrtobram_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %ddrtobram" [input_layer/main.cpp:6]   --->   Operation 62 'read' 'ddrtobram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim" [input_layer/main.cpp:6]   --->   Operation 63 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx" [input_layer/main.cpp:6]   --->   Operation 64 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x" [input_layer/main.cpp:6]   --->   Operation 65 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (2.47ns)   --->   "%cmp3 = icmp_sgt  i32 %dim_read, i32 0" [input_layer/main.cpp:6]   --->   Operation 66 'icmp' 'cmp3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %ddrtobram_read, void, void" [input_layer/main.cpp:22]   --->   Operation 67 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %cmp3, void %._crit_edge, void %.lr.ph16" [input_layer/main.cpp:36]   --->   Operation 68 'br' 'br_ln36' <Predicate = (!ddrtobram_read)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %cmp3, void %._crit_edge, void %.lr.ph6" [input_layer/main.cpp:23]   --->   Operation 69 'br' 'br_ln23' <Predicate = (ddrtobram_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %dim_read" [input_layer/main.cpp:36]   --->   Operation 70 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [input_layer/main.cpp:36]   --->   Operation 71 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i31 %trunc_ln1" [input_layer/main.cpp:36]   --->   Operation 72 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln36" [input_layer/main.cpp:36]   --->   Operation 73 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %dim_read" [input_layer/main.cpp:36]   --->   Operation 74 'writereq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%br_ln36 = br void" [input_layer/main.cpp:36]   --->   Operation 75 'br' 'br_ln36' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln36, void %.split10, i31 0, void %.lr.ph16" [input_layer/main.cpp:36]   --->   Operation 76 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.52ns)   --->   "%add_ln36 = add i31 %i_1, i31 1" [input_layer/main.cpp:36]   --->   Operation 77 'add' 'add_ln36' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 78 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.47ns)   --->   "%icmp_ln36 = icmp_eq  i31 %i_1, i31 %trunc_ln36" [input_layer/main.cpp:36]   --->   Operation 79 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 80 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %.split10, void %.lr.ph11" [input_layer/main.cpp:36]   --->   Operation 81 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i31 %i_1" [input_layer/main.cpp:37]   --->   Operation 82 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %trunc_ln37" [input_layer/main.cpp:37]   --->   Operation 83 'zext' 'zext_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%bram_x_addr_1 = getelementptr i16 %bram_x, i32 0, i32 %zext_ln37" [input_layer/main.cpp:37]   --->   Operation 84 'getelementptr' 'bram_x_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 85 [3/3] (1.68ns)   --->   "%bram_x_load = load i10 %bram_x_addr_1" [input_layer/main.cpp:37]   --->   Operation 85 'load' 'bram_x_load' <Predicate = (!icmp_ln36)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 1.68>
ST_4 : Operation 86 [2/3] (1.68ns)   --->   "%bram_x_load = load i10 %bram_x_addr_1" [input_layer/main.cpp:37]   --->   Operation 86 'load' 'bram_x_load' <Predicate = (!icmp_ln36)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 1.68>
ST_5 : Operation 87 [1/3] (1.68ns)   --->   "%bram_x_load = load i10 %bram_x_addr_1" [input_layer/main.cpp:37]   --->   Operation 87 'load' 'bram_x_load' <Predicate = (!icmp_ln36)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [input_layer/main.cpp:36]   --->   Operation 88 'specloopname' 'specloopname_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (7.30ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem_addr_1, i16 %bram_x_load, i2 3" [input_layer/main.cpp:37]   --->   Operation 89 'write' 'write_ln37' <Predicate = (!icmp_ln36)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 7.30>
ST_7 : Operation 91 [5/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [input_layer/main.cpp:40]   --->   Operation 91 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 4> <Delay = 7.30>
ST_8 : Operation 92 [4/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [input_layer/main.cpp:40]   --->   Operation 92 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 5> <Delay = 7.30>
ST_9 : Operation 93 [3/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [input_layer/main.cpp:40]   --->   Operation 93 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 6> <Delay = 7.30>
ST_10 : Operation 94 [2/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [input_layer/main.cpp:40]   --->   Operation 94 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 7> <Delay = 7.30>
ST_11 : Operation 95 [1/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [input_layer/main.cpp:40]   --->   Operation 95 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31" [input_layer/main.cpp:40]   --->   Operation 96 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i31 %trunc_ln4" [input_layer/main.cpp:40]   --->   Operation 97 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln40" [input_layer/main.cpp:40]   --->   Operation 98 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (7.30ns)   --->   "%empty_28 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i32 %gmem_addr_3, i32 %dim_read" [input_layer/main.cpp:40]   --->   Operation 99 'writereq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 100 [1/1] (1.58ns)   --->   "%br_ln40 = br void" [input_layer/main.cpp:40]   --->   Operation 100 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 12 <SV = 8> <Delay = 2.52>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln40, void %.split8, i31 0, void %.lr.ph11" [input_layer/main.cpp:40]   --->   Operation 101 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (2.52ns)   --->   "%add_ln40 = add i31 %i_3, i31 1" [input_layer/main.cpp:40]   --->   Operation 102 'add' 'add_ln40' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 103 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp_eq  i31 %i_3, i31 %trunc_ln36" [input_layer/main.cpp:40]   --->   Operation 104 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 105 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split8, void %._crit_edge.loopexit38" [input_layer/main.cpp:40]   --->   Operation 106 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i31 %i_3" [input_layer/main.cpp:41]   --->   Operation 107 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i10 %trunc_ln41" [input_layer/main.cpp:41]   --->   Operation 108 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%bram_dx_addr_1 = getelementptr i16 %bram_dx, i32 0, i32 %zext_ln41" [input_layer/main.cpp:41]   --->   Operation 109 'getelementptr' 'bram_dx_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 110 [3/3] (1.68ns)   --->   "%bram_dx_load = load i10 %bram_dx_addr_1" [input_layer/main.cpp:41]   --->   Operation 110 'load' 'bram_dx_load' <Predicate = (!icmp_ln40)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 13 <SV = 9> <Delay = 1.68>
ST_13 : Operation 111 [2/3] (1.68ns)   --->   "%bram_dx_load = load i10 %bram_dx_addr_1" [input_layer/main.cpp:41]   --->   Operation 111 'load' 'bram_dx_load' <Predicate = (!icmp_ln40)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 14 <SV = 10> <Delay = 1.68>
ST_14 : Operation 112 [1/3] (1.68ns)   --->   "%bram_dx_load = load i10 %bram_dx_addr_1" [input_layer/main.cpp:41]   --->   Operation 112 'load' 'bram_dx_load' <Predicate = (!icmp_ln40)> <Delay = 1.68> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>

State 15 <SV = 11> <Delay = 7.30>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [input_layer/main.cpp:40]   --->   Operation 113 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (7.30ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem_addr_3, i16 %bram_dx_load, i2 3" [input_layer/main.cpp:41]   --->   Operation 114 'write' 'write_ln41' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 7.30>
ST_16 : Operation 116 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [input_layer/main.cpp:46]   --->   Operation 116 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 10> <Delay = 7.30>
ST_17 : Operation 117 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [input_layer/main.cpp:46]   --->   Operation 117 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 11> <Delay = 7.30>
ST_18 : Operation 118 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [input_layer/main.cpp:46]   --->   Operation 118 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 12> <Delay = 7.30>
ST_19 : Operation 119 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [input_layer/main.cpp:46]   --->   Operation 119 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 13> <Delay = 7.30>
ST_20 : Operation 120 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [input_layer/main.cpp:46]   --->   Operation 120 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln46 = br void %._crit_edge" [input_layer/main.cpp:46]   --->   Operation 121 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>

State 21 <SV = 1> <Delay = 7.30>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [input_layer/main.cpp:23]   --->   Operation 122 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i31 %trunc_ln" [input_layer/main.cpp:23]   --->   Operation 123 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln23" [input_layer/main.cpp:23]   --->   Operation 124 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [input_layer/main.cpp:23]   --->   Operation 125 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 2> <Delay = 7.30>
ST_22 : Operation 126 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [input_layer/main.cpp:23]   --->   Operation 126 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 3> <Delay = 7.30>
ST_23 : Operation 127 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [input_layer/main.cpp:23]   --->   Operation 127 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 4> <Delay = 7.30>
ST_24 : Operation 128 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [input_layer/main.cpp:23]   --->   Operation 128 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 5> <Delay = 7.30>
ST_25 : Operation 129 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [input_layer/main.cpp:23]   --->   Operation 129 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 6> <Delay = 7.30>
ST_26 : Operation 130 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [input_layer/main.cpp:23]   --->   Operation 130 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 7> <Delay = 7.30>
ST_27 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %dim_read" [input_layer/main.cpp:23]   --->   Operation 131 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 132 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %dim_read" [input_layer/main.cpp:23]   --->   Operation 132 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 133 [1/1] (1.58ns)   --->   "%br_ln23 = br void" [input_layer/main.cpp:23]   --->   Operation 133 'br' 'br_ln23' <Predicate = true> <Delay = 1.58>

State 28 <SV = 8> <Delay = 2.52>
ST_28 : Operation 134 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln23, void %.split6, i31 0, void %.lr.ph6" [input_layer/main.cpp:23]   --->   Operation 134 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 135 [1/1] (2.52ns)   --->   "%add_ln23 = add i31 %i, i31 1" [input_layer/main.cpp:23]   --->   Operation 135 'add' 'add_ln23' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 136 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 137 [1/1] (2.47ns)   --->   "%icmp_ln23 = icmp_eq  i31 %i, i31 %trunc_ln23" [input_layer/main.cpp:23]   --->   Operation 137 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 138 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 138 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split6, void %.lr.ph" [input_layer/main.cpp:23]   --->   Operation 139 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i31 %i" [input_layer/main.cpp:24]   --->   Operation 140 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 29 <SV = 9> <Delay = 7.30>
ST_29 : Operation 141 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr" [input_layer/main.cpp:24]   --->   Operation 141 'read' 'gmem_addr_read' <Predicate = (!icmp_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 10> <Delay = 3.25>
ST_30 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [input_layer/main.cpp:23]   --->   Operation 142 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i10 %trunc_ln24" [input_layer/main.cpp:24]   --->   Operation 143 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 144 [1/1] (0.00ns)   --->   "%bram_x_addr = getelementptr i16 %bram_x, i32 0, i32 %zext_ln24" [input_layer/main.cpp:24]   --->   Operation 144 'getelementptr' 'bram_x_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln24 = store i16 %gmem_addr_read, i10 %bram_x_addr" [input_layer/main.cpp:24]   --->   Operation 145 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_30 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 146 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 31 <SV = 9> <Delay = 7.30>
ST_31 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31" [input_layer/main.cpp:26]   --->   Operation 147 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i31 %trunc_ln2" [input_layer/main.cpp:26]   --->   Operation 148 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 149 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln26" [input_layer/main.cpp:26]   --->   Operation 149 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 150 [7/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %dim_read" [input_layer/main.cpp:26]   --->   Operation 150 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 10> <Delay = 7.30>
ST_32 : Operation 151 [6/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %dim_read" [input_layer/main.cpp:26]   --->   Operation 151 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 11> <Delay = 7.30>
ST_33 : Operation 152 [5/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %dim_read" [input_layer/main.cpp:26]   --->   Operation 152 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 12> <Delay = 7.30>
ST_34 : Operation 153 [4/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %dim_read" [input_layer/main.cpp:26]   --->   Operation 153 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 13> <Delay = 7.30>
ST_35 : Operation 154 [3/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %dim_read" [input_layer/main.cpp:26]   --->   Operation 154 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 14> <Delay = 7.30>
ST_36 : Operation 155 [2/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %dim_read" [input_layer/main.cpp:26]   --->   Operation 155 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 15> <Delay = 7.30>
ST_37 : Operation 156 [1/7] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %dim_read" [input_layer/main.cpp:26]   --->   Operation 156 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 157 [1/1] (1.58ns)   --->   "%br_ln26 = br void" [input_layer/main.cpp:26]   --->   Operation 157 'br' 'br_ln26' <Predicate = true> <Delay = 1.58>

State 38 <SV = 16> <Delay = 2.52>
ST_38 : Operation 158 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln26, void %.split, i31 0, void %.lr.ph" [input_layer/main.cpp:26]   --->   Operation 158 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 159 [1/1] (2.52ns)   --->   "%add_ln26 = add i31 %i_2, i31 1" [input_layer/main.cpp:26]   --->   Operation 159 'add' 'add_ln26' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 160 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 161 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp_eq  i31 %i_2, i31 %trunc_ln23" [input_layer/main.cpp:26]   --->   Operation 161 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 162 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 162 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split, void %._crit_edge.loopexit" [input_layer/main.cpp:26]   --->   Operation 163 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i31 %i_2" [input_layer/main.cpp:27]   --->   Operation 164 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 39 <SV = 17> <Delay = 7.30>
ST_39 : Operation 165 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr_2" [input_layer/main.cpp:27]   --->   Operation 165 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln26)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 18> <Delay = 3.25>
ST_40 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [input_layer/main.cpp:26]   --->   Operation 166 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %trunc_ln27" [input_layer/main.cpp:27]   --->   Operation 167 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 168 [1/1] (0.00ns)   --->   "%bram_dx_addr = getelementptr i16 %bram_dx, i32 0, i32 %zext_ln27" [input_layer/main.cpp:27]   --->   Operation 168 'getelementptr' 'bram_dx_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln27 = store i16 %gmem_addr_2_read, i10 %bram_dx_addr" [input_layer/main.cpp:27]   --->   Operation 169 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 2> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_40 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 170 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 41 <SV = 17> <Delay = 0.00>
ST_41 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 171 'br' 'br_ln0' <Predicate = (ddrtobram_read & cmp3)> <Delay = 0.00>
ST_41 : Operation 172 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [input_layer/main.cpp:46]   --->   Operation 172 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bram_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ bram_dx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ddrtobram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000]
ddrtobram_read    (read             ) [ 011111111111111111111111111111111111111111]
dim_read          (read             ) [ 001111111111000000000111111111111111110000]
dx_read           (read             ) [ 001111111111000000000111111111110000000000]
x_read            (read             ) [ 001000000000000000000100000000000000000000]
cmp3              (icmp             ) [ 011111111111111111111111111111111111111111]
br_ln22           (br               ) [ 000000000000000000000000000000000000000000]
br_ln36           (br               ) [ 000000000000000000000000000000000000000000]
br_ln23           (br               ) [ 000000000000000000000000000000000000000000]
trunc_ln36        (trunc            ) [ 000111111111111100000000000000000000000000]
trunc_ln1         (partselect       ) [ 000000000000000000000000000000000000000000]
sext_ln36         (sext             ) [ 000000000000000000000000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 000111111111000000000000000000000000000000]
empty_25          (writereq         ) [ 000000000000000000000000000000000000000000]
br_ln36           (br               ) [ 001111100000000000000000000000000000000000]
i_1               (phi              ) [ 000100000000000000000000000000000000000000]
add_ln36          (add              ) [ 001111100000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000]
icmp_ln36         (icmp             ) [ 000111100000000000000000000000000000000000]
empty_26          (speclooptripcount) [ 000000000000000000000000000000000000000000]
br_ln36           (br               ) [ 000000000000000000000000000000000000000000]
trunc_ln37        (trunc            ) [ 000000000000000000000000000000000000000000]
zext_ln37         (zext             ) [ 000000000000000000000000000000000000000000]
bram_x_addr_1     (getelementptr    ) [ 000111000000000000000000000000000000000000]
bram_x_load       (load             ) [ 000100100000000000000000000000000000000000]
specloopname_ln36 (specloopname     ) [ 000000000000000000000000000000000000000000]
write_ln37        (write            ) [ 000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 001111100000000000000000000000000000000000]
empty_27          (writeresp        ) [ 000000000000000000000000000000000000000000]
trunc_ln4         (partselect       ) [ 000000000000000000000000000000000000000000]
sext_ln40         (sext             ) [ 000000000000000000000000000000000000000000]
gmem_addr_3       (getelementptr    ) [ 000000000000111111111000000000000000000000]
empty_28          (writereq         ) [ 000000000000000000000000000000000000000000]
br_ln40           (br               ) [ 000000000001111100000000000000000000000000]
i_3               (phi              ) [ 000000000000100000000000000000000000000000]
add_ln40          (add              ) [ 000000000001111100000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000]
icmp_ln40         (icmp             ) [ 000000000000111100000000000000000000000000]
empty_29          (speclooptripcount) [ 000000000000000000000000000000000000000000]
br_ln40           (br               ) [ 000000000000000000000000000000000000000000]
trunc_ln41        (trunc            ) [ 000000000000000000000000000000000000000000]
zext_ln41         (zext             ) [ 000000000000000000000000000000000000000000]
bram_dx_addr_1    (getelementptr    ) [ 000000000000111000000000000000000000000000]
bram_dx_load      (load             ) [ 000000000000100100000000000000000000000000]
specloopname_ln40 (specloopname     ) [ 000000000000000000000000000000000000000000]
write_ln41        (write            ) [ 000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000001111100000000000000000000000000]
empty_30          (writeresp        ) [ 000000000000000000000000000000000000000000]
br_ln46           (br               ) [ 000000000000000000000000000000000000000000]
trunc_ln          (partselect       ) [ 000000000000000000000000000000000000000000]
sext_ln23         (sext             ) [ 000000000000000000000000000000000000000000]
gmem_addr         (getelementptr    ) [ 000000000000000000000011111111100000000000]
trunc_ln23        (trunc            ) [ 000000000000000000000000000011111111111110]
empty             (readreq          ) [ 000000000000000000000000000000000000000000]
br_ln23           (br               ) [ 000000000000000000000000000111100000000000]
i                 (phi              ) [ 000000000000000000000000000010000000000000]
add_ln23          (add              ) [ 000000000000000000000000000111100000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000]
icmp_ln23         (icmp             ) [ 000000000000000000000000000011100000000000]
empty_22          (speclooptripcount) [ 000000000000000000000000000000000000000000]
br_ln23           (br               ) [ 000000000000000000000000000000000000000000]
trunc_ln24        (trunc            ) [ 000000000000000000000000000011100000000000]
gmem_addr_read    (read             ) [ 000000000000000000000000000010100000000000]
specloopname_ln23 (specloopname     ) [ 000000000000000000000000000000000000000000]
zext_ln24         (zext             ) [ 000000000000000000000000000000000000000000]
bram_x_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000111100000000000]
trunc_ln2         (partselect       ) [ 000000000000000000000000000000000000000000]
sext_ln26         (sext             ) [ 000000000000000000000000000000000000000000]
gmem_addr_2       (getelementptr    ) [ 000000000000000000000000000000001111111110]
empty_23          (readreq          ) [ 000000000000000000000000000000000000000000]
br_ln26           (br               ) [ 000000000000000000000000000000000000011110]
i_2               (phi              ) [ 000000000000000000000000000000000000001000]
add_ln26          (add              ) [ 000000000000000000000000000000000000011110]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000]
icmp_ln26         (icmp             ) [ 000000000000000000000000000000000000001110]
empty_24          (speclooptripcount) [ 000000000000000000000000000000000000000000]
br_ln26           (br               ) [ 000000000000000000000000000000000000000000]
trunc_ln27        (trunc            ) [ 000000000000000000000000000000000000001110]
gmem_addr_2_read  (read             ) [ 000000000000000000000000000000000000001010]
specloopname_ln26 (specloopname     ) [ 000000000000000000000000000000000000000000]
zext_ln27         (zext             ) [ 000000000000000000000000000000000000000000]
bram_dx_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000]
store_ln27        (store            ) [ 000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000011110]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000]
ret_ln46          (ret              ) [ 000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bram_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram_x"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bram_dx">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram_dx"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ddrtobram">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddrtobram"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="ddrtobram_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddrtobram_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="dim_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="dx_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dx_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="x_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_writeresp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="1"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_25/2 empty_27/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln37_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="4"/>
<pin id="145" dir="0" index="2" bw="16" slack="1"/>
<pin id="146" dir="0" index="3" bw="1" slack="0"/>
<pin id="147" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_writeresp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="7"/>
<pin id="155" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_28/11 empty_30/16 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln41_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="4"/>
<pin id="160" dir="0" index="2" bw="16" slack="1"/>
<pin id="161" dir="0" index="3" bw="1" slack="0"/>
<pin id="162" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/15 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_readreq_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="1"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/21 "/>
</bind>
</comp>

<comp id="172" class="1004" name="gmem_addr_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="8"/>
<pin id="175" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/29 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_readreq_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="9"/>
<pin id="181" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_23/31 "/>
</bind>
</comp>

<comp id="183" class="1004" name="gmem_addr_2_read_read_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="8"/>
<pin id="186" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/39 "/>
</bind>
</comp>

<comp id="188" class="1004" name="bram_x_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="10" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_x_addr_1/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="1"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bram_x_load/3 store_ln24/30 "/>
</bind>
</comp>

<comp id="201" class="1004" name="bram_dx_addr_1_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="10" slack="0"/>
<pin id="205" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_dx_addr_1/12 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="1"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bram_dx_load/12 store_ln27/40 "/>
</bind>
</comp>

<comp id="214" class="1004" name="bram_x_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_x_addr/30 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bram_dx_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="10" slack="0"/>
<pin id="226" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_dx_addr/40 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="1"/>
<pin id="232" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_1_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_3_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="31" slack="1"/>
<pin id="243" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="i_3_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="31" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/12 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="31" slack="1"/>
<pin id="254" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="31" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/28 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_2_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="31" slack="1"/>
<pin id="265" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_2_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="31" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/38 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="31" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 trunc_ln/21 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="31" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="7"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="0" index="3" bw="6" slack="0"/>
<pin id="288" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/11 trunc_ln2/31 "/>
</bind>
</comp>

<comp id="292" class="1004" name="cmp3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp3/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln36_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln36_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="31" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="gmem_addr_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln36_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="31" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln36_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="0" index="1" bw="31" slack="1"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln37_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="31" slack="0"/>
<pin id="325" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln37_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln40_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/11 "/>
</bind>
</comp>

<comp id="336" class="1004" name="gmem_addr_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/11 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln40_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="31" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/12 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln40_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="31" slack="0"/>
<pin id="351" dir="0" index="1" bw="31" slack="7"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/12 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln41_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="0"/>
<pin id="356" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/12 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln41_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/12 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln23_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="31" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/21 "/>
</bind>
</comp>

<comp id="367" class="1004" name="gmem_addr_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/21 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln23_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="7"/>
<pin id="376" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/27 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln23_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="31" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/28 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln23_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="31" slack="0"/>
<pin id="385" dir="0" index="1" bw="31" slack="1"/>
<pin id="386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/28 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln24_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="31" slack="0"/>
<pin id="390" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/28 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln24_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="2"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/30 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln26_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="31" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/31 "/>
</bind>
</comp>

<comp id="400" class="1004" name="gmem_addr_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/31 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln26_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="31" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/38 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln26_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="31" slack="0"/>
<pin id="415" dir="0" index="1" bw="31" slack="9"/>
<pin id="416" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/38 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln27_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="31" slack="0"/>
<pin id="420" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/38 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln27_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="2"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/40 "/>
</bind>
</comp>

<comp id="426" class="1005" name="ddrtobram_read_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="17"/>
<pin id="428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ddrtobram_read "/>
</bind>
</comp>

<comp id="430" class="1005" name="dim_read_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="440" class="1005" name="dx_read_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="7"/>
<pin id="442" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="dx_read "/>
</bind>
</comp>

<comp id="445" class="1005" name="x_read_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="450" class="1005" name="cmp3_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="17"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp3 "/>
</bind>
</comp>

<comp id="454" class="1005" name="trunc_ln36_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="31" slack="1"/>
<pin id="456" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln36 "/>
</bind>
</comp>

<comp id="460" class="1005" name="gmem_addr_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="2"/>
<pin id="462" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="add_ln36_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="31" slack="0"/>
<pin id="468" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="471" class="1005" name="icmp_ln36_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="475" class="1005" name="bram_x_addr_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="1"/>
<pin id="477" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bram_x_addr_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="bram_x_load_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="1"/>
<pin id="482" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bram_x_load "/>
</bind>
</comp>

<comp id="485" class="1005" name="gmem_addr_3_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="2"/>
<pin id="487" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="491" class="1005" name="add_ln40_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="31" slack="0"/>
<pin id="493" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="496" class="1005" name="icmp_ln40_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="500" class="1005" name="bram_dx_addr_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="1"/>
<pin id="502" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bram_dx_addr_1 "/>
</bind>
</comp>

<comp id="505" class="1005" name="bram_dx_load_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="1"/>
<pin id="507" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bram_dx_load "/>
</bind>
</comp>

<comp id="510" class="1005" name="gmem_addr_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="1"/>
<pin id="512" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="trunc_ln23_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="31" slack="1"/>
<pin id="518" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="522" class="1005" name="add_ln23_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="31" slack="0"/>
<pin id="524" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="527" class="1005" name="icmp_ln23_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="531" class="1005" name="trunc_ln24_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="2"/>
<pin id="533" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="536" class="1005" name="gmem_addr_read_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="1"/>
<pin id="538" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="541" class="1005" name="gmem_addr_2_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="1"/>
<pin id="543" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="add_ln26_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="31" slack="0"/>
<pin id="549" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="552" class="1005" name="icmp_ln26_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="556" class="1005" name="trunc_ln27_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="2"/>
<pin id="558" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="561" class="1005" name="gmem_addr_2_read_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="1"/>
<pin id="563" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="62" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="64" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="64" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="72" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="96" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="98" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="150"><net_src comp="100" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="96" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="98" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="165"><net_src comp="100" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="171"><net_src comp="104" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="106" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="104" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="106" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="233"><net_src comp="74" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="74" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="74" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="280"><net_src comp="66" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="289"><net_src comp="66" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="68" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="296"><net_src comp="118" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="274" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="0" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="316"><net_src comp="234" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="76" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="234" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="234" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="335"><net_src comp="283" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="0" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="336" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="347"><net_src comp="245" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="76" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="245" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="245" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="366"><net_src comp="274" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="0" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="373"><net_src comp="367" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="381"><net_src comp="256" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="76" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="256" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="256" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="399"><net_src comp="283" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="0" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="400" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="411"><net_src comp="267" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="76" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="267" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="267" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="422" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="429"><net_src comp="112" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="118" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="443"><net_src comp="124" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="448"><net_src comp="130" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="453"><net_src comp="292" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="298" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="463"><net_src comp="305" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="469"><net_src comp="312" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="474"><net_src comp="318" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="188" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="483"><net_src comp="195" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="488"><net_src comp="336" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="494"><net_src comp="343" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="499"><net_src comp="349" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="201" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="508"><net_src comp="208" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="513"><net_src comp="367" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="519"><net_src comp="374" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="525"><net_src comp="377" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="530"><net_src comp="383" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="388" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="539"><net_src comp="172" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="544"><net_src comp="400" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="550"><net_src comp="407" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="555"><net_src comp="413" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="418" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="564"><net_src comp="183" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="208" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 6 7 8 9 10 11 15 16 17 18 19 20 }
	Port: bram_x | {30 }
	Port: bram_dx | {40 }
 - Input state : 
	Port: InputLayer : gmem | {21 22 23 24 25 26 27 29 31 32 33 34 35 36 37 39 }
	Port: InputLayer : x | {1 }
	Port: InputLayer : dx | {1 }
	Port: InputLayer : bram_x | {3 4 5 }
	Port: InputLayer : bram_dx | {12 13 14 }
	Port: InputLayer : dim | {1 }
	Port: InputLayer : ddrtobram | {1 }
  - Chain level:
	State 1
		br_ln36 : 1
		br_ln23 : 1
	State 2
		sext_ln36 : 1
		gmem_addr_1 : 2
		empty_25 : 3
	State 3
		add_ln36 : 1
		icmp_ln36 : 1
		br_ln36 : 2
		trunc_ln37 : 1
		zext_ln37 : 2
		bram_x_addr_1 : 3
		bram_x_load : 4
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		sext_ln40 : 1
		gmem_addr_3 : 2
		empty_28 : 3
	State 12
		add_ln40 : 1
		icmp_ln40 : 1
		br_ln40 : 2
		trunc_ln41 : 1
		zext_ln41 : 2
		bram_dx_addr_1 : 3
		bram_dx_load : 4
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		sext_ln23 : 1
		gmem_addr : 2
		empty : 3
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		add_ln23 : 1
		icmp_ln23 : 1
		br_ln23 : 2
		trunc_ln24 : 1
	State 29
	State 30
		bram_x_addr : 1
		store_ln24 : 2
	State 31
		sext_ln26 : 1
		gmem_addr_2 : 2
		empty_23 : 3
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		add_ln26 : 1
		icmp_ln26 : 1
		br_ln26 : 2
		trunc_ln27 : 1
	State 39
	State 40
		bram_dx_addr : 1
		store_ln27 : 2
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln36_fu_312       |    0    |    38   |
|    add   |        add_ln40_fu_343       |    0    |    38   |
|          |        add_ln23_fu_377       |    0    |    38   |
|          |        add_ln26_fu_407       |    0    |    38   |
|----------|------------------------------|---------|---------|
|          |          cmp3_fu_292         |    0    |    18   |
|          |       icmp_ln36_fu_318       |    0    |    17   |
|   icmp   |       icmp_ln40_fu_349       |    0    |    17   |
|          |       icmp_ln23_fu_383       |    0    |    17   |
|          |       icmp_ln26_fu_413       |    0    |    17   |
|----------|------------------------------|---------|---------|
|          |  ddrtobram_read_read_fu_112  |    0    |    0    |
|          |     dim_read_read_fu_118     |    0    |    0    |
|   read   |      dx_read_read_fu_124     |    0    |    0    |
|          |      x_read_read_fu_130      |    0    |    0    |
|          |  gmem_addr_read_read_fu_172  |    0    |    0    |
|          | gmem_addr_2_read_read_fu_183 |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_136     |    0    |    0    |
|          |     grp_writeresp_fu_151     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln37_write_fu_142   |    0    |    0    |
|          |    write_ln41_write_fu_157   |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_166      |    0    |    0    |
|          |      grp_readreq_fu_177      |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|          grp_fu_274          |    0    |    0    |
|          |          grp_fu_283          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       trunc_ln36_fu_298      |    0    |    0    |
|          |       trunc_ln37_fu_323      |    0    |    0    |
|   trunc  |       trunc_ln41_fu_354      |    0    |    0    |
|          |       trunc_ln23_fu_374      |    0    |    0    |
|          |       trunc_ln24_fu_388      |    0    |    0    |
|          |       trunc_ln27_fu_418      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       sext_ln36_fu_301       |    0    |    0    |
|   sext   |       sext_ln40_fu_332       |    0    |    0    |
|          |       sext_ln23_fu_363       |    0    |    0    |
|          |       sext_ln26_fu_396       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln37_fu_327       |    0    |    0    |
|   zext   |       zext_ln41_fu_358       |    0    |    0    |
|          |       zext_ln24_fu_392       |    0    |    0    |
|          |       zext_ln27_fu_422       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   238   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln23_reg_522    |   31   |
|    add_ln26_reg_547    |   31   |
|    add_ln36_reg_466    |   31   |
|    add_ln40_reg_491    |   31   |
| bram_dx_addr_1_reg_500 |   10   |
|  bram_dx_load_reg_505  |   16   |
|  bram_x_addr_1_reg_475 |   10   |
|   bram_x_load_reg_480  |   16   |
|      cmp3_reg_450      |    1   |
| ddrtobram_read_reg_426 |    1   |
|    dim_read_reg_430    |   32   |
|     dx_read_reg_440    |   32   |
|   gmem_addr_1_reg_460  |   16   |
|gmem_addr_2_read_reg_561|   16   |
|   gmem_addr_2_reg_541  |   16   |
|   gmem_addr_3_reg_485  |   16   |
| gmem_addr_read_reg_536 |   16   |
|    gmem_addr_reg_510   |   16   |
|       i_1_reg_230      |   31   |
|       i_2_reg_263      |   31   |
|       i_3_reg_241      |   31   |
|        i_reg_252       |   31   |
|    icmp_ln23_reg_527   |    1   |
|    icmp_ln26_reg_552   |    1   |
|    icmp_ln36_reg_471   |    1   |
|    icmp_ln40_reg_496   |    1   |
|   trunc_ln23_reg_516   |   31   |
|   trunc_ln24_reg_531   |   10   |
|   trunc_ln27_reg_556   |   10   |
|   trunc_ln36_reg_454   |   31   |
|     x_read_reg_445     |   32   |
+------------------------+--------+
|          Total         |   580  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_136 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_136 |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_151 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_151 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_166  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_177  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_195  |  p0  |   3  |  10  |   30   ||    14   |
|   grp_access_fu_208  |  p0  |   3  |  10  |   30   ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   192  || 12.9426 ||    64   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   238  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   64   |
|  Register |    -   |   580  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   580  |   302  |
+-----------+--------+--------+--------+
