<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////opt/Xilinx/14.7/ISE_DS/ISE/xc9500/data/xmlReport9k.dtd">
<document><ascFile>top.rpt</ascFile><devFile>/opt/Xilinx/14.7/ISE_DS/ISE/xc9500/data/xc95108.chp</devFile><mfdFile>top.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 1-10-2023" design="top" device="XC95108" eqnType="1" pkg="TQ100" speed="-7" status="1" statusStr="Successful" swVersion="P.20131013" time=" 11:25PM" version="1.0"/><pin id="FB1_MC2_PIN13" pinnum="13" signal="O_x_x" slew="SLOW" use="O"/><pin id="FB1_MC3_PIN14" pinnum="14"/><pin id="FB1_MC4_PIN19" pinnum="19"/><pin id="FB1_MC5_PIN15" pinnum="15"/><pin id="FB1_MC6_PIN16" pinnum="16"/><pin id="FB1_MC8_PIN17" pinnum="17"/><pin id="FB1_MC9_PIN18" pinnum="18"/><pin id="FB1_MC10_PIN24" pinnum="24"/><pin id="FB1_MC11_PIN20" pinnum="20"/><pin id="FB1_MC12_PIN22" pinnum="22"/><pin id="FB1_MC14_PIN23" pinnum="23"/><pin id="FB1_MC15_PIN25" pinnum="25"/><pin id="FB1_MC16_PIN27" pinnum="27"/><pin id="FB1_MC17_PIN28" pinnum="28"/><pin id="FB2_MC2_PIN96" pinnum="96" signal="O" slew="SLOW" use="O"/><pin id="FB2_MC3_PIN97" pinnum="97"/><pin id="FB2_MC4_PIN2" pinnum="2"/><pin id="FB2_MC5_PIN99" pinnum="99"/><pin id="FB2_MC6_PIN1" pinnum="1"/><pin id="FB2_MC8_PIN3" pinnum="3"/><pin id="FB2_MC9_PIN4" pinnum="4"/><pin id="FB2_MC10_PIN7" pinnum="7"/><pin id="FB2_MC11_PIN6" pinnum="6"/><pin id="FB2_MC12_PIN8" pinnum="8"/><pin id="FB2_MC14_PIN9" pinnum="9"/><pin id="FB2_MC15_PIN10" pinnum="10"/><pin id="FB2_MC16_PIN11" pinnum="11"/><pin id="FB2_MC17_PIN12" pinnum="12"/><pin id="FB3_MC2_PIN29" pinnum="29" signal="O_x" slew="SLOW" use="O"/><pin id="FB3_MC3_PIN30" pinnum="30"/><pin id="FB3_MC4_PIN34" pinnum="34"/><pin id="FB3_MC5_PIN32" pinnum="32"/><pin id="FB3_MC6_PIN33" pinnum="33"/><pin id="FB3_MC8_PIN35" pinnum="35"/><pin id="FB3_MC9_PIN36" pinnum="36"/><pin id="FB3_MC10_PIN43" pinnum="43"/><pin id="FB3_MC11_PIN37" pinnum="37"/><pin id="FB3_MC12_PIN39" pinnum="39"/><pin id="FB3_MC14_PIN40" pinnum="40"/><pin id="FB3_MC15_PIN41" pinnum="41"/><pin id="FB3_MC16_PIN42" pinnum="42"/><pin id="FB3_MC17_PIN49" pinnum="49"/><pin id="FB4_MC2_PIN81" pinnum="81"/><pin id="FB4_MC3_PIN82" pinnum="82"/><pin id="FB4_MC4_PIN80" pinnum="80"/><pin id="FB4_MC5_PIN85" pinnum="85"/><pin id="FB4_MC6_PIN86" pinnum="86"/><pin id="FB4_MC8_PIN87" pinnum="87"/><pin id="FB4_MC9_PIN89" pinnum="89"/><pin id="FB4_MC11_PIN90" pinnum="90"/><pin id="FB4_MC12_PIN91" pinnum="91"/><pin id="FB4_MC14_PIN93" pinnum="93"/><pin id="FB4_MC15_PIN94" pinnum="94"/><pin id="FB4_MC16_PIN92" pinnum="92"/><pin id="FB4_MC17_PIN95" pinnum="95"/><pin id="FB5_MC2_PIN50" pinnum="50" signal="O_x_x_x" slew="SLOW" use="O"/><pin id="FB5_MC3_PIN52" pinnum="52"/><pin id="FB5_MC4_PIN46" pinnum="46"/><pin id="FB5_MC5_PIN53" pinnum="53"/><pin id="FB5_MC6_PIN54" pinnum="54"/><pin id="FB5_MC8_PIN55" pinnum="55"/><pin id="FB5_MC9_PIN56" pinnum="56"/><pin id="FB5_MC11_PIN58" pinnum="58"/><pin id="FB5_MC12_PIN60" pinnum="60"/><pin id="FB5_MC14_PIN61" pinnum="61"/><pin id="FB5_MC15_PIN63" pinnum="63"/><pin id="FB5_MC16_PIN59" pinnum="59"/><pin id="FB5_MC17_PIN64" pinnum="64"/><pin id="FB6_MC2_PIN65" pinnum="65" signal="O_x_x_x_x" slew="SLOW" use="O"/><pin id="FB6_MC3_PIN66" pinnum="66"/><pin id="FB6_MC4_PIN73" pinnum="73"/><pin id="FB6_MC5_PIN67" pinnum="67"/><pin id="FB6_MC6_PIN68" pinnum="68"/><pin id="FB6_MC8_PIN70" pinnum="70"/><pin id="FB6_MC9_PIN71" pinnum="71"/><pin id="FB6_MC11_PIN72" pinnum="72"/><pin id="FB6_MC12_PIN74" pinnum="74"/><pin id="FB6_MC14_PIN76" pinnum="76"/><pin id="FB6_MC15_PIN77" pinnum="77"/><pin id="FB6_MC16_PIN79" pinnum="79"/><pin id="FB6_MC17_PIN78" pinnum="78"/><fblock id="FB1" inputUse="0" pinUse="1"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN13" sigUse="0" signal="O_x_x"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN14"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN19"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN15"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN16"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN17"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN18"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN24"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN20"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN22"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN23"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN25"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN27"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN28"/><macrocell id="FB1_MC18"/><equation id="O_x_x"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation></fblock><fblock id="FB2" inputUse="0" pinUse="1"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN96" sigUse="0" signal="O"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN97"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN2"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN99"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN1"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN3"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN4"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN7"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN8"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN9"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN10"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN11"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN12"/><macrocell id="FB2_MC18"/><equation id="O"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation></fblock><fblock id="FB3" inputUse="0" pinUse="1"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN29" sigUse="0" signal="O_x"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN30"/><macrocell id="FB3_MC4" pin="FB3_MC4_PIN34"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN32"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN33"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN35"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN36"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN43"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN37"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN39"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN40"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN41"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN42"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN49"/><macrocell id="FB3_MC18"/><equation id="O_x"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation></fblock><fblock id="FB4" inputUse="0" pinUse="0"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN81"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN82"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN80"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN85"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN86"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN87"/><macrocell id="FB4_MC9" pin="FB4_MC9_PIN89"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN90"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN91"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN93"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN94"/><macrocell id="FB4_MC16" pin="FB4_MC16_PIN92"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN95"/><macrocell id="FB4_MC18"/></fblock><fblock id="FB5" inputUse="0" pinUse="1"><macrocell id="FB5_MC1"/><macrocell id="FB5_MC2" pin="FB5_MC2_PIN50" sigUse="0" signal="O_x_x_x"/><macrocell id="FB5_MC3" pin="FB5_MC3_PIN52"/><macrocell id="FB5_MC4" pin="FB5_MC4_PIN46"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN53"/><macrocell id="FB5_MC6" pin="FB5_MC6_PIN54"/><macrocell id="FB5_MC7"/><macrocell id="FB5_MC8" pin="FB5_MC8_PIN55"/><macrocell id="FB5_MC9" pin="FB5_MC9_PIN56"/><macrocell id="FB5_MC10"/><macrocell id="FB5_MC11" pin="FB5_MC11_PIN58"/><macrocell id="FB5_MC12" pin="FB5_MC12_PIN60"/><macrocell id="FB5_MC13"/><macrocell id="FB5_MC14" pin="FB5_MC14_PIN61"/><macrocell id="FB5_MC15" pin="FB5_MC15_PIN63"/><macrocell id="FB5_MC16" pin="FB5_MC16_PIN59"/><macrocell id="FB5_MC17" pin="FB5_MC17_PIN64"/><macrocell id="FB5_MC18"/><equation id="O_x_x_x"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation></fblock><fblock id="FB6" inputUse="0" pinUse="1"><macrocell id="FB6_MC1"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN65" sigUse="0" signal="O_x_x_x_x"/><macrocell id="FB6_MC3" pin="FB6_MC3_PIN66"/><macrocell id="FB6_MC4" pin="FB6_MC4_PIN73"/><macrocell id="FB6_MC5" pin="FB6_MC5_PIN67"/><macrocell id="FB6_MC6" pin="FB6_MC6_PIN68"/><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8" pin="FB6_MC8_PIN70"/><macrocell id="FB6_MC9" pin="FB6_MC9_PIN71"/><macrocell id="FB6_MC10"/><macrocell id="FB6_MC11" pin="FB6_MC11_PIN72"/><macrocell id="FB6_MC12" pin="FB6_MC12_PIN74"/><macrocell id="FB6_MC13"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIN76"/><macrocell id="FB6_MC15" pin="FB6_MC15_PIN77"/><macrocell id="FB6_MC16" pin="FB6_MC16_PIN79"/><macrocell id="FB6_MC17" pin="FB6_MC17_PIN78"/><macrocell id="FB6_MC18"/><equation id="O_x_x_x_x"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="GND"/></oe></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'top.ise'.</warning><warning>Cpld:945 - The component 'XLXI_14' has no outputs and will be deleted.</warning><warning>Cpld:945 - The component 'XLXI_19' has no outputs and will be deleted.</warning><warning>Cpld:945 - The component 'XLXI_31' has no outputs and will be deleted.</warning><warning>Cpld:945 - The component 'XLXI_33' has no outputs and will be deleted.</warning><warning>Cpld:945 - The component 'XLXI_35' has no outputs and will be deleted.</warning><warning>Cpld:945 - The component 'XLXI_39' has no outputs and will be deleted.</warning><warning>Cpld:945 - The component 'XLXI_41' has no outputs and will be deleted.</warning><warning>Cpld:944 - The component 'XLXI_47' has no inputs and will be deleted.</warning><warning>Cpld:944 - The component 'XLXI_48' has no inputs and will be deleted.</warning><warning>Cpld:945 - The component 'XLXI_106' has no outputs and will be deleted.</warning><warning>Cpld:945 - The component 'XLXI_107' has no outputs and will be deleted.</warning><warning>Cpld:945 - The component 'XLXI_108' has no outputs and will be deleted.</warning><warning>Cpld:945 - The component 'XLXI_109' has no outputs and will be deleted.</warning><warning>Cpld:936 - The output buffer 'XLXI_45' is missing an input and will be   deleted.</warning><warning>Cpld:936 - The output buffer 'XLXI_44' is missing an input and will be   deleted.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_&lt;24&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_&lt;25&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_&lt;26&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_&lt;27&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_&lt;23&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_&lt;22&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_&lt;21&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_&lt;20&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'nAS_'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'nDS_'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'nECS_'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_31'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_30'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_29'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A_28'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'nOCS_'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'nRMC_'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'nCIOUT_'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'SYSCLK_'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'nCBREQ_'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'SIZ&lt;1&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'SIZ&lt;0&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A&lt;1&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'A&lt;0&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'RnW'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1006 - Design 'top' has no inputs.</warning><warning>Cpld:829 - Signal 'N0$BUF3.TRST' has been minimized to 'GND'.</warning><warning>Cpld:829 - Signal 'N0$BUF2.TRST' has been minimized to 'GND'.</warning><warning>Cpld:829 - Signal 'N0$BUF1.TRST' has been minimized to 'GND'.</warning><warning>Cpld:829 - Signal 'N0$BUF0.TRST' has been minimized to 'GND'.</warning><warning>Cpld:829 - Signal 'N0.TRST' has been minimized to 'GND'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="36" keepio="OFF" loc="ON" localfbk="ON" mlopt="ON" optimize="SPEED" part="xc95108-7-TQ100" pinfbk="ON" power="STD" prld="LOW" pterms="25" slew="FAST" uim="ON" unused="OFF" wysiwyg="OFF"/></document>
