<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::MachineRegisterInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classllvm_1_1MachineRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::MachineRegisterInfo Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers,...">MachineRegisterInfo</a> - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc.  
 <a href="classllvm_1_1MachineRegisterInfo.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html" title="reg_begin/reg_end - Provide iteration support to walk over all definitions and uses of a register wit...">defusechain_iterator</a> - This class provides iterator support for machine operands in the function that use or define a specific register.  <a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_begin/reg_end - Provide iteration support to walk over all definitions and uses of a register within the <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> that corresponds to this <a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers,...">MachineRegisterInfo</a> object.  <a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a9ad833072520047643998c0086c06d54"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false &gt;</td></tr>
<tr class="memdesc:a9ad833072520047643998c0086c06d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">More...</a><br /></td></tr>
<tr class="separator:a9ad833072520047643998c0086c06d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee910bfb3cde58b0b8834643db86dbdd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false &gt;</td></tr>
<tr class="memdesc:aee910bfb3cde58b0b8834643db86dbdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>.  <a href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">More...</a><br /></td></tr>
<tr class="separator:aee910bfb3cde58b0b8834643db86dbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c8ef80a42dc5b502a59d0589f33174"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a> &gt;</td></tr>
<tr class="memdesc:a78c8ef80a42dc5b502a59d0589f33174"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses of the specified register, stepping by bundle.  <a href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">More...</a><br /></td></tr>
<tr class="separator:a78c8ef80a42dc5b502a59d0589f33174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e21e988464268f39bf33577a0e6338d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false &gt;</td></tr>
<tr class="memdesc:a9e21e988464268f39bf33577a0e6338d"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses of the specified register, skipping those marked as Debug.  <a href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">More...</a><br /></td></tr>
<tr class="separator:a9e21e988464268f39bf33577a0e6338d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373997aa28d573f4b0261825d7b35dae"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false &gt;</td></tr>
<tr class="memdesc:a373997aa28d573f4b0261825d7b35dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug.  <a href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">More...</a><br /></td></tr>
<tr class="separator:a373997aa28d573f4b0261825d7b35dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03fc575960a7a7fcc9050082175a41e6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a> &gt;</td></tr>
<tr class="memdesc:a03fc575960a7a7fcc9050082175a41e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk all defs and uses of the specified register, stepping by bundle, skipping those marked as Debug.  <a href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">More...</a><br /></td></tr>
<tr class="separator:a03fc575960a7a7fcc9050082175a41e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af36ddc8f223c0df75cab0afc9f3be5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false &gt;</td></tr>
<tr class="memdesc:a5af36ddc8f223c0df75cab0afc9f3be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_iterator/def_begin/def_end - Walk all defs of the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">More...</a><br /></td></tr>
<tr class="separator:a5af36ddc8f223c0df75cab0afc9f3be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f79efa184c5ee606e291c818e223561"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false &gt;</td></tr>
<tr class="memdesc:a1f79efa184c5ee606e291c818e223561"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the specified register, stepping by MachineInst.  <a href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">More...</a><br /></td></tr>
<tr class="separator:a1f79efa184c5ee606e291c818e223561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0123573fe275c10b05854230317a3cf9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a> &gt;</td></tr>
<tr class="memdesc:a0123573fe275c10b05854230317a3cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the specified register, stepping by bundle.  <a href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">More...</a><br /></td></tr>
<tr class="separator:a0123573fe275c10b05854230317a3cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67006003227c154cbadfb7d8350dfc95"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false &gt;</td></tr>
<tr class="memdesc:a67006003227c154cbadfb7d8350dfc95"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_iterator/use_begin/use_end - Walk all uses of the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">More...</a><br /></td></tr>
<tr class="separator:a67006003227c154cbadfb7d8350dfc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf20ba00cf60393b0507754bc8ceb1c7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false &gt;</td></tr>
<tr class="memdesc:aaf20ba00cf60393b0507754bc8ceb1c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>.  <a href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">More...</a><br /></td></tr>
<tr class="separator:aaf20ba00cf60393b0507754bc8ceb1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7161ee1354698f61aac698061dfb162b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a> &gt;</td></tr>
<tr class="memdesc:a7161ee1354698f61aac698061dfb162b"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the specified register, stepping by bundle.  <a href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">More...</a><br /></td></tr>
<tr class="separator:a7161ee1354698f61aac698061dfb162b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42af5458dfaa5dcd5ca474495e6710e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false &gt;</td></tr>
<tr class="memdesc:ab42af5458dfaa5dcd5ca474495e6710e"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the specified register, skipping those marked as Debug.  <a href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">More...</a><br /></td></tr>
<tr class="separator:ab42af5458dfaa5dcd5ca474495e6710e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac659520ff7ad7ccab5c4eab4eaf1f078"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false &gt;</td></tr>
<tr class="memdesc:ac659520ff7ad7ccab5c4eab4eaf1f078"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug.  <a href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">More...</a><br /></td></tr>
<tr class="separator:ac659520ff7ad7ccab5c4eab4eaf1f078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780eeaf8400eefb448708024e0e88f4d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a> &gt;</td></tr>
<tr class="memdesc:a780eeaf8400eefb448708024e0e88f4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk all uses of the specified register, stepping by bundle, skipping those marked as Debug.  <a href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">More...</a><br /></td></tr>
<tr class="separator:a780eeaf8400eefb448708024e0e88f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab108abebfb89a6a71dbdd9178da60bb0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a> = std::vector&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt;::const_iterator</td></tr>
<tr class="separator:ab108abebfb89a6a71dbdd9178da60bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a3e736a38ebafb662ddd8645d83a1d534"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3e736a38ebafb662ddd8645d83a1d534">MachineRegisterInfo</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)</td></tr>
<tr class="separator:a3e736a38ebafb662ddd8645d83a1d534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac451b8ac7ac62bfe24225bfddeb35943"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac451b8ac7ac62bfe24225bfddeb35943">MachineRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;)=delete</td></tr>
<tr class="separator:ac451b8ac7ac62bfe24225bfddeb35943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7b4a4d3bc5d9c524083b7cea0649ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2f7b4a4d3bc5d9c524083b7cea0649ac">operator=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;)=delete</td></tr>
<tr class="separator:a2f7b4a4d3bc5d9c524083b7cea0649ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79ea5367e2539a9cca11f9db6f92c06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab79ea5367e2539a9cca11f9db6f92c06">getTargetRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab79ea5367e2539a9cca11f9db6f92c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6208e23829aa84a5e95a1034c68c2fd6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">resetDelegate</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr class="separator:a6208e23829aa84a5e95a1034c68c2fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d788d22cfaad654abf383f817e12add"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8d788d22cfaad654abf383f817e12add">setDelegate</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr class="separator:a8d788d22cfaad654abf383f817e12add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035f850aa2492716906dbb0610e98c90"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">leaveSSA</a> ()</td></tr>
<tr class="separator:a035f850aa2492716906dbb0610e98c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218bf4a49a8808ebb854ec9b89907904"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">tracksLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a218bf4a49a8808ebb854ec9b89907904"><td class="mdescLeft">&#160;</td><td class="mdescRight">tracksLiveness - Returns true when tracking register liveness accurately.  <a href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">More...</a><br /></td></tr>
<tr class="separator:a218bf4a49a8808ebb854ec9b89907904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721b3ae1a20e295cc4f1143958ad3884"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">invalidateLiveness</a> ()</td></tr>
<tr class="memdesc:a721b3ae1a20e295cc4f1143958ad3884"><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidateLiveness - Indicates that register liveness is no longer being tracked accurately.  <a href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">More...</a><br /></td></tr>
<tr class="separator:a721b3ae1a20e295cc4f1143958ad3884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f2602cf77af82396115293302557ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7f2602cf77af82396115293302557ee0">shouldTrackSubRegLiveness</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7f2602cf77af82396115293302557ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if liveness for register class <code>RC</code> should be tracked at the subregister level.  <a href="classllvm_1_1MachineRegisterInfo.html#a7f2602cf77af82396115293302557ee0">More...</a><br /></td></tr>
<tr class="separator:a7f2602cf77af82396115293302557ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718a194cdff2b41b64c00b4c0e8af24f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a718a194cdff2b41b64c00b4c0e8af24f">shouldTrackSubRegLiveness</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a718a194cdff2b41b64c00b4c0e8af24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48ad9eedacb98923ab00074ec4760db2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a48ad9eedacb98923ab00074ec4760db2">subRegLivenessEnabled</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a48ad9eedacb98923ab00074ec4760db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3076649c65eeacac14b0aa8eaa75bcdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3076649c65eeacac14b0aa8eaa75bcdf">isUpdatedCSRsInitialized</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3076649c65eeacac14b0aa8eaa75bcdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the updated CSR list was initialized and false otherwise.  <a href="classllvm_1_1MachineRegisterInfo.html#a3076649c65eeacac14b0aa8eaa75bcdf">More...</a><br /></td></tr>
<tr class="separator:a3076649c65eeacac14b0aa8eaa75bcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7c9335c5112fe5667eb2ad081175e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0a7c9335c5112fe5667eb2ad081175e0">disableCalleeSavedRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a0a7c9335c5112fe5667eb2ad081175e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the register from the list of CSRs.  <a href="classllvm_1_1MachineRegisterInfo.html#a0a7c9335c5112fe5667eb2ad081175e0">More...</a><br /></td></tr>
<tr class="separator:a0a7c9335c5112fe5667eb2ad081175e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ae9c5d17b40aa7be0189dd4f12dc315"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">getCalleeSavedRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8ae9c5d17b40aa7be0189dd4f12dc315"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns list of callee saved registers.  <a href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">More...</a><br /></td></tr>
<tr class="separator:a8ae9c5d17b40aa7be0189dd4f12dc315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefaeb20cd3228ca22ecaff2fa385f9c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaefaeb20cd3228ca22ecaff2fa385f9c">setCalleeSavedRegs</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt; CSRs)</td></tr>
<tr class="memdesc:aaefaeb20cd3228ca22ecaff2fa385f9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the updated Callee Saved Registers list.  <a href="classllvm_1_1MachineRegisterInfo.html#aaefaeb20cd3228ca22ecaff2fa385f9c">More...</a><br /></td></tr>
<tr class="separator:aaefaeb20cd3228ca22ecaff2fa385f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">addRegOperandToUseList</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add MO to the linked list of operands for its register.  <a href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">More...</a><br /></td></tr>
<tr class="separator:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">removeRegOperandFromUseList</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove MO from its use-def list.  <a href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">More...</a><br /></td></tr>
<tr class="separator:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a557ce2bfb3c946e43d65d750b2537987"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">moveOperands</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src, <a class="el" href="classunsigned.html">unsigned</a> NumOps)</td></tr>
<tr class="memdesc:a557ce2bfb3c946e43d65d750b2537987"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move NumOps operands from Src to Dst, updating use-def lists as needed.  <a href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">More...</a><br /></td></tr>
<tr class="separator:a557ce2bfb3c946e43d65d750b2537987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d93934c9bbebe3e1768de7d0ed87a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad5d93934c9bbebe3e1768de7d0ed87a2">verifyUseList</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad5d93934c9bbebe3e1768de7d0ed87a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the sanity of the use list for Reg.  <a href="classllvm_1_1MachineRegisterInfo.html#ad5d93934c9bbebe3e1768de7d0ed87a2">More...</a><br /></td></tr>
<tr class="separator:ad5d93934c9bbebe3e1768de7d0ed87a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fa9d44c84f7cadd81bf4758a22e1e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a12fa9d44c84f7cadd81bf4758a22e1e9">verifyUseLists</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a12fa9d44c84f7cadd81bf4758a22e1e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the use list of all registers.  <a href="classllvm_1_1MachineRegisterInfo.html#a12fa9d44c84f7cadd81bf4758a22e1e9">More...</a><br /></td></tr>
<tr class="separator:a12fa9d44c84f7cadd81bf4758a22e1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf3a34039722dc78157301709872e04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acaf3a34039722dc78157301709872e04">reg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acaf3a34039722dc78157301709872e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0600c28ac72e879faef97cbd0bae97b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0600c28ac72e879faef97cbd0bae97b7">reg_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0600c28ac72e879faef97cbd0bae97b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d0b6074f2fcb4d38e61ab3b6e1d78d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af2d0b6074f2fcb4d38e61ab3b6e1d78d">reg_instr_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af2d0b6074f2fcb4d38e61ab3b6e1d78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbee0a3689d5918839f51e6fa3195558"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#adbee0a3689d5918839f51e6fa3195558">reg_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:adbee0a3689d5918839f51e6fa3195558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cff3c597580f6b1c47884417a2d3d77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6cff3c597580f6b1c47884417a2d3d77">reg_bundle_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6cff3c597580f6b1c47884417a2d3d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7835290dbe2aea7ed3160a8faf9a18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4c7835290dbe2aea7ed3160a8faf9a18">reg_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4c7835290dbe2aea7ed3160a8faf9a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310d01c7a2bd9b4a4f81dc4ce5019405"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a310d01c7a2bd9b4a4f81dc4ce5019405">reg_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a310d01c7a2bd9b4a4f81dc4ce5019405"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_empty - Return true if there are no instructions using or defining the specified register (it may be live-in).  <a href="classllvm_1_1MachineRegisterInfo.html#a310d01c7a2bd9b4a4f81dc4ce5019405">More...</a><br /></td></tr>
<tr class="separator:a310d01c7a2bd9b4a4f81dc4ce5019405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31be59b853c22d1fa273ba2d1128200d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a31be59b853c22d1fa273ba2d1128200d">reg_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a31be59b853c22d1fa273ba2d1128200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195cf8794abbd8b928fe80e9d7e372d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a195cf8794abbd8b928fe80e9d7e372d7">reg_nodbg_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a195cf8794abbd8b928fe80e9d7e372d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a52157fb868bfb5fbbeddced828bb50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8a52157fb868bfb5fbbeddced828bb50">reg_instr_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8a52157fb868bfb5fbbeddced828bb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d738547741fe89a1c9cfe0e975e9cac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9d738547741fe89a1c9cfe0e975e9cac">reg_nodbg_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9d738547741fe89a1c9cfe0e975e9cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea027230315fae8256940378f249ef94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aea027230315fae8256940378f249ef94">reg_bundle_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aea027230315fae8256940378f249ef94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2048ca9273d01dda6dfdd1553fc6ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afe2048ca9273d01dda6dfdd1553fc6ef">reg_nodbg_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afe2048ca9273d01dda6dfdd1553fc6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa820e9c6a74f00931558f36c2fdb5a41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa820e9c6a74f00931558f36c2fdb5a41">reg_nodbg_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa820e9c6a74f00931558f36c2fdb5a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions.  <a href="classllvm_1_1MachineRegisterInfo.html#aa820e9c6a74f00931558f36c2fdb5a41">More...</a><br /></td></tr>
<tr class="separator:aa820e9c6a74f00931558f36c2fdb5a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada584bbca3ecf7eda9a0777665ad1401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ada584bbca3ecf7eda9a0777665ad1401">def_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ada584bbca3ecf7eda9a0777665ad1401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6197d58a2dee8009a59280baa33e793e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6197d58a2dee8009a59280baa33e793e">def_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6197d58a2dee8009a59280baa33e793e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0fae869007b900fbe4275983eda693f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab0fae869007b900fbe4275983eda693f">def_instr_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab0fae869007b900fbe4275983eda693f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55f2859845f5ef8a5922689b38e25e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af55f2859845f5ef8a5922689b38e25e4">def_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af55f2859845f5ef8a5922689b38e25e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd0ab6802e5324f233f8ce78f1b285d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aedd0ab6802e5324f233f8ce78f1b285d">def_bundle_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aedd0ab6802e5324f233f8ce78f1b285d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59430eec987bcb946f57ca67fd4aea3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a59430eec987bcb946f57ca67fd4aea3f">def_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a59430eec987bcb946f57ca67fd4aea3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0764332d0d09b2fe5ef6719865e5ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">def_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7d0764332d0d09b2fe5ef6719865e5ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_empty - Return true if there are no instructions defining the specified register (it may be live-in).  <a href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">More...</a><br /></td></tr>
<tr class="separator:a7d0764332d0d09b2fe5ef6719865e5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56213f0cc001a2332555f3267f232b2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a56213f0cc001a2332555f3267f232b2a">getVRegName</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a56213f0cc001a2332555f3267f232b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5564fc93a2fdf66aeb6a6c3e8cd12dc6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5564fc93a2fdf66aeb6a6c3e8cd12dc6">insertVRegByName</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a5564fc93a2fdf66aeb6a6c3e8cd12dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d0ea5cd5faa6c348d99ec0a7b28483"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac6d0ea5cd5faa6c348d99ec0a7b28483">hasOneDef</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac6d0ea5cd5faa6c348d99ec0a7b28483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if there is exactly one operand defining the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#ac6d0ea5cd5faa6c348d99ec0a7b28483">More...</a><br /></td></tr>
<tr class="separator:ac6d0ea5cd5faa6c348d99ec0a7b28483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5245c607ac5fc192aa01ab891d28cc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">use_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa5245c607ac5fc192aa01ab891d28cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812f9cabe940cf211198a8358ecf6461"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a812f9cabe940cf211198a8358ecf6461">use_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a812f9cabe940cf211198a8358ecf6461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10b034976e75d74e80f4a49af43d4c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">use_instr_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab10b034976e75d74e80f4a49af43d4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71dae93371ad664f5a0380aa2883b8e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a71dae93371ad664f5a0380aa2883b8e4">use_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a71dae93371ad664f5a0380aa2883b8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e6b16f8652a8def68255c956a1bebb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af1e6b16f8652a8def68255c956a1bebb">use_bundle_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af1e6b16f8652a8def68255c956a1bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fdc484669423e74abb6c6b4cbb294e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7fdc484669423e74abb6c6b4cbb294e9">use_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7fdc484669423e74abb6c6b4cbb294e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98654f32fd96ffb498b0181c6546bf53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a98654f32fd96ffb498b0181c6546bf53">use_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a98654f32fd96ffb498b0181c6546bf53"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_empty - Return true if there are no instructions using the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#a98654f32fd96ffb498b0181c6546bf53">More...</a><br /></td></tr>
<tr class="separator:a98654f32fd96ffb498b0181c6546bf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a0be37f8867dd216462956f3207d457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">hasOneUse</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4a0be37f8867dd216462956f3207d457"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneUse - Return true if there is exactly one instruction using the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">More...</a><br /></td></tr>
<tr class="separator:a4a0be37f8867dd216462956f3207d457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab144d3ebe68e42833265587bf91f7889"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab144d3ebe68e42833265587bf91f7889">use_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab144d3ebe68e42833265587bf91f7889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ee88b2106d3b113eee85432ad1218f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac9ee88b2106d3b113eee85432ad1218f">use_nodbg_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac9ee88b2106d3b113eee85432ad1218f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe8abe7fcd341a7f3be4120a6b79c63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6fe8abe7fcd341a7f3be4120a6b79c63">use_instr_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6fe8abe7fcd341a7f3be4120a6b79c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97308add9f0cf9ef009dc518ebf4c08a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a97308add9f0cf9ef009dc518ebf4c08a">use_nodbg_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a97308add9f0cf9ef009dc518ebf4c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26195c19fad506e63d768d04197d498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac26195c19fad506e63d768d04197d498">use_bundle_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac26195c19fad506e63d768d04197d498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb19f474d814067561ce28cfb134f327"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abb19f474d814067561ce28cfb134f327">use_nodbg_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abb19f474d814067561ce28cfb134f327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6808b0f3ed9cfc2673de84764c7cb0a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">use_nodbg_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6808b0f3ed9cfc2673de84764c7cb0a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">More...</a><br /></td></tr>
<tr class="separator:a6808b0f3ed9cfc2673de84764c7cb0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b0ac9c0aa471a4f05360c8dd596fa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae3b0ac9c0aa471a4f05360c8dd596fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">More...</a><br /></td></tr>
<tr class="separator:ae3b0ac9c0aa471a4f05360c8dd596fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb0a0a2518786aa67a8e98974f49a40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aedb0a0a2518786aa67a8e98974f49a40">hasOneNonDBGUser</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aedb0a0a2518786aa67a8e98974f49a40"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#aedb0a0a2518786aa67a8e98974f49a40">More...</a><br /></td></tr>
<tr class="separator:aedb0a0a2518786aa67a8e98974f49a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb653bae4f5a11b4b19a6247fd0021c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a> (<a class="el" href="classunsigned.html">unsigned</a> FromReg, <a class="el" href="classunsigned.html">unsigned</a> ToReg)</td></tr>
<tr class="memdesc:a0eb653bae4f5a11b4b19a6247fd0021c"><td class="mdescLeft">&#160;</td><td class="mdescRight">replaceRegWith - Replace all instances of FromReg with ToReg in the machine function.  <a href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">More...</a><br /></td></tr>
<tr class="separator:a0eb653bae4f5a11b4b19a6247fd0021c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8940addb370f40defa2763c0da9d3eda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8940addb370f40defa2763c0da9d3eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is found.  <a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">More...</a><br /></td></tr>
<tr class="separator:a8940addb370f40defa2763c0da9d3eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b7b1113f9f59efaa7ef036dd4cfc1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a83b7b1113f9f59efaa7ef036dd4cfc1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or null if none is found.  <a href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">More...</a><br /></td></tr>
<tr class="separator:a83b7b1113f9f59efaa7ef036dd4cfc1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d8bbbfb8278ba2c26c581e232918d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">clearKillFlags</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a86d8bbbfb8278ba2c26c581e232918d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a>.  <a href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">More...</a><br /></td></tr>
<tr class="separator:a86d8bbbfb8278ba2c26c581e232918d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734704e257f859b52021ca205fe43854"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a734704e257f859b52021ca205fe43854">dumpUses</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a734704e257f859b52021ca205fe43854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b344055038c0e8ca5cc37818db8ac62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4b344055038c0e8ca5cc37818db8ac62">isConstantPhysReg</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4b344055038c0e8ca5cc37818db8ac62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if PhysReg is unallocatable and constant throughout the function.  <a href="classllvm_1_1MachineRegisterInfo.html#a4b344055038c0e8ca5cc37818db8ac62">More...</a><br /></td></tr>
<tr class="separator:a4b344055038c0e8ca5cc37818db8ac62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bbb43404d392ed21de1ef8c4fd36061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5bbb43404d392ed21de1ef8c4fd36061">isCallerPreservedOrConstPhysReg</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5bbb43404d392ed21de1ef8c4fd36061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if either isConstantPhysReg or TRI-&gt;isCallerPreservedPhysReg returns true.  <a href="classllvm_1_1MachineRegisterInfo.html#a5bbb43404d392ed21de1ef8c4fd36061">More...</a><br /></td></tr>
<tr class="separator:a5bbb43404d392ed21de1ef8c4fd36061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5307edc71242a67ab7e903b11f63c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PSetIterator.html">PSetIterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8d5307edc71242a67ab7e903b11f63c7">getPressureSets</a> (<a class="el" href="classunsigned.html">unsigned</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8d5307edc71242a67ab7e903b11f63c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get an iterator over the pressure sets affected by the given physical or virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#a8d5307edc71242a67ab7e903b11f63c7">More...</a><br /></td></tr>
<tr class="separator:a8d5307edc71242a67ab7e903b11f63c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aee152989b2b5db20a72b927b67c614"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6aee152989b2b5db20a72b927b67c614">getRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6aee152989b2b5db20a72b927b67c614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register class of the specified virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#a6aee152989b2b5db20a72b927b67c614">More...</a><br /></td></tr>
<tr class="separator:a6aee152989b2b5db20a72b927b67c614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a3f6c9b8c6fec1ccc456ac39f38c9de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4a3f6c9b8c6fec1ccc456ac39f38c9de">getRegClassOrNull</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4a3f6c9b8c6fec1ccc456ac39f38c9de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register class of <code>Reg</code>, or null if Reg has not been assigned a register class yet.  <a href="classllvm_1_1MachineRegisterInfo.html#a4a3f6c9b8c6fec1ccc456ac39f38c9de">More...</a><br /></td></tr>
<tr class="separator:a4a3f6c9b8c6fec1ccc456ac39f38c9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec8ade113b367fcbfcb64d5066102d32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aec8ade113b367fcbfcb64d5066102d32">getRegBankOrNull</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aec8ade113b367fcbfcb64d5066102d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register bank of <code>Reg</code>, or null if Reg has not been assigned a register bank or has been assigned a register class.  <a href="classllvm_1_1MachineRegisterInfo.html#aec8ade113b367fcbfcb64d5066102d32">More...</a><br /></td></tr>
<tr class="separator:aec8ade113b367fcbfcb64d5066102d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd428ff4283e7b3e5c72c4dff5675e9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afd428ff4283e7b3e5c72c4dff5675e9d">getRegClassOrRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afd428ff4283e7b3e5c72c4dff5675e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register bank or register class of <code>Reg</code>.  <a href="classllvm_1_1MachineRegisterInfo.html#afd428ff4283e7b3e5c72c4dff5675e9d">More...</a><br /></td></tr>
<tr class="separator:afd428ff4283e7b3e5c72c4dff5675e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2f27ea446a79159a27f3fb39840847"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:abc2f27ea446a79159a27f3fb39840847"><td class="mdescLeft">&#160;</td><td class="mdescRight">setRegClass - Set the register class of the specified virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">More...</a><br /></td></tr>
<tr class="separator:abc2f27ea446a79159a27f3fb39840847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045d8b89fdced7e84e7fcef52843b087"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank)</td></tr>
<tr class="memdesc:a045d8b89fdced7e84e7fcef52843b087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the register bank to <code>RegBank</code> for <code>Reg</code>.  <a href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">More...</a><br /></td></tr>
<tr class="separator:a045d8b89fdced7e84e7fcef52843b087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a777418fff099e9dfdfd83ef6a4c6ab78"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a777418fff099e9dfdfd83ef6a4c6ab78">setRegClassOrRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> &amp;RCOrRB)</td></tr>
<tr class="separator:a777418fff099e9dfdfd83ef6a4c6ab78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4312b4757ac75bf9be905acfeefd6838"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> MinNumRegs=0)</td></tr>
<tr class="memdesc:a4312b4757ac75bf9be905acfeefd6838"><td class="mdescLeft">&#160;</td><td class="mdescRight">constrainRegClass - Constrain the register class of the specified virtual register to be a common subclass of RC and the current register class, but only if the new class has at least MinNumRegs registers.  <a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">More...</a><br /></td></tr>
<tr class="separator:a4312b4757ac75bf9be905acfeefd6838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72253aca109632c9c1fd754ae5454a5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a72253aca109632c9c1fd754ae5454a5d">constrainRegAttrs</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> ConstrainingReg, <a class="el" href="classunsigned.html">unsigned</a> MinNumRegs=0)</td></tr>
<tr class="memdesc:a72253aca109632c9c1fd754ae5454a5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constrain the register class or the register bank of the virtual register <code>Reg</code> (and low-level type) to be a common subclass or a common bank of both registers provided respectively (and a common low-level type).  <a href="classllvm_1_1MachineRegisterInfo.html#a72253aca109632c9c1fd754ae5454a5d">More...</a><br /></td></tr>
<tr class="separator:a72253aca109632c9c1fd754ae5454a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed4564189302ded06c4afe4998796c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4ed4564189302ded06c4afe4998796c6">recomputeRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a4ed4564189302ded06c4afe4998796c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">recomputeRegClass - Try to find a legal super-class of Reg's register class that still satisfies the constraints from the instructions using Reg.  <a href="classllvm_1_1MachineRegisterInfo.html#a4ed4564189302ded06c4afe4998796c6">More...</a><br /></td></tr>
<tr class="separator:a4ed4564189302ded06c4afe4998796c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c77792a06583e0fe7a0379ad94a2809"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>=&quot;&quot;)</td></tr>
<tr class="memdesc:a5c77792a06583e0fe7a0379ad94a2809"><td class="mdescLeft">&#160;</td><td class="mdescRight">createVirtualRegister - Create and return a new virtual register in the function with the specified register class.  <a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">More...</a><br /></td></tr>
<tr class="separator:a5c77792a06583e0fe7a0379ad94a2809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27689339b95eeb89bc9e40aa1e394f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac27689339b95eeb89bc9e40aa1e394f9">cloneVirtualRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>=&quot;&quot;)</td></tr>
<tr class="memdesc:ac27689339b95eeb89bc9e40aa1e394f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create and return a new virtual register in the function with the same attributes as the given register.  <a href="classllvm_1_1MachineRegisterInfo.html#ac27689339b95eeb89bc9e40aa1e394f9">More...</a><br /></td></tr>
<tr class="separator:ac27689339b95eeb89bc9e40aa1e394f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d82b368180ebfc984ea84c15d7cba51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2d82b368180ebfc984ea84c15d7cba51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the low-level type of <code>Reg</code> or <a class="el" href="classllvm_1_1LLT.html">LLT</a>{} if Reg is not a generic (target independent) virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">More...</a><br /></td></tr>
<tr class="separator:a2d82b368180ebfc984ea84c15d7cba51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72b0d596bd6f8648e1be951b782ea62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty)</td></tr>
<tr class="memdesc:ab72b0d596bd6f8648e1be951b782ea62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the low-level type of <code>VReg</code> to <code>Ty</code>.  <a href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">More...</a><br /></td></tr>
<tr class="separator:ab72b0d596bd6f8648e1be951b782ea62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9694f2906cfe1d6d35bbe6742c67dff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>=&quot;&quot;)</td></tr>
<tr class="memdesc:a9694f2906cfe1d6d35bbe6742c67dff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create and return a new generic virtual register with low-level type <code>Ty</code>.  <a href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">More...</a><br /></td></tr>
<tr class="separator:a9694f2906cfe1d6d35bbe6742c67dff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d53825c081045b4e59ed65576130ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a99d53825c081045b4e59ed65576130ec">clearVirtRegTypes</a> ()</td></tr>
<tr class="memdesc:a99d53825c081045b4e59ed65576130ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove all types associated to virtual registers (after instruction selection and constraining of all generic virtual registers).  <a href="classllvm_1_1MachineRegisterInfo.html#a99d53825c081045b4e59ed65576130ec">More...</a><br /></td></tr>
<tr class="separator:a99d53825c081045b4e59ed65576130ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe7178771a2d20bb0f7c7cb554daa57a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abe7178771a2d20bb0f7c7cb554daa57a">createIncompleteVirtualRegister</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>=&quot;&quot;)</td></tr>
<tr class="memdesc:abe7178771a2d20bb0f7c7cb554daa57a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a new virtual register that has no register class, register bank or size assigned yet.  <a href="classllvm_1_1MachineRegisterInfo.html#abe7178771a2d20bb0f7c7cb554daa57a">More...</a><br /></td></tr>
<tr class="separator:abe7178771a2d20bb0f7c7cb554daa57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae73582bbbc71758dcac70cd8c56210e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae73582bbbc71758dcac70cd8c56210e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">getNumVirtRegs - Return the number of virtual registers created.  <a href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">More...</a><br /></td></tr>
<tr class="separator:ae73582bbbc71758dcac70cd8c56210e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2e403e3e1f758b87c25302090c96c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">clearVirtRegs</a> ()</td></tr>
<tr class="memdesc:a7e2e403e3e1f758b87c25302090c96c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearVirtRegs - Remove all virtual registers (after physreg assignment).  <a href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">More...</a><br /></td></tr>
<tr class="separator:a7e2e403e3e1f758b87c25302090c96c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b5a4a9be5a9b436a0be6edf036bbe3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1Type.html">Type</a>, <a class="el" href="classunsigned.html">unsigned</a> PrefReg)</td></tr>
<tr class="memdesc:a60b5a4a9be5a9b436a0be6edf036bbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">setRegAllocationHint - Specify a register allocation hint for the specified virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">More...</a><br /></td></tr>
<tr class="separator:a60b5a4a9be5a9b436a0be6edf036bbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8c24566f38978fcc22e831bf96a2cb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aff8c24566f38978fcc22e831bf96a2cb">addRegAllocationHint</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="classunsigned.html">unsigned</a> PrefReg)</td></tr>
<tr class="memdesc:aff8c24566f38978fcc22e831bf96a2cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">addRegAllocationHint - Add a register allocation hint to the hints vector for VReg.  <a href="classllvm_1_1MachineRegisterInfo.html#aff8c24566f38978fcc22e831bf96a2cb">More...</a><br /></td></tr>
<tr class="separator:aff8c24566f38978fcc22e831bf96a2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad309c94beeccfc4057dbb1cf0e9b52f8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad309c94beeccfc4057dbb1cf0e9b52f8">setSimpleHint</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="classunsigned.html">unsigned</a> PrefReg)</td></tr>
<tr class="memdesc:ad309c94beeccfc4057dbb1cf0e9b52f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify the preferred (target independent) register allocation hint for the specified virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#ad309c94beeccfc4057dbb1cf0e9b52f8">More...</a><br /></td></tr>
<tr class="separator:ad309c94beeccfc4057dbb1cf0e9b52f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81fd0dc0cbc3134b6d267fe5d471f8fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a81fd0dc0cbc3134b6d267fe5d471f8fa">clearSimpleHint</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg)</td></tr>
<tr class="separator:a81fd0dc0cbc3134b6d267fe5d471f8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae080e8fff0848733bfaf1f62c0316734"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae080e8fff0848733bfaf1f62c0316734">getRegAllocationHint</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae080e8fff0848733bfaf1f62c0316734"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegAllocationHint - Return the register allocation hint for the specified virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#ae080e8fff0848733bfaf1f62c0316734">More...</a><br /></td></tr>
<tr class="separator:ae080e8fff0848733bfaf1f62c0316734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363a0e02b43101f63abf92151a2fb989"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a363a0e02b43101f63abf92151a2fb989">getSimpleHint</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a363a0e02b43101f63abf92151a2fb989"><td class="mdescLeft">&#160;</td><td class="mdescRight">getSimpleHint - same as getRegAllocationHint except it will only return a target independent hint.  <a href="classllvm_1_1MachineRegisterInfo.html#a363a0e02b43101f63abf92151a2fb989">More...</a><br /></td></tr>
<tr class="separator:a363a0e02b43101f63abf92151a2fb989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9baac6e689edd36b75f2cf73d4276be9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9baac6e689edd36b75f2cf73d4276be9">getRegAllocationHints</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9baac6e689edd36b75f2cf73d4276be9"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegAllocationHints - Return a reference to the vector of all register allocation hints for VReg.  <a href="classllvm_1_1MachineRegisterInfo.html#a9baac6e689edd36b75f2cf73d4276be9">More...</a><br /></td></tr>
<tr class="separator:a9baac6e689edd36b75f2cf73d4276be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09e7e49f709b8daeda7e77037aa4ccb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af09e7e49f709b8daeda7e77037aa4ccb">markUsesInDebugValueAsUndef</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af09e7e49f709b8daeda7e77037aa4ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined which causes the DBG_VALUE to be deleted during <a class="el" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a> analysis.  <a href="classllvm_1_1MachineRegisterInfo.html#af09e7e49f709b8daeda7e77037aa4ccb">More...</a><br /></td></tr>
<tr class="separator:af09e7e49f709b8daeda7e77037aa4ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4e7e42c7fa8e740ea609860a881aa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3f4e7e42c7fa8e740ea609860a881aa2">isPhysRegModified</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg, <a class="el" href="classbool.html">bool</a> SkipNoReturnDef=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f4e7e42c7fa8e740ea609860a881aa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register is modified in this function.  <a href="classllvm_1_1MachineRegisterInfo.html#a3f4e7e42c7fa8e740ea609860a881aa2">More...</a><br /></td></tr>
<tr class="separator:a3f4e7e42c7fa8e740ea609860a881aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed9edbca092a4412142216b59cfc3461"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aed9edbca092a4412142216b59cfc3461"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register is modified or read in this function.  <a href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">More...</a><br /></td></tr>
<tr class="separator:aed9edbca092a4412142216b59cfc3461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac386aa863d0dc665f4b7da757f60054b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">addPhysRegsUsedFromRegMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *RegMask)</td></tr>
<tr class="memdesc:ac386aa863d0dc665f4b7da757f60054b"><td class="mdescLeft">&#160;</td><td class="mdescRight">addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used.  <a href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">More...</a><br /></td></tr>
<tr class="separator:ac386aa863d0dc665f4b7da757f60054b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24866efe4b1cbbfe4532330064dbef04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a24866efe4b1cbbfe4532330064dbef04">getUsedPhysRegsMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a24866efe4b1cbbfe4532330064dbef04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32d5b4fe86449641427a131c27c03f7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td></tr>
<tr class="memdesc:ad32d5b4fe86449641427a131c27c03f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before allocation begins.  <a href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">More...</a><br /></td></tr>
<tr class="separator:ad32d5b4fe86449641427a131c27c03f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ecfe2828dd348fc0b23c8d1d73c4b75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5ecfe2828dd348fc0b23c8d1d73c4b75">reservedRegsFrozen</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5ecfe2828dd348fc0b23c8d1d73c4b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">reservedRegsFrozen - Returns true after <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> was called to ensure the set of reserved registers stays constant.  <a href="classllvm_1_1MachineRegisterInfo.html#a5ecfe2828dd348fc0b23c8d1d73c4b75">More...</a><br /></td></tr>
<tr class="separator:a5ecfe2828dd348fc0b23c8d1d73c4b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98fe80b4fa4b8dd783fe5c5f398afc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad98fe80b4fa4b8dd783fe5c5f398afc2">canReserveReg</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad98fe80b4fa4b8dd783fe5c5f398afc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">canReserveReg - Returns true if PhysReg can be used as a reserved register.  <a href="classllvm_1_1MachineRegisterInfo.html#ad98fe80b4fa4b8dd783fe5c5f398afc2">More...</a><br /></td></tr>
<tr class="separator:ad98fe80b4fa4b8dd783fe5c5f398afc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a78e01b4db3aacb72ddc22debed3269"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5a78e01b4db3aacb72ddc22debed3269">getReservedRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5a78e01b4db3aacb72ddc22debed3269"><td class="mdescLeft">&#160;</td><td class="mdescRight">getReservedRegs - Returns a reference to the frozen set of reserved registers.  <a href="classllvm_1_1MachineRegisterInfo.html#a5a78e01b4db3aacb72ddc22debed3269">More...</a><br /></td></tr>
<tr class="separator:a5a78e01b4db3aacb72ddc22debed3269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c39fdb21c24ace054afb16688cc6b85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6c39fdb21c24ace054afb16688cc6b85">isReserved</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6c39fdb21c24ace054afb16688cc6b85"><td class="mdescLeft">&#160;</td><td class="mdescRight">isReserved - Returns true when PhysReg is a reserved register.  <a href="classllvm_1_1MachineRegisterInfo.html#a6c39fdb21c24ace054afb16688cc6b85">More...</a><br /></td></tr>
<tr class="separator:a6c39fdb21c24ace054afb16688cc6b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7de8e2cf4949a58445f955d4d98caa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ada7de8e2cf4949a58445f955d4d98caa">isReservedRegUnit</a> (<a class="el" href="classunsigned.html">unsigned</a> Unit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ada7de8e2cf4949a58445f955d4d98caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true when the given register unit is considered reserved.  <a href="classllvm_1_1MachineRegisterInfo.html#ada7de8e2cf4949a58445f955d4d98caa">More...</a><br /></td></tr>
<tr class="separator:ada7de8e2cf4949a58445f955d4d98caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c52645cdf8bf296f62276354ddffad1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">isAllocatable</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8c52645cdf8bf296f62276354ddffad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been reserved.  <a href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">More...</a><br /></td></tr>
<tr class="separator:a8c52645cdf8bf296f62276354ddffad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741035a378541c4f5b78ba3b73d86633"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> vreg=0)</td></tr>
<tr class="memdesc:a741035a378541c4f5b78ba3b73d86633"><td class="mdescLeft">&#160;</td><td class="mdescRight">addLiveIn - Add the specified register as a live-in.  <a href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">More...</a><br /></td></tr>
<tr class="separator:a741035a378541c4f5b78ba3b73d86633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade38103c28d56389d7848497aae70bba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ade38103c28d56389d7848497aae70bba">livein_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ade38103c28d56389d7848497aae70bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c135f0c45228e88b1927c069fc1d88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa5c135f0c45228e88b1927c069fc1d88">livein_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa5c135f0c45228e88b1927c069fc1d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9eecf2b6aa6f212610a87813955328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1c9eecf2b6aa6f212610a87813955328">livein_empty</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1c9eecf2b6aa6f212610a87813955328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118c1b0278a9110b967884da40883f7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a118c1b0278a9110b967884da40883f7d">liveins</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a118c1b0278a9110b967884da40883f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a466ce899b4682c8608c399ad215da282"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a466ce899b4682c8608c399ad215da282">isLiveIn</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a466ce899b4682c8608c399ad215da282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1844ba886f473d14ebcf4788d6bd37d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1844ba886f473d14ebcf4788d6bd37d1">getLiveInPhysReg</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1844ba886f473d14ebcf4788d6bd37d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical register.  <a href="classllvm_1_1MachineRegisterInfo.html#a1844ba886f473d14ebcf4788d6bd37d1">More...</a><br /></td></tr>
<tr class="separator:a1844ba886f473d14ebcf4788d6bd37d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdef738c41b02f8f089b8774974eb0cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afdef738c41b02f8f089b8774974eb0cb">getLiveInVirtReg</a> (<a class="el" href="classunsigned.html">unsigned</a> PReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afdef738c41b02f8f089b8774974eb0cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical register.  <a href="classllvm_1_1MachineRegisterInfo.html#afdef738c41b02f8f089b8774974eb0cb">More...</a><br /></td></tr>
<tr class="separator:afdef738c41b02f8f089b8774974eb0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">EmitLiveInCopies</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EntryMBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="mdescLeft">&#160;</td><td class="mdescRight">EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block.  <a href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">More...</a><br /></td></tr>
<tr class="separator:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35cdf8b9e0c19566eb24b080a04b7b35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a35cdf8b9e0c19566eb24b080a04b7b35">getMaxLaneMaskForVReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a35cdf8b9e0c19566eb24b080a04b7b35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual register <code>Reg</code>.  <a href="classllvm_1_1MachineRegisterInfo.html#a35cdf8b9e0c19566eb24b080a04b7b35">More...</a><br /></td></tr>
<tr class="separator:a35cdf8b9e0c19566eb24b080a04b7b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a1d8edf72c1d3e14e4d2396b98e07ad72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a> ()</td></tr>
<tr class="separator:a1d8edf72c1d3e14e4d2396b98e07ad72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45911f3aacb9b7ea62d1fa8fc8180039"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">reg_instr_end</a> ()</td></tr>
<tr class="separator:a45911f3aacb9b7ea62d1fa8fc8180039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05bea8bf7513acba82ca339c74de2de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab05bea8bf7513acba82ca339c74de2de">reg_bundle_end</a> ()</td></tr>
<tr class="separator:ab05bea8bf7513acba82ca339c74de2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728707da8d5c6832316ff91231f3c2ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a> ()</td></tr>
<tr class="separator:a728707da8d5c6832316ff91231f3c2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a1144eb9d753b6b682a933aa3f8f9f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a29a1144eb9d753b6b682a933aa3f8f9f">reg_instr_nodbg_end</a> ()</td></tr>
<tr class="separator:a29a1144eb9d753b6b682a933aa3f8f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94275a1edd38ff90ce524665a268d71e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a94275a1edd38ff90ce524665a268d71e">reg_bundle_nodbg_end</a> ()</td></tr>
<tr class="separator:a94275a1edd38ff90ce524665a268d71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21b132afc12ed3cead7a879506f277a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a> ()</td></tr>
<tr class="separator:aa21b132afc12ed3cead7a879506f277a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54dd0a5ebf7dbe5aab5fe51979356645"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a> ()</td></tr>
<tr class="separator:a54dd0a5ebf7dbe5aab5fe51979356645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a595a7a24c293a79d1f19a3ae2337bb49"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a595a7a24c293a79d1f19a3ae2337bb49">def_bundle_end</a> ()</td></tr>
<tr class="separator:a595a7a24c293a79d1f19a3ae2337bb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8347c6938efe4d9a4426b92ef57851e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a> ()</td></tr>
<tr class="separator:ac8347c6938efe4d9a4426b92ef57851e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a73104304bf1f9d344ad495283561b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a> ()</td></tr>
<tr class="separator:a7a73104304bf1f9d344ad495283561b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9cb3eb3b146477bb4a708a246607be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6d9cb3eb3b146477bb4a708a246607be">use_bundle_end</a> ()</td></tr>
<tr class="separator:a6d9cb3eb3b146477bb4a708a246607be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355ba266da19094cc0948311c431768e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a> ()</td></tr>
<tr class="separator:a355ba266da19094cc0948311c431768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1fd76e39ba4dfa2c428df88bbc82c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">use_instr_nodbg_end</a> ()</td></tr>
<tr class="separator:afb1fd76e39ba4dfa2c428df88bbc82c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc6af82327a6f208f586e90cc48dbed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aacc6af82327a6f208f586e90cc48dbed">use_bundle_nodbg_end</a> ()</td></tr>
<tr class="separator:aacc6af82327a6f208f586e90cc48dbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="friends" name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> &gt; </td></tr>
<tr class="memitem:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memTemplItemLeft" align="right" valign="top">class&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6aee9b8f6b0a4a4c26901e271fa6dfa7">defusechain_iterator</a></td></tr>
<tr class="separator:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b000c853733de927f22652f954eca68"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> &gt; </td></tr>
<tr class="memitem:a3b000c853733de927f22652f954eca68"><td class="memTemplItemLeft" align="right" valign="top">class&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3b000c853733de927f22652f954eca68">defusechain_instr_iterator</a></td></tr>
<tr class="separator:a3b000c853733de927f22652f954eca68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p ><a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers,...">MachineRegisterInfo</a> - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00052">52</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a0123573fe275c10b05854230317a3cf9" name="a0123573fe275c10b05854230317a3cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0123573fe275c10b05854230317a3cf9">&#9670;&nbsp;</a></span>def_bundle_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">llvm::MachineRegisterInfo::def_bundle_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the specified register, stepping by bundle. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00411">411</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a1f79efa184c5ee606e291c818e223561" name="a1f79efa184c5ee606e291c818e223561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f79efa184c5ee606e291c818e223561">&#9670;&nbsp;</a></span>def_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">llvm::MachineRegisterInfo::def_instr_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the specified register, stepping by MachineInst. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00395">395</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a5af36ddc8f223c0df75cab0afc9f3be5" name="a5af36ddc8f223c0df75cab0afc9f3be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5af36ddc8f223c0df75cab0afc9f3be5">&#9670;&nbsp;</a></span>def_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">llvm::MachineRegisterInfo::def_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_iterator/def_begin/def_end - Walk all defs of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00382">382</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ab108abebfb89a6a71dbdd9178da60bb0" name="ab108abebfb89a6a71dbdd9178da60bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab108abebfb89a6a71dbdd9178da60bb0">&#9670;&nbsp;</a></span>livein_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">llvm::MachineRegisterInfo::livein_iterator</a> =  std::vector&lt;std::pair&lt;<a class="el" href="classunsigned.html">unsigned</a>,<a class="el" href="classunsigned.html">unsigned</a>&gt; &gt;::const_iterator</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00920">920</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a78c8ef80a42dc5b502a59d0589f33174" name="a78c8ef80a42dc5b502a59d0589f33174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c8ef80a42dc5b502a59d0589f33174">&#9670;&nbsp;</a></span>reg_bundle_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">llvm::MachineRegisterInfo::reg_bundle_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses of the specified register, stepping by bundle. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00308">308</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a03fc575960a7a7fcc9050082175a41e6" name="a03fc575960a7a7fcc9050082175a41e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03fc575960a7a7fcc9050082175a41e6">&#9670;&nbsp;</a></span>reg_bundle_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk all defs and uses of the specified register, stepping by bundle, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00361">361</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aee910bfb3cde58b0b8834643db86dbdd" name="aee910bfb3cde58b0b8834643db86dbdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee910bfb3cde58b0b8834643db86dbdd">&#9670;&nbsp;</a></span>reg_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">llvm::MachineRegisterInfo::reg_instr_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00292">292</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a373997aa28d573f4b0261825d7b35dae" name="a373997aa28d573f4b0261825d7b35dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a373997aa28d573f4b0261825d7b35dae">&#9670;&nbsp;</a></span>reg_instr_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">llvm::MachineRegisterInfo::reg_instr_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00344">344</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a9ad833072520047643998c0086c06d54" name="a9ad833072520047643998c0086c06d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad833072520047643998c0086c06d54">&#9670;&nbsp;</a></span>reg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">llvm::MachineRegisterInfo::reg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00279">279</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a9e21e988464268f39bf33577a0e6338d" name="a9e21e988464268f39bf33577a0e6338d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e21e988464268f39bf33577a0e6338d">&#9670;&nbsp;</a></span>reg_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">llvm::MachineRegisterInfo::reg_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses of the specified register, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00327">327</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a7161ee1354698f61aac698061dfb162b" name="a7161ee1354698f61aac698061dfb162b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7161ee1354698f61aac698061dfb162b">&#9670;&nbsp;</a></span>use_bundle_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">llvm::MachineRegisterInfo::use_bundle_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the specified register, stepping by bundle. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00481">481</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a780eeaf8400eefb448708024e0e88f4d" name="a780eeaf8400eefb448708024e0e88f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780eeaf8400eefb448708024e0e88f4d">&#9670;&nbsp;</a></span>use_bundle_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">llvm::MachineRegisterInfo::use_bundle_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk all uses of the specified register, stepping by bundle, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00543">543</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aaf20ba00cf60393b0507754bc8ceb1c7" name="aaf20ba00cf60393b0507754bc8ceb1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf20ba00cf60393b0507754bc8ceb1c7">&#9670;&nbsp;</a></span>use_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">llvm::MachineRegisterInfo::use_instr_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00465">465</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ac659520ff7ad7ccab5c4eab4eaf1f078" name="ac659520ff7ad7ccab5c4eab4eaf1f078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac659520ff7ad7ccab5c4eab4eaf1f078">&#9670;&nbsp;</a></span>use_instr_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">llvm::MachineRegisterInfo::use_instr_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00526">526</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a67006003227c154cbadfb7d8350dfc95" name="a67006003227c154cbadfb7d8350dfc95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67006003227c154cbadfb7d8350dfc95">&#9670;&nbsp;</a></span>use_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">llvm::MachineRegisterInfo::use_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_iterator/use_begin/use_end - Walk all uses of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00452">452</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ab42af5458dfaa5dcd5ca474495e6710e" name="ab42af5458dfaa5dcd5ca474495e6710e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42af5458dfaa5dcd5ca474495e6710e">&#9670;&nbsp;</a></span>use_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">llvm::MachineRegisterInfo::use_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, <a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>, false, false&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the specified register, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00509">509</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a3e736a38ebafb662ddd8645d83a1d534" name="a3e736a38ebafb662ddd8645d83a1d534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e736a38ebafb662ddd8645d83a1d534">&#9670;&nbsp;</a></span>MachineRegisterInfo() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo::MachineRegisterInfo</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00044">44</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00376">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, and <a class="el" href="BitVector_8h_source.html#l00371">llvm::BitVector::resize()</a>.</p>

</div>
</div>
<a id="ac451b8ac7ac62bfe24225bfddeb35943" name="ac451b8ac7ac62bfe24225bfddeb35943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac451b8ac7ac62bfe24225bfddeb35943">&#9670;&nbsp;</a></span>MachineRegisterInfo() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo::MachineRegisterInfo</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a741035a378541c4f5b78ba3b73d86633" name="a741035a378541c4f5b78ba3b73d86633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741035a378541c4f5b78ba3b73d86633">&#9670;&nbsp;</a></span>addLiveIn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addLiveIn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>vreg</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addLiveIn - Add the specified register as a live-in. </p>
<p >Note that it is an error to add the same register to the same set more than once. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00914">914</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsISelLowering_8cpp_source.html#l01258">addLiveIn()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00062">llvm::MipsFunctionInfo::initGlobalBaseReg()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00383">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00493">llvm::MIRParserImpl::parseRegisterInfo()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01738">unpackF64OnRV32DSoftABI()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l01655">unpackFromRegLoc()</a>.</p>

</div>
</div>
<a id="ac386aa863d0dc665f4b7da757f60054b" name="ac386aa863d0dc665f4b7da757f60054b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac386aa863d0dc665f4b7da757f60054b">&#9670;&nbsp;</a></span>addPhysRegsUsedFromRegMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>RegMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used. </p>
<p >This corresponds to the bit mask attached to register mask operands. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00836">836</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aff8c24566f38978fcc22e831bf96a2cb" name="aff8c24566f38978fcc22e831bf96a2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8c24566f38978fcc22e831bf96a2cb">&#9670;&nbsp;</a></span>addRegAllocationHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addRegAllocationHint - Add a register allocation hint to the hints vector for VReg. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00771">771</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CalcSpillWeights_8cpp_source.html#l00150">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="af7f7e5eb5b55add81ed8fe39ac83b9c2" name="af7f7e5eb5b55add81ed8fe39ac83b9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f7e5eb5b55add81ed8fe39ac83b9c2">&#9670;&nbsp;</a></span>addRegOperandToUseList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::addRegOperandToUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add MO to the linked list of operands for its register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00265">265</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00364">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00179">llvm::MachineOperand::Next</a>, <a class="el" href="MachineOperand_8h_source.html#l00178">llvm::MachineOperand::Prev</a>, and <a class="el" href="classllvm_1_1MachineOperand.html#a85ba3eae77106ccf4ab6a559c09afbe1">llvm::MachineOperand::Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineOperand_8cpp_source.html#l00233">llvm::MachineOperand::ChangeToRegister()</a>.</p>

</div>
</div>
<a id="ad98fe80b4fa4b8dd783fe5c5f398afc2" name="ad98fe80b4fa4b8dd783fe5c5f398afc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98fe80b4fa4b8dd783fe5c5f398afc2">&#9670;&nbsp;</a></span>canReserveReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::canReserveReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>canReserveReg - Returns true if PhysReg can be used as a reserved register. </p>
<p ><a class="el" href="classllvm_1_1Any.html">Any</a> register can be reserved before <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> is called. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00867">867</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00860">reservedRegsFrozen()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00294">llvm::MipsRegisterInfo::canRealignStack()</a>.</p>

</div>
</div>
<a id="a86d8bbbfb8278ba2c26c581e232918d0" name="a86d8bbbfb8278ba2c26c581e232918d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d8bbbfb8278ba2c26c581e232918d0">&#9670;&nbsp;</a></span>clearKillFlags()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearKillFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a>. </p>
<p >This function is used by optimization passes which extend register lifetimes and need only preserve conservative kill flag information. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00437">437</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00459">use_operands()</a>.</p>

</div>
</div>
<a id="a81fd0dc0cbc3134b6d267fe5d471f8fa" name="a81fd0dc0cbc3134b6d267fe5d471f8fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81fd0dc0cbc3134b6d267fe5d471f8fa">&#9670;&nbsp;</a></span>clearSimpleHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::clearSimpleHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00782">782</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="IndexedMap_8h_source.html#l00063">llvm::IndexedMap&lt; T, ToIndexT &gt;::clear()</a>, and <a class="el" href="HexagonShuffler_8cpp_source.html#l00220">first</a>.</p>

<p class="reference">Referenced by <a class="el" href="CalcSpillWeights_8cpp_source.html#l00150">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a7e2e403e3e1f758b87c25302090c96c2" name="a7e2e403e3e1f758b87c25302090c96c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2e403e3e1f758b87c25302090c96c2">&#9670;&nbsp;</a></span>clearVirtRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearVirtRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clearVirtRegs - Remove all virtual registers (after physreg assignment). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00202">202</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00754">getNumVirtRegs()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00308">llvm::TargetRegisterInfo::index2VirtReg()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="HexagonShuffler_8cpp_source.html#l00221">second</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>.</p>

</div>
</div>
<a id="a99d53825c081045b4e59ed65576130ec" name="a99d53825c081045b4e59ed65576130ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d53825c081045b4e59ed65576130ec">&#9670;&nbsp;</a></span>clearVirtRegTypes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearVirtRegTypes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove all types associated to virtual registers (after instruction selection and constraining of all generic virtual registers). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00199">199</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IndexedMap_8h_source.html#l00063">llvm::IndexedMap&lt; T, ToIndexT &gt;::clear()</a>.</p>

</div>
</div>
<a id="ac27689339b95eeb89bc9e40aa1e394f9" name="ac27689339b95eeb89bc9e40aa1e394f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27689339b95eeb89bc9e40aa1e394f9">&#9670;&nbsp;</a></span>cloneVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::cloneVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create and return a new virtual register in the function with the same attributes as the given register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00172">172</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">createIncompleteVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">getType()</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister()</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00231">Name</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00182">setType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00235">llvm::CombinerHelper::applyCombineExtendingLoads()</a>.</p>

</div>
</div>
<a id="a72253aca109632c9c1fd754ae5454a5d" name="a72253aca109632c9c1fd754ae5454a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72253aca109632c9c1fd754ae5454a5d">&#9670;&nbsp;</a></span>constrainRegAttrs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::constrainRegAttrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ConstrainingReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MinNumRegs</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constrain the register class or the register bank of the virtual register <code>Reg</code> (and low-level type) to be a common subclass or a common bank of both registers provided respectively (and a common low-level type). </p>
<p >Do nothing if any of the attributes (classes, banks, or low-level types) of the registers are deemed incompatible, or if the resulting register will have a class smaller than before and of size less than <code>MinNumRegs</code>. Return true if such register attributes exist, false otherwise.</p>
<dl class="section note"><dt>Note</dt><dd><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> this method instead of constrainRegClass and <a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3" title="Constrain the (possibly generic) virtual register Reg to RC.">RegisterBankInfo::constrainGenericRegister</a> everywhere but <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a> ISel / <a class="el" href="classllvm_1_1FastISel.html" title="This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...">FastISel</a> and GlobalISel's <a class="el" href="classllvm_1_1InstructionSelect.html" title="This pass is responsible for selecting generic machine instructions to target-specific instructions.">InstructionSelect</a> pass respectively. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">92</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">constrainRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00665">getRegClassOrRegBank()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">getType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00089">llvm::LLT::isValid()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00675">setRegClassOrRegBank()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00182">setType()</a>.</p>

</div>
</div>
<a id="a4312b4757ac75bf9be905acfeefd6838" name="a4312b4757ac75bf9be905acfeefd6838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4312b4757ac75bf9be905acfeefd6838">&#9670;&nbsp;</a></span>constrainRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * MachineRegisterInfo::constrainRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MinNumRegs</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>constrainRegClass - Constrain the register class of the specified virtual register to be a common subclass of RC and the current register class, but only if the new class has at least MinNumRegs registers. </p>
<p >Return the new register class, or NULL if no such class exists. This should only be used when the constraint is known to be trivial, like GR32 -&gt; GR32_NOSP. Beware of increasing register pressure.</p>
<dl class="section note"><dt>Note</dt><dd>Assumes that the register has a register class assigned. <a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3" title="Constrain the (possibly generic) virtual register Reg to RC.">RegisterBankInfo::constrainGenericRegister</a> in GlobalISel's <a class="el" href="classllvm_1_1InstructionSelect.html" title="This pass is responsible for selecting generic machine instructions to target-specific instructions.">InstructionSelect</a> pass and constrainRegAttrs in every other pass, including non-select passes of GlobalISel, instead. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">85</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">getRegClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l00666">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="FastISel_8cpp_source.html#l02028">llvm::FastISel::constrainOperandRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">constrainRegAttrs()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00855">llvm::X86InstrInfo::convertToThreeAddress()</a>, <a class="el" href="FastISel_8cpp_source.html#l02235">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03076">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02882">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02751">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="TailDuplicator_8cpp_source.html#l00151">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>.</p>

</div>
</div>
<a id="a9694f2906cfe1d6d35bbe6742c67dff0" name="a9694f2906cfe1d6d35bbe6742c67dff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9694f2906cfe1d6d35bbe6742c67dff0">&#9670;&nbsp;</a></span>createGenericVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::createGenericVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create and return a new generic virtual register with low-level type <code>Ty</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00188">188</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">createIncompleteVirtualRegister()</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister()</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00231">Name</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00182">setType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00520">llvm::MachineIRBuilder::buildSequence()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00256">llvm::CallLowering::ValueHandler::extendRegister()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01842">llvm::LegalizerHelper::fewerElementsVectorBasic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02031">llvm::LegalizerHelper::fewerElementsVectorCasts()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02080">llvm::LegalizerHelper::fewerElementsVectorCmp()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01813">llvm::LegalizerHelper::fewerElementsVectorImplicitDef()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01947">llvm::LegalizerHelper::fewerElementsVectorMultiEltType()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02219">llvm::LegalizerHelper::fewerElementsVectorPhi()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02147">llvm::LegalizerHelper::fewerElementsVectorSelect()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00171">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01560">llvm::LegalizerHelper::lower()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00501">llvm::MipsCallLowering::lowerCall()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00218">llvm::MachineIRBuilder::materializeGEP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00458">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02857">llvm::LegalizerHelper::narrowScalarExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02922">llvm::LegalizerHelper::narrowScalarInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02554">llvm::LegalizerHelper::narrowScalarShift()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02465">llvm::LegalizerHelper::narrowScalarShiftByConstant()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02286">llvm::LegalizerHelper::reduceLoadStoreWidth()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01113">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="abe7178771a2d20bb0f7c7cb554daa57a" name="abe7178771a2d20bb0f7c7cb554daa57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe7178771a2d20bb0f7c7cb554daa57a">&#9670;&nbsp;</a></span>createIncompleteVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MachineRegisterInfo::createIncompleteVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Creates a new virtual register that has no register class, register bank or size assigned yet. </p>
<p >This is only allowed to be used temporarily while constructing machine instructions. Most operations are undefined on an incomplete register until one of <a class="el" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847" title="setRegClass - Set the register class of the specified virtual register.">setRegClass()</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087" title="Set the register bank to RegBank for Reg.">setRegBank()</a> or setSize() has been called on it. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">146</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00754">getNumVirtRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00308">llvm::TargetRegisterInfo::index2VirtReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00432">insertVRegByName()</a>, and <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00231">Name</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00172">cloneVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00188">createGenericVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">createVirtualRegister()</a>, and <a class="el" href="MIParser_8cpp_source.html#l00334">llvm::PerFunctionMIParsingState::getVRegInfoNamed()</a>.</p>

</div>
</div>
<a id="a5c77792a06583e0fe7a0379ad94a2809" name="a5c77792a06583e0fe7a0379ad94a2809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c77792a06583e0fe7a0379ad94a2809">&#9670;&nbsp;</a></span>createVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::createVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RegClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>createVirtualRegister - Create and return a new virtual register in the function with the specified register class. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">158</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">createIncompleteVirtualRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00105">llvm::TargetRegisterClass::isAllocatable()</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister()</a>, and <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00231">Name</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsISelLowering_8cpp_source.html#l01258">addLiveIn()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00666">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00114">llvm::SwiftErrorValueTracking::createEntriesInEntryBlock()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00054">llvm::LiveRangeEdit::createFrom()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00349">llvm::FunctionLoweringInfo::CreateReg()</a>, <a class="el" href="FastISel_8cpp_source.html#l02024">llvm::FastISel::createResultReg()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00436">llvm::AArch64RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00738">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00449">llvm::ThumbRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00984">llvm::PPCRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00251">llvm::SystemZRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10105">llvm::PPCTargetLowering::EmitAtomicBinary()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10661">llvm::PPCTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30828">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10223">llvm::PPCTargetLowering::EmitPartwordAtomicBinary()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00102">llvm::RISCVFrameLowering::emitPrologue()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01057">emitReadCycleWidePseudo()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01407">llvm::MSP430TargetLowering::EmitShiftInstr()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00123">emitThumbRegPlusImmInReg()</a>, <a class="el" href="LanaiMachineFunctionInfo_8cpp_source.html#l00015">llvm::LanaiMachineFunctionInfo::getGlobalBaseReg()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00047">llvm::MipsFunctionInfo::getGlobalBaseReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00471">llvm::SparcInstrInfo::getGlobalBaseReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05828">llvm::X86InstrInfo::getGlobalBaseReg()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00025">llvm::SwiftErrorValueTracking::getOrCreateVReg()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00049">llvm::SwiftErrorValueTracking::getOrCreateVRegDefAt()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l07793">GetRegistersForValue()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00062">llvm::MipsFunctionInfo::initGlobalBaseReg()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00608">llvm::MipsSEInstrInfo::loadImmediate()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00811">llvm::PPCRegisterInfo::lowerCRBitRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00731">llvm::PPCRegisterInfo::lowerCRBitSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00688">llvm::PPCRegisterInfo::lowerCRRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00643">llvm::PPCRegisterInfo::lowerCRSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00494">llvm::PPCRegisterInfo::lowerDynamicAlloc()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00383">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02230">llvm::SITargetLowering::LowerReturn()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00887">llvm::PPCRegisterInfo::lowerVRSAVERestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00861">llvm::PPCRegisterInfo::lowerVRSAVESpilling()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00146">llvm::SwiftErrorValueTracking::propagateVRegs()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00500">llvm::AVRDynAllocaSR::runOnMachineFunction()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00202">llvm::AVRDAGToDAGISel::SelectInlineAsmMemoryOperand()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01738">unpackF64OnRV32DSoftABI()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l01655">unpackFromRegLoc()</a>.</p>

</div>
</div>
<a id="ada584bbca3ecf7eda9a0777665ad1401" name="ada584bbca3ecf7eda9a0777665ad1401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada584bbca3ecf7eda9a0777665ad1401">&#9670;&nbsp;</a></span>def_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> llvm::MachineRegisterInfo::def_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">384</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00426">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00389">def_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00444">hasOneDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00586">isPhysRegModified()</a>, and <a class="el" href="PPCFrameLowering_8cpp_source.html#l00436">MustSaveLR()</a>.</p>

</div>
</div>
<a id="aedd0ab6802e5324f233f8ce78f1b285d" name="aedd0ab6802e5324f233f8ce78f1b285d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd0ab6802e5324f233f8ce78f1b285d">&#9670;&nbsp;</a></span>def_bundle_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> llvm::MachineRegisterInfo::def_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00413">413</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00420">def_bundles()</a>.</p>

</div>
</div>
<a id="a595a7a24c293a79d1f19a3ae2337bb49" name="a595a7a24c293a79d1f19a3ae2337bb49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a595a7a24c293a79d1f19a3ae2337bb49">&#9670;&nbsp;</a></span>def_bundle_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> llvm::MachineRegisterInfo::def_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00416">416</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00420">def_bundles()</a>.</p>

</div>
</div>
<a id="a59430eec987bcb946f57ca67fd4aea3f" name="a59430eec987bcb946f57ca67fd4aea3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59430eec987bcb946f57ca67fd4aea3f">&#9670;&nbsp;</a></span>def_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> &gt; llvm::MachineRegisterInfo::def_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00420">420</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00413">def_bundle_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00416">def_bundle_end()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

</div>
</div>
<a id="a7d0764332d0d09b2fe5ef6719865e5ae" name="a7d0764332d0d09b2fe5ef6719865e5ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d0764332d0d09b2fe5ef6719865e5ae">&#9670;&nbsp;</a></span>def_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::def_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>def_empty - Return true if there are no instructions defining the specified register (it may be live-in). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00426">426</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">def_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00387">def_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">getUniqueVRegDef()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00519">isConstantPhysReg()</a>.</p>

</div>
</div>
<a id="aa21b132afc12ed3cead7a879506f277a" name="aa21b132afc12ed3cead7a879506f277a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa21b132afc12ed3cead7a879506f277a">&#9670;&nbsp;</a></span>def_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> llvm::MachineRegisterInfo::def_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00387">387</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00426">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00389">def_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00444">hasOneDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00586">isPhysRegModified()</a>, and <a class="el" href="PPCFrameLowering_8cpp_source.html#l00436">MustSaveLR()</a>.</p>

</div>
</div>
<a id="ab0fae869007b900fbe4275983eda693f" name="ab0fae869007b900fbe4275983eda693f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0fae869007b900fbe4275983eda693f">&#9670;&nbsp;</a></span>def_instr_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> llvm::MachineRegisterInfo::def_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00397">397</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00405">def_instructions()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">getUniqueVRegDef()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00400">getVRegDef()</a>.</p>

</div>
</div>
<a id="a54dd0a5ebf7dbe5aab5fe51979356645" name="a54dd0a5ebf7dbe5aab5fe51979356645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54dd0a5ebf7dbe5aab5fe51979356645">&#9670;&nbsp;</a></span>def_instr_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> llvm::MachineRegisterInfo::def_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00400">400</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00405">def_instructions()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">getUniqueVRegDef()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00400">getVRegDef()</a>.</p>

</div>
</div>
<a id="af55f2859845f5ef8a5922689b38e25e4" name="af55f2859845f5ef8a5922689b38e25e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55f2859845f5ef8a5922689b38e25e4">&#9670;&nbsp;</a></span>def_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> &gt; llvm::MachineRegisterInfo::def_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00405">405</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00397">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00400">def_instr_end()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

</div>
</div>
<a id="a6197d58a2dee8009a59280baa33e793e" name="a6197d58a2dee8009a59280baa33e793e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6197d58a2dee8009a59280baa33e793e">&#9670;&nbsp;</a></span>def_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> &gt; llvm::MachineRegisterInfo::def_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00389">389</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">def_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00387">def_end()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00147">llvm::LiveRangeCalc::createDeadDefs()</a>.</p>

</div>
</div>
<a id="a0a7c9335c5112fe5667eb2ad081175e0" name="a0a7c9335c5112fe5667eb2ad081175e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a7c9335c5112fe5667eb2ad081175e0">&#9670;&nbsp;</a></span>disableCalleeSavedRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::disableCalleeSavedRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the register from the list of CSRs. </p>
<p >I.e. the register will not appear as part of the CSR mask. </p><dl class="section see"><dt>See also</dt><dd>UpdatedCalleeSavedRegs. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00613">613</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="SmallVector_8h_source.html#l00434">llvm::SmallVectorImpl&lt; T &gt;::erase()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00693">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

</div>
</div>
<a id="a734704e257f859b52021ca205fe43854" name="a734704e257f859b52021ca205fe43854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a734704e257f859b52021ca205fe43854">&#9670;&nbsp;</a></span>dumpUses()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> void MachineRegisterInfo::dumpUses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00507">507</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00475">use_instructions()</a>.</p>

</div>
</div>
<a id="a44ddc08d3e0ee02a2a8fb36fb4c8ac18" name="a44ddc08d3e0ee02a2a8fb36fb4c8ac18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">&#9670;&nbsp;</a></span>EmitLiveInCopies()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::EmitLiveInCopies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>EntryMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00470">470</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00315">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00311">llvm::BuildMI()</a>, <a class="el" href="HexagonShuffler_8cpp_source.html#l00220">first</a>, <a class="el" href="HexagonShuffler_8cpp_source.html#l00221">second</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="ad32d5b4fe86449641427a131c27c03f7" name="ad32d5b4fe86449641427a131c27c03f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad32d5b4fe86449641427a131c27c03f7">&#9670;&nbsp;</a></span>freezeReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::freezeReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before allocation begins. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00513">513</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">llvm::TargetRegisterInfo::getReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, and <a class="el" href="BitVector_8h_source.html#l00169">llvm::BitVector::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetLoweringBase_8cpp_source.html#l01960">llvm::TargetLoweringBase::finalizeLowering()</a>, and <a class="el" href="RegAllocBase_8cpp_source.html#l00057">llvm::RegAllocBase::init()</a>.</p>

</div>
</div>
<a id="a8ae9c5d17b40aa7be0189dd4f12dc315" name="a8ae9c5d17b40aa7be0189dd4f12dc315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ae9c5d17b40aa7be0189dd4f12dc315">&#9670;&nbsp;</a></span>getCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> * MachineRegisterInfo::getCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns list of callee saved registers. </p>
<p >The function returns the updated CSR list (after taking into account registers that are disabled from the CSR list). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00637">637</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00144">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::data()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#ad71b5bc0aa81f5dec06cbfecaf2f7183">llvm::TargetRegisterInfo::getCalleeSavedRegs()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02044">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00314">llvm::RISCVFrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00062">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00351">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00568">isACalleeSavedRegister()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00043">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="X86MachineFunctionInfo_8cpp_source.html#l00018">llvm::X86MachineFunctionInfo::setRestoreBasePointer()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00152">llvm::AggressiveAntiDepBreaker::StartBlock()</a>, and <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00054">llvm::CriticalAntiDepBreaker::StartBlock()</a>.</p>

</div>
</div>
<a id="a1844ba886f473d14ebcf4788d6bd37d1" name="a1844ba886f473d14ebcf4788d6bd37d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1844ba886f473d14ebcf4788d6bd37d1">&#9670;&nbsp;</a></span>getLiveInPhysReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MachineRegisterInfo::getLiveInPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00451">451</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00922">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00923">livein_end()</a>.</p>

</div>
</div>
<a id="afdef738c41b02f8f089b8774974eb0cb" name="afdef738c41b02f8f089b8774974eb0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdef738c41b02f8f089b8774974eb0cb">&#9670;&nbsp;</a></span>getLiveInVirtReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MachineRegisterInfo::getLiveInVirtReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00460">460</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00922">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00923">livein_end()</a>.</p>

</div>
</div>
<a id="a35cdf8b9e0c19566eb24b080a04b7b35" name="a35cdf8b9e0c19566eb24b080a04b7b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35cdf8b9e0c19566eb24b080a04b7b35">&#9670;&nbsp;</a></span>getMaxLaneMaskForVReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> MachineRegisterInfo::getMaxLaneMaskForVReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual register <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00499">499</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00194">llvm::TargetRegisterClass::getLaneMask()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">getRegClass()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00074">llvm::LiveRangeCalc::calculate()</a>.</p>

</div>
</div>
<a id="ae73582bbbc71758dcac70cd8c56210e4" name="ae73582bbbc71758dcac70cd8c56210e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae73582bbbc71758dcac70cd8c56210e4">&#9670;&nbsp;</a></span>getNumVirtRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MachineRegisterInfo::getNumVirtRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getNumVirtRegs - Return the number of virtual registers created. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00754">754</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00683">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00764">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00704">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00202">clearVirtRegs()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">createIncompleteVirtualRegister()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00076">llvm::VirtRegMap::grow()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00247">llvm::RegPressureTracker::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00990">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8cpp_source.html#l00023">llvm::WebAssemblyFunctionInfo::initWARegs()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00154">llvm::LiveIntervals::print()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00138">llvm::VirtRegMap::print()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00499">llvm::GCNRPTracker::printLiveRegs()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00125">llvm::LiveIntervals::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">verifyUseLists()</a>.</p>

</div>
</div>
<a id="a8d5307edc71242a67ab7e903b11f63c7" name="a8d5307edc71242a67ab7e903b11f63c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5307edc71242a67ab7e903b11f63c7">&#9670;&nbsp;</a></span>getPressureSets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PSetIterator.html">PSetIterator</a> llvm::MachineRegisterInfo::getPressureSets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get an iterator over the pressure sets affected by the given physical or virtual register. </p>
<p >If RegUnit is physical, it must be a register unit (from <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l01194">1194</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineScheduler_8cpp_source.html#l01909">llvm::SIScheduleDAGMI::fillVgprSgprCost()</a>, and <a class="el" href="RegisterPressure_8cpp_source.html#l00139">llvm::RegPressureTracker::increaseRegPressure()</a>.</p>

</div>
</div>
<a id="ae080e8fff0848733bfaf1f62c0316734" name="ae080e8fff0848733bfaf1f62c0316734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae080e8fff0848733bfaf1f62c0316734">&#9670;&nbsp;</a></span>getRegAllocationHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; llvm::MachineRegisterInfo::getRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegAllocationHint - Return the register allocation hint for the specified virtual register. </p>
<p >If there are many hints, this returns the one with the greatest weight. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00792">792</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="HexagonShuffler_8cpp_source.html#l00220">first</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="IndexedMap_8h_source.html#l00077">llvm::IndexedMap&lt; T, ToIndexT &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00801">getSimpleHint()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00111">llvm::VirtRegMap::hasKnownPreference()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00150">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a9baac6e689edd36b75f2cf73d4276be9" name="a9baac6e689edd36b75f2cf73d4276be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9baac6e689edd36b75f2cf73d4276be9">&#9670;&nbsp;</a></span>getRegAllocationHints()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &gt; &amp; llvm::MachineRegisterInfo::getRegAllocationHints </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegAllocationHints - Return a reference to the vector of all register allocation hints for VReg. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00810">810</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

</div>
</div>
<a id="aec8ade113b367fcbfcb64d5066102d32" name="aec8ade113b367fcbfcb64d5066102d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec8ade113b367fcbfcb64d5066102d32">&#9670;&nbsp;</a></span>getRegBankOrNull()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> * llvm::MachineRegisterInfo::getRegBankOrNull </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register bank of <code>Reg</code>, or null if Reg has not been assigned a register bank or has been assigned a register class. </p>
<dl class="section note"><dt>Note</dt><dd>It is possible to get the register bank from the register class via <a class="el" href="classllvm_1_1RegisterBankInfo.html#a956d75bb9f39b7f96e4fe3743e199b10" title="Get a register bank that covers RC.">RegisterBankInfo::getRegBankFromRegClass</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00657">657</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerUnion_8h_source.html#l00212">llvm::PointerUnion&lt; PTs &gt;::dyn_cast()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="CSEInfo_8cpp_source.html#l00332">llvm::GISelInstProfileBuilder::addNodeIDMachineOperand()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00154">llvm::printRegClassOrBank()</a>.</p>

</div>
</div>
<a id="a6aee152989b2b5db20a72b927b67c614" name="a6aee152989b2b5db20a72b927b67c614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aee152989b2b5db20a72b927b67c614">&#9670;&nbsp;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * llvm::MachineRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register class of the specified virtual register. </p>
<p >This shouldn't be used directly unless <code>Reg</code> has a register class. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4a3f6c9b8c6fec1ccc456ac39f38c9de" title="Return the register class of Reg, or null if Reg has not been assigned a register class yet.">getRegClassOrNull</a> when this might happen. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">631</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="HexagonShuffler_8cpp_source.html#l00220">first</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="AllocationOrder_8cpp_source.html#l00029">llvm::AllocationOrder::AllocationOrder()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00120">llvm::VirtRegMap::assignVirt2StackSlot()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00462">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">constrainRegClass()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00051">copyHint()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00054">llvm::LiveRangeEdit::createFrom()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10661">llvm::PPCTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00187">llvm::HexagonEvaluator::evaluate()</a>, <a class="el" href="FastISel_8cpp_source.html#l02235">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01088">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00468">foldPatchpoint()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00347">llvm::BitTracker::MachineEvaluator::getCell()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00309">GetCostForDef()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00362">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00499">getMaxLaneMaskForVReg()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00329">llvm::BitTracker::MachineEvaluator::getRegBitWidth()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00138">getRegTy()</a>, <a class="el" href="WebAssemblyAsmPrinter_8cpp_source.html#l00057">llvm::WebAssemblyAsmPrinter::getRegType()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l00578">llvm::NVPTXAsmPrinter::getVirtualRegisterName()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00054">llvm::MachineSSAUpdater::Initialize()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04970">isNonFoldablePartialRegisterLoad()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00089">llvm::HexagonEvaluator::mask()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00138">llvm::VirtRegMap::print()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00154">llvm::printRegClassOrBank()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00122">recomputeRegClass()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00202">llvm::AVRDAGToDAGISel::SelectInlineAsmMemoryOperand()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00217">shouldTrackSubRegLiveness()</a>, and <a class="el" href="TailDuplicator_8cpp_source.html#l00151">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>.</p>

</div>
</div>
<a id="a4a3f6c9b8c6fec1ccc456ac39f38c9de" name="a4a3f6c9b8c6fec1ccc456ac39f38c9de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a3f6c9b8c6fec1ccc456ac39f38c9de">&#9670;&nbsp;</a></span>getRegClassOrNull()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * llvm::MachineRegisterInfo::getRegClassOrNull </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register class of <code>Reg</code>, or null if Reg has not been assigned a register class yet. </p>
<dl class="section note"><dt>Note</dt><dd>A null register class can only happen when these two conditions are met:<ol type="1">
<li>Generic virtual registers are created.</li>
<li>The machine function has not completely been through the instruction selection process. None of this condition is possible without GlobalISel for now. In other words, if GlobalISel is not used or if the query happens after the select pass, using getRegClass is safe. </li>
</ol>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00648">648</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerUnion_8h_source.html#l00212">llvm::PointerUnion&lt; PTs &gt;::dyn_cast()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="CSEInfo_8cpp_source.html#l00332">llvm::GISelInstProfileBuilder::addNodeIDMachineOperand()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00154">llvm::printRegClassOrBank()</a>.</p>

</div>
</div>
<a id="afd428ff4283e7b3e5c72c4dff5675e9d" name="afd428ff4283e7b3e5c72c4dff5675e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd428ff4283e7b3e5c72c4dff5675e9d">&#9670;&nbsp;</a></span>getRegClassOrRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> &amp; llvm::MachineRegisterInfo::getRegClassOrRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register bank or register class of <code>Reg</code>. </p>
<dl class="section note"><dt>Note</dt><dd>Before the register bank gets assigned (i.e., before the <a class="el" href="classllvm_1_1RegBankSelect.html" title="This pass implements the reg bank selector pass used in the GlobalISel pipeline.">RegBankSelect</a> pass) <code>Reg</code> may not have either. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00665">665</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">constrainRegAttrs()</a>.</p>

</div>
</div>
<a id="a5a78e01b4db3aacb72ddc22debed3269" name="a5a78e01b4db3aacb72ddc22debed3269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a78e01b4db3aacb72ddc22debed3269">&#9670;&nbsp;</a></span>getReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp; llvm::MachineRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getReservedRegs - Returns a reference to the frozen set of reserved registers. </p>
<p >This method should always be preferred to calling TRI::getReservedRegs() when possible. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00874">874</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00860">reservedRegsFrozen()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00885">isReserved()</a>, and <a class="el" href="RegisterClassInfo_8cpp_source.html#l00043">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a363a0e02b43101f63abf92151a2fb989" name="a363a0e02b43101f63abf92151a2fb989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363a0e02b43101f63abf92151a2fb989">&#9670;&nbsp;</a></span>getSimpleHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MachineRegisterInfo::getSimpleHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getSimpleHint - same as getRegAllocationHint except it will only return a target independent hint. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00801">801</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00792">getRegAllocationHint()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>, and <a class="el" href="VirtRegMap_8cpp_source.html#l00102">llvm::VirtRegMap::hasPreferredPhys()</a>.</p>

</div>
</div>
<a id="ab79ea5367e2539a9cca11f9db6f92c06" name="ab79ea5367e2539a9cca11f9db6f92c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79ea5367e2539a9cca11f9db6f92c06">&#9670;&nbsp;</a></span>getTargetRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> * llvm::MachineRegisterInfo::getTargetRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">153</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00125">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, and <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00074">llvm::LiveRangeCalc::calculate()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00613">disableCalleeSavedRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00513">freezeReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00637">getCalleeSavedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00903">isAllocatable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00536">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00519">isConstantPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00586">isPhysRegModified()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00601">isPhysRegUsed()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00657">isReservedRegUnit()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00475">llvm::GCNUpwardRPTracker::isValid()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00044">MachineRegisterInfo()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00499">llvm::GCNRPTracker::printLiveRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00122">recomputeRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">replaceRegWith()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02362">llvm::tryFoldSPUpdateIntoPushPop()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">verifyUseLists()</a>.</p>

</div>
</div>
<a id="a2d82b368180ebfc984ea84c15d7cba51" name="a2d82b368180ebfc984ea84c15d7cba51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d82b368180ebfc984ea84c15d7cba51">&#9670;&nbsp;</a></span>getType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LLT.html">LLT</a> llvm::MachineRegisterInfo::getType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the low-level type of <code>Reg</code> or <a class="el" href="classllvm_1_1LLT.html">LLT</a>{} if Reg is not a generic (target independent) virtual register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">729</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="CSEInfo_8cpp_source.html#l00332">llvm::GISelInstProfileBuilder::addNodeIDMachineOperand()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00235">llvm::CombinerHelper::applyCombineExtendingLoads()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00753">llvm::MachineIRBuilder::buildAtomicCmpXchg()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00725">llvm::MachineIRBuilder::buildAtomicCmpXchgWithSuccess()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00777">llvm::MachineIRBuilder::buildAtomicRMW()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00520">llvm::MachineIRBuilder::buildSequence()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00172">cloneVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">constrainRegAttrs()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00256">llvm::CallLowering::ValueHandler::extendRegister()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01842">llvm::LegalizerHelper::fewerElementsVectorBasic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02031">llvm::LegalizerHelper::fewerElementsVectorCasts()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02080">llvm::LegalizerHelper::fewerElementsVectorCmp()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01813">llvm::LegalizerHelper::fewerElementsVectorImplicitDef()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01947">llvm::LegalizerHelper::fewerElementsVectorMultiEltType()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02219">llvm::LegalizerHelper::fewerElementsVectorPhi()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02147">llvm::LegalizerHelper::fewerElementsVectorSelect()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00351">llvm::LegalizerHelper::libcall()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01560">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03345">llvm::LegalizerHelper::lowerFCopySign()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03393">llvm::LegalizerHelper::lowerFMinNumMaxNum()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03329">llvm::LegalizerHelper::lowerMinMax()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03276">llvm::LegalizerHelper::lowerSITOFP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03199">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03255">llvm::LegalizerHelper::lowerUITOFP()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00055">llvm::CombinerHelper::matchCombineCopy()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00169">llvm::CombinerHelper::matchCombineExtendingLoads()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02699">llvm::LegalizerHelper::moreElementsVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00458">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02997">llvm::LegalizerHelper::narrowScalarBasic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02857">llvm::LegalizerHelper::narrowScalarExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02922">llvm::LegalizerHelper::narrowScalarInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02822">llvm::LegalizerHelper::narrowScalarMul()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03038">llvm::LegalizerHelper::narrowScalarSelect()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02554">llvm::LegalizerHelper::narrowScalarShift()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02286">llvm::LegalizerHelper::reduceLoadStoreWidth()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01113">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="a83b7b1113f9f59efaa7ef036dd4cfc1b" name="a83b7b1113f9f59efaa7ef036dd4cfc1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b7b1113f9f59efaa7ef036dd4cfc1b">&#9670;&nbsp;</a></span>getUniqueVRegDef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * MachineRegisterInfo::getUniqueVRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or null if none is found. </p>
<p >If there are multiple definitions or no definition, return null. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">411</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00426">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00397">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00400">def_instr_end()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l04703">shouldPreventUndefRegUpdateMemFold()</a>.</p>

</div>
</div>
<a id="a24866efe4b1cbbfe4532330064dbef04" name="a24866efe4b1cbbfe4532330064dbef04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24866efe4b1cbbfe4532330064dbef04">&#9670;&nbsp;</a></span>getUsedPhysRegsMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp; llvm::MachineRegisterInfo::getUsedPhysRegsMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00840">840</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a8940addb370f40defa2763c0da9d3eda" name="a8940addb370f40defa2763c0da9d3eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8940addb370f40defa2763c0da9d3eda">&#9670;&nbsp;</a></span>getVRegDef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * MachineRegisterInfo::getVRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getVRegDef - Return the machine instr that defines the specified virtual register or null if none is found. </p>
<p >This assumes that the code is in SSA form, so there should only be one definition. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00400">400</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00397">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00400">def_instr_end()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveVariables_8cpp_source.html#l00130">llvm::LiveVariables::HandleVirtRegUse()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l03232">llvm::SwingSchedulerDAG::isLoopCarriedDep()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00345">llvm::CombinerHelper::matchCombineBr()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00621">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00151">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00383">llvm::CombinerHelper::tryCombineBr()</a>, and <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00328">llvm::SSAUpdaterTraits&lt; MachineSSAUpdater &gt;::ValueIsPHI()</a>.</p>

</div>
</div>
<a id="a56213f0cc001a2332555f3267f232b2a" name="a56213f0cc001a2332555f3267f232b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56213f0cc001a2332555f3267f232b2a">&#9670;&nbsp;</a></span>getVRegName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::MachineRegisterInfo::getVRegName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00428">428</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IndexedMap_8h_source.html#l00073">llvm::IndexedMap&lt; T, ToIndexT &gt;::inBounds()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>.</p>

</div>
</div>
<a id="ac6d0ea5cd5faa6c348d99ec0a7b28483" name="ac6d0ea5cd5faa6c348d99ec0a7b28483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d0ea5cd5faa6c348d99ec0a7b28483">&#9670;&nbsp;</a></span>hasOneDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::hasOneDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if there is exactly one operand defining the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00444">444</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">def_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00387">def_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00382">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>.</p>

</div>
</div>
<a id="ae3b0ac9c0aa471a4f05360c8dd596fa2" name="ae3b0ac9c0aa471a4f05360c8dd596fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b0ac9c0aa471a4f05360c8dd596fa2">&#9670;&nbsp;</a></span>hasOneNonDBGUse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::hasOneNonDBGUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00419">419</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00511">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00514">use_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TailDuplicator_8cpp_source.html#l00151">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>.</p>

</div>
</div>
<a id="aedb0a0a2518786aa67a8e98974f49a40" name="aedb0a0a2518786aa67a8e98974f49a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb0a0a2518786aa67a8e98974f49a40">&#9670;&nbsp;</a></span>hasOneNonDBGUser()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::hasOneNonDBGUser </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified register. </p>
<p >Said instruction may have multiple uses. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00426">426</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00528">use_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00531">use_instr_nodbg_end()</a>.</p>

</div>
</div>
<a id="a4a0be37f8867dd216462956f3207d457" name="a4a0be37f8867dd216462956f3207d457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a0be37f8867dd216462956f3207d457">&#9670;&nbsp;</a></span>hasOneUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::hasOneUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>hasOneUse - Return true if there is exactly one instruction using the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00500">500</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00454">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00345">llvm::CombinerHelper::matchCombineBr()</a>, and <a class="el" href="FastISel_8cpp_source.html#l02324">llvm::FastISel::tryToFoldLoad()</a>.</p>

</div>
</div>
<a id="a5564fc93a2fdf66aeb6a6c3e8cd12dc6" name="a5564fc93a2fdf66aeb6a6c3e8cd12dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5564fc93a2fdf66aeb6a6c3e8cd12dc6">&#9670;&nbsp;</a></span>insertVRegByName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::insertVRegByName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00432">432</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="StringMap_8h_source.html#l00317">llvm::StringMap&lt; ValueTy, AllocatorTy &gt;::end()</a>, <a class="el" href="StringMap_8h_source.html#l00332">llvm::StringMap&lt; ValueTy, AllocatorTy &gt;::find()</a>, <a class="el" href="IndexedMap_8h_source.html#l00067">llvm::IndexedMap&lt; T, ToIndexT &gt;::grow()</a>, <a class="el" href="StringSet_8h_source.html#l00038">llvm::StringSet&lt; AllocatorTy &gt;::insert()</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00231">Name</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">createIncompleteVirtualRegister()</a>.</p>

</div>
</div>
<a id="a721b3ae1a20e295cc4f1143958ad3884" name="a721b3ae1a20e295cc4f1143958ad3884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721b3ae1a20e295cc4f1143958ad3884">&#9670;&nbsp;</a></span>invalidateLiveness()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::invalidateLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>invalidateLiveness - Indicates that register liveness is no longer being tracked accurately. </p>
<p >This should be called by late passes that invalidate the liveness information. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00207">207</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00551">llvm::MachineFunction::getProperties()</a>, <a class="el" href="MachineFunction_8h_source.html#l00166">llvm::MachineFunctionProperties::reset()</a>, and <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a0020348b08bb4cccecf3241eac999d8a">llvm::MachineFunctionProperties::TracksLiveness</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRParser_8cpp_source.html#l00493">llvm::MIRParserImpl::parseRegisterInfo()</a>.</p>

</div>
</div>
<a id="a8c52645cdf8bf296f62276354ddffad1" name="a8c52645cdf8bf296f62276354ddffad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c52645cdf8bf296f62276354ddffad1">&#9670;&nbsp;</a></span>isAllocatable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isAllocatable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been reserved. </p>
<p >Allocatable registers may show up in the allocation order of some virtual register, so a register allocator needs to track its liveness and availability. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00903">903</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00374">llvm::TargetRegisterInfo::isInAllocatableClass()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00885">isReserved()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00753">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00437">llvm::CriticalAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00142">llvm::PPCRegisterInfo::getCalleeSavedRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00519">isConstantPhysReg()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00150">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a5bbb43404d392ed21de1ef8c4fd36061" name="a5bbb43404d392ed21de1ef8c4fd36061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bbb43404d392ed21de1ef8c4fd36061">&#9670;&nbsp;</a></span>isCallerPreservedOrConstPhysReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isCallerPreservedOrConstPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if either isConstantPhysReg or TRI-&gt;isCallerPreservedPhysReg returns true. </p>
<p >This is a utility member function. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00536">536</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00519">isConstantPhysReg()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

</div>
</div>
<a id="a4b344055038c0e8ca5cc37818db8ac62" name="a4b344055038c0e8ca5cc37818db8ac62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b344055038c0e8ca5cc37818db8ac62">&#9670;&nbsp;</a></span>isConstantPhysReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isConstantPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if PhysReg is unallocatable and constant throughout the function. </p>
<p >Writing to a constant register has no effect. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00519">519</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00426">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00903">isAllocatable()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00693">llvm::MCRegAliasIterator::isValid()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00285">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00536">isCallerPreservedOrConstPhysReg()</a>.</p>

</div>
</div>
<a id="a466ce899b4682c8608c399ad215da282" name="a466ce899b4682c8608c399ad215da282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a466ce899b4682c8608c399ad215da282">&#9670;&nbsp;</a></span>isLiveIn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isLiveIn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00442">442</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00922">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00923">livein_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l02575">llvm::X86FrameLowering::adjustForHiPEPrologue()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02294">llvm::X86FrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01602">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01650">getPrologueDeath()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03764">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, and <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00808">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a id="a3f4e7e42c7fa8e740ea609860a881aa2" name="a3f4e7e42c7fa8e740ea609860a881aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f4e7e42c7fa8e740ea609860a881aa2">&#9670;&nbsp;</a></span>isPhysRegModified()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isPhysRegModified </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>SkipNoReturnDef</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the specified register is modified in this function. </p>
<p >This checks that no defining machine operands exist for the register or any of its aliases. Definitions found on functions marked noreturn are ignored, to consider them pass 'true' for optional parameter SkipNoReturnDef. The register is also considered modified when it is set in the UsedPhysRegMask. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00586">586</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">def_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00387">def_end()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00568">isNoReturnDef()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00693">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="BitVector_8h_source.html#l00501">llvm::BitVector::test()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

</div>
</div>
<a id="aed9edbca092a4412142216b59cfc3461" name="aed9edbca092a4412142216b59cfc3461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed9edbca092a4412142216b59cfc3461">&#9670;&nbsp;</a></span>isPhysRegUsed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isPhysRegUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the specified register is modified or read in this function. </p>
<p >This checks that no machine operands exist for the register or any of its aliases. The register is also considered used when it is set in the UsedPhysRegMask. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00601">601</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00693">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00377">reg_nodbg_empty()</a>, <a class="el" href="BitVector_8h_source.html#l00501">llvm::BitVector::test()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCFrameLowering_8cpp_source.html#l02118">llvm::PPCFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02044">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, and <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00040">llvm::GCNHazardRecognizer::GCNHazardRecognizer()</a>.</p>

</div>
</div>
<a id="a6c39fdb21c24ace054afb16688cc6b85" name="a6c39fdb21c24ace054afb16688cc6b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c39fdb21c24ace054afb16688cc6b85">&#9670;&nbsp;</a></span>isReserved()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isReserved </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isReserved - Returns true when PhysReg is a reserved register. </p>
<p >Reserved registers may belong to an allocatable register class, but the target has explicitly requested that they are not used. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00885">885</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00874">getReservedRegs()</a>, and <a class="el" href="BitVector_8h_source.html#l00501">llvm::BitVector::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l00971">llvm::X86FrameLowering::emitPrologue()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00903">isAllocatable()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00657">isReservedRegUnit()</a>.</p>

</div>
</div>
<a id="ada7de8e2cf4949a58445f955d4d98caa" name="ada7de8e2cf4949a58445f955d4d98caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7de8e2cf4949a58445f955d4d98caa">&#9670;&nbsp;</a></span>isReservedRegUnit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isReservedRegUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Unit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true when the given register unit is considered reserved. </p>
<p ><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> units are considered reserved when for at least one of their root registers, the root register and all super registers are reserved. This currently iterates the register hierarchy and may be slower than expected. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00657">657</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00885">isReserved()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00214">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00653">llvm::MCRegUnitRootIterator::isValid()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

</div>
</div>
<a id="a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd" name="a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">&#9670;&nbsp;</a></span>isSSA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isSSA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00185">185</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00551">llvm::MachineFunction::getProperties()</a>, <a class="el" href="MachineFunction_8h_source.html#l00157">llvm::MachineFunctionProperties::hasProperty()</a>, and <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a4fc3b812627e58da17a703f73013db96">llvm::MachineFunctionProperties::IsSSA</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveVariables_8cpp_source.html#l00621">llvm::LiveVariables::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a3076649c65eeacac14b0aa8eaa75bcdf" name="a3076649c65eeacac14b0aa8eaa75bcdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3076649c65eeacac14b0aa8eaa75bcdf">&#9670;&nbsp;</a></span>isUpdatedCSRsInitialized()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isUpdatedCSRsInitialized </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the updated CSR list was initialized and false otherwise. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00230">230</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>.</p>

</div>
</div>
<a id="a035f850aa2492716906dbb0610e98c90" name="a035f850aa2492716906dbb0610e98c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035f850aa2492716906dbb0610e98c90">&#9670;&nbsp;</a></span>leaveSSA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::leaveSSA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00191">191</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00551">llvm::MachineFunction::getProperties()</a>, <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a4fc3b812627e58da17a703f73013db96">llvm::MachineFunctionProperties::IsSSA</a>, and <a class="el" href="MachineFunction_8h_source.html#l00166">llvm::MachineFunctionProperties::reset()</a>.</p>

</div>
</div>
<a id="ade38103c28d56389d7848497aae70bba" name="ade38103c28d56389d7848497aae70bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade38103c28d56389d7848497aae70bba">&#9670;&nbsp;</a></span>livein_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a> llvm::MachineRegisterInfo::livein_begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00922">922</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00451">getLiveInPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00460">getLiveInVirtReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00442">isLiveIn()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00489">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a id="a1c9eecf2b6aa6f212610a87813955328" name="a1c9eecf2b6aa6f212610a87813955328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9eecf2b6aa6f212610a87813955328">&#9670;&nbsp;</a></span>livein_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::livein_empty </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00924">924</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00489">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a id="aa5c135f0c45228e88b1927c069fc1d88" name="aa5c135f0c45228e88b1927c069fc1d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5c135f0c45228e88b1927c069fc1d88">&#9670;&nbsp;</a></span>livein_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a> llvm::MachineRegisterInfo::livein_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00923">923</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00451">getLiveInPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00460">getLiveInVirtReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00442">isLiveIn()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00489">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a id="a118c1b0278a9110b967884da40883f7d" name="a118c1b0278a9110b967884da40883f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a118c1b0278a9110b967884da40883f7d">&#9670;&nbsp;</a></span>liveins()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; llvm::MachineRegisterInfo::liveins </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00926">926</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00331">HandleVRSaveUpdate()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="af09e7e49f709b8daeda7e77037aa4ccb" name="af09e7e49f709b8daeda7e77037aa4ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af09e7e49f709b8daeda7e77037aa4ccb">&#9670;&nbsp;</a></span>markUsesInDebugValueAsUndef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::markUsesInDebugValueAsUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined which causes the DBG_VALUE to be deleted during <a class="el" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a> analysis. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00545">545</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MachineInstr_8h_source.html#l00432">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstr_8h_source.html#l01036">llvm::MachineInstr::isDebugValue()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00052">llvm::MachineOperand::setReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00467">use_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00470">use_instr_end()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">UseMI</a>.</p>

</div>
</div>
<a id="a557ce2bfb3c946e43d65d750b2537987" name="a557ce2bfb3c946e43d65d750b2537987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a557ce2bfb3c946e43d65d750b2537987">&#9670;&nbsp;</a></span>moveOperands()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::moveOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumOps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Move NumOps operands from Src to Dst, updating use-def lists as needed. </p>
<p >The Dst range is assumed to be uninitialized memory. (Or it may contain operands that won't be destroyed, which is OK because the MO destructor is trivial anyway).</p>
<p >The Src and Dst ranges may overlap. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00333">333</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00311">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00179">llvm::MachineOperand::Next</a>, <a class="el" href="MachineOperand_8h_source.html#l00178">llvm::MachineOperand::Prev</a>, and <a class="el" href="classllvm_1_1MachineOperand.html#a85ba3eae77106ccf4ab6a559c09afbe1">llvm::MachineOperand::Reg</a>.</p>

</div>
</div>
<a id="a2f7b4a4d3bc5d9c524083b7cea0649ac" name="a2f7b4a4d3bc5d9c524083b7cea0649ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f7b4a4d3bc5d9c524083b7cea0649ac">&#9670;&nbsp;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp; llvm::MachineRegisterInfo::operator= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ed4564189302ded06c4afe4998796c6" name="a4ed4564189302ded06c4afe4998796c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed4564189302ded06c4afe4998796c6">&#9670;&nbsp;</a></span>recomputeRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::recomputeRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>recomputeRegClass - Try to find a legal super-class of Reg's register class that still satisfies the constraints from the instructions using Reg. </p>
<p >Returns true if Reg was upgraded.</p>
<p >This method can be used after constraints have been removed from a virtual register, for example after removing instructions or splitting the live range. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00122">122</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00742">llvm::TargetRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">reg_nodbg_operands()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00058">setRegClass()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRangeEdit_8cpp_source.html#l00462">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>.</p>

</div>
</div>
<a id="acaf3a34039722dc78157301709872e04" name="acaf3a34039722dc78157301709872e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf3a34039722dc78157301709872e04">&#9670;&nbsp;</a></span>reg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> llvm::MachineRegisterInfo::reg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00281">281</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00323">reg_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00286">reg_operands()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">replaceRegWith()</a>, and <a class="el" href="FastISel_8cpp_source.html#l02324">llvm::FastISel::tryToFoldLoad()</a>.</p>

</div>
</div>
<a id="a6cff3c597580f6b1c47884417a2d3d77" name="a6cff3c597580f6b1c47884417a2d3d77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cff3c597580f6b1c47884417a2d3d77">&#9670;&nbsp;</a></span>reg_bundle_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> llvm::MachineRegisterInfo::reg_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00310">310</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00317">reg_bundles()</a>.</p>

</div>
</div>
<a id="ab05bea8bf7513acba82ca339c74de2de" name="ab05bea8bf7513acba82ca339c74de2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05bea8bf7513acba82ca339c74de2de">&#9670;&nbsp;</a></span>reg_bundle_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> llvm::MachineRegisterInfo::reg_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00313">313</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00317">reg_bundles()</a>.</p>

</div>
</div>
<a id="aea027230315fae8256940378f249ef94" name="aea027230315fae8256940378f249ef94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea027230315fae8256940378f249ef94">&#9670;&nbsp;</a></span>reg_bundle_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_bundle_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00363">363</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00371">reg_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="a94275a1edd38ff90ce524665a268d71e" name="a94275a1edd38ff90ce524665a268d71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94275a1edd38ff90ce524665a268d71e">&#9670;&nbsp;</a></span>reg_bundle_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_bundle_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00366">366</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00371">reg_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="a4c7835290dbe2aea7ed3160a8faf9a18" name="a4c7835290dbe2aea7ed3160a8faf9a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7835290dbe2aea7ed3160a8faf9a18">&#9670;&nbsp;</a></span>reg_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> &gt; llvm::MachineRegisterInfo::reg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00317">317</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00310">reg_bundle_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00313">reg_bundle_end()</a>.</p>

</div>
</div>
<a id="a310d01c7a2bd9b4a4f81dc4ce5019405" name="a310d01c7a2bd9b4a4f81dc4ce5019405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a310d01c7a2bd9b4a4f81dc4ce5019405">&#9670;&nbsp;</a></span>reg_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::reg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reg_empty - Return true if there are no instructions using or defining the specified register (it may be live-in). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00323">323</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00281">reg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00284">reg_end()</a>.</p>

</div>
</div>
<a id="a1d8edf72c1d3e14e4d2396b98e07ad72" name="a1d8edf72c1d3e14e4d2396b98e07ad72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d8edf72c1d3e14e4d2396b98e07ad72">&#9670;&nbsp;</a></span>reg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> llvm::MachineRegisterInfo::reg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00284">284</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00323">reg_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00286">reg_operands()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">replaceRegWith()</a>.</p>

</div>
</div>
<a id="af2d0b6074f2fcb4d38e61ab3b6e1d78d" name="af2d0b6074f2fcb4d38e61ab3b6e1d78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d0b6074f2fcb4d38e61ab3b6e1d78d">&#9670;&nbsp;</a></span>reg_instr_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> llvm::MachineRegisterInfo::reg_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00294">294</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00302">reg_instructions()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00150">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a45911f3aacb9b7ea62d1fa8fc8180039" name="a45911f3aacb9b7ea62d1fa8fc8180039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45911f3aacb9b7ea62d1fa8fc8180039">&#9670;&nbsp;</a></span>reg_instr_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> llvm::MachineRegisterInfo::reg_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00297">297</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00302">reg_instructions()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00150">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a8a52157fb868bfb5fbbeddced828bb50" name="a8a52157fb868bfb5fbbeddced828bb50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a52157fb868bfb5fbbeddced828bb50">&#9670;&nbsp;</a></span>reg_instr_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_instr_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00346">346</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">reg_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="a29a1144eb9d753b6b682a933aa3f8f9f" name="a29a1144eb9d753b6b682a933aa3f8f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29a1144eb9d753b6b682a933aa3f8f9f">&#9670;&nbsp;</a></span>reg_instr_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_instr_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00349">349</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">reg_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="adbee0a3689d5918839f51e6fa3195558" name="adbee0a3689d5918839f51e6fa3195558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbee0a3689d5918839f51e6fa3195558">&#9670;&nbsp;</a></span>reg_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> &gt; llvm::MachineRegisterInfo::reg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00302">302</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00294">reg_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00297">reg_instr_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00441">llvm::LiveIntervals::shrinkToUses()</a>.</p>

</div>
</div>
<a id="a31be59b853c22d1fa273ba2d1128200d" name="a31be59b853c22d1fa273ba2d1128200d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31be59b853c22d1fa273ba2d1128200d">&#9670;&nbsp;</a></span>reg_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00329">329</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00377">reg_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">reg_nodbg_operands()</a>.</p>

</div>
</div>
<a id="afe2048ca9273d01dda6dfdd1553fc6ef" name="afe2048ca9273d01dda6dfdd1553fc6ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe2048ca9273d01dda6dfdd1553fc6ef">&#9670;&nbsp;</a></span>reg_nodbg_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> &gt; llvm::MachineRegisterInfo::reg_nodbg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00371">371</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00363">reg_bundle_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00366">reg_bundle_nodbg_end()</a>.</p>

</div>
</div>
<a id="aa820e9c6a74f00931558f36c2fdb5a41" name="aa820e9c6a74f00931558f36c2fdb5a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa820e9c6a74f00931558f36c2fdb5a41">&#9670;&nbsp;</a></span>reg_nodbg_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::reg_nodbg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00377">377</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00329">reg_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00332">reg_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00683">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00085">llvm::RegAllocBase::allocatePhysRegs()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00601">isPhysRegUsed()</a>.</p>

</div>
</div>
<a id="a728707da8d5c6832316ff91231f3c2ef" name="a728707da8d5c6832316ff91231f3c2ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a728707da8d5c6832316ff91231f3c2ef">&#9670;&nbsp;</a></span>reg_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00332">332</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00377">reg_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">reg_nodbg_operands()</a>.</p>

</div>
</div>
<a id="a9d738547741fe89a1c9cfe0e975e9cac" name="a9d738547741fe89a1c9cfe0e975e9cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d738547741fe89a1c9cfe0e975e9cac">&#9670;&nbsp;</a></span>reg_nodbg_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> &gt; llvm::MachineRegisterInfo::reg_nodbg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">354</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00346">reg_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00349">reg_instr_nodbg_end()</a>.</p>

</div>
</div>
<a id="a195cf8794abbd8b928fe80e9d7e372d7" name="a195cf8794abbd8b928fe80e9d7e372d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195cf8794abbd8b928fe80e9d7e372d7">&#9670;&nbsp;</a></span>reg_nodbg_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> &gt; llvm::MachineRegisterInfo::reg_nodbg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">337</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00329">reg_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00332">reg_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00074">llvm::LiveRangeCalc::calculate()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00122">recomputeRegClass()</a>.</p>

</div>
</div>
<a id="a0600c28ac72e879faef97cbd0bae97b7" name="a0600c28ac72e879faef97cbd0bae97b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0600c28ac72e879faef97cbd0bae97b7">&#9670;&nbsp;</a></span>reg_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> &gt; llvm::MachineRegisterInfo::reg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00286">286</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00281">reg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00284">reg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>.</p>

</div>
</div>
<a id="aea6bca2d194dea4aa5634cf5c394ebdc" name="aea6bca2d194dea4aa5634cf5c394ebdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6bca2d194dea4aa5634cf5c394ebdc">&#9670;&nbsp;</a></span>removeRegOperandFromUseList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::removeRegOperandFromUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove MO from its use-def list. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">304</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00179">llvm::MachineOperand::Next</a>, <a class="el" href="MachineOperand_8h_source.html#l00178">llvm::MachineOperand::Prev</a>, and <a class="el" href="classllvm_1_1MachineOperand.html#a85ba3eae77106ccf4ab6a559c09afbe1">llvm::MachineOperand::Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineOperand_8cpp_source.html#l00233">llvm::MachineOperand::ChangeToRegister()</a>.</p>

</div>
</div>
<a id="a0eb653bae4f5a11b4b19a6247fd0021c" name="a0eb653bae4f5a11b4b19a6247fd0021c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb653bae4f5a11b4b19a6247fd0021c">&#9670;&nbsp;</a></span>replaceRegWith()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::replaceRegWith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FromReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ToReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. </p>
<p >This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well.</p>
<p >Note that it is usually necessary to first constrain ToReg's register class and register bank to match the FromReg constraints using one of the methods:</p>
<p >constrainRegClass(ToReg, getRegClass(FromReg)) constrainRegAttrs(ToReg, FromReg) <a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3" title="Constrain the (possibly generic) virtual register Reg to RC.">RegisterBankInfo::constrainGenericRegister</a>(ToReg, *MRI.getRegClass(FromReg), MRI)</p>
<p >These functions will return a falsy result if the virtual registers have incompatible constraints.</p>
<p >Note that if ToReg is a physical register the function will replace and apply sub registers to ToReg in order to obtain a final/proper physical register.</p>
<p >This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well. If ToReg is a physical register we apply the sub register to obtain the final/proper physical register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">380</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00281">reg_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00284">reg_end()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l00978">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="TailDuplicator_8cpp_source.html#l00151">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>.</p>

</div>
</div>
<a id="a5ecfe2828dd348fc0b23c8d1d73c4b75" name="a5ecfe2828dd348fc0b23c8d1d73c4b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ecfe2828dd348fc0b23c8d1d73c4b75">&#9670;&nbsp;</a></span>reservedRegsFrozen()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::reservedRegsFrozen </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reservedRegsFrozen - Returns true after <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> was called to ensure the set of reserved registers stays constant. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00860">860</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00867">canReserveReg()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00874">getReservedRegs()</a>.</p>

</div>
</div>
<a id="a6208e23829aa84a5e95a1034c68c2fd6" name="a6208e23829aa84a5e95a1034c68c2fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6208e23829aa84a5e95a1034c68c2fd6">&#9670;&nbsp;</a></span>resetDelegate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::resetDelegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">157</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

</div>
</div>
<a id="aaefaeb20cd3228ca22ecaff2fa385f9c" name="aaefaeb20cd3228ca22ecaff2fa385f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaefaeb20cd3228ca22ecaff2fa385f9c">&#9670;&nbsp;</a></span>setCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td>
          <td class="paramname"><em>CSRs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the updated Callee Saved Registers list. </p>
<p >Notice that it will override ant previously disabled/saved CSRs. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00644">644</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00339">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRParser_8cpp_source.html#l00493">llvm::MIRParserImpl::parseRegisterInfo()</a>, and <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00079">llvm::AArch64RegisterInfo::UpdateCustomCalleeSavedRegs()</a>.</p>

</div>
</div>
<a id="a8d788d22cfaad654abf383f817e12add" name="a8d788d22cfaad654abf383f817e12add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d788d22cfaad654abf383f817e12add">&#9670;&nbsp;</a></span>setDelegate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setDelegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00166">166</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

</div>
</div>
<a id="a60b5a4a9be5a9b436a0be6edf036bbe3" name="a60b5a4a9be5a9b436a0be6edf036bbe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b5a4a9be5a9b436a0be6edf036bbe3">&#9670;&nbsp;</a></span>setRegAllocationHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>setRegAllocationHint - Specify a register allocation hint for the specified virtual register. </p>
<p >This is typically used by target, and in case of an earlier hint it will be overwritten. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00762">762</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="IndexedMap_8h_source.html#l00063">llvm::IndexedMap&lt; T, ToIndexT &gt;::clear()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="COFFYAML_8cpp_source.html#l00385">Type</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00778">setSimpleHint()</a>.</p>

</div>
</div>
<a id="a045d8b89fdced7e84e7fcef52843b087" name="a045d8b89fdced7e84e7fcef52843b087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a045d8b89fdced7e84e7fcef52843b087">&#9670;&nbsp;</a></span>setRegBank()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td>
          <td class="paramname"><em>RegBank</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the register bank to <code>RegBank</code> for <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00063">63</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="abc2f27ea446a79159a27f3fb39840847" name="abc2f27ea446a79159a27f3fb39840847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2f27ea446a79159a27f3fb39840847">&#9670;&nbsp;</a></span>setRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>setRegClass - Set the register class of the specified virtual register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00058">58</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00105">llvm::TargetRegisterClass::isAllocatable()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00122">recomputeRegClass()</a>.</p>

</div>
</div>
<a id="a777418fff099e9dfdfd83ef6a4c6ab78" name="a777418fff099e9dfdfd83ef6a4c6ab78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a777418fff099e9dfdfd83ef6a4c6ab78">&#9670;&nbsp;</a></span>setRegClassOrRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setRegClassOrRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> &amp;&#160;</td>
          <td class="paramname"><em>RCOrRB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00675">675</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">constrainRegAttrs()</a>.</p>

</div>
</div>
<a id="ad309c94beeccfc4057dbb1cf0e9b52f8" name="ad309c94beeccfc4057dbb1cf0e9b52f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad309c94beeccfc4057dbb1cf0e9b52f8">&#9670;&nbsp;</a></span>setSimpleHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setSimpleHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Specify the preferred (target independent) register allocation hint for the specified virtual register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00778">778</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00762">setRegAllocationHint()</a>.</p>

</div>
</div>
<a id="ab72b0d596bd6f8648e1be951b782ea62" name="ab72b0d596bd6f8648e1be951b782ea62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab72b0d596bd6f8648e1be951b782ea62">&#9670;&nbsp;</a></span>setType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the low-level type of <code>VReg</code> to <code>Ty</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00182">182</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IndexedMap_8h_source.html#l00067">llvm::IndexedMap&lt; T, ToIndexT &gt;::grow()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00172">cloneVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">constrainRegAttrs()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00188">createGenericVirtualRegister()</a>.</p>

</div>
</div>
<a id="a7f2602cf77af82396115293302557ee0" name="a7f2602cf77af82396115293302557ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f2602cf77af82396115293302557ee0">&#9670;&nbsp;</a></span>shouldTrackSubRegLiveness() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::shouldTrackSubRegLiveness </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if liveness for register class <code>RC</code> should be tracked at the subregister level. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00214">214</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00059">llvm::TargetRegisterClass::HasDisjunctSubRegs</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00221">subRegLivenessEnabled()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00217">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="a718a194cdff2b41b64c00b4c0e8af24f" name="a718a194cdff2b41b64c00b4c0e8af24f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a718a194cdff2b41b64c00b4c0e8af24f">&#9670;&nbsp;</a></span>shouldTrackSubRegLiveness() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::shouldTrackSubRegLiveness </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00217">217</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00214">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="a48ad9eedacb98923ab00074ec4760db2" name="a48ad9eedacb98923ab00074ec4760db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48ad9eedacb98923ab00074ec4760db2">&#9670;&nbsp;</a></span>subRegLivenessEnabled()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::subRegLivenessEnabled </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00221">221</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00683">llvm::LiveIntervals::addKillFlags()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00214">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="a218bf4a49a8808ebb854ec9b89907904" name="a218bf4a49a8808ebb854ec9b89907904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a218bf4a49a8808ebb854ec9b89907904">&#9670;&nbsp;</a></span>tracksLiveness()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::tracksLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>tracksLiveness - Returns true when tracking register liveness accurately. </p>
<p >(see MachineFUnctionProperties::Property description for details) </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00197">197</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00551">llvm::MachineFunction::getProperties()</a>, <a class="el" href="MachineFunction_8h_source.html#l00157">llvm::MachineFunctionProperties::hasProperty()</a>, and <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a0020348b08bb4cccecf3241eac999d8a">llvm::MachineFunctionProperties::TracksLiveness</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00138">llvm::outliner::Candidate::initLRU()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05147">llvm::AArch64InstrInfo::isMBBSafeToOutlineFrom()</a>, and <a class="el" href="MIRParser_8cpp_source.html#l00493">llvm::MIRParserImpl::parseRegisterInfo()</a>.</p>

</div>
</div>
<a id="aa5245c607ac5fc192aa01ab891d28cc5" name="aa5245c607ac5fc192aa01ab891d28cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5245c607ac5fc192aa01ab891d28cc5">&#9670;&nbsp;</a></span>use_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> llvm::MachineRegisterInfo::use_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00454">454</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00500">hasOneUse()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00151">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00496">use_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00459">use_operands()</a>.</p>

</div>
</div>
<a id="af1e6b16f8652a8def68255c956a1bebb" name="af1e6b16f8652a8def68255c956a1bebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1e6b16f8652a8def68255c956a1bebb">&#9670;&nbsp;</a></span>use_bundle_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> llvm::MachineRegisterInfo::use_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00483">483</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00490">use_bundles()</a>.</p>

</div>
</div>
<a id="a6d9cb3eb3b146477bb4a708a246607be" name="a6d9cb3eb3b146477bb4a708a246607be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d9cb3eb3b146477bb4a708a246607be">&#9670;&nbsp;</a></span>use_bundle_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> llvm::MachineRegisterInfo::use_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00486">486</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00490">use_bundles()</a>.</p>

</div>
</div>
<a id="ac26195c19fad506e63d768d04197d498" name="ac26195c19fad506e63d768d04197d498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26195c19fad506e63d768d04197d498">&#9670;&nbsp;</a></span>use_bundle_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::use_bundle_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00545">545</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00553">use_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="aacc6af82327a6f208f586e90cc48dbed" name="aacc6af82327a6f208f586e90cc48dbed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacc6af82327a6f208f586e90cc48dbed">&#9670;&nbsp;</a></span>use_bundle_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::use_bundle_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00548">548</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00553">use_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="a7fdc484669423e74abb6c6b4cbb294e9" name="a7fdc484669423e74abb6c6b4cbb294e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fdc484669423e74abb6c6b4cbb294e9">&#9670;&nbsp;</a></span>use_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> &gt; llvm::MachineRegisterInfo::use_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00490">490</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00483">use_bundle_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00486">use_bundle_end()</a>.</p>

</div>
</div>
<a id="a98654f32fd96ffb498b0181c6546bf53" name="a98654f32fd96ffb498b0181c6546bf53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98654f32fd96ffb498b0181c6546bf53">&#9670;&nbsp;</a></span>use_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::use_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>use_empty - Return true if there are no instructions using the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00496">496</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00454">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="NVPTXFrameLowering_8cpp_source.html#l00032">llvm::NVPTXFrameLowering::emitPrologue()</a>, <a class="el" href="PPCBranchSelector_8cpp_source.html#l00107">GetInitialOffset()</a>, and <a class="el" href="FastISel_8cpp_source.html#l00330">llvm::FastISel::hasTrivialKill()</a>.</p>

</div>
</div>
<a id="ac8347c6938efe4d9a4426b92ef57851e" name="ac8347c6938efe4d9a4426b92ef57851e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8347c6938efe4d9a4426b92ef57851e">&#9670;&nbsp;</a></span>use_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> llvm::MachineRegisterInfo::use_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">457</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00500">hasOneUse()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00151">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00496">use_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00459">use_operands()</a>.</p>

</div>
</div>
<a id="ab10b034976e75d74e80f4a49af43d4c0" name="ab10b034976e75d74e80f4a49af43d4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab10b034976e75d74e80f4a49af43d4c0">&#9670;&nbsp;</a></span>use_instr_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> llvm::MachineRegisterInfo::use_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00467">467</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00545">markUsesInDebugValueAsUndef()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00475">use_instructions()</a>.</p>

</div>
</div>
<a id="a7a73104304bf1f9d344ad495283561b5" name="a7a73104304bf1f9d344ad495283561b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a73104304bf1f9d344ad495283561b5">&#9670;&nbsp;</a></span>use_instr_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> llvm::MachineRegisterInfo::use_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00470">470</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00545">markUsesInDebugValueAsUndef()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00475">use_instructions()</a>.</p>

</div>
</div>
<a id="a6fe8abe7fcd341a7f3be4120a6b79c63" name="a6fe8abe7fcd341a7f3be4120a6b79c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe8abe7fcd341a7f3be4120a6b79c63">&#9670;&nbsp;</a></span>use_instr_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::use_instr_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00528">528</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00426">hasOneNonDBGUser()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00536">use_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="afb1fd76e39ba4dfa2c428df88bbc82c2" name="afb1fd76e39ba4dfa2c428df88bbc82c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb1fd76e39ba4dfa2c428df88bbc82c2">&#9670;&nbsp;</a></span>use_instr_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::use_instr_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00531">531</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00426">hasOneNonDBGUser()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00536">use_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="a71dae93371ad664f5a0380aa2883b8e4" name="a71dae93371ad664f5a0380aa2883b8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71dae93371ad664f5a0380aa2883b8e4">&#9670;&nbsp;</a></span>use_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> &gt; llvm::MachineRegisterInfo::use_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00475">475</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00467">use_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00470">use_instr_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00507">dumpUses()</a>, and <a class="el" href="CombinerHelper_8cpp_source.html#l00169">llvm::CombinerHelper::matchCombineExtendingLoads()</a>.</p>

</div>
</div>
<a id="ab144d3ebe68e42833265587bf91f7889" name="ab144d3ebe68e42833265587bf91f7889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab144d3ebe68e42833265587bf91f7889">&#9670;&nbsp;</a></span>use_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> llvm::MachineRegisterInfo::use_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00511">511</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00419">hasOneNonDBGUse()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00519">use_nodbg_operands()</a>.</p>

</div>
</div>
<a id="abb19f474d814067561ce28cfb134f327" name="abb19f474d814067561ce28cfb134f327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb19f474d814067561ce28cfb134f327">&#9670;&nbsp;</a></span>use_nodbg_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> &gt; llvm::MachineRegisterInfo::use_nodbg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00553">553</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00545">use_bundle_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00548">use_bundle_nodbg_end()</a>.</p>

</div>
</div>
<a id="a6808b0f3ed9cfc2673de84764c7cb0a6" name="a6808b0f3ed9cfc2673de84764c7cb0a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6808b0f3ed9cfc2673de84764c7cb0a6">&#9670;&nbsp;</a></span>use_nodbg_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::use_nodbg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">559</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00511">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00514">use_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00470">EmitLiveInCopies()</a>.</p>

</div>
</div>
<a id="a355ba266da19094cc0948311c431768e" name="a355ba266da19094cc0948311c431768e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355ba266da19094cc0948311c431768e">&#9670;&nbsp;</a></span>use_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> llvm::MachineRegisterInfo::use_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00514">514</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00419">hasOneNonDBGUse()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00519">use_nodbg_operands()</a>.</p>

</div>
</div>
<a id="a97308add9f0cf9ef009dc518ebf4c08a" name="a97308add9f0cf9ef009dc518ebf4c08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97308add9f0cf9ef009dc518ebf4c08a">&#9670;&nbsp;</a></span>use_nodbg_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> &gt; llvm::MachineRegisterInfo::use_nodbg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00536">536</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00528">use_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00531">use_instr_nodbg_end()</a>.</p>

</div>
</div>
<a id="ac9ee88b2106d3b113eee85432ad1218f" name="ac9ee88b2106d3b113eee85432ad1218f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ee88b2106d3b113eee85432ad1218f">&#9670;&nbsp;</a></span>use_nodbg_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> &gt; llvm::MachineRegisterInfo::use_nodbg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00519">519</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00511">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00514">use_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00542">llvm::LiveIntervals::shrinkToUses()</a>.</p>

</div>
</div>
<a id="a812f9cabe940cf211198a8358ecf6461" name="a812f9cabe940cf211198a8358ecf6461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a812f9cabe940cf211198a8358ecf6461">&#9670;&nbsp;</a></span>use_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> &gt; llvm::MachineRegisterInfo::use_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00459">459</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00977">Reg</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00454">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00235">llvm::CombinerHelper::applyCombineExtendingLoads()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00437">clearKillFlags()</a>.</p>

</div>
</div>
<a id="ad5d93934c9bbebe3e1768de7d0ed87a2" name="ad5d93934c9bbebe3e1768de7d0ed87a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d93934c9bbebe3e1768de7d0ed87a2">&#9670;&nbsp;</a></span>verifyUseList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::verifyUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify the sanity of the use list for Reg. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">217</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="raw__ostream_8cpp_source.html#l00853">llvm::errs()</a>, <a class="el" href="MachineOperand_8h_source.html#l00232">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00311">llvm::MachineOperand::isReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00286">reg_operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00202">clearVirtRegs()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">verifyUseLists()</a>.</p>

</div>
</div>
<a id="a12fa9d44c84f7cadd81bf4758a22e1e9" name="a12fa9d44c84f7cadd81bf4758a22e1e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12fa9d44c84f7cadd81bf4758a22e1e9">&#9670;&nbsp;</a></span>verifyUseLists()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::verifyUseLists </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify the use list of all registers. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">255</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00754">getNumVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00308">llvm::TargetRegisterInfo::index2VirtReg()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>.</p>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a id="a3b000c853733de927f22652f954eca68" name="a3b000c853733de927f22652f954eca68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b000c853733de927f22652f954eca68">&#9670;&nbsp;</a></span>defusechain_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00275">275</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a6aee9b8f6b0a4a4c26901e271fa6dfa7" name="a6aee9b8f6b0a4a4c26901e271fa6dfa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aee9b8f6b0a4a4c26901e271fa6dfa7">&#9670;&nbsp;</a></span>defusechain_iterator</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> , <a class="el" href="classbool.html">bool</a> &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00273">273</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a></li>
<li>lib/CodeGen/<a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:27:23 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
