// Seed: 1620314038
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_6;
  initial id_2 = 1;
  assign id_2 = id_6;
  wire id_7;
  wire id_8;
  assign id_2 = 1 < 1;
  assign id_6 = 1 == id_6;
  assign id_9 = 1'b0;
  uwire id_10 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  `define pp_5 0
  integer id_6;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_2,
      id_2,
      id_1
  );
endmodule
