# This is the QIP file for DSP Builder for Intel FPGAs system 'final_project_txrx_fp_Scale3_I6'

set_global_assignment -name VHDL_FILE ./rtl/final_project/final_project_txrx_fp_safe_path.vhd
set_global_assignment -name VHDL_FILE ./rtl/final_project/final_project_txrx_fp_safe_path.vhd
set_global_assignment -name VHDL_FILE ./rtl/final_project/final_project_txrx_fp_safe_path.vhd
set_global_assignment -name VHDL_FILE ./rtl/final_project/final_project_txrx_fp_safe_path.vhd
set_global_assignment -name VHDL_FILE ./rtl/final_project/final_project_txrx_fp_Scale3_I6.vhd
set_global_assignment -name VHDL_FILE ./rtl/final_project/final_project_txrx_fp_Scale3_I6.vhd
set_global_assignment -name VHDL_FILE ./rtl/final_project/final_project_txrx_fp_Scale3_I6.vhd
set_global_assignment -name VHDL_FILE ./rtl/final_project/final_project_txrx_fp_Scale3_I6.vhd
