0.7
2020.1
May 27 2020
20:09:33
C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.sim/sim_1/impl/func/xsim/tb_func_impl.v,1620422330,verilog,,C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v,,glbl;testbench_bd;testbench_bd_test_top_0_0;testbench_bd_test_top_0_0_bitstream_loader;testbench_bd_test_top_0_0_clock_divider__parameterized0;testbench_bd_test_top_0_0_configuration_manager;testbench_bd_test_top_0_0_reset_generator;testbench_bd_test_top_0_0_reset_generator__parameterized0;testbench_bd_test_top_0_0_test_top;testbench_bd_wrapper;testbench_bd_zynq_ultra_ps_e_0_0;testbench_bd_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_3_2_zynq_ultra_ps_e,,axi_vip_v1_1_7;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_7,../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/e257/hdl;../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sim_1/new/tb.v,1620231106,verilog,,,,tb,,axi_vip_v1_1_7;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_7,../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/e257/hdl;../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v,1620240060,verilog,,C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v,,bitstream_loader,,axi_vip_v1_1_7;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_7,../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/e257/hdl;../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v,1620229788,verilog,,C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/configuration_manager.v,,clock_divider,,axi_vip_v1_1_7;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_7,../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/e257/hdl;../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/configuration_manager.v,1620240028,verilog,,C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/reset_generator.v,C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v;C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v,configuration_manager,,axi_vip_v1_1_7;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_7,../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/e257/hdl;../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v,1620235394,verilog,,,,pulse_generator,,,,,,,,
C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/reset_generator.v,1620231786,verilog,,C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/test_top.v,,reset_generator,,axi_vip_v1_1_7;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_7,../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/e257/hdl;../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/test_top.v,1620251736,verilog,,C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sim_1/new/tb.v,C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v;C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v,test_top,,axi_vip_v1_1_7;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_7,../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/e257/hdl;../../../../../gf12_testbed.srcs/sources_1/bd/testbench_bd/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
