
*** Running vivado
    with args -log Pila_MemPrograma.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pila_MemPrograma.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Pila_MemPrograma.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 280.363 ; gain = 0.000
Command: synth_design -top Pila_MemPrograma -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 624 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 469.910 ; gain = 187.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pila_MemPrograma' [C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica11/Pila_MemPrograma/Pila_MemPrograma.srcs/sources_1/new/Pila_MemPrograma.vhd:15]
	Parameter m bound to: 10 - type: integer 
	Parameter n bound to: 3 - type: integer 
	Parameter tam_inst bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'Pila' declared at 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica11/Pila_MemPrograma/Pila_MemPrograma.srcs/sources_1/new/Pila2.vhd:6' bound to instance 'stack' of component 'Pila' [C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica11/Pila_MemPrograma/Pila_MemPrograma.srcs/sources_1/new/Pila_MemPrograma.vhd:30]
INFO: [Synth 8-638] synthesizing module 'Pila' [C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica11/Pila_MemPrograma/Pila_MemPrograma.srcs/sources_1/new/Pila2.vhd:15]
	Parameter m bound to: 10 - type: integer 
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Pila' (1#1) [C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica11/Pila_MemPrograma/Pila_MemPrograma.srcs/sources_1/new/Pila2.vhd:15]
INFO: [Synth 8-3491] module 'MemoriaPrograma' declared at 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica11/Pila_MemPrograma/Pila_MemPrograma.srcs/sources_1/new/MemPrograma2.vhd:6' bound to instance 'mp' of component 'MemoriaPrograma' [C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica11/Pila_MemPrograma/Pila_MemPrograma.srcs/sources_1/new/Pila_MemPrograma.vhd:41]
INFO: [Synth 8-638] synthesizing module 'MemoriaPrograma' [C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica11/Pila_MemPrograma/Pila_MemPrograma.srcs/sources_1/new/MemPrograma2.vhd:13]
	Parameter m bound to: 10 - type: integer 
	Parameter n bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MemoriaPrograma' (2#1) [C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica11/Pila_MemPrograma/Pila_MemPrograma.srcs/sources_1/new/MemPrograma2.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Pila_MemPrograma' (3#1) [C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica11/Pila_MemPrograma/Pila_MemPrograma.srcs/sources_1/new/Pila_MemPrograma.vhd:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 534.191 ; gain = 251.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 534.191 ; gain = 251.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 534.191 ; gain = 251.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 534.191 ; gain = 251.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 8     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Pila 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 8     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 702.793 ; gain = 420.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|MemoriaPrograma  | aux[0]     | 1024x14       | LUT            | 
|Pila_MemPrograma | mp/aux[0]  | 1024x14       | LUT            | 
+-----------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 702.793 ; gain = 420.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 702.793 ; gain = 420.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 702.793 ; gain = 420.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 702.793 ; gain = 420.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 702.793 ; gain = 420.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 702.793 ; gain = 420.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 702.793 ; gain = 420.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 702.793 ; gain = 420.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     1|
|4     |LUT3  |     6|
|5     |LUT4  |     1|
|6     |LUT5  |    20|
|7     |LUT6  |    69|
|8     |MUXF7 |    21|
|9     |FDCE  |    83|
|10    |IBUF  |    15|
|11    |OBUF  |    38|
+------+------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   256|
|2     |  mp     |MemoriaPrograma |    13|
|3     |  stack  |Pila            |   189|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 702.793 ; gain = 420.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 702.793 ; gain = 420.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 702.793 ; gain = 420.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:01:03 . Memory (MB): peak = 805.555 ; gain = 525.191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.555 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica11/Pila_MemPrograma/Pila_MemPrograma.runs/synth_1/Pila_MemPrograma.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pila_MemPrograma_utilization_synth.rpt -pb Pila_MemPrograma_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 16 18:09:11 2020...
