Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Tue Jan 12 16:04:28 2021
| Host             : dyna-comet running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.573        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.400        |
| Device Static (W)        | 0.173        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 82.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.110 |        9 |       --- |             --- |
| Slice Logic              |     0.037 |    23006 |       --- |             --- |
|   LUT as Logic           |     0.031 |     8288 |    203800 |            4.07 |
|   CARRY4                 |     0.003 |      921 |     50950 |            1.81 |
|   Register               |     0.002 |    10368 |    407600 |            2.54 |
|   F7/F8 Muxes            |    <0.001 |      357 |    203800 |            0.18 |
|   LUT as Shift Register  |    <0.001 |      226 |     64000 |            0.35 |
|   LUT as Distributed RAM |    <0.001 |       32 |     64000 |            0.05 |
|   Others                 |     0.000 |     1087 |       --- |             --- |
| Signals                  |     0.076 |    16792 |       --- |             --- |
| Block RAM                |     0.581 |     89.5 |       445 |           20.11 |
| PLL                      |     0.110 |        1 |        10 |           10.00 |
| I/O                      |     0.485 |      197 |       500 |           39.40 |
| Static Power             |     0.173 |          |           |                 |
| Total                    |     1.573 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.874 |       0.796 |      0.078 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.162 |       0.133 |      0.029 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.129 |       0.128 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.049 |       0.044 |      0.005 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| CLK_125M                                                                                   | nolabel_line190/CLK_125M                                             |             8.0 |
| CLK_200M                                                                                   | nolabel_line190/CLK_200M                                             |             5.0 |
| GMII_RX_CLK                                                                                | GMII_RX_CLK                                                          |             8.0 |
| GMII_TX_CLK                                                                                | GMII_TX_CLK                                                          |            40.0 |
| PLL_CLKFB                                                                                  | nolabel_line190/PLL_CLKFB                                            |             5.0 |
| SYSCLK_200MP_IN                                                                            | SYSCLK_200MP_IN                                                      |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| top                       |     1.400 |
|   LOC_REG                 |     0.004 |
|   dbg_hub                 |     0.005 |
|     inst                  |     0.005 |
|       BSCANID.u_xsdbm_id  |     0.005 |
|   ila_0                   |     0.029 |
|     inst                  |     0.029 |
|       ila_core_inst       |     0.029 |
|   nolabel_line190         |     0.219 |
|     AT93C46_IIC           |     0.008 |
|       MIRROR_MEM          |     0.003 |
|       PCA9548_SW          |     0.003 |
|     SiTCP                 |     0.094 |
|       SiTCP               |     0.094 |
|     fifo_generator_v11_0  |     0.002 |
|       U0                  |     0.002 |
|   top_mcs                 |     0.652 |
|     SUM_UP[0].shift_cntr  |     0.010 |
|       bram                |     0.008 |
|     SUM_UP[10].shift_cntr |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[11].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[12].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[13].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[14].shift_cntr |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[15].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[16].shift_cntr |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[17].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[18].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[19].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[1].shift_cntr  |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[20].shift_cntr |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[21].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[22].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[23].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[24].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[25].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[26].shift_cntr |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[27].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[28].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[29].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[2].shift_cntr  |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[30].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[31].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[32].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[33].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[34].shift_cntr |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[35].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[36].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[37].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[38].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[39].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[3].shift_cntr  |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[40].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[41].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[42].shift_cntr |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[43].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[44].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[45].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[46].shift_cntr |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[47].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[48].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[49].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[4].shift_cntr  |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[50].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[51].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[52].shift_cntr |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[53].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[54].shift_cntr |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[55].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[56].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[57].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[58].shift_cntr |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[59].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[5].shift_cntr  |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[60].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[61].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[62].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[63].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[64].shift_cntr |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[65].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[66].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[67].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[68].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[69].shift_cntr |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[6].shift_cntr  |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[70].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[71].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[72].shift_cntr |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[73].shift_cntr |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[7].shift_cntr  |     0.009 |
|       bram                |     0.008 |
|     SUM_UP[8].shift_cntr  |     0.008 |
|       bram                |     0.008 |
|     SUM_UP[9].shift_cntr  |     0.009 |
|       bram                |     0.008 |
|     data_send_mcs         |     0.010 |
+---------------------------+-----------+


