=====
SETUP
0.008
26.973
26.980
VexRiscv/execute_to_memory_INSTRUCTION_11_s0
7.208
7.590
VexRiscv/n14918_s0
10.873
11.434
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13
14.701
14.990
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10
15.696
16.275
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5
16.656
17.164
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3
17.706
18.214
VexRiscv/IBusCachedPlugin_fetchPc_inc_s4
19.185
19.474
VexRiscv/when_Fetcher_l160_s0
19.649
20.156
VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11_s0
26.973
=====
SETUP
0.021
26.848
26.869
builder_grant_s2
7.228
7.611
builder_slave_sel_2_s5
11.288
11.856
builder_slave_sel_2_s2
12.767
13.223
builder_slave_sel_2_s1
16.876
17.443
main_basesoc_uart_tx_fifo_wrport_we_s2
18.164
18.672
n3404_s1
19.637
20.204
builder_csr_bankarray_interface2_bank_bus_dat_r_15_s0
26.848
=====
SETUP
0.100
26.878
26.978
VexRiscv/execute_to_memory_INSTRUCTION_11_s0
7.208
7.590
VexRiscv/n14918_s0
10.873
11.434
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13
14.701
14.990
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10
15.696
16.275
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5
16.656
17.164
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3
17.706
18.214
VexRiscv/IBusCachedPlugin_fetchPc_inc_s4
19.185
19.474
VexRiscv/when_Fetcher_l160_s0
19.649
20.156
VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21_s0
26.878
=====
SETUP
0.184
26.699
26.884
builder_grant_s2
7.228
7.611
builder_slave_sel_2_s5
11.288
11.856
builder_slave_sel_2_s2
12.767
13.223
builder_slave_sel_2_s1
16.876
17.443
main_basesoc_uart_tx_fifo_wrport_we_s2
18.164
18.672
n3404_s1
19.637
20.204
builder_csr_bankarray_interface2_bank_bus_dat_r_28_s0
26.699
=====
SETUP
0.184
26.699
26.884
builder_grant_s2
7.228
7.611
builder_slave_sel_2_s5
11.288
11.856
builder_slave_sel_2_s2
12.767
13.223
builder_slave_sel_2_s1
16.876
17.443
main_basesoc_uart_tx_fifo_wrport_we_s2
18.164
18.672
n3404_s1
19.637
20.204
builder_csr_bankarray_interface2_bank_bus_dat_r_29_s0
26.699
=====
SETUP
0.207
26.764
26.971
VexRiscv/execute_to_memory_INSTRUCTION_11_s0
7.208
7.590
VexRiscv/n14918_s0
10.873
11.434
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13
14.701
14.990
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10
15.696
16.275
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5
16.656
17.164
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3
17.706
18.214
VexRiscv/IBusCachedPlugin_fetchPc_inc_s4
19.185
19.474
VexRiscv/when_Fetcher_l160_s0
19.649
20.156
VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17_s0
26.764
=====
SETUP
0.207
26.764
26.971
VexRiscv/execute_to_memory_INSTRUCTION_11_s0
7.208
7.590
VexRiscv/n14918_s0
10.873
11.434
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13
14.701
14.990
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10
15.696
16.275
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5
16.656
17.164
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3
17.706
18.214
VexRiscv/IBusCachedPlugin_fetchPc_inc_s4
19.185
19.474
VexRiscv/when_Fetcher_l160_s0
19.649
20.156
VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18_s0
26.764
=====
SETUP
0.218
26.753
26.971
VexRiscv/execute_to_memory_INSTRUCTION_11_s0
7.208
7.590
VexRiscv/n14918_s0
10.873
11.434
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13
14.701
14.990
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10
15.696
16.275
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5
16.656
17.164
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3
17.706
18.214
VexRiscv/IBusCachedPlugin_fetchPc_inc_s4
19.185
19.474
VexRiscv/when_Fetcher_l160_s0
19.649
20.156
VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25_s0
26.753
=====
SETUP
0.251
26.667
26.918
VexRiscv/writeBack_arbitration_isValid_s1
7.194
7.577
VexRiscv/n19216_s3
11.728
12.017
VexRiscv/n19216_s1
12.542
13.121
VexRiscv/decode_to_execute_PC_31_s2
15.262
15.836
VexRiscv/n24474_s0
18.048
18.622
VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_2_s0
26.667
=====
SETUP
0.255
26.667
26.922
VexRiscv/writeBack_arbitration_isValid_s1
7.194
7.577
VexRiscv/n19216_s3
11.728
12.017
VexRiscv/n19216_s1
12.542
13.121
VexRiscv/decode_to_execute_PC_31_s2
15.262
15.836
VexRiscv/n24474_s0
18.048
18.622
VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_30_s0
26.667
=====
SETUP
0.260
26.915
27.176
VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0
7.202
7.584
VexRiscv/n17969_s3
11.717
12.005
builder_array_muxed0_0_s13
15.439
15.895
main_basesoc_uart_tx_fifo_wrport_we_s5
16.995
17.452
builder_csr_bankarray_csrbank3_ev_pending_re_s2
17.457
18.035
n3350_s6
25.827
26.334
n3350_s5
26.337
26.915
builder_csr_bankarray_interface2_bank_bus_dat_r_27_s0
26.915
=====
SETUP
0.334
26.631
26.966
VexRiscv/execute_to_memory_INSTRUCTION_11_s0
7.208
7.590
VexRiscv/n14918_s0
10.873
11.434
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13
14.701
14.990
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10
15.696
16.275
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5
16.656
17.164
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3
17.706
18.214
VexRiscv/IBusCachedPlugin_fetchPc_inc_s4
19.185
19.474
VexRiscv/when_Fetcher_l160_s0
19.649
20.156
VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20_s0
26.631
=====
SETUP
0.384
26.491
26.874
builder_grant_s2
7.228
7.611
builder_slave_sel_2_s5
11.288
11.856
builder_slave_sel_2_s2
12.767
13.223
builder_slave_sel_2_s1
16.876
17.443
main_basesoc_uart_tx_fifo_wrport_we_s2
18.164
18.672
n3404_s1
19.637
20.204
builder_csr_bankarray_interface2_bank_bus_dat_r_4_s0
26.491
=====
SETUP
0.420
26.544
26.964
VexRiscv/execute_to_memory_INSTRUCTION_11_s0
7.208
7.590
VexRiscv/n14918_s0
10.873
11.434
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13
14.701
14.990
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10
15.696
16.275
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5
16.656
17.164
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3
17.706
18.214
VexRiscv/IBusCachedPlugin_fetchPc_inc_s4
19.185
19.474
VexRiscv/when_Fetcher_l160_s0
19.649
20.156
VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3_s0
26.544
=====
SETUP
0.482
26.699
27.181
VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0
7.202
7.584
VexRiscv/n17969_s3
11.717
12.005
builder_array_muxed0_0_s13
15.439
15.895
main_basesoc_uart_tx_fifo_wrport_we_s5
16.995
17.452
builder_csr_bankarray_csrbank3_ev_pending_re_s2
17.457
18.035
n3380_s6
25.369
25.948
n3380_s5
26.120
26.699
builder_csr_bankarray_interface2_bank_bus_dat_r_12_s0
26.699
=====
SETUP
0.541
26.418
26.959
VexRiscv/execute_to_memory_INSTRUCTION_11_s0
7.208
7.590
VexRiscv/n14918_s0
10.873
11.434
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13
14.701
14.990
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10
15.696
16.275
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5
16.656
17.164
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3
17.706
18.214
VexRiscv/IBusCachedPlugin_fetchPc_inc_s4
19.185
19.474
VexRiscv/when_Fetcher_l160_s0
19.649
20.156
VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10_s0
26.418
=====
SETUP
0.551
26.420
26.971
VexRiscv/execute_to_memory_INSTRUCTION_11_s0
7.208
7.590
VexRiscv/n14918_s0
10.873
11.434
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13
14.701
14.990
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10
15.696
16.275
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5
16.656
17.164
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3
17.706
18.214
VexRiscv/IBusCachedPlugin_fetchPc_inc_s4
19.185
19.474
VexRiscv/when_Fetcher_l160_s0
19.649
20.156
VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_s0
26.420
=====
SETUP
0.601
26.577
27.177
VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0
7.202
7.584
VexRiscv/n17969_s3
11.717
12.005
builder_array_muxed0_0_s13
15.439
15.895
main_basesoc_uart_tx_fifo_wrport_we_s5
16.995
17.452
builder_csr_bankarray_csrbank3_ev_pending_re_s2
17.457
18.035
n3354_s6
25.827
26.115
n3354_s5
26.288
26.577
builder_csr_bankarray_interface2_bank_bus_dat_r_25_s0
26.577
=====
SETUP
0.711
26.433
27.144
VexRiscv/decode_to_execute_RS2_31_s0
7.193
7.575
VexRiscv/n19646_s1
10.791
11.370
VexRiscv/n19631_s6
14.771
15.060
VexRiscv/n19628_s4
17.065
17.613
VexRiscv/n19619_s4
19.583
19.871
VexRiscv/n19610_s4
23.058
23.514
VexRiscv/n19609_s3
25.854
26.433
VexRiscv/memory_DivPlugin_rs2_28_s0
26.433
=====
SETUP
0.761
26.424
27.185
VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0
7.202
7.584
VexRiscv/n17969_s3
11.717
12.005
builder_array_muxed0_0_s13
15.439
15.895
main_basesoc_uart_tx_fifo_wrport_we_s5
16.995
17.452
main_basesoc_uart_tx_fifo_wrport_we_s1
18.209
18.788
n3366_s6
25.165
25.673
n3366_s5
25.845
26.424
builder_csr_bankarray_interface2_bank_bus_dat_r_19_s0
26.424
=====
SETUP
0.762
26.209
26.971
VexRiscv/execute_to_memory_INSTRUCTION_11_s0
7.208
7.590
VexRiscv/n14918_s0
10.873
11.434
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13
14.701
14.990
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10
15.696
16.275
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5
16.656
17.164
VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3
17.706
18.214
VexRiscv/IBusCachedPlugin_fetchPc_inc_s4
19.185
19.474
VexRiscv/when_Fetcher_l160_s0
19.649
20.156
VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19_s0
26.209
=====
SETUP
0.770
26.097
26.867
builder_grant_s2
7.228
7.611
builder_slave_sel_2_s5
11.288
11.856
builder_slave_sel_2_s2
12.767
13.223
builder_slave_sel_2_s1
16.876
17.443
main_basesoc_uart_tx_fifo_wrport_we_s2
18.164
18.672
n3404_s1
19.637
20.204
builder_csr_bankarray_interface2_bank_bus_dat_r_18_s0
26.097
=====
SETUP
0.800
26.068
26.869
builder_grant_s2
7.228
7.611
builder_slave_sel_2_s5
11.288
11.856
builder_slave_sel_2_s2
12.767
13.223
builder_slave_sel_2_s1
16.876
17.443
main_basesoc_uart_tx_fifo_wrport_we_s2
18.164
18.672
n3404_s1
19.637
20.204
builder_csr_bankarray_interface2_bank_bus_dat_r_7_s0
26.068
=====
SETUP
0.800
26.068
26.869
builder_grant_s2
7.228
7.611
builder_slave_sel_2_s5
11.288
11.856
builder_slave_sel_2_s2
12.767
13.223
builder_slave_sel_2_s1
16.876
17.443
main_basesoc_uart_tx_fifo_wrport_we_s2
18.164
18.672
n3404_s1
19.637
20.204
builder_csr_bankarray_interface2_bank_bus_dat_r_8_s0
26.068
=====
SETUP
0.809
26.359
27.168
VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0
7.202
7.584
VexRiscv/n17969_s3
11.717
12.005
builder_array_muxed0_0_s13
15.439
15.895
main_basesoc_uart_tx_fifo_wrport_we_s5
16.995
17.452
main_basesoc_uart_tx_fifo_wrport_we_s1
18.209
18.788
n3382_s6
25.377
25.695
n3382_s5
25.852
26.359
builder_csr_bankarray_interface2_bank_bus_dat_r_11_s0
26.359
=====
HOLD
0.019
5.803
5.784
storage_1_storage_1_0_0_s
5.783
5.803
storage_1_dat1_0_s0
5.803
=====
HOLD
0.019
5.803
5.784
storage_1_storage_1_0_0_s
5.783
5.803
storage_1_dat1_1_s0
5.803
=====
HOLD
0.019
5.803
5.784
storage_1_storage_1_0_0_s
5.783
5.803
storage_1_dat1_2_s0
5.803
=====
HOLD
0.019
5.803
5.784
storage_1_storage_1_0_0_s
5.783
5.803
storage_1_dat1_3_s0
5.803
=====
HOLD
0.019
5.803
5.784
storage_1_storage_1_0_1_s
5.783
5.803
storage_1_dat1_4_s0
5.803
=====
HOLD
0.019
5.803
5.784
storage_1_storage_1_0_1_s
5.783
5.803
storage_1_dat1_5_s0
5.803
=====
HOLD
0.019
5.803
5.784
storage_1_storage_1_0_1_s
5.783
5.803
storage_1_dat1_6_s0
5.803
=====
HOLD
0.019
5.803
5.784
storage_1_storage_1_0_1_s
5.783
5.803
storage_1_dat1_7_s0
5.803
=====
HOLD
0.019
5.811
5.792
storage_storage_0_0_s
5.791
5.811
storage_dat1_0_s0
5.811
=====
HOLD
0.019
5.811
5.792
storage_storage_0_0_s
5.791
5.811
storage_dat1_1_s0
5.811
=====
HOLD
0.019
5.811
5.792
storage_storage_0_0_s
5.791
5.811
storage_dat1_2_s0
5.811
=====
HOLD
0.019
5.811
5.792
storage_storage_0_0_s
5.791
5.811
storage_dat1_3_s0
5.811
=====
HOLD
0.019
5.814
5.795
storage_storage_0_1_s
5.794
5.814
storage_dat1_4_s0
5.814
=====
HOLD
0.019
5.814
5.795
storage_storage_0_1_s
5.794
5.814
storage_dat1_5_s0
5.814
=====
HOLD
0.019
5.814
5.795
storage_storage_0_1_s
5.794
5.814
storage_dat1_6_s0
5.814
=====
HOLD
0.019
5.814
5.795
storage_storage_0_1_s
5.794
5.814
storage_dat1_7_s0
5.814
=====
HOLD
0.181
6.221
6.040
VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_29_s0
5.817
5.997
VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s
6.221
=====
HOLD
0.199
6.240
6.040
VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_16_s0
5.812
5.992
VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s
6.240
=====
HOLD
0.211
6.252
6.040
VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_21_s0
5.822
6.002
VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s
6.252
=====
HOLD
0.236
6.081
5.845
main_basesoc_uart_rx_fifo_produce_3_s0
5.778
5.958
storage_1_storage_1_0_1_s
6.081
=====
HOLD
0.236
6.081
5.845
main_basesoc_uart_rx_fifo_produce_2_s0
5.778
5.958
storage_1_storage_1_0_1_s
6.081
=====
HOLD
0.236
6.081
5.845
main_basesoc_uart_rx_fifo_produce_1_s0
5.778
5.958
storage_1_storage_1_0_1_s
6.081
=====
HOLD
0.236
6.081
5.845
main_basesoc_uart_rx_fifo_produce_0_s0
5.778
5.958
storage_1_storage_1_0_1_s
6.081
=====
HOLD
0.236
6.081
5.845
main_basesoc_uart_rx_fifo_produce_3_s0
5.778
5.958
storage_1_storage_1_0_0_s
6.081
=====
HOLD
0.236
6.081
5.845
main_basesoc_uart_rx_fifo_produce_2_s0
5.778
5.958
storage_1_storage_1_0_0_s
6.081
