12:31:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\fpga\shakelite2_save\vitisnewworkspace\temp_xsdb_launch_script.tcl
12:31:21 INFO  : XSCT server has started successfully.
12:31:21 INFO  : plnx-install-location is set to ''
12:31:21 INFO  : Successfully done setting XSCT server connection channel  
12:31:21 INFO  : Successfully done query RDI_DATADIR 
12:31:21 INFO  : Successfully done setting workspace for the tool. 
12:31:22 INFO  : Registering command handlers for Vitis TCF services
12:37:17 INFO  : Checking for BSP changes to sync application flags for project 'new'...
12:39:50 INFO  : Checking for BSP changes to sync application flags for project 'new'...
12:44:09 INFO  : Checking for BSP changes to sync application flags for project 'new'...
12:45:44 INFO  : Checking for BSP changes to sync application flags for project 'new'...
12:46:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:46:11 INFO  : 'jtag frequency' command is executed.
12:46:11 INFO  : Context for 'APU' is selected.
12:46:11 INFO  : System reset is completed.
12:46:14 INFO  : 'after 3000' command is executed.
12:46:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:46:18 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/bitstream/cpu_wrapper.bit"
12:46:18 INFO  : Context for 'APU' is selected.
12:46:18 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitisnewworkspace/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
12:46:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:18 INFO  : Context for 'APU' is selected.
12:46:18 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/psinit/ps7_init.tcl' is done.
12:46:18 INFO  : 'ps7_init' command is executed.
12:46:19 INFO  : 'ps7_post_config' command is executed.
12:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:19 INFO  : The application 'D:/fpga/shakelite2_save/vitisnewworkspace/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitisnewworkspace/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitisnewworkspace/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:19 INFO  : Memory regions updated for context APU
12:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:19 INFO  : 'con' command is executed.
12:46:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:19 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitisnewworkspace\.sdk\launch_scripts\single_application_debug\debugger_new-default_(1).tcl'
12:46:45 INFO  : Disconnected from the channel tcfchan#2.
12:46:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:46:46 INFO  : 'jtag frequency' command is executed.
12:46:46 INFO  : Context for 'APU' is selected.
12:46:46 INFO  : System reset is completed.
12:46:49 INFO  : 'after 3000' command is executed.
12:46:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:46:53 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/bitstream/cpu_wrapper.bit"
12:46:53 INFO  : Context for 'APU' is selected.
12:46:53 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitisnewworkspace/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
12:46:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:53 INFO  : Context for 'APU' is selected.
12:46:53 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/psinit/ps7_init.tcl' is done.
12:46:53 INFO  : 'ps7_init' command is executed.
12:46:53 INFO  : 'ps7_post_config' command is executed.
12:46:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:53 INFO  : The application 'D:/fpga/shakelite2_save/vitisnewworkspace/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitisnewworkspace/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitisnewworkspace/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:54 INFO  : Memory regions updated for context APU
12:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:54 INFO  : 'con' command is executed.
12:46:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:54 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitisnewworkspace\.sdk\launch_scripts\single_application_debug\debugger_new-default_(1).tcl'
12:47:25 INFO  : Disconnected from the channel tcfchan#3.
12:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:47:26 INFO  : 'jtag frequency' command is executed.
12:47:26 INFO  : Context for 'APU' is selected.
12:47:26 INFO  : System reset is completed.
12:47:29 INFO  : 'after 3000' command is executed.
12:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
12:47:33 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/bitstream/cpu_wrapper.bit"
12:47:33 INFO  : Context for 'APU' is selected.
12:47:33 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitisnewworkspace/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
12:47:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:33 INFO  : Context for 'APU' is selected.
12:47:33 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/psinit/ps7_init.tcl' is done.
12:47:33 INFO  : 'ps7_init' command is executed.
12:47:33 INFO  : 'ps7_post_config' command is executed.
12:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:34 INFO  : The application 'D:/fpga/shakelite2_save/vitisnewworkspace/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitisnewworkspace/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitisnewworkspace/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:34 INFO  : Memory regions updated for context APU
12:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:34 INFO  : 'con' command is executed.
12:47:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:47:34 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitisnewworkspace\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
13:20:44 INFO  : Checking for BSP changes to sync application flags for project 'new'...
13:20:49 INFO  : Disconnected from the channel tcfchan#4.
13:20:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:20:59 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:21:13 INFO  : 'jtag frequency' command is executed.
13:21:13 INFO  : Context for 'APU' is selected.
13:21:13 INFO  : System reset is completed.
13:21:16 INFO  : 'after 3000' command is executed.
13:21:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:21:20 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/bitstream/cpu_wrapper.bit"
13:21:20 INFO  : Context for 'APU' is selected.
13:21:20 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitisnewworkspace/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
13:21:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:20 INFO  : Context for 'APU' is selected.
13:21:20 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/psinit/ps7_init.tcl' is done.
13:21:20 INFO  : 'ps7_init' command is executed.
13:21:20 INFO  : 'ps7_post_config' command is executed.
13:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:21 INFO  : The application 'D:/fpga/shakelite2_save/vitisnewworkspace/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitisnewworkspace/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitisnewworkspace/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:21 INFO  : Memory regions updated for context APU
13:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:21 INFO  : 'con' command is executed.
13:21:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:21:21 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitisnewworkspace\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
13:21:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:21:21 INFO  : 'jtag frequency' command is executed.
13:21:21 INFO  : Context for 'APU' is selected.
13:21:21 INFO  : System reset is completed.
13:21:24 INFO  : 'after 3000' command is executed.
13:21:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:21:28 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/bitstream/cpu_wrapper.bit"
13:21:28 INFO  : Context for 'APU' is selected.
13:21:28 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitisnewworkspace/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
13:21:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:28 INFO  : Context for 'APU' is selected.
13:21:28 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/psinit/ps7_init.tcl' is done.
13:21:29 INFO  : 'ps7_init' command is executed.
13:21:29 INFO  : 'ps7_post_config' command is executed.
13:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:29 INFO  : The application 'D:/fpga/shakelite2_save/vitisnewworkspace/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitisnewworkspace/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitisnewworkspace/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:29 INFO  : Memory regions updated for context APU
13:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:29 INFO  : 'con' command is executed.
13:21:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:21:29 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitisnewworkspace\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
13:26:59 INFO  : Checking for BSP changes to sync application flags for project 'new'...
13:27:05 INFO  : Disconnected from the channel tcfchan#5.
13:27:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:27:06 INFO  : 'jtag frequency' command is executed.
13:27:06 INFO  : Context for 'APU' is selected.
13:27:06 INFO  : System reset is completed.
13:27:09 INFO  : 'after 3000' command is executed.
13:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
13:27:13 INFO  : FPGA configured successfully with bitstream "D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/bitstream/cpu_wrapper.bit"
13:27:13 INFO  : Context for 'APU' is selected.
13:27:13 INFO  : Hardware design information is loaded from 'D:/fpga/shakelite2_save/vitisnewworkspace/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa'.
13:27:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:13 INFO  : Context for 'APU' is selected.
13:27:13 INFO  : Sourcing of 'D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/psinit/ps7_init.tcl' is done.
13:27:14 INFO  : 'ps7_init' command is executed.
13:27:14 INFO  : 'ps7_post_config' command is executed.
13:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:14 INFO  : The application 'D:/fpga/shakelite2_save/vitisnewworkspace/new/Debug/new.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/bitstream/cpu_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/fpga/shakelite2_save/vitisnewworkspace/cpu_wrapper/export/cpu_wrapper/hw/cpu_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/fpga/shakelite2_save/vitisnewworkspace/new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/fpga/shakelite2_save/vitisnewworkspace/new/Debug/new.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:14 INFO  : Memory regions updated for context APU
13:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:14 INFO  : 'con' command is executed.
13:27:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:27:14 INFO  : Launch script is exported to file 'D:\fpga\shakelite2_save\vitisnewworkspace\.sdk\launch_scripts\single_application_debug\debugger_new-default.tcl'
13:28:18 INFO  : Disconnected from the channel tcfchan#6.
