Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 15 15:27:40 2024
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_wrapper_timing_summary_routed.rpt -pb pwm_wrapper_timing_summary_routed.pb -rpx pwm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       96          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (224)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (7)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: u_inst_clk_div_0/clk_out_q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: u_inst_clk_div_1/clk_out_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (224)
--------------------------------------------------
 There are 224 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7)
------------------------------
 There are 7 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.934        0.000                      0                    7        0.151        0.000                      0                    7        3.000        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        196.934        0.000                      0                    7        0.469        0.000                      0                    7       13.360        0.000                       0                     9  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      196.962        0.000                      0                    7        0.469        0.000                      0                    7       13.360        0.000                       0                     9  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        196.934        0.000                      0                    7        0.151        0.000                      0                    7  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      196.934        0.000                      0                    7        0.151        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.934ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 1.237ns (43.690%)  route 1.594ns (56.310%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 197.866 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           1.594     0.550    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.124     0.674 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.674    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.050 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.269 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.269    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.436   197.866    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.546   198.412    
                         clock uncertainty           -0.318   198.094    
    SLICE_X14Y62         FDCE (Setup_fdce_C_D)        0.109   198.203    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.203    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                196.934    

Slack (MET) :             196.935ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 1.100ns (39.071%)  route 1.715ns (60.929%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 197.866 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.715     0.671    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.795    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.253 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.253    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.436   197.866    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.546   198.412    
                         clock uncertainty           -0.318   198.094    
    SLICE_X14Y62         FDCE (Setup_fdce_C_D)        0.094   198.188    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        198.188    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                196.935    

Slack (MET) :             197.148ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 1.250ns (47.293%)  route 1.393ns (52.707%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     1.081 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.081    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.318   198.120    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.229    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                197.148    

Slack (MET) :             197.212ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 1.186ns (45.985%)  route 1.393ns (54.015%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.017 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.017    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.318   198.120    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.229    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                197.212    

Slack (MET) :             197.329ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.069ns (43.418%)  route 1.393ns (56.582%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     0.900 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.900    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.318   198.120    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.229    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                197.329    

Slack (MET) :             197.504ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.894ns (39.089%)  route 1.393ns (60.911%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.725 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.725    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.318   198.120    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.229    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                197.504    

Slack (MET) :             197.617ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.977%)  route 1.431ns (69.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           1.431     0.387    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X15Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.511 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.511    u_inst_clk_div_0/clk_out_d
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.549   198.416    
                         clock uncertainty           -0.318   198.098    
    SLICE_X15Y61         FDPE (Setup_fdpe_C_D)        0.029   198.127    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.127    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                197.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.273ns (44.056%)  route 0.347ns (55.944%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.561    -0.527    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.363 f  u_inst_clk_div_0/counter_q_reg[5]/Q
                         net (fo=6, routed)           0.347    -0.016    u_inst_clk_div_0/counter_q_reg[5]
    SLICE_X14Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.029 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.029    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.093 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.093    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.412    -0.510    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.376    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.279ns (45.900%)  route 0.329ns (54.100%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.329    -0.033    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X14Y61         LUT4 (Prop_lut4_I0_O)        0.045     0.012 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.012    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.082 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.082    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.396    -0.526    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.392    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.279ns (44.574%)  route 0.347ns (55.426%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.347    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.100 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.100    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.829    -0.924    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.412    -0.512    
    SLICE_X14Y62         FDCE (Hold_fdce_C_D)         0.134    -0.378    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.274ns (43.886%)  route 0.350ns (56.114%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.350    -0.012    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X14Y61         LUT4 (Prop_lut4_I1_O)        0.045     0.033 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.033    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.098 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.098    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.396    -0.526    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.392    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.748%)  route 0.392ns (65.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.561    -0.527    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.363 f  u_inst_clk_div_0/counter_q_reg[5]/Q
                         net (fo=6, routed)           0.392     0.029    u_inst_clk_div_0/counter_q_reg[5]
    SLICE_X15Y61         LUT4 (Prop_lut4_I0_O)        0.045     0.074 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.074    u_inst_clk_div_0/clk_out_d
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.412    -0.510    
    SLICE_X15Y61         FDPE (Hold_fdpe_C_D)         0.091    -0.419    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.275ns (42.191%)  route 0.377ns (57.809%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.561    -0.527    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.363 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=6, routed)           0.377     0.014    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X14Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.059 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.059    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.125 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.125    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.412    -0.510    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.376    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.337ns (49.274%)  route 0.347ns (50.726%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.347    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.158 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.158    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.829    -0.924    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.412    -0.512    
    SLICE_X14Y62         FDCE (Hold_fdce_C_D)         0.129    -0.383    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.541    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X15Y61     u_inst_clk_div_0/clk_out_q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X14Y62     u_inst_clk_div_0/counter_q_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X14Y62     u_inst_clk_div_0/counter_q_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X15Y61     u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X15Y61     u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X15Y61     u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X15Y61     u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.962ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 1.237ns (43.690%)  route 1.594ns (56.310%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 197.866 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           1.594     0.550    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.124     0.674 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.674    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.050 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.269 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.269    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.436   197.866    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.546   198.412    
                         clock uncertainty           -0.289   198.123    
    SLICE_X14Y62         FDCE (Setup_fdce_C_D)        0.109   198.232    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.232    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                196.962    

Slack (MET) :             196.963ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 1.100ns (39.071%)  route 1.715ns (60.929%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 197.866 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.715     0.671    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.795    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.253 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.253    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.436   197.866    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.546   198.412    
                         clock uncertainty           -0.289   198.123    
    SLICE_X14Y62         FDCE (Setup_fdce_C_D)        0.094   198.217    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        198.217    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                196.963    

Slack (MET) :             197.176ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 1.250ns (47.293%)  route 1.393ns (52.707%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     1.081 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.081    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.289   198.149    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.258    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                197.176    

Slack (MET) :             197.241ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 1.186ns (45.985%)  route 1.393ns (54.015%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.017 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.017    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.289   198.149    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.258    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                197.241    

Slack (MET) :             197.358ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.069ns (43.418%)  route 1.393ns (56.582%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     0.900 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.900    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.289   198.149    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.258    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                197.358    

Slack (MET) :             197.533ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.894ns (39.089%)  route 1.393ns (60.911%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.725 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.725    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.289   198.149    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.258    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.258    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                197.533    

Slack (MET) :             197.645ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.977%)  route 1.431ns (69.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           1.431     0.387    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X15Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.511 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.511    u_inst_clk_div_0/clk_out_d
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.549   198.416    
                         clock uncertainty           -0.289   198.127    
    SLICE_X15Y61         FDPE (Setup_fdpe_C_D)        0.029   198.156    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.156    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                197.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.273ns (44.056%)  route 0.347ns (55.944%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.561    -0.527    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.363 f  u_inst_clk_div_0/counter_q_reg[5]/Q
                         net (fo=6, routed)           0.347    -0.016    u_inst_clk_div_0/counter_q_reg[5]
    SLICE_X14Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.029 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.029    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.093 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.093    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.412    -0.510    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.376    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.279ns (45.900%)  route 0.329ns (54.100%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.329    -0.033    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X14Y61         LUT4 (Prop_lut4_I0_O)        0.045     0.012 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.012    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.082 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.082    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.396    -0.526    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.392    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.279ns (44.574%)  route 0.347ns (55.426%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.347    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.100 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.100    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.829    -0.924    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.412    -0.512    
    SLICE_X14Y62         FDCE (Hold_fdce_C_D)         0.134    -0.378    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.274ns (43.886%)  route 0.350ns (56.114%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.350    -0.012    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X14Y61         LUT4 (Prop_lut4_I1_O)        0.045     0.033 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.033    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.098 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.098    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.396    -0.526    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.392    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.748%)  route 0.392ns (65.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.561    -0.527    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.363 f  u_inst_clk_div_0/counter_q_reg[5]/Q
                         net (fo=6, routed)           0.392     0.029    u_inst_clk_div_0/counter_q_reg[5]
    SLICE_X15Y61         LUT4 (Prop_lut4_I0_O)        0.045     0.074 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.074    u_inst_clk_div_0/clk_out_d
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.412    -0.510    
    SLICE_X15Y61         FDPE (Hold_fdpe_C_D)         0.091    -0.419    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.275ns (42.191%)  route 0.377ns (57.809%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.561    -0.527    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.363 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=6, routed)           0.377     0.014    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X14Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.059 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.059    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.125 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.125    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.412    -0.510    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.376    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.337ns (49.274%)  route 0.347ns (50.726%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.347    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.158 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.158    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.829    -0.924    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.412    -0.512    
    SLICE_X14Y62         FDCE (Hold_fdce_C_D)         0.129    -0.383    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.541    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X15Y61     u_inst_clk_div_0/clk_out_q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X14Y62     u_inst_clk_div_0/counter_q_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X14Y62     u_inst_clk_div_0/counter_q_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X15Y61     u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X15Y61     u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X15Y61     u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X15Y61     u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y61     u_inst_clk_div_0/counter_q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.934ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 1.237ns (43.690%)  route 1.594ns (56.310%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 197.866 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           1.594     0.550    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.124     0.674 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.674    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.050 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.269 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.269    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.436   197.866    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.546   198.412    
                         clock uncertainty           -0.318   198.094    
    SLICE_X14Y62         FDCE (Setup_fdce_C_D)        0.109   198.203    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.203    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                196.934    

Slack (MET) :             196.935ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 1.100ns (39.071%)  route 1.715ns (60.929%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 197.866 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.715     0.671    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.795    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.253 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.253    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.436   197.866    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.546   198.412    
                         clock uncertainty           -0.318   198.094    
    SLICE_X14Y62         FDCE (Setup_fdce_C_D)        0.094   198.188    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        198.188    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                196.935    

Slack (MET) :             197.148ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 1.250ns (47.293%)  route 1.393ns (52.707%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     1.081 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.081    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.318   198.120    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.229    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                197.148    

Slack (MET) :             197.212ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 1.186ns (45.985%)  route 1.393ns (54.015%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.017 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.017    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.318   198.120    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.229    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                197.212    

Slack (MET) :             197.329ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.069ns (43.418%)  route 1.393ns (56.582%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     0.900 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.900    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.318   198.120    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.229    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                197.329    

Slack (MET) :             197.504ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.894ns (39.089%)  route 1.393ns (60.911%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.725 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.725    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.318   198.120    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.229    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                197.504    

Slack (MET) :             197.617ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.977%)  route 1.431ns (69.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           1.431     0.387    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X15Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.511 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.511    u_inst_clk_div_0/clk_out_d
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.549   198.416    
                         clock uncertainty           -0.318   198.098    
    SLICE_X15Y61         FDPE (Setup_fdpe_C_D)        0.029   198.127    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.127    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                197.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.273ns (44.056%)  route 0.347ns (55.944%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.561    -0.527    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.363 f  u_inst_clk_div_0/counter_q_reg[5]/Q
                         net (fo=6, routed)           0.347    -0.016    u_inst_clk_div_0/counter_q_reg[5]
    SLICE_X14Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.029 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.029    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.093 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.093    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.412    -0.510    
                         clock uncertainty            0.318    -0.192    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.058    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.279ns (45.900%)  route 0.329ns (54.100%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.329    -0.033    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X14Y61         LUT4 (Prop_lut4_I0_O)        0.045     0.012 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.012    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.082 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.082    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.396    -0.526    
                         clock uncertainty            0.318    -0.208    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.074    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.279ns (44.574%)  route 0.347ns (55.426%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.347    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.100 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.100    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.829    -0.924    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.412    -0.512    
                         clock uncertainty            0.318    -0.194    
    SLICE_X14Y62         FDCE (Hold_fdce_C_D)         0.134    -0.060    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.274ns (43.886%)  route 0.350ns (56.114%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.350    -0.012    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X14Y61         LUT4 (Prop_lut4_I1_O)        0.045     0.033 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.033    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.098 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.098    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.396    -0.526    
                         clock uncertainty            0.318    -0.208    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.074    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.748%)  route 0.392ns (65.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.561    -0.527    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.363 f  u_inst_clk_div_0/counter_q_reg[5]/Q
                         net (fo=6, routed)           0.392     0.029    u_inst_clk_div_0/counter_q_reg[5]
    SLICE_X15Y61         LUT4 (Prop_lut4_I0_O)        0.045     0.074 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.074    u_inst_clk_div_0/clk_out_d
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.412    -0.510    
                         clock uncertainty            0.318    -0.192    
    SLICE_X15Y61         FDPE (Hold_fdpe_C_D)         0.091    -0.101    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.275ns (42.191%)  route 0.377ns (57.809%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.561    -0.527    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.363 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=6, routed)           0.377     0.014    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X14Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.059 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.059    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.125 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.125    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.412    -0.510    
                         clock uncertainty            0.318    -0.192    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.058    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.337ns (49.274%)  route 0.347ns (50.726%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.347    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.158 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.158    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.829    -0.924    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.412    -0.512    
                         clock uncertainty            0.318    -0.194    
    SLICE_X14Y62         FDCE (Hold_fdce_C_D)         0.129    -0.065    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.934ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 1.237ns (43.690%)  route 1.594ns (56.310%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 197.866 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           1.594     0.550    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.124     0.674 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.674    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.050 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.269 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.269    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.436   197.866    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.546   198.412    
                         clock uncertainty           -0.318   198.094    
    SLICE_X14Y62         FDCE (Setup_fdce_C_D)        0.109   198.203    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.203    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                196.934    

Slack (MET) :             196.935ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 1.100ns (39.071%)  route 1.715ns (60.929%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 197.866 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.715     0.671    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.795    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.253 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.253    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.436   197.866    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.546   198.412    
                         clock uncertainty           -0.318   198.094    
    SLICE_X14Y62         FDCE (Setup_fdce_C_D)        0.094   198.188    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        198.188    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                196.935    

Slack (MET) :             197.148ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 1.250ns (47.293%)  route 1.393ns (52.707%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     1.081 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.081    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.318   198.120    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.229    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                197.148    

Slack (MET) :             197.212ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 1.186ns (45.985%)  route 1.393ns (54.015%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.017 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.017    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.318   198.120    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.229    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                197.212    

Slack (MET) :             197.329ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.069ns (43.418%)  route 1.393ns (56.582%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     0.900 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.900    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.318   198.120    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.229    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                197.329    

Slack (MET) :             197.504ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.894ns (39.089%)  route 1.393ns (60.911%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.393     0.349    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X14Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.473 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.473    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.725 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.725    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.438    
                         clock uncertainty           -0.318   198.120    
    SLICE_X14Y61         FDCE (Setup_fdce_C_D)        0.109   198.229    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                197.504    

Slack (MET) :             197.617ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.977%)  route 1.431ns (69.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 197.867 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.554    -1.562    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.518    -1.044 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           1.431     0.387    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X15Y61         LUT4 (Prop_lut4_I3_O)        0.124     0.511 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.511    u_inst_clk_div_0/clk_out_d
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437   197.867    u_inst_clk_div_0/clk_out1
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.549   198.416    
                         clock uncertainty           -0.318   198.098    
    SLICE_X15Y61         FDPE (Setup_fdpe_C_D)        0.029   198.127    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.127    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                197.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.273ns (44.056%)  route 0.347ns (55.944%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.561    -0.527    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.363 f  u_inst_clk_div_0/counter_q_reg[5]/Q
                         net (fo=6, routed)           0.347    -0.016    u_inst_clk_div_0/counter_q_reg[5]
    SLICE_X14Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.029 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.029    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.093 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.093    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.412    -0.510    
                         clock uncertainty            0.318    -0.192    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.058    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.279ns (45.900%)  route 0.329ns (54.100%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.329    -0.033    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X14Y61         LUT4 (Prop_lut4_I0_O)        0.045     0.012 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.012    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.082 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.082    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.396    -0.526    
                         clock uncertainty            0.318    -0.208    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.074    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.279ns (44.574%)  route 0.347ns (55.426%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.347    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.100 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.100    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.829    -0.924    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.412    -0.512    
                         clock uncertainty            0.318    -0.194    
    SLICE_X14Y62         FDCE (Hold_fdce_C_D)         0.134    -0.060    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.274ns (43.886%)  route 0.350ns (56.114%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 f  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.350    -0.012    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X14Y61         LUT4 (Prop_lut4_I1_O)        0.045     0.033 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.033    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.098 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.098    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.396    -0.526    
                         clock uncertainty            0.318    -0.208    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.074    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.748%)  route 0.392ns (65.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.561    -0.527    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.363 f  u_inst_clk_div_0/counter_q_reg[5]/Q
                         net (fo=6, routed)           0.392     0.029    u_inst_clk_div_0/counter_q_reg[5]
    SLICE_X15Y61         LUT4 (Prop_lut4_I0_O)        0.045     0.074 r  u_inst_clk_div_0/clk_out_q_i_1__0/O
                         net (fo=1, routed)           0.000     0.074    u_inst_clk_div_0/clk_out_d
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.412    -0.510    
                         clock uncertainty            0.318    -0.192    
    SLICE_X15Y61         FDPE (Hold_fdpe_C_D)         0.091    -0.101    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.275ns (42.191%)  route 0.377ns (57.809%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.561    -0.527    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.363 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=6, routed)           0.377     0.014    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X14Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.059 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.059    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.125 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.125    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.412    -0.510    
                         clock uncertainty            0.318    -0.192    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134    -0.058    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.337ns (49.274%)  route 0.347ns (50.726%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.526    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.362 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.347    -0.015    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.030 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.030    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.158 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.158    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.829    -0.924    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.412    -0.512    
                         clock uncertainty            0.318    -0.194    
    SLICE_X14Y62         FDCE (Hold_fdce_C_D)         0.129    -0.065    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.223    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           226 Endpoints
Min Delay           226 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            spd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 3.965ns (63.425%)  route 2.287ns (36.575%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDPE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
    SLICE_X1Y60          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/Q
                         net (fo=1, routed)           2.287     2.743    spd_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.509     6.252 r  spd_OBUF_inst/O
                         net (fo=0)                   0.000     6.252    spd
    L18                                                               r  spd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dir
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.121ns  (logic 4.033ns (65.886%)  route 2.088ns (34.114%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDPE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
    SLICE_X2Y55          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/Q
                         net (fo=1, routed)           2.088     2.606    dir_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.515     6.121 r  dir_OBUF_inst/O
                         net (fo=0)                   0.000     6.121    dir
    L17                                                               r  dir (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.037ns  (logic 1.440ns (28.591%)  route 3.597ns (71.409%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=7, routed)           1.019     1.537    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.124     1.661 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.661    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.211 f  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.206     3.417    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.541 f  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_2/O
                         net (fo=6, routed)           0.628     4.168    u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_2_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_1/O
                         net (fo=10, routed)          0.744     5.037    u_inst_pwm/u_inst_pwm_spd/curr_match_value_d
    SLICE_X5Y59          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.037ns  (logic 1.440ns (28.591%)  route 3.597ns (71.409%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=7, routed)           1.019     1.537    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.124     1.661 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.661    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.211 f  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.206     3.417    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.541 f  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_2/O
                         net (fo=6, routed)           0.628     4.168    u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_2_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_1/O
                         net (fo=10, routed)          0.744     5.037    u_inst_pwm/u_inst_pwm_spd/curr_match_value_d
    SLICE_X5Y59          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.897ns  (logic 1.440ns (29.408%)  route 3.457ns (70.592%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=7, routed)           1.019     1.537    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.124     1.661 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.661    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.211 f  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.206     3.417    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.541 f  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_2/O
                         net (fo=6, routed)           0.628     4.168    u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_2_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_1/O
                         net (fo=10, routed)          0.604     4.897    u_inst_pwm/u_inst_pwm_spd/curr_match_value_d
    SLICE_X5Y60          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.897ns  (logic 1.440ns (29.408%)  route 3.457ns (70.592%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=7, routed)           1.019     1.537    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.124     1.661 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.661    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.211 f  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.206     3.417    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.541 f  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_2/O
                         net (fo=6, routed)           0.628     4.168    u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_2_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_1/O
                         net (fo=10, routed)          0.604     4.897    u_inst_pwm/u_inst_pwm_spd/curr_match_value_d
    SLICE_X5Y60          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_1/counter_q_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.829ns  (logic 1.466ns (30.353%)  route 3.363ns (69.647%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.363     4.829    u_inst_clk_div_1/AR[0]
    SLICE_X8Y69          FDCE                                         f  u_inst_clk_div_1/counter_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_1/counter_q_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.829ns  (logic 1.466ns (30.353%)  route 3.363ns (69.647%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.363     4.829    u_inst_clk_div_1/AR[0]
    SLICE_X8Y69          FDCE                                         f  u_inst_clk_div_1/counter_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_1/counter_q_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.829ns  (logic 1.466ns (30.353%)  route 3.363ns (69.647%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.363     4.829    u_inst_clk_div_1/AR[0]
    SLICE_X8Y69          FDCE                                         f  u_inst_clk_div_1/counter_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.728ns  (logic 1.440ns (30.460%)  route 3.288ns (69.540%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=7, routed)           1.019     1.537    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X3Y60          LUT6 (Prop_lut6_I4_O)        0.124     1.661 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.661    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.211 f  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.206     3.417    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.124     3.541 f  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_2/O
                         net (fo=6, routed)           0.628     4.168    u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_2_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_1/O
                         net (fo=10, routed)          0.435     4.728    u_inst_pwm/u_inst_pwm_spd/curr_match_value_d
    SLICE_X3Y59          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/C
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/Q
                         net (fo=1, routed)           0.118     0.259    u_inst_pwm/u_inst_pwm_spd/next_match_value_q[2]
    SLICE_X3Y59          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[5]/C
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[5]/Q
                         net (fo=1, routed)           0.119     0.260    u_inst_pwm/u_inst_pwm_spd/next_match_value_q[5]
    SLICE_X3Y59          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.065%)  route 0.172ns (54.935%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[4]/C
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[4]/Q
                         net (fo=1, routed)           0.172     0.313    u_inst_pwm/u_inst_pwm_spd/next_match_value_q[4]
    SLICE_X3Y59          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.560%)  route 0.175ns (55.440%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[1]/C
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[1]/Q
                         net (fo=1, routed)           0.175     0.316    u_inst_pwm/u_inst_pwm_spd/next_match_value_q[1]
    SLICE_X3Y59          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.143%)  route 0.178ns (55.857%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[3]/C
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[3]/Q
                         net (fo=1, routed)           0.178     0.319    u_inst_pwm/u_inst_pwm_spd/next_match_value_q[3]
    SLICE_X5Y60          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.199%)  route 0.134ns (41.801%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/Q
                         net (fo=9, routed)           0.134     0.275    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.045     0.320 r  u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.320    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[5]
    SLICE_X4Y58          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.902%)  route 0.180ns (56.098%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[0]/C
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[0]/Q
                         net (fo=1, routed)           0.180     0.321    u_inst_pwm/u_inst_pwm_spd/next_match_value_q[0]
    SLICE_X5Y59          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.164ns (50.789%)  route 0.159ns (49.211%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[3]/C
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[3]/Q
                         net (fo=1, routed)           0.159     0.323    u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg_n_0_[3]
    SLICE_X3Y58          FDPE                                         r  u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.148ns (45.711%)  route 0.176ns (54.289%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[4]/C
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[4]/Q
                         net (fo=1, routed)           0.176     0.324    u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg_n_0_[4]
    SLICE_X3Y58          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.794%)  route 0.172ns (51.206%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/C
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/Q
                         net (fo=1, routed)           0.172     0.336    u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg_n_0_[8]
    SLICE_X3Y58          FDPE                                         r  u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    R2                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.830    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.688 f  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.218    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.247 f  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.063    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    R2                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.830    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.688 f  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.218    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.247 f  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.063    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.689ns  (logic 1.466ns (31.257%)  route 3.223ns (68.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.223     4.689    u_inst_clk_div_0/AR[0]
    SLICE_X15Y61         FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437    -2.133    u_inst_clk_div_0/clk_out1
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.689ns  (logic 1.466ns (31.257%)  route 3.223ns (68.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.223     4.689    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437    -2.133    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.689ns  (logic 1.466ns (31.257%)  route 3.223ns (68.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.223     4.689    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437    -2.133    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.689ns  (logic 1.466ns (31.257%)  route 3.223ns (68.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.223     4.689    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437    -2.133    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.689ns  (logic 1.466ns (31.257%)  route 3.223ns (68.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.223     4.689    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437    -2.133    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.541ns  (logic 1.466ns (32.278%)  route 3.075ns (67.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.075     4.541    u_inst_clk_div_0/AR[0]
    SLICE_X14Y62         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.436    -2.134    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.541ns  (logic 1.466ns (32.278%)  route 3.075ns (67.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.075     4.541    u_inst_clk_div_0/AR[0]
    SLICE_X14Y62         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.436    -2.134    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.234ns (15.282%)  route 1.295ns (84.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.295     1.529    u_inst_clk_div_0/AR[0]
    SLICE_X14Y62         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.829    -0.924    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.234ns (15.282%)  route 1.295ns (84.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.295     1.529    u_inst_clk_div_0/AR[0]
    SLICE_X14Y62         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.829    -0.924    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.234ns (14.693%)  route 1.356ns (85.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.356     1.590    u_inst_clk_div_0/AR[0]
    SLICE_X15Y61         FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.234ns (14.693%)  route 1.356ns (85.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.356     1.590    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.234ns (14.693%)  route 1.356ns (85.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.356     1.590    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.234ns (14.693%)  route 1.356ns (85.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.356     1.590    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.234ns (14.693%)  route 1.356ns (85.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.356     1.590    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.689ns  (logic 1.466ns (31.257%)  route 3.223ns (68.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.223     4.689    u_inst_clk_div_0/AR[0]
    SLICE_X15Y61         FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437    -2.133    u_inst_clk_div_0/clk_out1
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.689ns  (logic 1.466ns (31.257%)  route 3.223ns (68.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.223     4.689    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437    -2.133    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.689ns  (logic 1.466ns (31.257%)  route 3.223ns (68.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.223     4.689    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437    -2.133    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.689ns  (logic 1.466ns (31.257%)  route 3.223ns (68.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.223     4.689    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437    -2.133    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.689ns  (logic 1.466ns (31.257%)  route 3.223ns (68.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.223     4.689    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.437    -2.133    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.541ns  (logic 1.466ns (32.278%)  route 3.075ns (67.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.075     4.541    u_inst_clk_div_0/AR[0]
    SLICE_X14Y62         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.436    -2.134    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.541ns  (logic 1.466ns (32.278%)  route 3.075ns (67.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=101, routed)         3.075     4.541    u_inst_clk_div_0/AR[0]
    SLICE_X14Y62         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.436    -2.134    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.234ns (15.282%)  route 1.295ns (84.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.295     1.529    u_inst_clk_div_0/AR[0]
    SLICE_X14Y62         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.829    -0.924    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.234ns (15.282%)  route 1.295ns (84.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.295     1.529    u_inst_clk_div_0/AR[0]
    SLICE_X14Y62         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.829    -0.924    u_inst_clk_div_0/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.234ns (14.693%)  route 1.356ns (85.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.356     1.590    u_inst_clk_div_0/AR[0]
    SLICE_X15Y61         FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X15Y61         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.234ns (14.693%)  route 1.356ns (85.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.356     1.590    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.234ns (14.693%)  route 1.356ns (85.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.356     1.590    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.234ns (14.693%)  route 1.356ns (85.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.356     1.590    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.234ns (14.693%)  route 1.356ns (85.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=101, routed)         1.356     1.590    u_inst_clk_div_0/AR[0]
    SLICE_X14Y61         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.922    u_inst_clk_div_0/clk_out1
    SLICE_X14Y61         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C





