Analysis & Synthesis report for Medipix_prj
Tue Jul 12 17:43:52 2016
Quartus II 64-Bit Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Analysis & Synthesis Messages
  8. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Jul 12 17:43:52 2016              ;
; Quartus II 64-Bit Version   ; 10.0 Build 262 08/18/2010 SP 1 SJ Full Version ;
; Revision Name               ; Medipix_prj                                    ;
; Top-level Entity Name       ; Top_Medipix                                    ;
; Family                      ; Cyclone IV E                                   ;
+-----------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Option                                                                     ; Setting      ; Default Value      ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Device                                                                     ; EP4CE75F23C8 ;                    ;
; Top-level entity name                                                      ; Top_Medipix  ; Medipix_prj        ;
; Family name                                                                ; Cyclone IV E ; Stratix II         ;
; Use smart compilation                                                      ; On           ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 8            ;                    ;
; VHDL Show LMF Mapping Messages                                             ; Off          ;                    ;
; Optimization Technique                                                     ; Speed        ; Balanced           ;
; PowerPlay Power Optimization                                               ; Off          ; Normal compilation ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On           ; On                 ;
; Enable compact report table                                                ; Off          ; Off                ;
; Restructure Multiplexers                                                   ; Auto         ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off          ; Off                ;
; Preserve fewer node names                                                  ; On           ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off          ; Off                ;
; Verilog Version                                                            ; Verilog_2001 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993    ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto         ; Auto               ;
; Safe State Machine                                                         ; Off          ; Off                ;
; Extract Verilog State Machines                                             ; On           ; On                 ;
; Extract VHDL State Machines                                                ; On           ; On                 ;
; Ignore Verilog initial constructs                                          ; Off          ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000         ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250          ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On           ; On                 ;
; Parallel Synthesis                                                         ; On           ; On                 ;
; DSP Block Balancing                                                        ; Auto         ; Auto               ;
; NOT Gate Push-Back                                                         ; On           ; On                 ;
; Power-Up Don't Care                                                        ; On           ; On                 ;
; Remove Redundant Logic Cells                                               ; Off          ; Off                ;
; Remove Duplicate Registers                                                 ; On           ; On                 ;
; Ignore CARRY Buffers                                                       ; Off          ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off          ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off          ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off          ; Off                ;
; Ignore LCELL Buffers                                                       ; Off          ; Off                ;
; Ignore SOFT Buffers                                                        ; On           ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off          ; Off                ;
; Carry Chain Length                                                         ; 70           ; 70                 ;
; Auto Carry Chains                                                          ; On           ; On                 ;
; Auto Open-Drain Pins                                                       ; On           ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off          ; Off                ;
; Auto ROM Replacement                                                       ; On           ; On                 ;
; Auto RAM Replacement                                                       ; On           ; On                 ;
; Auto DSP Block Replacement                                                 ; On           ; On                 ;
; Auto Shift Register Replacement                                            ; Auto         ; Auto               ;
; Auto Clock Enable Replacement                                              ; On           ; On                 ;
; Strict RAM Replacement                                                     ; Off          ; Off                ;
; Allow Synchronous Control Signals                                          ; On           ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off          ; Off                ;
; Auto RAM Block Balancing                                                   ; On           ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off          ; Off                ;
; Auto Resource Sharing                                                      ; Off          ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off          ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off          ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off          ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On           ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off          ; Off                ;
; Timing-Driven Synthesis                                                    ; On           ; On                 ;
; Report Parameter Settings                                                  ; On           ; On                 ;
; Report Source Assignments                                                  ; On           ; On                 ;
; Report Connectivity Checks                                                 ; On           ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off          ; Off                ;
; Synchronization Register Chain Length                                      ; 2            ; 2                  ;
; HDL message level                                                          ; Level2       ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000         ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100          ; 100                ;
; Clock MUX Protection                                                       ; On           ; On                 ;
; Auto Gated Clock Conversion                                                ; Off          ; Off                ;
; Block Design Naming                                                        ; Auto         ; Auto               ;
; SDC constraint protection                                                  ; Off          ; Off                ;
; Synthesis Effort                                                           ; Auto         ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On           ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium       ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto         ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On           ; On                 ;
; Synthesis Seed                                                             ; 1            ; 1                  ;
+----------------------------------------------------------------------------+--------------+--------------------+


Parallel compilation attempted to use more processors than were available, which may cause increased compilation time. For lowest compilation time, correct your settings.
+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+--------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                            ;
+--------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+
; Modules/m_Medipix_Bridge/Select_Output.vhd             ; yes             ; User VHDL File               ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Select_Output.vhd             ;
; Modules/m_Medipix_Bridge/Medipix_Bridge.v              ; yes             ; User Verilog HDL File        ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Medipix_Bridge.v              ;
; Modules/m_Medipix_Bridge/Gera_Rajada_Read_DAC.vhd      ; yes             ; User VHDL File               ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Read_DAC.vhd      ;
; Modules/m_Medipix_Bridge/Gera_Rajada_Read_CounterH.vhd ; yes             ; User VHDL File               ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Read_CounterH.vhd ;
; Modules/m_Medipix_Bridge/Gera_Rajada_OMR.vhd           ; yes             ; User VHDL File               ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_OMR.vhd           ;
; Modules/m_Medipix_Bridge/Gera_Rajada_Load_DAC.vhd      ; yes             ; User VHDL File               ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Load_DAC.vhd      ;
; Modules/m_Medipix_Bridge/Gera_Rajada_Load_CTPR.vhd     ; yes             ; User VHDL File               ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Load_CTPR.vhd     ;
; Modules/m_Medipix_Bridge/Gera_Rajada_Load_CounterH.vhd ; yes             ; User VHDL File               ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_Rajada_Load_CounterH.vhd ;
; Modules/m_Medipix_Bridge/Gera_M.vhd                    ; yes             ; User VHDL File               ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Gera_M.vhd                    ;
; Modules/m_Medipix_Bridge/Decoder_Parametros.vhd        ; yes             ; User VHDL File               ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Decoder_Parametros.vhd        ;
; Modules/m_Medipix_Bridge/Decoder_Dacs.vhd              ; yes             ; User VHDL File               ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Medipix_Bridge/Decoder_Dacs.vhd              ;
; Modules/m_DAC_Bridge/DAC_Bridge.vhd                    ; yes             ; User VHDL File               ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_DAC_Bridge/DAC_Bridge.vhd                    ;
; Modules/m_ADC_Bridge/ADC_Bridge.vhd                    ; yes             ; User VHDL File               ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_ADC_Bridge/ADC_Bridge.vhd                    ;
; Modules/m_Reset_Syncronize/Rst_Syncronizer.v           ; yes             ; User Verilog HDL File        ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Reset_Syncronize/Rst_Syncronizer.v           ;
; Modules/m_Cpu_PLL/cpu_pll.v                            ; yes             ; User Wizard-Generated File   ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Cpu_PLL/cpu_pll.v                            ;
; Top_Medipix.v                                          ; yes             ; User Verilog HDL File        ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Top_Medipix.v                                          ;
; altpll.tdf                                             ; yes             ; Megafunction                 ; d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf                                               ;
; db/cpu_pll_altpll.v                                    ; yes             ; Auto-Generated Megafunction  ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/db/cpu_pll_altpll.v                                    ;
+--------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+--------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------+------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 10.0    ; N/A          ; N/A          ; |Top_Medipix|cpu_pll:u_cpu_pll ; G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Modules/m_Cpu_PLL/cpu_pll.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------+------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jul 12 17:43:48 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Medipix_prj -c Medipix_prj
Info: Parallel compilation is enabled and will use up to 8 processors
Warning: Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
Info: Found 2 design units, including 0 entities, in source file modules/m_medoip/vhd/pck_crc32_d4.vhd
    Info: Found design unit 1: PCK_CRC32_D4
    Info: Found design unit 2: PCK_CRC32_D4-body
Info: Found 1 design units, including 1 entities, in source file modules/m_medoip/vhd/tsoip_bridge.v
    Info: Found entity 1: TSoIp_Bridge
Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/teste_crc.vhd
    Info: Found design unit 1: teste_crc-teste_crc_arc
    Info: Found entity 1: teste_crc
Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/phyinterface.vhd
    Info: Found design unit 1: PhyInterface-PhyInterface_arq
    Info: Found entity 1: PhyInterface
Info: Found 1 design units, including 1 entities, in source file modules/m_medoip/vhd/myblkinv2.v
    Info: Found entity 1: myblkinv2
Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/muxphyctrl.vhd
    Info: Found design unit 1: MuxPhyCtrl-MuxPhyCtrl_arc
    Info: Found entity 1: MuxPhyCtrl
Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/muxhdpactaddcrc.vhd
    Info: Found design unit 1: MuxHdPactAddCRC-MuxHdPactAddCRC_arc
    Info: Found entity 1: MuxHdPactAddCRC
Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/mux_crc.vhd
    Info: Found design unit 1: mux_crc-mux_crc_arc
    Info: Found entity 1: mux_crc
Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/mac_header.vhd
    Info: Found design unit 1: mac_header-mac_header_arc
    Info: Found entity 1: mac_header
Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/ctrlwrtxtsoip.vhd
    Info: Found design unit 1: CtrlWrTxTsOIP-CtrlWrTxTsOIP_arc
    Info: Found entity 1: CtrlWrTxTsOIP
Info: Found 2 design units, including 1 entities, in source file modules/m_medoip/vhd/ctrlrdtxtsoip.vhd
    Info: Found design unit 1: CtrlRdTxTsOIp-CtrlRdTxTsOIp_arc
    Info: Found entity 1: CtrlRdTxTsOIp
Info: Found 1 design units, including 1 entities, in source file modules/m_medoip/vhd/auk_udpipmac_ethernet_crc.v
    Info: Found entity 1: auk_udpipmac_ethernet_crc
Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/select_output.vhd
    Info: Found design unit 1: Select_Output-Select_Output_arc
    Info: Found entity 1: Select_Output
Info: Found 1 design units, including 1 entities, in source file modules/m_medipix_bridge/medipix_bridge.v
    Info: Found entity 1: Medipix_Bridge
Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_read_dac.vhd
    Info: Found design unit 1: Gera_Rajada_Read_DAC-Gera_Rajada_Read_DAC_arc
    Info: Found entity 1: Gera_Rajada_Read_DAC
Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_read_counterh.vhd
    Info: Found design unit 1: Gera_Rajada_Read_CounterH-Gera_Rajada_Read_CounterH_arc
    Info: Found entity 1: Gera_Rajada_Read_CounterH
Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_omr.vhd
    Info: Found design unit 1: Gera_Rajada_OMR-Gera_Rajada_OMR_arc
    Info: Found entity 1: Gera_Rajada_OMR
Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_load_dac.vhd
    Info: Found design unit 1: Gera_Rajada_Load_DAC-Gera_Rajada_Load_DAC_arc
    Info: Found entity 1: Gera_Rajada_Load_DAC
Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_load_ctpr.vhd
    Info: Found design unit 1: Gera_Rajada_Load_CTPR-Gera_Rajada_Load_CTPR_arc
    Info: Found entity 1: Gera_Rajada_Load_CTPR
Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_rajada_load_counterh.vhd
    Info: Found design unit 1: Gera_Rajada_Load_CounterH-Gera_Rajada_Load_CounterH_arc
    Info: Found entity 1: Gera_Rajada_Load_CounterH
Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/gera_m.vhd
    Info: Found design unit 1: Gera_M-Gera_M_arc
    Info: Found entity 1: Gera_M
Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/decoder_parametros.vhd
    Info: Found design unit 1: Decoder_Parametros-Decoder_Parametros_arc
    Info: Found entity 1: Decoder_Parametros
Info: Found 2 design units, including 1 entities, in source file modules/m_medipix_bridge/decoder_dacs.vhd
    Info: Found design unit 1: Decoder_Dacs-Decoder_Dacs_arc
    Info: Found entity 1: Decoder_Dacs
Info: Found 2 design units, including 1 entities, in source file modules/m_dac_bridge/dac_bridge.vhd
    Info: Found design unit 1: DAC_Bridge-DAC_Bridge_arc
    Info: Found entity 1: DAC_Bridge
Info: Found 2 design units, including 1 entities, in source file modules/m_adc_bridge/adc_bridge.vhd
    Info: Found design unit 1: ADC_Bridge-ADC_Bridge_arc
    Info: Found entity 1: ADC_Bridge
Info: Found 1 design units, including 1 entities, in source file modules/m_reset_syncronize/rst_syncronizer.v
    Info: Found entity 1: Rst_Syncronizer
Info: Found 1 design units, including 1 entities, in source file modules/m_cpu_pll/cpu_pll.v
    Info: Found entity 1: cpu_pll
Info: Found 1 design units, including 1 entities, in source file modules/m_reset_syncronize/reset.v
    Info: Found entity 1: Rst
Info: Found 1 design units, including 1 entities, in source file top_medipix.v
    Info: Found entity 1: Top_Medipix
Info: Elaborating entity "Top_Medipix" for the top level hierarchy
Info: Elaborating entity "Rst_Syncronizer" for hierarchy "Rst_Syncronizer:u_Rst_Syncronizer"
Info: Elaborating entity "cpu_pll" for hierarchy "cpu_pll:u_cpu_pll"
Info: Elaborating entity "altpll" for hierarchy "cpu_pll:u_cpu_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "cpu_pll:u_cpu_pll|altpll:altpll_component"
Info: Instantiated megafunction "cpu_pll:u_cpu_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "25"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=cpu_pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/cpu_pll_altpll.v
    Info: Found entity 1: cpu_pll_altpll
Info: Elaborating entity "cpu_pll_altpll" for hierarchy "cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated"
Info: Elaborating entity "ADC_Bridge" for hierarchy "ADC_Bridge:u_ADC_Bridge"
Info: Elaborating entity "DAC_Bridge" for hierarchy "DAC_Bridge:u_DAC_Bridge"
Info: Elaborating entity "Medipix_Bridge" for hierarchy "Medipix_Bridge:u_Medipix_Bridge"
Info: Elaborating entity "Decoder_Parametros" for hierarchy "Medipix_Bridge:u_Medipix_Bridge|Decoder_Parametros:u_Decoder_Parametros"
Info: Elaborating entity "Decoder_Dacs" for hierarchy "Medipix_Bridge:u_Medipix_Bridge|Decoder_Dacs:u_Decoder_Dacs"
Info: Elaborating entity "Gera_M" for hierarchy "Medipix_Bridge:u_Medipix_Bridge|Gera_M:u_Gera_M"
Info: Elaborating entity "Select_Output" for hierarchy "Medipix_Bridge:u_Medipix_Bridge|Select_Output:u_Select_Output"
Info: Elaborating entity "Gera_Rajada_OMR" for hierarchy "Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_OMR:u_Gera_Rajada_OMR"
Info: Elaborating entity "Gera_Rajada_Load_DAC" for hierarchy "Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_Load_DAC:u_Gera_Rajada_Load_DAC"
Info: Elaborating entity "Gera_Rajada_Read_DAC" for hierarchy "Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_Read_DAC:u_Gera_Rajada_Read_DAC"
Info: Elaborating entity "Gera_Rajada_Load_CTPR" for hierarchy "Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_Load_CTPR:u_Gera_Rajada_Load_CTPR"
Info: Elaborating entity "Gera_Rajada_Load_CounterH" for hierarchy "Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_Load_CounterH:u_Gera_Rajada_Load_CounterH"
Info: Elaborating entity "Gera_Rajada_Read_CounterH" for hierarchy "Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_Read_CounterH:u_Gera_Rajada_Read_CounterH"
Error: Node instance "u_Rx_Data_Medipix" instantiates undefined entity "Rx_Data_Medipix" File: G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Top_Medipix.v Line: 251
Error: Node instance "u_TOP_MEDoIP" instantiates undefined entity "TOP_MEDoIP" File: G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Top_Medipix.v Line: 277
Error: Node instance "u_Eth_Share" instantiates undefined entity "Eth_Share" File: G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Top_Medipix.v Line: 295
Error: Node instance "u_Medipix_sopc" instantiates undefined entity "Medipix_sopc" File: G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Top_Medipix.v Line: 376
Info: Generated suppressed messages file G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Medipix_prj.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning
    Error: Peak virtual memory: 521 megabytes
    Error: Processing ended: Tue Jul 12 17:43:52 2016
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/Prototipo_Medipix/Projeto/Testes/enc_dec_flsr/Medipix_prj.map.smsg.


