WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 02 min 09 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2500113 cumulative IPC: 4 (Simulation time: 00 hr 02 min 09 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2500113 cumulative IPC: 4 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 8355857 heartbeat IPC: 1.708 cumulative IPC: 1.708 (Simulation time: 00 hr 05 min 24 sec)
Simulation finished CPU 0 instructions: 10000003 cycles: 5855745 cumulative IPC: 1.708 (Simulation time: 00 hr 05 min 24 sec)
Simulation complete CPU 0 instructions: 10000003 cycles: 5855745 cumulative IPC: 1.708 (Simulation time: 00 hr 05 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/hmmer_397B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.708 instructions: 10000003 cycles: 5855745
CPU 0 Branch Prediction Accuracy: 99.38% MPKI: 0.2427 Average ROB Occupancy at Mispredict: 113.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0072
BRANCH_INDIRECT: 0.0041
BRANCH_CONDITIONAL: 0.215
BRANCH_DIRECT_CALL: 0.0076
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0083

LLC TOTAL        ACCESS:      65104 HIT:      41321 MISS:      23783
LLC LOAD         ACCESS:       3852 HIT:       2503 MISS:       1349
LLC RFO          ACCESS:      30897 HIT:       8578 MISS:      22319
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      30235 HIT:      30233 MISS:          2
LLC TRANSLATION  ACCESS:        120 HIT:          7 MISS:        113
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 2659 cycles
cpu0_DTLB TOTAL        ACCESS:    2248723 HIT:    2245950 MISS:       2773
cpu0_DTLB LOAD         ACCESS:    2248723 HIT:    2245950 MISS:       2773
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 45.32 cycles
cpu0_ITLB TOTAL        ACCESS:       1415 HIT:       1358 MISS:         57
cpu0_ITLB LOAD         ACCESS:       1415 HIT:       1358 MISS:         57
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 237.4 cycles
cpu0_L1D TOTAL        ACCESS:    3146108 HIT:    2112212 MISS:    1033896
cpu0_L1D LOAD         ACCESS:    1742375 HIT:    1705521 MISS:      36854
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1403239 HIT:     406603 MISS:     996636
cpu0_L1D TRANSLATION  ACCESS:        494 HIT:         88 MISS:        406
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 51.21 cycles
cpu0_L1I TOTAL        ACCESS:       1562 HIT:       1214 MISS:        348
cpu0_L1I LOAD         ACCESS:       1562 HIT:       1214 MISS:        348
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 329 cycles
cpu0_L2C TOTAL        ACCESS:      87232 HIT:      52355 MISS:      34877
cpu0_L2C LOAD         ACCESS:      25629 HIT:      21777 MISS:       3852
cpu0_L2C RFO          ACCESS:      31011 HIT:        113 MISS:      30898
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      30186 HIT:      30179 MISS:          7
cpu0_L2C TRANSLATION  ACCESS:        406 HIT:        286 MISS:        120
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1834 cycles
cpu0_STLB TOTAL        ACCESS:        963 HIT:        473 MISS:        490
cpu0_STLB LOAD         ACCESS:        963 HIT:        473 MISS:        490
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 340.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11549
  ROW_BUFFER_MISS:      12218
 AVG DBUS CONGESTED CYCLE: 3.958
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4728
  FULL:      17607
