/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB12_CTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB12_CTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB12_MSK
#define ADC_SAR_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define ADC_SAR_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB12_MSK
#define ADC_SAR_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB12_ST
#define ADC_SAR_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_SAR_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_SAR_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_SAR_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB11_CTL
#define ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define ADC_SAR_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB11_CTL
#define ADC_SAR_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define ADC_SAR_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_SAR_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ADC_SAR_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ADC_SAR_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB11_MSK
#define ADC_SAR_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_SAR_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_SAR_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define ADC_SAR_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define ADC_SAR_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_SAR_bSAR_SEQ_EOCSts__MASK_REG CYREG_B0_UDB09_MSK
#define ADC_SAR_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define ADC_SAR_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B0_UDB09_ST
#define ADC_SAR_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_FinalBuf__DRQ_NUMBER 0u
#define ADC_SAR_FinalBuf__NUMBEROF_TDS 0u
#define ADC_SAR_FinalBuf__PRIORITY 2u
#define ADC_SAR_FinalBuf__TERMIN_EN 0u
#define ADC_SAR_FinalBuf__TERMIN_SEL 0u
#define ADC_SAR_FinalBuf__TERMOUT0_EN 1u
#define ADC_SAR_FinalBuf__TERMOUT0_SEL 0u
#define ADC_SAR_FinalBuf__TERMOUT1_EN 0u
#define ADC_SAR_FinalBuf__TERMOUT1_SEL 0u
#define ADC_SAR_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_SAR_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_SAR_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_SAR_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_IntClock__INDEX 0x01u
#define ADC_SAR_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_IntClock__PM_ACT_MSK 0x02u
#define ADC_SAR_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_IntClock__PM_STBY_MSK 0x02u
#define ADC_SAR_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_IRQ__INTC_MASK 0x04u
#define ADC_SAR_IRQ__INTC_NUMBER 2u
#define ADC_SAR_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ADC_SAR_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_SAR_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_TempBuf__DRQ_NUMBER 1u
#define ADC_SAR_TempBuf__NUMBEROF_TDS 0u
#define ADC_SAR_TempBuf__PRIORITY 2u
#define ADC_SAR_TempBuf__TERMIN_EN 0u
#define ADC_SAR_TempBuf__TERMIN_SEL 0u
#define ADC_SAR_TempBuf__TERMOUT0_EN 1u
#define ADC_SAR_TempBuf__TERMOUT0_SEL 1u
#define ADC_SAR_TempBuf__TERMOUT1_EN 0u
#define ADC_SAR_TempBuf__TERMOUT1_SEL 0u
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* CR1 */
#define CR1__0__INTTYPE CYREG_PICU15_INTTYPE5
#define CR1__0__MASK 0x20u
#define CR1__0__PC CYREG_IO_PC_PRT15_PC5
#define CR1__0__PORT 15u
#define CR1__0__SHIFT 5u
#define CR1__AG CYREG_PRT15_AG
#define CR1__AMUX CYREG_PRT15_AMUX
#define CR1__BIE CYREG_PRT15_BIE
#define CR1__BIT_MASK CYREG_PRT15_BIT_MASK
#define CR1__BYP CYREG_PRT15_BYP
#define CR1__CTL CYREG_PRT15_CTL
#define CR1__DM0 CYREG_PRT15_DM0
#define CR1__DM1 CYREG_PRT15_DM1
#define CR1__DM2 CYREG_PRT15_DM2
#define CR1__DR CYREG_PRT15_DR
#define CR1__INP_DIS CYREG_PRT15_INP_DIS
#define CR1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CR1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CR1__LCD_EN CYREG_PRT15_LCD_EN
#define CR1__MASK 0x20u
#define CR1__PORT 15u
#define CR1__PRT CYREG_PRT15_PRT
#define CR1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CR1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CR1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CR1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CR1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CR1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CR1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CR1__PS CYREG_PRT15_PS
#define CR1__SHIFT 5u
#define CR1__SLW CYREG_PRT15_SLW

/* CR2 */
#define CR2__0__INTTYPE CYREG_PICU2_INTTYPE0
#define CR2__0__MASK 0x01u
#define CR2__0__PC CYREG_PRT2_PC0
#define CR2__0__PORT 2u
#define CR2__0__SHIFT 0u
#define CR2__AG CYREG_PRT2_AG
#define CR2__AMUX CYREG_PRT2_AMUX
#define CR2__BIE CYREG_PRT2_BIE
#define CR2__BIT_MASK CYREG_PRT2_BIT_MASK
#define CR2__BYP CYREG_PRT2_BYP
#define CR2__CTL CYREG_PRT2_CTL
#define CR2__DM0 CYREG_PRT2_DM0
#define CR2__DM1 CYREG_PRT2_DM1
#define CR2__DM2 CYREG_PRT2_DM2
#define CR2__DR CYREG_PRT2_DR
#define CR2__INP_DIS CYREG_PRT2_INP_DIS
#define CR2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CR2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CR2__LCD_EN CYREG_PRT2_LCD_EN
#define CR2__MASK 0x01u
#define CR2__PORT 2u
#define CR2__PRT CYREG_PRT2_PRT
#define CR2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CR2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CR2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CR2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CR2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CR2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CR2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CR2__PS CYREG_PRT2_PS
#define CR2__SHIFT 0u
#define CR2__SLW CYREG_PRT2_SLW

/* CR3 */
#define CR3__0__INTTYPE CYREG_PICU2_INTTYPE1
#define CR3__0__MASK 0x02u
#define CR3__0__PC CYREG_PRT2_PC1
#define CR3__0__PORT 2u
#define CR3__0__SHIFT 1u
#define CR3__AG CYREG_PRT2_AG
#define CR3__AMUX CYREG_PRT2_AMUX
#define CR3__BIE CYREG_PRT2_BIE
#define CR3__BIT_MASK CYREG_PRT2_BIT_MASK
#define CR3__BYP CYREG_PRT2_BYP
#define CR3__CTL CYREG_PRT2_CTL
#define CR3__DM0 CYREG_PRT2_DM0
#define CR3__DM1 CYREG_PRT2_DM1
#define CR3__DM2 CYREG_PRT2_DM2
#define CR3__DR CYREG_PRT2_DR
#define CR3__INP_DIS CYREG_PRT2_INP_DIS
#define CR3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CR3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CR3__LCD_EN CYREG_PRT2_LCD_EN
#define CR3__MASK 0x02u
#define CR3__PORT 2u
#define CR3__PRT CYREG_PRT2_PRT
#define CR3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CR3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CR3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CR3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CR3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CR3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CR3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CR3__PS CYREG_PRT2_PS
#define CR3__SHIFT 1u
#define CR3__SLW CYREG_PRT2_SLW

/* CR4 */
#define CR4__0__INTTYPE CYREG_PICU2_INTTYPE2
#define CR4__0__MASK 0x04u
#define CR4__0__PC CYREG_PRT2_PC2
#define CR4__0__PORT 2u
#define CR4__0__SHIFT 2u
#define CR4__AG CYREG_PRT2_AG
#define CR4__AMUX CYREG_PRT2_AMUX
#define CR4__BIE CYREG_PRT2_BIE
#define CR4__BIT_MASK CYREG_PRT2_BIT_MASK
#define CR4__BYP CYREG_PRT2_BYP
#define CR4__CTL CYREG_PRT2_CTL
#define CR4__DM0 CYREG_PRT2_DM0
#define CR4__DM1 CYREG_PRT2_DM1
#define CR4__DM2 CYREG_PRT2_DM2
#define CR4__DR CYREG_PRT2_DR
#define CR4__INP_DIS CYREG_PRT2_INP_DIS
#define CR4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CR4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CR4__LCD_EN CYREG_PRT2_LCD_EN
#define CR4__MASK 0x04u
#define CR4__PORT 2u
#define CR4__PRT CYREG_PRT2_PRT
#define CR4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CR4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CR4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CR4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CR4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CR4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CR4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CR4__PS CYREG_PRT2_PS
#define CR4__SHIFT 2u
#define CR4__SLW CYREG_PRT2_SLW

/* CR5 */
#define CR5__0__INTTYPE CYREG_PICU2_INTTYPE3
#define CR5__0__MASK 0x08u
#define CR5__0__PC CYREG_PRT2_PC3
#define CR5__0__PORT 2u
#define CR5__0__SHIFT 3u
#define CR5__AG CYREG_PRT2_AG
#define CR5__AMUX CYREG_PRT2_AMUX
#define CR5__BIE CYREG_PRT2_BIE
#define CR5__BIT_MASK CYREG_PRT2_BIT_MASK
#define CR5__BYP CYREG_PRT2_BYP
#define CR5__CTL CYREG_PRT2_CTL
#define CR5__DM0 CYREG_PRT2_DM0
#define CR5__DM1 CYREG_PRT2_DM1
#define CR5__DM2 CYREG_PRT2_DM2
#define CR5__DR CYREG_PRT2_DR
#define CR5__INP_DIS CYREG_PRT2_INP_DIS
#define CR5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CR5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CR5__LCD_EN CYREG_PRT2_LCD_EN
#define CR5__MASK 0x08u
#define CR5__PORT 2u
#define CR5__PRT CYREG_PRT2_PRT
#define CR5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CR5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CR5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CR5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CR5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CR5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CR5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CR5__PS CYREG_PRT2_PS
#define CR5__SHIFT 3u
#define CR5__SLW CYREG_PRT2_SLW

/* CR6 */
#define CR6__0__INTTYPE CYREG_PICU1_INTTYPE5
#define CR6__0__MASK 0x20u
#define CR6__0__PC CYREG_PRT1_PC5
#define CR6__0__PORT 1u
#define CR6__0__SHIFT 5u
#define CR6__AG CYREG_PRT1_AG
#define CR6__AMUX CYREG_PRT1_AMUX
#define CR6__BIE CYREG_PRT1_BIE
#define CR6__BIT_MASK CYREG_PRT1_BIT_MASK
#define CR6__BYP CYREG_PRT1_BYP
#define CR6__CTL CYREG_PRT1_CTL
#define CR6__DM0 CYREG_PRT1_DM0
#define CR6__DM1 CYREG_PRT1_DM1
#define CR6__DM2 CYREG_PRT1_DM2
#define CR6__DR CYREG_PRT1_DR
#define CR6__INP_DIS CYREG_PRT1_INP_DIS
#define CR6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CR6__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CR6__LCD_EN CYREG_PRT1_LCD_EN
#define CR6__MASK 0x20u
#define CR6__PORT 1u
#define CR6__PRT CYREG_PRT1_PRT
#define CR6__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CR6__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CR6__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CR6__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CR6__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CR6__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CR6__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CR6__PS CYREG_PRT1_PS
#define CR6__SHIFT 5u
#define CR6__SLW CYREG_PRT1_SLW

/* CR7 */
#define CR7__0__INTTYPE CYREG_PICU1_INTTYPE4
#define CR7__0__MASK 0x10u
#define CR7__0__PC CYREG_PRT1_PC4
#define CR7__0__PORT 1u
#define CR7__0__SHIFT 4u
#define CR7__AG CYREG_PRT1_AG
#define CR7__AMUX CYREG_PRT1_AMUX
#define CR7__BIE CYREG_PRT1_BIE
#define CR7__BIT_MASK CYREG_PRT1_BIT_MASK
#define CR7__BYP CYREG_PRT1_BYP
#define CR7__CTL CYREG_PRT1_CTL
#define CR7__DM0 CYREG_PRT1_DM0
#define CR7__DM1 CYREG_PRT1_DM1
#define CR7__DM2 CYREG_PRT1_DM2
#define CR7__DR CYREG_PRT1_DR
#define CR7__INP_DIS CYREG_PRT1_INP_DIS
#define CR7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CR7__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CR7__LCD_EN CYREG_PRT1_LCD_EN
#define CR7__MASK 0x10u
#define CR7__PORT 1u
#define CR7__PRT CYREG_PRT1_PRT
#define CR7__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CR7__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CR7__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CR7__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CR7__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CR7__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CR7__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CR7__PS CYREG_PRT1_PS
#define CR7__SHIFT 4u
#define CR7__SLW CYREG_PRT1_SLW

/* CR8 */
#define CR8__0__INTTYPE CYREG_PICU2_INTTYPE4
#define CR8__0__MASK 0x10u
#define CR8__0__PC CYREG_PRT2_PC4
#define CR8__0__PORT 2u
#define CR8__0__SHIFT 4u
#define CR8__AG CYREG_PRT2_AG
#define CR8__AMUX CYREG_PRT2_AMUX
#define CR8__BIE CYREG_PRT2_BIE
#define CR8__BIT_MASK CYREG_PRT2_BIT_MASK
#define CR8__BYP CYREG_PRT2_BYP
#define CR8__CTL CYREG_PRT2_CTL
#define CR8__DM0 CYREG_PRT2_DM0
#define CR8__DM1 CYREG_PRT2_DM1
#define CR8__DM2 CYREG_PRT2_DM2
#define CR8__DR CYREG_PRT2_DR
#define CR8__INP_DIS CYREG_PRT2_INP_DIS
#define CR8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CR8__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CR8__LCD_EN CYREG_PRT2_LCD_EN
#define CR8__MASK 0x10u
#define CR8__PORT 2u
#define CR8__PRT CYREG_PRT2_PRT
#define CR8__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CR8__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CR8__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CR8__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CR8__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CR8__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CR8__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CR8__PS CYREG_PRT2_PS
#define CR8__SHIFT 4u
#define CR8__SLW CYREG_PRT2_SLW

/* I2C */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* RTD */
#define RTD_Current__0__INTTYPE CYREG_PICU3_INTTYPE5
#define RTD_Current__0__MASK 0x20u
#define RTD_Current__0__PC CYREG_PRT3_PC5
#define RTD_Current__0__PORT 3u
#define RTD_Current__0__SHIFT 5u
#define RTD_Current__AG CYREG_PRT3_AG
#define RTD_Current__AMUX CYREG_PRT3_AMUX
#define RTD_Current__BIE CYREG_PRT3_BIE
#define RTD_Current__BIT_MASK CYREG_PRT3_BIT_MASK
#define RTD_Current__BYP CYREG_PRT3_BYP
#define RTD_Current__CTL CYREG_PRT3_CTL
#define RTD_Current__DM0 CYREG_PRT3_DM0
#define RTD_Current__DM1 CYREG_PRT3_DM1
#define RTD_Current__DM2 CYREG_PRT3_DM2
#define RTD_Current__DR CYREG_PRT3_DR
#define RTD_Current__INP_DIS CYREG_PRT3_INP_DIS
#define RTD_Current__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RTD_Current__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RTD_Current__LCD_EN CYREG_PRT3_LCD_EN
#define RTD_Current__MASK 0x20u
#define RTD_Current__PORT 3u
#define RTD_Current__PRT CYREG_PRT3_PRT
#define RTD_Current__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RTD_Current__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RTD_Current__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RTD_Current__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RTD_Current__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RTD_Current__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RTD_Current__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RTD_Current__PS CYREG_PRT3_PS
#define RTD_Current__SHIFT 5u
#define RTD_Current__SLW CYREG_PRT3_SLW
#define RTD_Current_1__0__INTTYPE CYREG_PICU4_INTTYPE2
#define RTD_Current_1__0__MASK 0x04u
#define RTD_Current_1__0__PC CYREG_PRT4_PC2
#define RTD_Current_1__0__PORT 4u
#define RTD_Current_1__0__SHIFT 2u
#define RTD_Current_1__AG CYREG_PRT4_AG
#define RTD_Current_1__AMUX CYREG_PRT4_AMUX
#define RTD_Current_1__BIE CYREG_PRT4_BIE
#define RTD_Current_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define RTD_Current_1__BYP CYREG_PRT4_BYP
#define RTD_Current_1__CTL CYREG_PRT4_CTL
#define RTD_Current_1__DM0 CYREG_PRT4_DM0
#define RTD_Current_1__DM1 CYREG_PRT4_DM1
#define RTD_Current_1__DM2 CYREG_PRT4_DM2
#define RTD_Current_1__DR CYREG_PRT4_DR
#define RTD_Current_1__INP_DIS CYREG_PRT4_INP_DIS
#define RTD_Current_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define RTD_Current_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RTD_Current_1__LCD_EN CYREG_PRT4_LCD_EN
#define RTD_Current_1__MASK 0x04u
#define RTD_Current_1__PORT 4u
#define RTD_Current_1__PRT CYREG_PRT4_PRT
#define RTD_Current_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RTD_Current_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RTD_Current_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RTD_Current_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RTD_Current_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RTD_Current_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RTD_Current_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RTD_Current_1__PS CYREG_PRT4_PS
#define RTD_Current_1__SHIFT 2u
#define RTD_Current_1__SLW CYREG_PRT4_SLW
#define RTD_Negative__0__INTTYPE CYREG_PICU3_INTTYPE3
#define RTD_Negative__0__MASK 0x08u
#define RTD_Negative__0__PC CYREG_PRT3_PC3
#define RTD_Negative__0__PORT 3u
#define RTD_Negative__0__SHIFT 3u
#define RTD_Negative__AG CYREG_PRT3_AG
#define RTD_Negative__AMUX CYREG_PRT3_AMUX
#define RTD_Negative__BIE CYREG_PRT3_BIE
#define RTD_Negative__BIT_MASK CYREG_PRT3_BIT_MASK
#define RTD_Negative__BYP CYREG_PRT3_BYP
#define RTD_Negative__CTL CYREG_PRT3_CTL
#define RTD_Negative__DM0 CYREG_PRT3_DM0
#define RTD_Negative__DM1 CYREG_PRT3_DM1
#define RTD_Negative__DM2 CYREG_PRT3_DM2
#define RTD_Negative__DR CYREG_PRT3_DR
#define RTD_Negative__INP_DIS CYREG_PRT3_INP_DIS
#define RTD_Negative__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RTD_Negative__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RTD_Negative__LCD_EN CYREG_PRT3_LCD_EN
#define RTD_Negative__MASK 0x08u
#define RTD_Negative__PORT 3u
#define RTD_Negative__PRT CYREG_PRT3_PRT
#define RTD_Negative__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RTD_Negative__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RTD_Negative__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RTD_Negative__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RTD_Negative__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RTD_Negative__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RTD_Negative__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RTD_Negative__PS CYREG_PRT3_PS
#define RTD_Negative__SHIFT 3u
#define RTD_Negative__SLW CYREG_PRT3_SLW
#define RTD_Negative_1__0__INTTYPE CYREG_PICU0_INTTYPE6
#define RTD_Negative_1__0__MASK 0x40u
#define RTD_Negative_1__0__PC CYREG_PRT0_PC6
#define RTD_Negative_1__0__PORT 0u
#define RTD_Negative_1__0__SHIFT 6u
#define RTD_Negative_1__AG CYREG_PRT0_AG
#define RTD_Negative_1__AMUX CYREG_PRT0_AMUX
#define RTD_Negative_1__BIE CYREG_PRT0_BIE
#define RTD_Negative_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define RTD_Negative_1__BYP CYREG_PRT0_BYP
#define RTD_Negative_1__CTL CYREG_PRT0_CTL
#define RTD_Negative_1__DM0 CYREG_PRT0_DM0
#define RTD_Negative_1__DM1 CYREG_PRT0_DM1
#define RTD_Negative_1__DM2 CYREG_PRT0_DM2
#define RTD_Negative_1__DR CYREG_PRT0_DR
#define RTD_Negative_1__INP_DIS CYREG_PRT0_INP_DIS
#define RTD_Negative_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RTD_Negative_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RTD_Negative_1__LCD_EN CYREG_PRT0_LCD_EN
#define RTD_Negative_1__MASK 0x40u
#define RTD_Negative_1__PORT 0u
#define RTD_Negative_1__PRT CYREG_PRT0_PRT
#define RTD_Negative_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RTD_Negative_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RTD_Negative_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RTD_Negative_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RTD_Negative_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RTD_Negative_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RTD_Negative_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RTD_Negative_1__PS CYREG_PRT0_PS
#define RTD_Negative_1__SHIFT 6u
#define RTD_Negative_1__SLW CYREG_PRT0_SLW
#define RTD_Positive__0__INTTYPE CYREG_PICU3_INTTYPE4
#define RTD_Positive__0__MASK 0x10u
#define RTD_Positive__0__PC CYREG_PRT3_PC4
#define RTD_Positive__0__PORT 3u
#define RTD_Positive__0__SHIFT 4u
#define RTD_Positive__AG CYREG_PRT3_AG
#define RTD_Positive__AMUX CYREG_PRT3_AMUX
#define RTD_Positive__BIE CYREG_PRT3_BIE
#define RTD_Positive__BIT_MASK CYREG_PRT3_BIT_MASK
#define RTD_Positive__BYP CYREG_PRT3_BYP
#define RTD_Positive__CTL CYREG_PRT3_CTL
#define RTD_Positive__DM0 CYREG_PRT3_DM0
#define RTD_Positive__DM1 CYREG_PRT3_DM1
#define RTD_Positive__DM2 CYREG_PRT3_DM2
#define RTD_Positive__DR CYREG_PRT3_DR
#define RTD_Positive__INP_DIS CYREG_PRT3_INP_DIS
#define RTD_Positive__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RTD_Positive__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RTD_Positive__LCD_EN CYREG_PRT3_LCD_EN
#define RTD_Positive__MASK 0x10u
#define RTD_Positive__PORT 3u
#define RTD_Positive__PRT CYREG_PRT3_PRT
#define RTD_Positive__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RTD_Positive__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RTD_Positive__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RTD_Positive__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RTD_Positive__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RTD_Positive__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RTD_Positive__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RTD_Positive__PS CYREG_PRT3_PS
#define RTD_Positive__SHIFT 4u
#define RTD_Positive__SLW CYREG_PRT3_SLW
#define RTD_Positive_1__0__INTTYPE CYREG_PICU0_INTTYPE7
#define RTD_Positive_1__0__MASK 0x80u
#define RTD_Positive_1__0__PC CYREG_PRT0_PC7
#define RTD_Positive_1__0__PORT 0u
#define RTD_Positive_1__0__SHIFT 7u
#define RTD_Positive_1__AG CYREG_PRT0_AG
#define RTD_Positive_1__AMUX CYREG_PRT0_AMUX
#define RTD_Positive_1__BIE CYREG_PRT0_BIE
#define RTD_Positive_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define RTD_Positive_1__BYP CYREG_PRT0_BYP
#define RTD_Positive_1__CTL CYREG_PRT0_CTL
#define RTD_Positive_1__DM0 CYREG_PRT0_DM0
#define RTD_Positive_1__DM1 CYREG_PRT0_DM1
#define RTD_Positive_1__DM2 CYREG_PRT0_DM2
#define RTD_Positive_1__DR CYREG_PRT0_DR
#define RTD_Positive_1__INP_DIS CYREG_PRT0_INP_DIS
#define RTD_Positive_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RTD_Positive_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RTD_Positive_1__LCD_EN CYREG_PRT0_LCD_EN
#define RTD_Positive_1__MASK 0x80u
#define RTD_Positive_1__PORT 0u
#define RTD_Positive_1__PRT CYREG_PRT0_PRT
#define RTD_Positive_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RTD_Positive_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RTD_Positive_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RTD_Positive_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RTD_Positive_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RTD_Positive_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RTD_Positive_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RTD_Positive_1__PS CYREG_PRT0_PS
#define RTD_Positive_1__SHIFT 7u
#define RTD_Positive_1__SLW CYREG_PRT0_SLW

/* RX2 */
#define RX2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RX2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RX2__INTC_MASK 0x01u
#define RX2__INTC_NUMBER 0u
#define RX2__INTC_PRIOR_NUM 7u
#define RX2__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define RX2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RX2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SCL__0__MASK 0x10u
#define SCL__0__PC CYREG_PRT12_PC4
#define SCL__0__PORT 12u
#define SCL__0__SHIFT 4u
#define SCL__AG CYREG_PRT12_AG
#define SCL__BIE CYREG_PRT12_BIE
#define SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL__BYP CYREG_PRT12_BYP
#define SCL__DM0 CYREG_PRT12_DM0
#define SCL__DM1 CYREG_PRT12_DM1
#define SCL__DM2 CYREG_PRT12_DM2
#define SCL__DR CYREG_PRT12_DR
#define SCL__INP_DIS CYREG_PRT12_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL__MASK 0x10u
#define SCL__PORT 12u
#define SCL__PRT CYREG_PRT12_PRT
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL__PS CYREG_PRT12_PS
#define SCL__SHIFT 4u
#define SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL__SLW CYREG_PRT12_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SDA__0__MASK 0x20u
#define SDA__0__PC CYREG_PRT12_PC5
#define SDA__0__PORT 12u
#define SDA__0__SHIFT 5u
#define SDA__AG CYREG_PRT12_AG
#define SDA__BIE CYREG_PRT12_BIE
#define SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA__BYP CYREG_PRT12_BYP
#define SDA__DM0 CYREG_PRT12_DM0
#define SDA__DM1 CYREG_PRT12_DM1
#define SDA__DM2 CYREG_PRT12_DM2
#define SDA__DR CYREG_PRT12_DR
#define SDA__INP_DIS CYREG_PRT12_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA__MASK 0x20u
#define SDA__PORT 12u
#define SDA__PRT CYREG_PRT12_PRT
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA__PS CYREG_PRT12_PS
#define SDA__SHIFT 5u
#define SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA__SLW CYREG_PRT12_SLW

/* SSR */
#define SSR__0__INTTYPE CYREG_PICU15_INTTYPE4
#define SSR__0__MASK 0x10u
#define SSR__0__PC CYREG_IO_PC_PRT15_PC4
#define SSR__0__PORT 15u
#define SSR__0__SHIFT 4u
#define SSR__AG CYREG_PRT15_AG
#define SSR__AMUX CYREG_PRT15_AMUX
#define SSR__BIE CYREG_PRT15_BIE
#define SSR__BIT_MASK CYREG_PRT15_BIT_MASK
#define SSR__BYP CYREG_PRT15_BYP
#define SSR__CTL CYREG_PRT15_CTL
#define SSR__DM0 CYREG_PRT15_DM0
#define SSR__DM1 CYREG_PRT15_DM1
#define SSR__DM2 CYREG_PRT15_DM2
#define SSR__DR CYREG_PRT15_DR
#define SSR__INP_DIS CYREG_PRT15_INP_DIS
#define SSR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SSR__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SSR__LCD_EN CYREG_PRT15_LCD_EN
#define SSR__MASK 0x10u
#define SSR__PORT 15u
#define SSR__PRT CYREG_PRT15_PRT
#define SSR__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SSR__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SSR__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SSR__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SSR__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SSR__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SSR__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SSR__PS CYREG_PRT15_PS
#define SSR__SHIFT 4u
#define SSR__SLW CYREG_PRT15_SLW

/* DOOR */
#define DOOR__0__INTTYPE CYREG_PICU0_INTTYPE4
#define DOOR__0__MASK 0x10u
#define DOOR__0__PC CYREG_PRT0_PC4
#define DOOR__0__PORT 0u
#define DOOR__0__SHIFT 4u
#define DOOR__AG CYREG_PRT0_AG
#define DOOR__AMUX CYREG_PRT0_AMUX
#define DOOR__BIE CYREG_PRT0_BIE
#define DOOR__BIT_MASK CYREG_PRT0_BIT_MASK
#define DOOR__BYP CYREG_PRT0_BYP
#define DOOR__CTL CYREG_PRT0_CTL
#define DOOR__DM0 CYREG_PRT0_DM0
#define DOOR__DM1 CYREG_PRT0_DM1
#define DOOR__DM2 CYREG_PRT0_DM2
#define DOOR__DR CYREG_PRT0_DR
#define DOOR__INP_DIS CYREG_PRT0_INP_DIS
#define DOOR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DOOR__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DOOR__LCD_EN CYREG_PRT0_LCD_EN
#define DOOR__MASK 0x10u
#define DOOR__PORT 0u
#define DOOR__PRT CYREG_PRT0_PRT
#define DOOR__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DOOR__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DOOR__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DOOR__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DOOR__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DOOR__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DOOR__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DOOR__PS CYREG_PRT0_PS
#define DOOR__SHIFT 4u
#define DOOR__SLW CYREG_PRT0_SLW

/* IDAC */
#define IDAC_viDAC8__CR0 CYREG_DAC1_CR0
#define IDAC_viDAC8__CR1 CYREG_DAC1_CR1
#define IDAC_viDAC8__D CYREG_DAC1_D
#define IDAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC_viDAC8__PM_ACT_MSK 0x02u
#define IDAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC_viDAC8__PM_STBY_MSK 0x02u
#define IDAC_viDAC8__STROBE CYREG_DAC1_STROBE
#define IDAC_viDAC8__SW0 CYREG_DAC1_SW0
#define IDAC_viDAC8__SW2 CYREG_DAC1_SW2
#define IDAC_viDAC8__SW3 CYREG_DAC1_SW3
#define IDAC_viDAC8__SW4 CYREG_DAC1_SW4
#define IDAC_viDAC8__TR CYREG_DAC1_TR
#define IDAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define IDAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define IDAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define IDAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define IDAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define IDAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define IDAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define IDAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define IDAC_viDAC8__TST CYREG_DAC1_TST

/* LCD1 */
#define LCD1__0__INTTYPE CYREG_PICU5_INTTYPE5
#define LCD1__0__MASK 0x20u
#define LCD1__0__PC CYREG_PRT5_PC5
#define LCD1__0__PORT 5u
#define LCD1__0__SHIFT 5u
#define LCD1__AG CYREG_PRT5_AG
#define LCD1__AMUX CYREG_PRT5_AMUX
#define LCD1__BIE CYREG_PRT5_BIE
#define LCD1__BIT_MASK CYREG_PRT5_BIT_MASK
#define LCD1__BYP CYREG_PRT5_BYP
#define LCD1__CTL CYREG_PRT5_CTL
#define LCD1__DM0 CYREG_PRT5_DM0
#define LCD1__DM1 CYREG_PRT5_DM1
#define LCD1__DM2 CYREG_PRT5_DM2
#define LCD1__DR CYREG_PRT5_DR
#define LCD1__INP_DIS CYREG_PRT5_INP_DIS
#define LCD1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LCD1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LCD1__LCD_EN CYREG_PRT5_LCD_EN
#define LCD1__MASK 0x20u
#define LCD1__PORT 5u
#define LCD1__PRT CYREG_PRT5_PRT
#define LCD1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LCD1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LCD1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LCD1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LCD1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LCD1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LCD1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LCD1__PS CYREG_PRT5_PS
#define LCD1__SHIFT 5u
#define LCD1__SLW CYREG_PRT5_SLW

/* LCD2 */
#define LCD2__0__INTTYPE CYREG_PICU5_INTTYPE4
#define LCD2__0__MASK 0x10u
#define LCD2__0__PC CYREG_PRT5_PC4
#define LCD2__0__PORT 5u
#define LCD2__0__SHIFT 4u
#define LCD2__AG CYREG_PRT5_AG
#define LCD2__AMUX CYREG_PRT5_AMUX
#define LCD2__BIE CYREG_PRT5_BIE
#define LCD2__BIT_MASK CYREG_PRT5_BIT_MASK
#define LCD2__BYP CYREG_PRT5_BYP
#define LCD2__CTL CYREG_PRT5_CTL
#define LCD2__DM0 CYREG_PRT5_DM0
#define LCD2__DM1 CYREG_PRT5_DM1
#define LCD2__DM2 CYREG_PRT5_DM2
#define LCD2__DR CYREG_PRT5_DR
#define LCD2__INP_DIS CYREG_PRT5_INP_DIS
#define LCD2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LCD2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LCD2__LCD_EN CYREG_PRT5_LCD_EN
#define LCD2__MASK 0x10u
#define LCD2__PORT 5u
#define LCD2__PRT CYREG_PRT5_PRT
#define LCD2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LCD2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LCD2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LCD2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LCD2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LCD2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LCD2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LCD2__PS CYREG_PRT5_PS
#define LCD2__SHIFT 4u
#define LCD2__SLW CYREG_PRT5_SLW

/* LM35 */
#define LM35__0__INTTYPE CYREG_PICU0_INTTYPE2
#define LM35__0__MASK 0x04u
#define LM35__0__PC CYREG_PRT0_PC2
#define LM35__0__PORT 0u
#define LM35__0__SHIFT 2u
#define LM35__AG CYREG_PRT0_AG
#define LM35__AMUX CYREG_PRT0_AMUX
#define LM35__BIE CYREG_PRT0_BIE
#define LM35__BIT_MASK CYREG_PRT0_BIT_MASK
#define LM35__BYP CYREG_PRT0_BYP
#define LM35__CTL CYREG_PRT0_CTL
#define LM35__DM0 CYREG_PRT0_DM0
#define LM35__DM1 CYREG_PRT0_DM1
#define LM35__DM2 CYREG_PRT0_DM2
#define LM35__DR CYREG_PRT0_DR
#define LM35__INP_DIS CYREG_PRT0_INP_DIS
#define LM35__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LM35__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LM35__LCD_EN CYREG_PRT0_LCD_EN
#define LM35__MASK 0x04u
#define LM35__PORT 0u
#define LM35__PRT CYREG_PRT0_PRT
#define LM35__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LM35__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LM35__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LM35__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LM35__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LM35__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LM35__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LM35__PS CYREG_PRT0_PS
#define LM35__SHIFT 2u
#define LM35__SLW CYREG_PRT0_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* TERM */
#define TERM__0__INTTYPE CYREG_PICU0_INTTYPE1
#define TERM__0__MASK 0x02u
#define TERM__0__PC CYREG_PRT0_PC1
#define TERM__0__PORT 0u
#define TERM__0__SHIFT 1u
#define TERM__AG CYREG_PRT0_AG
#define TERM__AMUX CYREG_PRT0_AMUX
#define TERM__BIE CYREG_PRT0_BIE
#define TERM__BIT_MASK CYREG_PRT0_BIT_MASK
#define TERM__BYP CYREG_PRT0_BYP
#define TERM__CTL CYREG_PRT0_CTL
#define TERM__DM0 CYREG_PRT0_DM0
#define TERM__DM1 CYREG_PRT0_DM1
#define TERM__DM2 CYREG_PRT0_DM2
#define TERM__DR CYREG_PRT0_DR
#define TERM__INP_DIS CYREG_PRT0_INP_DIS
#define TERM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define TERM__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define TERM__LCD_EN CYREG_PRT0_LCD_EN
#define TERM__MASK 0x02u
#define TERM__PORT 0u
#define TERM__PRT CYREG_PRT0_PRT
#define TERM__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define TERM__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define TERM__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define TERM__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define TERM__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define TERM__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define TERM__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define TERM__PS CYREG_PRT0_PS
#define TERM__SHIFT 1u
#define TERM__SLW CYREG_PRT0_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* leeT */
#define leeT__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define leeT__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define leeT__INTC_MASK 0x40u
#define leeT__INTC_NUMBER 6u
#define leeT__INTC_PRIOR_NUM 7u
#define leeT__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define leeT__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define leeT__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LEVEL */
#define LEVEL__0__INTTYPE CYREG_PICU6_INTTYPE3
#define LEVEL__0__MASK 0x08u
#define LEVEL__0__PC CYREG_PRT6_PC3
#define LEVEL__0__PORT 6u
#define LEVEL__0__SHIFT 3u
#define LEVEL__AG CYREG_PRT6_AG
#define LEVEL__AMUX CYREG_PRT6_AMUX
#define LEVEL__BIE CYREG_PRT6_BIE
#define LEVEL__BIT_MASK CYREG_PRT6_BIT_MASK
#define LEVEL__BYP CYREG_PRT6_BYP
#define LEVEL__CTL CYREG_PRT6_CTL
#define LEVEL__DM0 CYREG_PRT6_DM0
#define LEVEL__DM1 CYREG_PRT6_DM1
#define LEVEL__DM2 CYREG_PRT6_DM2
#define LEVEL__DR CYREG_PRT6_DR
#define LEVEL__INP_DIS CYREG_PRT6_INP_DIS
#define LEVEL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LEVEL__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LEVEL__LCD_EN CYREG_PRT6_LCD_EN
#define LEVEL__MASK 0x08u
#define LEVEL__PORT 6u
#define LEVEL__PRT CYREG_PRT6_PRT
#define LEVEL__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LEVEL__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LEVEL__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LEVEL__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LEVEL__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LEVEL__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LEVEL__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LEVEL__PS CYREG_PRT6_PS
#define LEVEL__SHIFT 3u
#define LEVEL__SLW CYREG_PRT6_SLW

/* Reloj */
#define Reloj__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Reloj__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Reloj__INTC_MASK 0x02u
#define Reloj__INTC_NUMBER 1u
#define Reloj__INTC_PRIOR_NUM 7u
#define Reloj__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Reloj__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Reloj__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer */
#define Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_TimerHW__PM_ACT_MSK 0x01u
#define Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_TimerHW__PM_STBY_MSK 0x01u
#define Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* BUZZER */
#define BUZZER__0__INTTYPE CYREG_PICU1_INTTYPE2
#define BUZZER__0__MASK 0x04u
#define BUZZER__0__PC CYREG_PRT1_PC2
#define BUZZER__0__PORT 1u
#define BUZZER__0__SHIFT 2u
#define BUZZER__AG CYREG_PRT1_AG
#define BUZZER__AMUX CYREG_PRT1_AMUX
#define BUZZER__BIE CYREG_PRT1_BIE
#define BUZZER__BIT_MASK CYREG_PRT1_BIT_MASK
#define BUZZER__BYP CYREG_PRT1_BYP
#define BUZZER__CTL CYREG_PRT1_CTL
#define BUZZER__DM0 CYREG_PRT1_DM0
#define BUZZER__DM1 CYREG_PRT1_DM1
#define BUZZER__DM2 CYREG_PRT1_DM2
#define BUZZER__DR CYREG_PRT1_DR
#define BUZZER__INP_DIS CYREG_PRT1_INP_DIS
#define BUZZER__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define BUZZER__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define BUZZER__LCD_EN CYREG_PRT1_LCD_EN
#define BUZZER__MASK 0x04u
#define BUZZER__PORT 1u
#define BUZZER__PRT CYREG_PRT1_PRT
#define BUZZER__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define BUZZER__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define BUZZER__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define BUZZER__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define BUZZER__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define BUZZER__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define BUZZER__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define BUZZER__PS CYREG_PRT1_PS
#define BUZZER__SHIFT 2u
#define BUZZER__SLW CYREG_PRT1_SLW

/* Timer2 */
#define Timer2_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer2_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Timer2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define Timer2_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer2_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer2_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer2_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer2_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer2_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB10_MSK
#define Timer2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Timer2_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB10_ST
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define Timer2_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Timer2_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Timer2_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Timer2_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Timer2_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Timer2_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Timer2_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Timer2_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Timer2_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Timer2_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Timer2_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Timer2_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Timer2_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Timer2_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Timer2_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Timer2_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Timer2_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Timer2_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Timer2_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Timer2_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Timer2_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Timer2_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer2_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Timer2_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Timer2_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Timer2_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Timer2_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Timer2_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Timer2_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Timer2_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Timer2_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer2_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Timer2_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Timer2_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B1_UDB09_F1
#define Timer2_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer2_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer2_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Timer2_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Timer2_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Timer2_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Timer2_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Timer2_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Timer2_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Timer2_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Timer2_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B1_UDB10_A0
#define Timer2_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B1_UDB10_A1
#define Timer2_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Timer2_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B1_UDB10_D0
#define Timer2_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B1_UDB10_D1
#define Timer2_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Timer2_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Timer2_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B1_UDB10_F0
#define Timer2_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B1_UDB10_F1

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB05_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB05_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB05_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB05_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB05_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB05_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB07_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x02u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x04u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x04u

/* USBUART */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x08u
#define USBUART_ep_1__INTC_NUMBER 3u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x10u
#define USBUART_ep_2__INTC_NUMBER 4u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x20u
#define USBUART_ep_3__INTC_NUMBER 5u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* DS1302_CE_PIN */
#define DS1302_CE_PIN__0__INTTYPE CYREG_PICU6_INTTYPE2
#define DS1302_CE_PIN__0__MASK 0x04u
#define DS1302_CE_PIN__0__PC CYREG_PRT6_PC2
#define DS1302_CE_PIN__0__PORT 6u
#define DS1302_CE_PIN__0__SHIFT 2u
#define DS1302_CE_PIN__AG CYREG_PRT6_AG
#define DS1302_CE_PIN__AMUX CYREG_PRT6_AMUX
#define DS1302_CE_PIN__BIE CYREG_PRT6_BIE
#define DS1302_CE_PIN__BIT_MASK CYREG_PRT6_BIT_MASK
#define DS1302_CE_PIN__BYP CYREG_PRT6_BYP
#define DS1302_CE_PIN__CTL CYREG_PRT6_CTL
#define DS1302_CE_PIN__DM0 CYREG_PRT6_DM0
#define DS1302_CE_PIN__DM1 CYREG_PRT6_DM1
#define DS1302_CE_PIN__DM2 CYREG_PRT6_DM2
#define DS1302_CE_PIN__DR CYREG_PRT6_DR
#define DS1302_CE_PIN__INP_DIS CYREG_PRT6_INP_DIS
#define DS1302_CE_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DS1302_CE_PIN__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DS1302_CE_PIN__LCD_EN CYREG_PRT6_LCD_EN
#define DS1302_CE_PIN__MASK 0x04u
#define DS1302_CE_PIN__PORT 6u
#define DS1302_CE_PIN__PRT CYREG_PRT6_PRT
#define DS1302_CE_PIN__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DS1302_CE_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DS1302_CE_PIN__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DS1302_CE_PIN__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DS1302_CE_PIN__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DS1302_CE_PIN__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DS1302_CE_PIN__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DS1302_CE_PIN__PS CYREG_PRT6_PS
#define DS1302_CE_PIN__SHIFT 2u
#define DS1302_CE_PIN__SLW CYREG_PRT6_SLW

/* DS1302_IO_PIN */
#define DS1302_IO_PIN__0__INTTYPE CYREG_PICU6_INTTYPE1
#define DS1302_IO_PIN__0__MASK 0x02u
#define DS1302_IO_PIN__0__PC CYREG_PRT6_PC1
#define DS1302_IO_PIN__0__PORT 6u
#define DS1302_IO_PIN__0__SHIFT 1u
#define DS1302_IO_PIN__AG CYREG_PRT6_AG
#define DS1302_IO_PIN__AMUX CYREG_PRT6_AMUX
#define DS1302_IO_PIN__BIE CYREG_PRT6_BIE
#define DS1302_IO_PIN__BIT_MASK CYREG_PRT6_BIT_MASK
#define DS1302_IO_PIN__BYP CYREG_PRT6_BYP
#define DS1302_IO_PIN__CTL CYREG_PRT6_CTL
#define DS1302_IO_PIN__DM0 CYREG_PRT6_DM0
#define DS1302_IO_PIN__DM1 CYREG_PRT6_DM1
#define DS1302_IO_PIN__DM2 CYREG_PRT6_DM2
#define DS1302_IO_PIN__DR CYREG_PRT6_DR
#define DS1302_IO_PIN__INP_DIS CYREG_PRT6_INP_DIS
#define DS1302_IO_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DS1302_IO_PIN__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DS1302_IO_PIN__LCD_EN CYREG_PRT6_LCD_EN
#define DS1302_IO_PIN__MASK 0x02u
#define DS1302_IO_PIN__PORT 6u
#define DS1302_IO_PIN__PRT CYREG_PRT6_PRT
#define DS1302_IO_PIN__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DS1302_IO_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DS1302_IO_PIN__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DS1302_IO_PIN__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DS1302_IO_PIN__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DS1302_IO_PIN__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DS1302_IO_PIN__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DS1302_IO_PIN__PS CYREG_PRT6_PS
#define DS1302_IO_PIN__SHIFT 1u
#define DS1302_IO_PIN__SLW CYREG_PRT6_SLW

/* RefRes_Current */
#define RefRes_Current__0__INTTYPE CYREG_PICU3_INTTYPE0
#define RefRes_Current__0__MASK 0x01u
#define RefRes_Current__0__PC CYREG_PRT3_PC0
#define RefRes_Current__0__PORT 3u
#define RefRes_Current__0__SHIFT 0u
#define RefRes_Current__AG CYREG_PRT3_AG
#define RefRes_Current__AMUX CYREG_PRT3_AMUX
#define RefRes_Current__BIE CYREG_PRT3_BIE
#define RefRes_Current__BIT_MASK CYREG_PRT3_BIT_MASK
#define RefRes_Current__BYP CYREG_PRT3_BYP
#define RefRes_Current__CTL CYREG_PRT3_CTL
#define RefRes_Current__DM0 CYREG_PRT3_DM0
#define RefRes_Current__DM1 CYREG_PRT3_DM1
#define RefRes_Current__DM2 CYREG_PRT3_DM2
#define RefRes_Current__DR CYREG_PRT3_DR
#define RefRes_Current__INP_DIS CYREG_PRT3_INP_DIS
#define RefRes_Current__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RefRes_Current__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RefRes_Current__LCD_EN CYREG_PRT3_LCD_EN
#define RefRes_Current__MASK 0x01u
#define RefRes_Current__PORT 3u
#define RefRes_Current__PRT CYREG_PRT3_PRT
#define RefRes_Current__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RefRes_Current__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RefRes_Current__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RefRes_Current__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RefRes_Current__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RefRes_Current__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RefRes_Current__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RefRes_Current__PS CYREG_PRT3_PS
#define RefRes_Current__SHIFT 0u
#define RefRes_Current__SLW CYREG_PRT3_SLW

/* DS1302_SCLK_PIN */
#define DS1302_SCLK_PIN__0__INTTYPE CYREG_PICU6_INTTYPE0
#define DS1302_SCLK_PIN__0__MASK 0x01u
#define DS1302_SCLK_PIN__0__PC CYREG_PRT6_PC0
#define DS1302_SCLK_PIN__0__PORT 6u
#define DS1302_SCLK_PIN__0__SHIFT 0u
#define DS1302_SCLK_PIN__AG CYREG_PRT6_AG
#define DS1302_SCLK_PIN__AMUX CYREG_PRT6_AMUX
#define DS1302_SCLK_PIN__BIE CYREG_PRT6_BIE
#define DS1302_SCLK_PIN__BIT_MASK CYREG_PRT6_BIT_MASK
#define DS1302_SCLK_PIN__BYP CYREG_PRT6_BYP
#define DS1302_SCLK_PIN__CTL CYREG_PRT6_CTL
#define DS1302_SCLK_PIN__DM0 CYREG_PRT6_DM0
#define DS1302_SCLK_PIN__DM1 CYREG_PRT6_DM1
#define DS1302_SCLK_PIN__DM2 CYREG_PRT6_DM2
#define DS1302_SCLK_PIN__DR CYREG_PRT6_DR
#define DS1302_SCLK_PIN__INP_DIS CYREG_PRT6_INP_DIS
#define DS1302_SCLK_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DS1302_SCLK_PIN__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DS1302_SCLK_PIN__LCD_EN CYREG_PRT6_LCD_EN
#define DS1302_SCLK_PIN__MASK 0x01u
#define DS1302_SCLK_PIN__PORT 6u
#define DS1302_SCLK_PIN__PRT CYREG_PRT6_PRT
#define DS1302_SCLK_PIN__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DS1302_SCLK_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DS1302_SCLK_PIN__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DS1302_SCLK_PIN__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DS1302_SCLK_PIN__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DS1302_SCLK_PIN__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DS1302_SCLK_PIN__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DS1302_SCLK_PIN__PS CYREG_PRT6_PS
#define DS1302_SCLK_PIN__SHIFT 0u
#define DS1302_SCLK_PIN__SLW CYREG_PRT6_SLW

/* RefRes_Negative */
#define RefRes_Negative__0__INTTYPE CYREG_PICU3_INTTYPE2
#define RefRes_Negative__0__MASK 0x04u
#define RefRes_Negative__0__PC CYREG_PRT3_PC2
#define RefRes_Negative__0__PORT 3u
#define RefRes_Negative__0__SHIFT 2u
#define RefRes_Negative__AG CYREG_PRT3_AG
#define RefRes_Negative__AMUX CYREG_PRT3_AMUX
#define RefRes_Negative__BIE CYREG_PRT3_BIE
#define RefRes_Negative__BIT_MASK CYREG_PRT3_BIT_MASK
#define RefRes_Negative__BYP CYREG_PRT3_BYP
#define RefRes_Negative__CTL CYREG_PRT3_CTL
#define RefRes_Negative__DM0 CYREG_PRT3_DM0
#define RefRes_Negative__DM1 CYREG_PRT3_DM1
#define RefRes_Negative__DM2 CYREG_PRT3_DM2
#define RefRes_Negative__DR CYREG_PRT3_DR
#define RefRes_Negative__INP_DIS CYREG_PRT3_INP_DIS
#define RefRes_Negative__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RefRes_Negative__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RefRes_Negative__LCD_EN CYREG_PRT3_LCD_EN
#define RefRes_Negative__MASK 0x04u
#define RefRes_Negative__PORT 3u
#define RefRes_Negative__PRT CYREG_PRT3_PRT
#define RefRes_Negative__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RefRes_Negative__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RefRes_Negative__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RefRes_Negative__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RefRes_Negative__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RefRes_Negative__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RefRes_Negative__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RefRes_Negative__PS CYREG_PRT3_PS
#define RefRes_Negative__SHIFT 2u
#define RefRes_Negative__SLW CYREG_PRT3_SLW

/* RefRes_Positive */
#define RefRes_Positive__0__INTTYPE CYREG_PICU3_INTTYPE1
#define RefRes_Positive__0__MASK 0x02u
#define RefRes_Positive__0__PC CYREG_PRT3_PC1
#define RefRes_Positive__0__PORT 3u
#define RefRes_Positive__0__SHIFT 1u
#define RefRes_Positive__AG CYREG_PRT3_AG
#define RefRes_Positive__AMUX CYREG_PRT3_AMUX
#define RefRes_Positive__BIE CYREG_PRT3_BIE
#define RefRes_Positive__BIT_MASK CYREG_PRT3_BIT_MASK
#define RefRes_Positive__BYP CYREG_PRT3_BYP
#define RefRes_Positive__CTL CYREG_PRT3_CTL
#define RefRes_Positive__DM0 CYREG_PRT3_DM0
#define RefRes_Positive__DM1 CYREG_PRT3_DM1
#define RefRes_Positive__DM2 CYREG_PRT3_DM2
#define RefRes_Positive__DR CYREG_PRT3_DR
#define RefRes_Positive__INP_DIS CYREG_PRT3_INP_DIS
#define RefRes_Positive__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RefRes_Positive__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RefRes_Positive__LCD_EN CYREG_PRT3_LCD_EN
#define RefRes_Positive__MASK 0x02u
#define RefRes_Positive__PORT 3u
#define RefRes_Positive__PRT CYREG_PRT3_PRT
#define RefRes_Positive__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RefRes_Positive__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RefRes_Positive__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RefRes_Positive__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RefRes_Positive__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RefRes_Positive__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RefRes_Positive__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RefRes_Positive__PS CYREG_PRT3_PS
#define RefRes_Positive__SHIFT 1u
#define RefRes_Positive__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "IncubadoraRefrigerada"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008047u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
