AArch64 2+2W+postp-addr-addr+postp-addr-data
"PosWRTP DpAddrdR DpAddrdW CoePT PosWRTP DpAddrdR DpDatadW CoePT"
Cycle=DpAddrdW CoePT PosWRTP DpAddrdR DpDatadW CoePT PosWRTP DpAddrdR
Relax=[Coe,T,PosWR]
Safe=DpAddrdW DpAddrdR DpDatadW
Generator=diy7 (version 7.56+02~dev)
Prefetch=0:x=F,0:z=W,1:z=F,1:x=W
Com=Co Co
Orig=PosWRTP DpAddrdR DpAddrdW CoePT PosWRTP DpAddrdR DpDatadW CoePT
{
0:X0=x:red; 0:X1=x:green; 0:X5=y:green; 0:X8=z:green;
1:X0=z:red; 1:X1=z:green; 1:X5=a:green; 1:X7=x:green;
}
 P0                  | P1                  ;
 STG X0,[X1]         | STG X0,[X1]         ;
 LDR W2,[X0]         | LDR W2,[X0]         ;
 EOR W3,W2,W2        | EOR W3,W2,W2        ;
 LDR W4,[X5,W3,SXTW] | LDR W4,[X5,W3,SXTW] ;
 EOR W6,W4,W4        | EOR W6,W4,W4        ;
 MOV W7,#1           | ADD W6,W6,#1        ;
 STR W7,[X8,W6,SXTW] | STR W6,[X7]         ;
exists ([tag(x)]=:red /\ [tag(z)]=:red /\ 0:X2=1 /\ 1:X2=1) /\ ~(fault (P0,x) \/ fault (P0,z) \/ fault (P1,x) \/ fault (P1,z))
