Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: i8080.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "i8080.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "i8080"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : i8080
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/chris/src/fpga-space-invaders/project/onebyteregister.vhd" into library work
Parsing entity <OneByteRegister>.
Parsing architecture <Behavioral> of entity <onebyteregister>.
Parsing VHDL file "/home/chris/src/fpga-space-invaders/project/doublebyteregister.vhd" into library work
Parsing entity <DoubleByteRegister>.
Parsing architecture <Behavioral> of entity <doublebyteregister>.
Parsing VHDL file "/home/chris/src/fpga-space-invaders/project/registerarray.vhd" into library work
Parsing entity <RegisterArray>.
Parsing architecture <Behavioral> of entity <registerarray>.
Parsing VHDL file "/home/chris/src/fpga-space-invaders/project/i8080opcodes.vhd" into library work
Parsing package <opcodes>.
Parsing package body <opcodes>.
Parsing VHDL file "/home/chris/src/fpga-space-invaders/project/i8080.vhd" into library work
Parsing entity <i8080>.
Parsing architecture <Behavioral> of entity <i8080>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <i8080> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegisterArray> (architecture <Behavioral>) from library <work>.

Elaborating entity <OneByteRegister> (architecture <Behavioral>) from library <work>.

Elaborating entity <DoubleByteRegister> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/chris/src/fpga-space-invaders/project/i8080.vhd" Line 135. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/chris/src/fpga-space-invaders/project/i8080.vhd" Line 328. Case statement is complete. others clause is never selected
WARNING:Xst:2972 - "/home/chris/src/fpga-space-invaders/project/i8080.vhd" line 78. All outputs of instance <registers> of block <RegisterArray> are unconnected in block <i8080>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <i8080>.
    Related source file is "/home/chris/src/fpga-space-invaders/project/i8080.vhd".
WARNING:Xst:647 - Input <hold> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <pc>.
    Found 4-bit register for signal <currentState>.
    Found 16-bit register for signal <addressBus>.
    Found 1-bit register for signal <dataBusIn>.
    Found 1-bit register for signal <waitAck>.
    Found 8-bit register for signal <opcode>.
    Found 32-bit register for signal <procloop.waitCycleCount>.
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 27                                             |
    | Inputs             | 15                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | fetch0                                         |
    | Power Up State     | fetch0                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <procloop.waitCycleCount[31]_GND_6_o_add_107_OUT> created at line 291.
    Found 16-bit adder for signal <pc[15]_GND_6_o_add_117_OUT> created at line 312.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i8080> synthesized.

Synthesizing Unit <OneByteRegister>.
    Related source file is "/home/chris/src/fpga-space-invaders/project/onebyteregister.vhd".
    Found 1-bit register for signal <dataOut<7>>.
    Found 1-bit register for signal <dataOut<6>>.
    Found 1-bit register for signal <dataOut<5>>.
    Found 1-bit register for signal <dataOut<4>>.
    Found 1-bit register for signal <dataOut<3>>.
    Found 1-bit register for signal <dataOut<2>>.
    Found 1-bit register for signal <dataOut<1>>.
    Found 1-bit register for signal <dataOut<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <OneByteRegister> synthesized.

Synthesizing Unit <DoubleByteRegister>.
    Related source file is "/home/chris/src/fpga-space-invaders/project/doublebyteregister.vhd".
    Found 1-bit register for signal <dataOut<15>>.
    Found 1-bit register for signal <dataOut<14>>.
    Found 1-bit register for signal <dataOut<13>>.
    Found 1-bit register for signal <dataOut<12>>.
    Found 1-bit register for signal <dataOut<11>>.
    Found 1-bit register for signal <dataOut<10>>.
    Found 1-bit register for signal <dataOut<9>>.
    Found 1-bit register for signal <dataOut<8>>.
    Found 1-bit register for signal <dataOut<7>>.
    Found 1-bit register for signal <dataOut<6>>.
    Found 1-bit register for signal <dataOut<5>>.
    Found 1-bit register for signal <dataOut<4>>.
    Found 1-bit register for signal <dataOut<3>>.
    Found 1-bit register for signal <dataOut<2>>.
    Found 1-bit register for signal <dataOut<1>>.
    Found 1-bit register for signal <dataOut<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <DoubleByteRegister> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 32-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 2
 16-bit register                                       : 2
 32-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <i8080>.
The following registers are absorbed into counter <pc>: 1 register on signal <pc>.
Unit <i8080> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 58
 Flip-Flops                                            : 58
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <currentState[1:4]> with user encoding.
--------------------
 State  | Encoding
--------------------
 fetch0 | 0000
 fetch1 | 0001
 decode | 0010
 dad1   | 0011
 dad2   | 0100
 lxi1   | 0101
 lxi2   | 0110
 lxi3   | 0111
 lxi4   | 1000
 lxi5   | 1001
--------------------

Optimizing unit <i8080> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block i8080, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : i8080.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 203
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 46
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT4                        : 4
#      LUT5                        : 4
#      LUT6                        : 47
#      MUXCY                       : 46
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 78
#      FD                          : 2
#      FDC                         : 4
#      FDCE                        : 16
#      FDE                         : 56
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 10
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              78  out of  11440     0%  
 Number of Slice LUTs:                  107  out of   5720     1%  
    Number used as Logic:               107  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    130
   Number with an unused Flip Flop:      52  out of    130    40%  
   Number with an unused LUT:            23  out of    130    17%  
   Number of fully used LUT-FF pairs:    55  out of    130    42%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          43
 Number of bonded IOBs:                  29  out of    102    28%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 78    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.923ns (Maximum Frequency: 168.833MHz)
   Minimum input arrival time before clock: 5.525ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.923ns (frequency: 168.833MHz)
  Total number of paths / destination ports: 2305 / 142
-------------------------------------------------------------------------
Delay:               5.923ns (Levels of Logic = 4)
  Source:            procloop.waitCycleCount_21 (FF)
  Destination:       procloop.waitCycleCount_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: procloop.waitCycleCount_21 to procloop.waitCycleCount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.221  procloop.waitCycleCount_21 (procloop.waitCycleCount_21)
     LUT6:I0->O            1   0.254   1.112  _n0376_inv114 (_n0376_inv114)
     LUT6:I1->O            3   0.254   0.766  _n0376_inv117 (_n0376_inv11)
     LUT5:I4->O           17   0.254   1.209  _n0376_inv1_rstpot (_n0376_inv1_rstpot)
     LUT6:I5->O            1   0.254   0.000  procloop.waitCycleCount_0_dpot (procloop.waitCycleCount_0_dpot)
     FDE:D                     0.074          procloop.waitCycleCount_0
    ----------------------------------------
    Total                      5.923ns (1.615ns logic, 4.308ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 115 / 89
-------------------------------------------------------------------------
Offset:              5.525ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       addressBus_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to addressBus_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.328   1.528  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.250   0.682  _n0266_inv_SW0 (N01)
     LUT6:I5->O           16   0.254   1.181  _n0266_inv (_n0266_inv)
     FDE:CE                    0.302          addressBus_0
    ----------------------------------------
    Total                      5.525ns (2.134ns logic, 3.391ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            dataBusIn (FF)
  Destination:       dataBusIn (PAD)
  Source Clock:      clk rising

  Data Path: dataBusIn to dataBusIn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  dataBusIn (dataBusIn_OBUF)
     OBUF:I->O                 2.912          dataBusIn_OBUF (dataBusIn)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.923|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 7.30 secs
 
--> 


Total memory usage is 484448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

