#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jul  5 17:17:56 2018
# Process ID: 19127
# Log file: /home/ilim/Desktop/adv7511_zed/adv7511_zed.runs/impl_1/system_top.vdi
# Journal file: /home/ilim/Desktop/adv7511_zed/adv7511_zed.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1663.590 ; gain = 443.508 ; free physical = 639 ; free virtual = 11452
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_0/U0'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_0/U0'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_1/U0'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_1/U0'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_clkgen_v1_0/eb15edc8/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/8027155a/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/dce0d057/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
Finished Parsing XDC File [/home/ilim/Desktop/adv7511_zed/adv7511_zed.srcs/sources_1/ipshared/analog.com/axi_i2s_adi_v1_0/4c7b9390/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1664.590 ; gain = 737.727 ; free physical = 656 ; free virtual = 11449
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in 26 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1675.605 ; gain = 3.012 ; free physical = 654 ; free virtual = 11448
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13f045604

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1675.605 ; gain = 0.000 ; free physical = 649 ; free virtual = 11442

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 119 cells.
Phase 2 Constant Propagation | Checksum: 7c0c538f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1675.605 ; gain = 0.000 ; free physical = 640 ; free virtual = 11443

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1188 unconnected nets.
INFO: [Opt 31-11] Eliminated 570 unconnected cells.
Phase 3 Sweep | Checksum: 9aa3c59d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1675.605 ; gain = 0.000 ; free physical = 638 ; free virtual = 11443

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 9aa3c59d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1675.605 ; gain = 0.000 ; free physical = 638 ; free virtual = 11443

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 17e83e034

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1675.605 ; gain = 0.000 ; free physical = 638 ; free virtual = 11443

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1675.605 ; gain = 0.000 ; free physical = 638 ; free virtual = 11443
Ending Logic Optimization Task | Checksum: 17e83e034

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1675.605 ; gain = 0.000 ; free physical = 638 ; free virtual = 11443
Implement Debug Cores | Checksum: 1ab75d1b1
Logic Optimization | Checksum: 1ab75d1b1

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 117218b95

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1739.613 ; gain = 0.000 ; free physical = 591 ; free virtual = 11401
Ending Power Optimization Task | Checksum: 117218b95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1739.613 ; gain = 64.008 ; free physical = 591 ; free virtual = 11401
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1739.613 ; gain = 75.023 ; free physical = 591 ; free virtual = 11401
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1771.621 ; gain = 0.000 ; free physical = 589 ; free virtual = 11401
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ilim/Desktop/adv7511_zed/adv7511_zed.runs/impl_1/system_top_drc_opted.rpt.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in 26 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 914514ad

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1771.633 ; gain = 0.000 ; free physical = 607 ; free virtual = 11399

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1771.633 ; gain = 0.000 ; free physical = 607 ; free virtual = 11399
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1771.633 ; gain = 0.000 ; free physical = 607 ; free virtual = 11399

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 865bdca4

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1771.633 ; gain = 0.000 ; free physical = 607 ; free virtual = 11399
WARNING: [Place 30-12] An IO Bus fixed_io_mio with more than one IO standard is found. Components associated with this bus are: 
	fixed_io_mio[53] of IOStandard LVCMOS18
	fixed_io_mio[52] of IOStandard LVCMOS18
	fixed_io_mio[51] of IOStandard LVCMOS18
	fixed_io_mio[50] of IOStandard LVCMOS18
	fixed_io_mio[49] of IOStandard LVCMOS18
	fixed_io_mio[48] of IOStandard LVCMOS18
	fixed_io_mio[47] of IOStandard LVCMOS18
	fixed_io_mio[46] of IOStandard LVCMOS18
	fixed_io_mio[45] of IOStandard LVCMOS18
	fixed_io_mio[44] of IOStandard LVCMOS18
	fixed_io_mio[43] of IOStandard LVCMOS18
	fixed_io_mio[42] of IOStandard LVCMOS18
	fixed_io_mio[41] of IOStandard LVCMOS18
	fixed_io_mio[40] of IOStandard LVCMOS18
	fixed_io_mio[39] of IOStandard LVCMOS18
	fixed_io_mio[38] of IOStandard LVCMOS18
	fixed_io_mio[37] of IOStandard LVCMOS18
	fixed_io_mio[36] of IOStandard LVCMOS18
	fixed_io_mio[35] of IOStandard LVCMOS18
	fixed_io_mio[34] of IOStandard LVCMOS18
	fixed_io_mio[33] of IOStandard LVCMOS18
	fixed_io_mio[32] of IOStandard LVCMOS18
	fixed_io_mio[31] of IOStandard LVCMOS18
	fixed_io_mio[30] of IOStandard LVCMOS18
	fixed_io_mio[29] of IOStandard LVCMOS18
	fixed_io_mio[28] of IOStandard LVCMOS18
	fixed_io_mio[27] of IOStandard LVCMOS18
	fixed_io_mio[26] of IOStandard LVCMOS18
	fixed_io_mio[25] of IOStandard LVCMOS18
	fixed_io_mio[24] of IOStandard LVCMOS18
	fixed_io_mio[23] of IOStandard LVCMOS18
	fixed_io_mio[22] of IOStandard LVCMOS18
	fixed_io_mio[21] of IOStandard LVCMOS18
	fixed_io_mio[20] of IOStandard LVCMOS18
	fixed_io_mio[19] of IOStandard LVCMOS18
	fixed_io_mio[18] of IOStandard LVCMOS18
	fixed_io_mio[17] of IOStandard LVCMOS18
	fixed_io_mio[16] of IOStandard LVCMOS18
	fixed_io_mio[15] of IOStandard LVCMOS33
	fixed_io_mio[14] of IOStandard LVCMOS33
	fixed_io_mio[13] of IOStandard LVCMOS33
	fixed_io_mio[12] of IOStandard LVCMOS33
	fixed_io_mio[11] of IOStandard LVCMOS33
	fixed_io_mio[10] of IOStandard LVCMOS33
	fixed_io_mio[9] of IOStandard LVCMOS33
	fixed_io_mio[8] of IOStandard LVCMOS33
	fixed_io_mio[7] of IOStandard LVCMOS33
	fixed_io_mio[6] of IOStandard LVCMOS33
	fixed_io_mio[5] of IOStandard LVCMOS33
	fixed_io_mio[4] of IOStandard LVCMOS33
	fixed_io_mio[3] of IOStandard LVCMOS33
	fixed_io_mio[2] of IOStandard LVCMOS33
	fixed_io_mio[1] of IOStandard LVCMOS33
	fixed_io_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 865bdca4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.633 ; gain = 0.000 ; free physical = 604 ; free virtual = 11396

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 865bdca4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.633 ; gain = 0.000 ; free physical = 604 ; free virtual = 11396

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 269680b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.633 ; gain = 0.000 ; free physical = 604 ; free virtual = 11396
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7ef3ecf4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.633 ; gain = 0.000 ; free physical = 604 ; free virtual = 11396

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: d0191ddf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1771.633 ; gain = 0.000 ; free physical = 601 ; free virtual = 11393
Phase 2.2.1 Place Init Design | Checksum: 1b0ccadf6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1771.633 ; gain = 0.000 ; free physical = 579 ; free virtual = 11371
Phase 2.2 Build Placer Netlist Model | Checksum: 1b0ccadf6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1771.633 ; gain = 0.000 ; free physical = 579 ; free virtual = 11371

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1b0ccadf6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1771.633 ; gain = 0.000 ; free physical = 579 ; free virtual = 11371
Phase 2.3 Constrain Clocks/Macros | Checksum: 1b0ccadf6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1771.633 ; gain = 0.000 ; free physical = 579 ; free virtual = 11371
Phase 2 Placer Initialization | Checksum: 1b0ccadf6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1771.633 ; gain = 0.000 ; free physical = 579 ; free virtual = 11371

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 11b9c9a51

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 11b9c9a51

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 240cb1daf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 272b37495

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 272b37495

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 21a6f4460

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 265a91626

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: e49ea419

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: e49ea419

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: e49ea419

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: e49ea419

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357
Phase 4.6 Small Shape Detail Placement | Checksum: e49ea419

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: e49ea419

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357
Phase 4 Detail Placement | Checksum: e49ea419

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 9e2a3cec

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 9e2a3cec

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.815. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 12a258712

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357
Phase 5.2.2 Post Placement Optimization | Checksum: 12a258712

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357
Phase 5.2 Post Commit Optimization | Checksum: 12a258712

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 12a258712

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 12a258712

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 12a258712

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357
Phase 5.5 Placer Reporting | Checksum: 12a258712

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1ce43620b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1ce43620b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357
Ending Placer Task | Checksum: 11907efa4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 1787.629 ; gain = 15.996 ; free physical = 565 ; free virtual = 11357
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 1787.629 ; gain = 16.000 ; free physical = 565 ; free virtual = 11357
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1787.629 ; gain = 0.000 ; free physical = 552 ; free virtual = 11356
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1787.629 ; gain = 0.000 ; free physical = 558 ; free virtual = 11354
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1787.629 ; gain = 0.000 ; free physical = 559 ; free virtual = 11354
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1787.629 ; gain = 0.000 ; free physical = 559 ; free virtual = 11354
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in 26 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1787.629 ; gain = 0.000 ; free physical = 547 ; free virtual = 11355
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in 26 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus fixed_io_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  fixed_io_mio[53] of IOStandard LVCMOS18; fixed_io_mio[52] of IOStandard LVCMOS18; fixed_io_mio[51] of IOStandard LVCMOS18; fixed_io_mio[50] of IOStandard LVCMOS18; fixed_io_mio[49] of IOStandard LVCMOS18; fixed_io_mio[48] of IOStandard LVCMOS18; fixed_io_mio[47] of IOStandard LVCMOS18; fixed_io_mio[46] of IOStandard LVCMOS18; fixed_io_mio[45] of IOStandard LVCMOS18; fixed_io_mio[44] of IOStandard LVCMOS18; fixed_io_mio[43] of IOStandard LVCMOS18; fixed_io_mio[42] of IOStandard LVCMOS18; fixed_io_mio[41] of IOStandard LVCMOS18; fixed_io_mio[40] of IOStandard LVCMOS18; fixed_io_mio[39] of IOStandard LVCMOS18; fixed_io_mio[38] of IOStandard LVCMOS18; fixed_io_mio[37] of IOStandard LVCMOS18; fixed_io_mio[36] of IOStandard LVCMOS18; fixed_io_mio[35] of IOStandard LVCMOS18; fixed_io_mio[34] of IOStandard LVCMOS18; fixed_io_mio[33] of IOStandard LVCMOS18; fixed_io_mio[32] of IOStandard LVCMOS18; fixed_io_mio[31] of IOStandard LVCMOS18; fixed_io_mio[30] of IOStandard LVCMOS18; fixed_io_mio[29] of IOStandard LVCMOS18; fixed_io_mio[28] of IOStandard LVCMOS18; fixed_io_mio[27] of IOStandard LVCMOS18; fixed_io_mio[26] of IOStandard LVCMOS18; fixed_io_mio[25] of IOStandard LVCMOS18; fixed_io_mio[24] of IOStandard LVCMOS18; fixed_io_mio[23] of IOStandard LVCMOS18; fixed_io_mio[22] of IOStandard LVCMOS18; fixed_io_mio[21] of IOStandard LVCMOS18; fixed_io_mio[20] of IOStandard LVCMOS18; fixed_io_mio[19] of IOStandard LVCMOS18; fixed_io_mio[18] of IOStandard LVCMOS18; fixed_io_mio[17] of IOStandard LVCMOS18; fixed_io_mio[16] of IOStandard LVCMOS18; fixed_io_mio[15] of IOStandard LVCMOS33; fixed_io_mio[14] of IOStandard LVCMOS33; fixed_io_mio[13] of IOStandard LVCMOS33; fixed_io_mio[12] of IOStandard LVCMOS33; fixed_io_mio[11] of IOStandard LVCMOS33; fixed_io_mio[10] of IOStandard LVCMOS33; fixed_io_mio[9] of IOStandard LVCMOS33; fixed_io_mio[8] of IOStandard LVCMOS33; fixed_io_mio[7] of IOStandard LVCMOS33; fixed_io_mio[6] of IOStandard LVCMOS33; fixed_io_mio[5] of IOStandard LVCMOS33; fixed_io_mio[4] of IOStandard LVCMOS33; fixed_io_mio[3] of IOStandard LVCMOS33; fixed_io_mio[2] of IOStandard LVCMOS33; fixed_io_mio[1] of IOStandard LVCMOS33; fixed_io_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fda33a39

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1871.289 ; gain = 83.660 ; free physical = 441 ; free virtual = 11237

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fda33a39

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1871.293 ; gain = 83.664 ; free physical = 441 ; free virtual = 11237

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fda33a39

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1885.289 ; gain = 97.660 ; free physical = 427 ; free virtual = 11224
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: da60746e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 401 ; free virtual = 11198
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.814  | TNS=0.000  | WHS=-0.352 | THS=-131.579|

Phase 2 Router Initialization | Checksum: 14b813b6a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 401 ; free virtual = 11198

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24e200fa9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 401 ; free virtual = 11197

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 800
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1621a072a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.300  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15dd44650

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: f4337131

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.300  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c99ab17f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197
Phase 4 Rip-up And Reroute | Checksum: c99ab17f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11c49d30c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.449  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 11c49d30c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11c49d30c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197
Phase 5 Delay and Skew Optimization | Checksum: 11c49d30c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 14d366c98

Time (s): cpu = 00:00:51 ; elapsed = 00:00:29 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.449  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 11197b104

Time (s): cpu = 00:00:51 ; elapsed = 00:00:29 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 11e36bd1b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.449  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 11e36bd1b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.68323 %
  Global Horizontal Routing Utilization  = 2.03186 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 11e36bd1b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 11e36bd1b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1d55239f5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11197

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.450  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 1d55239f5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11196
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11196

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1911.344 ; gain = 123.715 ; free physical = 400 ; free virtual = 11196
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1919.348 ; gain = 0.000 ; free physical = 385 ; free virtual = 11196
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ilim/Desktop/adv7511_zed/adv7511_zed.runs/impl_1/system_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/mmcm_rst]'  to set the static_probability to '1'  if desired.
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]]'  to set the static_probability to '1'  if desired.
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in 26 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-125) connects_CLKINSEL_both_active - i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm: The MMCME2_ADV has an active CLKINSEL, but the CLKIN1 and CLKIN2 pins are not both active.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 9 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/ilim/Desktop/adv7511_zed/adv7511_zed.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jul  5 17:20:13 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2138.070 ; gain = 202.707 ; free physical = 153 ; free virtual = 10945
INFO: [Common 17-206] Exiting Vivado at Thu Jul  5 17:20:13 2018...
