// Seed: 924906375
module module_0 #(
    parameter id_3 = 32'd31
) ();
  logic id_1;
  ;
  localparam id_2 = -1 < -1'b0;
  localparam id_3 = -1'b0;
  reg [1 : id_3] id_4;
  always @(posedge id_4, posedge -1'b0) id_4 = 1 != id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd55
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire _id_2;
  module_0 modCall_1 ();
  input wire id_1;
  tri0 id_7 = 1;
  wire [id_2 : -1] id_8;
  assign id_7 = (1);
endmodule
