var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/ROUNDING_unit.sv","src":"module ROUNDING_unit #(\n    parameter SIZE_MAN          = 28,\n    parameter SIZE_MAN_RESULT   = 24\n)(\n    input logic [SIZE_MAN-1:0]          i_man           ,\n    output logic [SIZE_MAN_RESULT-1:0]  o_man_result    ,\n    output logic                        o_ov_flow       \n);\n\nlogic [SIZE_MAN_RESULT-1:0] w_man_temp;\nassign w_man_temp = i_man[SIZE_MAN-1:SIZE_MAN-SIZE_MAN_RESULT];\n\nlogic w_guard_bit, w_round_bit, w_sticky_bit;\nassign w_guard_bit = i_man[3];\nassign w_round_bit = i_man[2];\nassign w_sticky_bit= i_man[1] | i_man[0];\n\nlogic w_rounding_result;\nassign w_rounding_result = (w_guard_bit & w_round_bit) | (w_round_bit & w_sticky_bit);\nCLA_24bit INCREASE_ROUNDING (\n    .i_carry        (w_rounding_result),\n    .i_data_a       (w_man_temp),\n    .i_data_b       ('0),\n    .o_sum          (o_man_result),\n    .o_carry        (o_ov_flow)\n);\n// assign o_man_result = w_man_temp;\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);