/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* SPIM */
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_UDB_W8_CTL3
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_UDB_W8_CTL3
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_UDB_W8_MSK3
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_UDB_W8_MSK3
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST3
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST3
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_UDB_W8_ST3
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST0
#define SPIM_BSPIM_RxStsReg__32BIT_MASK_REG CYREG_UDB_W32_MSK
#define SPIM_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define SPIM_BSPIM_RxStsReg__32BIT_STATUS_REG CYREG_UDB_W32_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_UDB_W8_MSK0
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_UDB_W8_ST0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define SPIM_BSPIM_sR16_Dp_u0__A0_REG CYREG_UDB_W8_A02
#define SPIM_BSPIM_sR16_Dp_u0__A1_REG CYREG_UDB_W8_A12
#define SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define SPIM_BSPIM_sR16_Dp_u0__D0_REG CYREG_UDB_W8_D02
#define SPIM_BSPIM_sR16_Dp_u0__D1_REG CYREG_UDB_W8_D12
#define SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define SPIM_BSPIM_sR16_Dp_u0__F0_REG CYREG_UDB_W8_F02
#define SPIM_BSPIM_sR16_Dp_u0__F1_REG CYREG_UDB_W8_F12
#define SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG CYREG_UDB_CAT16_A3
#define SPIM_BSPIM_sR16_Dp_u1__A0_REG CYREG_UDB_W8_A03
#define SPIM_BSPIM_sR16_Dp_u1__A1_REG CYREG_UDB_W8_A13
#define SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG CYREG_UDB_CAT16_D3
#define SPIM_BSPIM_sR16_Dp_u1__D0_REG CYREG_UDB_W8_D03
#define SPIM_BSPIM_sR16_Dp_u1__D1_REG CYREG_UDB_W8_D13
#define SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG CYREG_UDB_CAT16_F3
#define SPIM_BSPIM_sR16_Dp_u1__F0_REG CYREG_UDB_W8_F03
#define SPIM_BSPIM_sR16_Dp_u1__F1_REG CYREG_UDB_W8_F13
#define SPIM_BSPIM_sR16_Dp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPIM_BSPIM_sR16_Dp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST1
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_UDB_W8_MSK1
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_UDB_W8_ST1
#define SPIM_IntClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define SPIM_IntClock__DIV_ID 0x00000041u
#define SPIM_IntClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define SPIM_IntClock__PA_DIV_ID 0x000000FFu

/* UART */
#define UART_rx__0__DR CYREG_GPIO_PRT1_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SDA 14u
#define UART_rx__0__HSIOM_MASK 0x000F0000u
#define UART_rx__0__HSIOM_SHIFT 16u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_rx__0__MASK 0x10u
#define UART_rx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_rx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_rx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_rx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_rx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_rx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_rx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_rx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_rx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_rx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_rx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_rx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_rx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_rx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_rx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_rx__0__PC CYREG_GPIO_PRT1_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_rx__0__PORT 1u
#define UART_rx__0__PS CYREG_GPIO_PRT1_PS
#define UART_rx__0__SHIFT 4u
#define UART_rx__DR CYREG_GPIO_PRT1_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT1_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_rx__MASK 0x10u
#define UART_rx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_rx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_rx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_rx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_rx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_rx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_rx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_rx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_rx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_rx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_rx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_rx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_rx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_rx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_rx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_rx__PC CYREG_GPIO_PRT1_PC
#define UART_rx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_rx__PORT 1u
#define UART_rx__PS CYREG_GPIO_PRT1_PS
#define UART_rx__SHIFT 4u
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL1
#define UART_SCBCLK__DIV_ID 0x00000042u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_tx__0__DR CYREG_GPIO_PRT1_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SCL 14u
#define UART_tx__0__HSIOM_MASK 0x00F00000u
#define UART_tx__0__HSIOM_SHIFT 20u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_tx__0__MASK 0x20u
#define UART_tx__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define UART_tx__0__OUT_SEL_SHIFT 10u
#define UART_tx__0__OUT_SEL_VAL -1u
#define UART_tx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_tx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_tx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_tx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_tx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_tx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_tx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_tx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_tx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_tx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_tx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_tx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_tx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_tx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_tx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_tx__0__PC CYREG_GPIO_PRT1_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_tx__0__PORT 1u
#define UART_tx__0__PS CYREG_GPIO_PRT1_PS
#define UART_tx__0__SHIFT 5u
#define UART_tx__DR CYREG_GPIO_PRT1_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT1_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_tx__MASK 0x20u
#define UART_tx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_tx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_tx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_tx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_tx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_tx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_tx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_tx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_tx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_tx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_tx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_tx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_tx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_tx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_tx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_tx__PC CYREG_GPIO_PRT1_PC
#define UART_tx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_tx__PORT 1u
#define UART_tx__PS CYREG_GPIO_PRT1_PS
#define UART_tx__SHIFT 5u

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_1__INTC_MASK 0x20000u
#define isr_1__INTC_NUMBER 17u
#define isr_1__INTC_PRIOR_MASK 0xC000u
#define isr_1__INTC_PRIOR_NUM 3u
#define isr_1__INTC_PRIOR_REG CYREG_CM0_IPR4
#define isr_1__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Pin_B1 */
#define Pin_B1__0__DR CYREG_GPIO_PRT3_DR
#define Pin_B1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_B1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_B1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_B1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_B1__0__HSIOM_MASK 0x000000F0u
#define Pin_B1__0__HSIOM_SHIFT 4u
#define Pin_B1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_B1__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_B1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_B1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_B1__0__MASK 0x02u
#define Pin_B1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_B1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_B1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_B1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_B1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_B1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_B1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_B1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_B1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_B1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_B1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_B1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_B1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_B1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_B1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_B1__0__PC CYREG_GPIO_PRT3_PC
#define Pin_B1__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_B1__0__PORT 3u
#define Pin_B1__0__PS CYREG_GPIO_PRT3_PS
#define Pin_B1__0__SHIFT 1u
#define Pin_B1__DR CYREG_GPIO_PRT3_DR
#define Pin_B1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_B1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_B1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_B1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_B1__INTR CYREG_GPIO_PRT3_INTR
#define Pin_B1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_B1__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_B1__MASK 0x02u
#define Pin_B1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_B1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_B1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_B1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_B1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_B1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_B1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_B1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_B1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_B1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_B1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_B1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_B1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_B1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_B1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_B1__PC CYREG_GPIO_PRT3_PC
#define Pin_B1__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_B1__PORT 3u
#define Pin_B1__PS CYREG_GPIO_PRT3_PS
#define Pin_B1__SHIFT 1u

/* Pin_B2 */
#define Pin_B2__0__DR CYREG_GPIO_PRT3_DR
#define Pin_B2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_B2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_B2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_B2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_B2__0__HSIOM_MASK 0x00000F00u
#define Pin_B2__0__HSIOM_SHIFT 8u
#define Pin_B2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_B2__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_B2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_B2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_B2__0__MASK 0x04u
#define Pin_B2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_B2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_B2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_B2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_B2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_B2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_B2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_B2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_B2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_B2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_B2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_B2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_B2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_B2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_B2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_B2__0__PC CYREG_GPIO_PRT3_PC
#define Pin_B2__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_B2__0__PORT 3u
#define Pin_B2__0__PS CYREG_GPIO_PRT3_PS
#define Pin_B2__0__SHIFT 2u
#define Pin_B2__DR CYREG_GPIO_PRT3_DR
#define Pin_B2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_B2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_B2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_B2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_B2__INTR CYREG_GPIO_PRT3_INTR
#define Pin_B2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_B2__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_B2__MASK 0x04u
#define Pin_B2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_B2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_B2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_B2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_B2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_B2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_B2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_B2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_B2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_B2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_B2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_B2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_B2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_B2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_B2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_B2__PC CYREG_GPIO_PRT3_PC
#define Pin_B2__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_B2__PORT 3u
#define Pin_B2__PS CYREG_GPIO_PRT3_PS
#define Pin_B2__SHIFT 2u

/* Pin_B3 */
#define Pin_B3__0__DR CYREG_GPIO_PRT3_DR
#define Pin_B3__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_B3__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_B3__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_B3__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_B3__0__HSIOM_MASK 0x0000F000u
#define Pin_B3__0__HSIOM_SHIFT 12u
#define Pin_B3__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_B3__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_B3__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_B3__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_B3__0__MASK 0x08u
#define Pin_B3__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_B3__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_B3__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_B3__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_B3__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_B3__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_B3__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_B3__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_B3__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_B3__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_B3__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_B3__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_B3__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_B3__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_B3__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_B3__0__PC CYREG_GPIO_PRT3_PC
#define Pin_B3__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_B3__0__PORT 3u
#define Pin_B3__0__PS CYREG_GPIO_PRT3_PS
#define Pin_B3__0__SHIFT 3u
#define Pin_B3__DR CYREG_GPIO_PRT3_DR
#define Pin_B3__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_B3__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_B3__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_B3__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_B3__INTR CYREG_GPIO_PRT3_INTR
#define Pin_B3__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_B3__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_B3__MASK 0x08u
#define Pin_B3__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_B3__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_B3__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_B3__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_B3__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_B3__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_B3__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_B3__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_B3__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_B3__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_B3__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_B3__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_B3__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_B3__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_B3__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_B3__PC CYREG_GPIO_PRT3_PC
#define Pin_B3__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_B3__PORT 3u
#define Pin_B3__PS CYREG_GPIO_PRT3_PS
#define Pin_B3__SHIFT 3u

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL14
#define Clock_1__DIV_ID 0x00000045u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL5
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Clock_2 */
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define Clock_2__DIV_ID 0x00000040u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_2__PA_DIV_ID 0x000000FFu

/* Clock_3 */
#define Clock_3__CTRL_REGISTER CYREG_PERI_PCLK_CTL8
#define Clock_3__DIV_ID 0x00000044u
#define Clock_3__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define Clock_3__PA_DIV_ID 0x000000FFu

/* Pin_AIn */
#define Pin_AIn__0__DR CYREG_GPIO_PRT3_DR
#define Pin_AIn__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_AIn__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_AIn__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_AIn__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_AIn__0__HSIOM_MASK 0x0000000Fu
#define Pin_AIn__0__HSIOM_SHIFT 0u
#define Pin_AIn__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_AIn__0__INTR CYREG_GPIO_PRT3_INTR
#define Pin_AIn__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_AIn__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_AIn__0__MASK 0x01u
#define Pin_AIn__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_AIn__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_AIn__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_AIn__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_AIn__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_AIn__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_AIn__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_AIn__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_AIn__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_AIn__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_AIn__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_AIn__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_AIn__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_AIn__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_AIn__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_AIn__0__PC CYREG_GPIO_PRT3_PC
#define Pin_AIn__0__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_AIn__0__PORT 3u
#define Pin_AIn__0__PS CYREG_GPIO_PRT3_PS
#define Pin_AIn__0__SHIFT 0u
#define Pin_AIn__DR CYREG_GPIO_PRT3_DR
#define Pin_AIn__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Pin_AIn__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Pin_AIn__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Pin_AIn__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_AIn__INTR CYREG_GPIO_PRT3_INTR
#define Pin_AIn__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Pin_AIn__INTSTAT CYREG_GPIO_PRT3_INTR
#define Pin_AIn__MASK 0x01u
#define Pin_AIn__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_AIn__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_AIn__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_AIn__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_AIn__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_AIn__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_AIn__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_AIn__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_AIn__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_AIn__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_AIn__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_AIn__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_AIn__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_AIn__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_AIn__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_AIn__PC CYREG_GPIO_PRT3_PC
#define Pin_AIn__PC2 CYREG_GPIO_PRT3_PC2
#define Pin_AIn__PORT 3u
#define Pin_AIn__PS CYREG_GPIO_PRT3_PS
#define Pin_AIn__SHIFT 0u

/* isr_100Hz */
#define isr_100Hz__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_100Hz__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_100Hz__INTC_MASK 0x02u
#define isr_100Hz__INTC_NUMBER 1u
#define isr_100Hz__INTC_PRIOR_MASK 0xC000u
#define isr_100Hz__INTC_PRIOR_NUM 3u
#define isr_100Hz__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_100Hz__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_100Hz__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Pin_SPI_SS */
#define Pin_SPI_SS__0__DR CYREG_GPIO_PRT1_DR
#define Pin_SPI_SS__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_SPI_SS__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_SPI_SS__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_SPI_SS__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_SPI_SS__0__HSIOM_MASK 0x0000F000u
#define Pin_SPI_SS__0__HSIOM_SHIFT 12u
#define Pin_SPI_SS__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_SPI_SS__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_SPI_SS__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_SPI_SS__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_SPI_SS__0__MASK 0x08u
#define Pin_SPI_SS__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_SPI_SS__0__OUT_SEL_SHIFT 6u
#define Pin_SPI_SS__0__OUT_SEL_VAL 2u
#define Pin_SPI_SS__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_SPI_SS__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_SPI_SS__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_SPI_SS__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_SPI_SS__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_SPI_SS__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_SPI_SS__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_SPI_SS__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_SPI_SS__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_SPI_SS__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_SPI_SS__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_SPI_SS__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_SPI_SS__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_SPI_SS__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_SPI_SS__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_SPI_SS__0__PC CYREG_GPIO_PRT1_PC
#define Pin_SPI_SS__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_SPI_SS__0__PORT 1u
#define Pin_SPI_SS__0__PS CYREG_GPIO_PRT1_PS
#define Pin_SPI_SS__0__SHIFT 3u
#define Pin_SPI_SS__DR CYREG_GPIO_PRT1_DR
#define Pin_SPI_SS__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_SPI_SS__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_SPI_SS__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_SPI_SS__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_SPI_SS__INTR CYREG_GPIO_PRT1_INTR
#define Pin_SPI_SS__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_SPI_SS__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_SPI_SS__MASK 0x08u
#define Pin_SPI_SS__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_SPI_SS__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_SPI_SS__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_SPI_SS__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_SPI_SS__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_SPI_SS__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_SPI_SS__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_SPI_SS__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_SPI_SS__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_SPI_SS__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_SPI_SS__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_SPI_SS__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_SPI_SS__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_SPI_SS__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_SPI_SS__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_SPI_SS__PC CYREG_GPIO_PRT1_PC
#define Pin_SPI_SS__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_SPI_SS__PORT 1u
#define Pin_SPI_SS__PS CYREG_GPIO_PRT1_PS
#define Pin_SPI_SS__SHIFT 3u

/* Second_PWM */
#define Second_PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Second_PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Second_PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Second_PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Second_PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Second_PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Second_PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Second_PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Second_PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Second_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Second_PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define Second_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Second_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Second_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Second_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* ADC_SAR_Seq */
#define ADC_SAR_Seq_cy_psoc4_sar__CLOCK_DIV_ID 0x00000043u
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_SAR_Seq_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define ADC_SAR_Seq_intClock__DIV_ID 0x00000043u
#define ADC_SAR_Seq_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define ADC_SAR_Seq_intClock__PA_DIV_ID 0x000000FFu
#define ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_IRQ__INTC_MASK 0x8000u
#define ADC_SAR_Seq_IRQ__INTC_NUMBER 15u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_Seq_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Conv_Counter */
#define Conv_Counter_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Conv_Counter_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Conv_Counter_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Conv_Counter_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Conv_Counter_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Conv_Counter_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Conv_Counter_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Conv_Counter_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Conv_Counter_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Conv_Counter_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Conv_Counter_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Conv_Counter_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Conv_Counter_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Conv_Counter_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Pin_SPI_MOSI */
#define Pin_SPI_MOSI__0__DR CYREG_GPIO_PRT0_DR
#define Pin_SPI_MOSI__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_SPI_MOSI__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_SPI_MOSI__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_SPI_MOSI__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_SPI_MOSI__0__HSIOM_MASK 0x00F00000u
#define Pin_SPI_MOSI__0__HSIOM_SHIFT 20u
#define Pin_SPI_MOSI__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_SPI_MOSI__0__INTR CYREG_GPIO_PRT0_INTR
#define Pin_SPI_MOSI__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_SPI_MOSI__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_SPI_MOSI__0__MASK 0x20u
#define Pin_SPI_MOSI__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Pin_SPI_MOSI__0__OUT_SEL_SHIFT 10u
#define Pin_SPI_MOSI__0__OUT_SEL_VAL 0u
#define Pin_SPI_MOSI__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_SPI_MOSI__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_SPI_MOSI__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_SPI_MOSI__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_SPI_MOSI__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_SPI_MOSI__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_SPI_MOSI__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_SPI_MOSI__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_SPI_MOSI__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_SPI_MOSI__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_SPI_MOSI__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_SPI_MOSI__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_SPI_MOSI__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_SPI_MOSI__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_SPI_MOSI__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_SPI_MOSI__0__PC CYREG_GPIO_PRT0_PC
#define Pin_SPI_MOSI__0__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_SPI_MOSI__0__PORT 0u
#define Pin_SPI_MOSI__0__PS CYREG_GPIO_PRT0_PS
#define Pin_SPI_MOSI__0__SHIFT 5u
#define Pin_SPI_MOSI__DR CYREG_GPIO_PRT0_DR
#define Pin_SPI_MOSI__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Pin_SPI_MOSI__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Pin_SPI_MOSI__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Pin_SPI_MOSI__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_SPI_MOSI__INTR CYREG_GPIO_PRT0_INTR
#define Pin_SPI_MOSI__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Pin_SPI_MOSI__INTSTAT CYREG_GPIO_PRT0_INTR
#define Pin_SPI_MOSI__MASK 0x20u
#define Pin_SPI_MOSI__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_SPI_MOSI__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_SPI_MOSI__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_SPI_MOSI__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_SPI_MOSI__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_SPI_MOSI__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_SPI_MOSI__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_SPI_MOSI__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_SPI_MOSI__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_SPI_MOSI__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_SPI_MOSI__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_SPI_MOSI__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_SPI_MOSI__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_SPI_MOSI__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_SPI_MOSI__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_SPI_MOSI__PC CYREG_GPIO_PRT0_PC
#define Pin_SPI_MOSI__PC2 CYREG_GPIO_PRT0_PC2
#define Pin_SPI_MOSI__PORT 0u
#define Pin_SPI_MOSI__PS CYREG_GPIO_PRT0_PS
#define Pin_SPI_MOSI__SHIFT 5u

/* Pin_SPI_SCLK */
#define Pin_SPI_SCLK__0__DR CYREG_GPIO_PRT1_DR
#define Pin_SPI_SCLK__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_SPI_SCLK__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_SPI_SCLK__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_SPI_SCLK__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_SPI_SCLK__0__HSIOM_MASK 0x0000000Fu
#define Pin_SPI_SCLK__0__HSIOM_SHIFT 0u
#define Pin_SPI_SCLK__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_SPI_SCLK__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_SPI_SCLK__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_SPI_SCLK__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_SPI_SCLK__0__MASK 0x01u
#define Pin_SPI_SCLK__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_SPI_SCLK__0__OUT_SEL_SHIFT 0u
#define Pin_SPI_SCLK__0__OUT_SEL_VAL 1u
#define Pin_SPI_SCLK__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_SPI_SCLK__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_SPI_SCLK__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_SPI_SCLK__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_SPI_SCLK__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_SPI_SCLK__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_SPI_SCLK__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_SPI_SCLK__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_SPI_SCLK__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_SPI_SCLK__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_SPI_SCLK__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_SPI_SCLK__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_SPI_SCLK__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_SPI_SCLK__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_SPI_SCLK__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_SPI_SCLK__0__PC CYREG_GPIO_PRT1_PC
#define Pin_SPI_SCLK__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_SPI_SCLK__0__PORT 1u
#define Pin_SPI_SCLK__0__PS CYREG_GPIO_PRT1_PS
#define Pin_SPI_SCLK__0__SHIFT 0u
#define Pin_SPI_SCLK__DR CYREG_GPIO_PRT1_DR
#define Pin_SPI_SCLK__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_SPI_SCLK__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_SPI_SCLK__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_SPI_SCLK__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_SPI_SCLK__INTR CYREG_GPIO_PRT1_INTR
#define Pin_SPI_SCLK__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_SPI_SCLK__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_SPI_SCLK__MASK 0x01u
#define Pin_SPI_SCLK__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_SPI_SCLK__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_SPI_SCLK__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_SPI_SCLK__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_SPI_SCLK__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_SPI_SCLK__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_SPI_SCLK__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_SPI_SCLK__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_SPI_SCLK__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_SPI_SCLK__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_SPI_SCLK__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_SPI_SCLK__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_SPI_SCLK__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_SPI_SCLK__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_SPI_SCLK__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_SPI_SCLK__PC CYREG_GPIO_PRT1_PC
#define Pin_SPI_SCLK__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_SPI_SCLK__PORT 1u
#define Pin_SPI_SCLK__PS CYREG_GPIO_PRT1_PS
#define Pin_SPI_SCLK__SHIFT 0u

/* Miscellaneous */
#define CY_PROJECT_NAME "Design_Task_16"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1A1711AAu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 21u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDR 5.0
#define CYDEV_VDDR_MV 5000
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 2
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
