#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar  5 09:52:21 2021
# Process ID: 23856
# Current directory: /home/kam/dev/school/computer_architecture_645/fpga
# Command line: vivado
# Log file: /home/kam/dev/school/computer_architecture_645/fpga/vivado.log
# Journal file: /home/kam/dev/school/computer_architecture_645/fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [get_filesets sim_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/my_packages/my_package.vhd:]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/my_packages/ieee_2008/math_real.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/my_packages/ieee_2008/math_real-body.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/my_packages/my_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/my_packages/my_package-body.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regfile_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim/xsim.dir/regfile_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim/xsim.dir/regfile_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Mar  5 10:38:41 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  5 10:38:41 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Index 28 out of bound 0 to 22
Time: 230 ns  Iteration: 1  Process: /regfile_tb/uut/line__71
  File: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd

HDL Line: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd:73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 7494.473 ; gain = 145.375 ; free physical = 8695 ; free virtual = 14856
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Index 23 out of bound 0 to 22
Time: 0 ps  Iteration: 1  Process: /regfile_tb/uut/line__50
  File: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd

HDL Line: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd:60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Index 23 out of bound 0 to 22
Time: 0 ps  Iteration: 1  Process: /regfile_tb/uut/line__50
  File: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd

HDL Line: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd:66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
add_bp {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd} 66
remove_bps -file {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd} -line 66
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Index 23 out of bound 0 to 22
Time: 0 ps  Iteration: 1  Process: /regfile_tb/uut/line__50
  File: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd

HDL Line: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd:66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Index 23 out of bound 0 to 22
Time: 5 ns  Iteration: 1  Process: /regfile_tb/uut/line__50
  File: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd

HDL Line: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd:67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Index 28 out of bound 0 to 22
Time: 230 ns  Iteration: 1  Process: /regfile_tb/uut/line__69
  File: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd

HDL Line: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd:73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Index 28 out of bound 0 to 22
Time: 230 ns  Iteration: 1  Process: /regfile_tb/uut/line__73
  File: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd

HDL Line: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd:77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 28 out of bound 0 to 22
Time: 230 ns  Iteration: 1  Process: /regfile_tb/uut/line__73
  File: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd

HDL Line: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd:77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 28 out of bound 0 to 22
Time: 230 ns  Iteration: 1  Process: /regfile_tb/uut/line__75
  File: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd

HDL Line: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd:79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 28 out of bound 0 to 22
Time: 230 ns  Iteration: 1  Process: /regfile_tb/uut/line__75
  File: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd

HDL Line: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd:78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 28 out of bound 0 to 22
Time: 230 ns  Iteration: 1  Process: /regfile_tb/uut/line__73
  File: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd

HDL Line: /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd:73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [get_filesets sim_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7983.566 ; gain = 16.008 ; free physical = 8070 ; free virtual = 14425
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj regfile_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/design_sources/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 58a1855d348b4ed8a5c8cd34719c655c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot regfile_tb_behav xil_defaultlib.regfile_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavior of entity xil_defaultlib.regfile_tb
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/regfile/regfile.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -view {/home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/kam/dev/school/computer_architecture_645/fpga/HW04_MIPS_RegFile_Bielawski/simulation_sources/regfile_wave.wcfg
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  6 10:10:44 2021...
