# MSS\_DDR 16-bit Width with ECC Enabled

Updated MSS Configurator component XML to enable correct ECC byte-lane and ensure successful<br /> DDR memory training.

**Note:** MPFS HAL versions later than v2.3.105 is required from the [PolarFire SoC GitHub](https://github.com/polarfire-soc/platform) to use this change.

**Parent topic:**[PolarFire SoC Standalone MSS Configurator](GUID-5AC1189B-B389-452A-AE0F-C664D52A013E.md)

