#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f795e0 .scope module, "testBench" "testBench" 2 4;
 .timescale 0 0;
v0000000000fd4eb0_0 .net "clk", 0 0, v0000000000fd56d0_0;  1 drivers
v0000000000fd4af0_0 .net "out", 3 0, L_0000000000f76230;  1 drivers
v0000000000fd44b0_0 .net "reset", 0 0, v0000000000fd4230_0;  1 drivers
S_000000000108e5d0 .scope module, "rCount" "rippleCounter" 2 9, 3 1 0, S_0000000000f795e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 4 "out"
L_0000000000f76230 .functor BUFZ 4, L_0000000000fd3dd0, C4<0000>, C4<0000>, C4<0000>;
v0000000000fd4a50_0 .net "clk", 0 0, v0000000000fd56d0_0;  alias, 1 drivers
v0000000000fd4cd0_0 .net "out", 3 0, L_0000000000f76230;  alias, 1 drivers
v0000000000fd5270_0 .net "outi", 3 0, L_0000000000fd3dd0;  1 drivers
v0000000000fd3f10_0 .net "outi_bar", 3 0, L_0000000000fd4410;  1 drivers
v0000000000fd3d30_0 .net "reset", 0 0, v0000000000fd4230_0;  alias, 1 drivers
L_0000000000fd4050 .part L_0000000000fd4410, 0, 1;
L_0000000000fd42d0 .part L_0000000000fd4410, 1, 1;
L_0000000000fd5590 .part L_0000000000fd4410, 0, 1;
L_0000000000fd4f50 .part L_0000000000fd4410, 2, 1;
L_0000000000fd4370 .part L_0000000000fd4410, 1, 1;
L_0000000000fd3dd0 .concat8 [ 1 1 1 1], v0000000000fd3c90_0, v0000000000f76830_0, v0000000000f775f0_0, v0000000000f76fb0_0;
L_0000000000fd4410 .concat8 [ 1 1 1 1], L_0000000000f74d10, L_000000000108ef20, L_0000000000f750b0, L_000000000108de60;
L_0000000000fd4550 .part L_0000000000fd4410, 3, 1;
L_0000000000fd4190 .part L_0000000000fd4410, 2, 1;
S_000000000108e750 .scope module, "one" "DFlipFlop" 3 11, 4 1 0, S_000000000108e5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_000000000108ef20 .functor NOT 1, v0000000000f76830_0, C4<0>, C4<0>, C4<0>;
v0000000000f76b50_0 .net "D", 0 0, L_0000000000fd42d0;  1 drivers
v0000000000f77370_0 .net "clk", 0 0, L_0000000000fd5590;  1 drivers
v0000000000f76830_0 .var "q", 0 0;
v0000000000f76c90_0 .net "qBar", 0 0, L_000000000108ef20;  1 drivers
v0000000000f76bf0_0 .net "rst", 0 0, v0000000000fd4230_0;  alias, 1 drivers
E_0000000000f710b0/0 .event negedge, v0000000000f76bf0_0;
E_0000000000f710b0/1 .event posedge, v0000000000f77370_0;
E_0000000000f710b0 .event/or E_0000000000f710b0/0, E_0000000000f710b0/1;
S_000000000108db60 .scope module, "three" "DFlipFlop" 3 13, 4 1 0, S_000000000108e5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_000000000108de60 .functor NOT 1, v0000000000f76fb0_0, C4<0>, C4<0>, C4<0>;
v0000000000f77550_0 .net "D", 0 0, L_0000000000fd4550;  1 drivers
v0000000000f76dd0_0 .net "clk", 0 0, L_0000000000fd4190;  1 drivers
v0000000000f76fb0_0 .var "q", 0 0;
v0000000000f770f0_0 .net "qBar", 0 0, L_000000000108de60;  1 drivers
v0000000000f77050_0 .net "rst", 0 0, v0000000000fd4230_0;  alias, 1 drivers
E_0000000000f71770/0 .event negedge, v0000000000f76bf0_0;
E_0000000000f71770/1 .event posedge, v0000000000f76dd0_0;
E_0000000000f71770 .event/or E_0000000000f71770/0, E_0000000000f71770/1;
S_000000000108dce0 .scope module, "two" "DFlipFlop" 3 12, 4 1 0, S_000000000108e5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0000000000f750b0 .functor NOT 1, v0000000000f775f0_0, C4<0>, C4<0>, C4<0>;
v0000000000f768d0_0 .net "D", 0 0, L_0000000000fd4f50;  1 drivers
v0000000000f77410_0 .net "clk", 0 0, L_0000000000fd4370;  1 drivers
v0000000000f775f0_0 .var "q", 0 0;
v0000000000f77230_0 .net "qBar", 0 0, L_0000000000f750b0;  1 drivers
v0000000000f77690_0 .net "rst", 0 0, v0000000000fd4230_0;  alias, 1 drivers
E_0000000000f717b0/0 .event negedge, v0000000000f76bf0_0;
E_0000000000f717b0/1 .event posedge, v0000000000f77410_0;
E_0000000000f717b0 .event/or E_0000000000f717b0/0, E_0000000000f717b0/1;
S_0000000000f32f70 .scope module, "zero" "DFlipFlop" 3 10, 4 1 0, S_000000000108e5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0000000000f74d10 .functor NOT 1, v0000000000fd3c90_0, C4<0>, C4<0>, C4<0>;
v0000000000f77730_0 .net "D", 0 0, L_0000000000fd4050;  1 drivers
v0000000000fd3e70_0 .net "clk", 0 0, v0000000000fd56d0_0;  alias, 1 drivers
v0000000000fd3c90_0 .var "q", 0 0;
v0000000000fd51d0_0 .net "qBar", 0 0, L_0000000000f74d10;  1 drivers
v0000000000fd40f0_0 .net "rst", 0 0, v0000000000fd4230_0;  alias, 1 drivers
E_0000000000f71370/0 .event negedge, v0000000000f76bf0_0;
E_0000000000f71370/1 .event posedge, v0000000000fd3e70_0;
E_0000000000f71370 .event/or E_0000000000f71370/0, E_0000000000f71370/1;
S_0000000000f330f0 .scope module, "rippleTester" "Tester" 2 11, 2 21 0, S_0000000000f795e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset"
    .port_info 2 /INPUT 4 "out"
P_0000000000f71b30 .param/l "CLOCK_PERIOD" 0 2 26, +C4<00000000000000000000000001100100>;
v0000000000fd56d0_0 .var "clk", 0 0;
v0000000000fd3fb0_0 .net "out", 3 0, L_0000000000f76230;  alias, 1 drivers
v0000000000fd4230_0 .var "reset", 0 0;
E_0000000000f71830 .event posedge, v0000000000fd3e70_0;
    .scope S_0000000000f32f70;
T_0 ;
    %wait E_0000000000f71370;
    %load/vec4 v0000000000fd40f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd3c90_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000f77730_0;
    %store/vec4 v0000000000fd3c90_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000108e750;
T_1 ;
    %wait E_0000000000f710b0;
    %load/vec4 v0000000000f76bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f76830_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000f76b50_0;
    %store/vec4 v0000000000f76830_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000108dce0;
T_2 ;
    %wait E_0000000000f717b0;
    %load/vec4 v0000000000f77690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f775f0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000f768d0_0;
    %store/vec4 v0000000000f775f0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000108db60;
T_3 ;
    %wait E_0000000000f71770;
    %load/vec4 v0000000000f77050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f76fb0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000f77550_0;
    %store/vec4 v0000000000f76fb0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000f330f0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fd56d0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000000000f330f0;
T_5 ;
    %delay 50, 0;
    %load/vec4 v0000000000fd56d0_0;
    %inv;
    %store/vec4 v0000000000fd56d0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000f330f0;
T_6 ;
    %vpi_call 2 35 "$display", "\011\011  clk \011 reset \011 out \011\011 Time " {0 0 0};
    %vpi_call 2 36 "$monitor", "\011\011  %b\011 %b \011 %b", v0000000000fd56d0_0, v0000000000fd4230_0, v0000000000fd3fb0_0, $time {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000000000f330f0;
T_7 ;
    %wait E_0000000000f71830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fd4230_0, 0;
    %wait E_0000000000f71830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fd4230_0, 0;
    %wait E_0000000000f71830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fd4230_0, 0;
    %wait E_0000000000f71830;
    %pushi/vec4 40, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000000f71830;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %wait E_0000000000f71830;
    %wait E_0000000000f71830;
    %delay 200, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000000000f795e0;
T_8 ;
    %vpi_call 2 15 "$dumpfile", "rippleCounter.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000001, S_000000000108e5d0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "rippleCountTop.v";
    "./rippleCount.v";
    "./dff.v";
