// Seed: 2798450729
module module_0;
  always @(posedge 1 * id_1) id_1 <= 1;
  reg id_2 = id_1;
  assign id_1 = 1;
  supply0 id_4, id_5, id_6;
  assign id_5 = 1'd0;
  assign id_2 = 1;
  uwire id_7 = 1'b0, id_8;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  assign id_1 = id_1;
  wire id_2;
  module_0 modCall_1 ();
  initial $display(1);
  assign id_1 = {1, 1};
endmodule
module module_2 (
    output supply0 id_0,
    output tri0 id_1
);
  logic [7:0] id_3 = id_3[(1)];
  assign id_3 = id_3;
  module_0 modCall_1 ();
endmodule
