#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Jan 03 15:08:38 2020
# Process ID: 12084
# Current directory: H:/GitHub/SoC-Testing-Validation-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8964 H:\GitHub\SoC-Testing-Validation-Project\project_2.xpr
# Log file: H:/GitHub/SoC-Testing-Validation-Project/vivado.log
# Journal file: H:/GitHub/SoC-Testing-Validation-Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/GitHub/SoC-Testing-Validation-Project/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 728.227 ; gain = 105.488
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'func_sel' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj func_sel_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Select.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity func_sel
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot func_sel_behav xil_defaultlib.func_sel -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behaviour of entity xil_defaultlib.func_sel
Built simulation snapshot func_sel_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "func_sel_behav -key {Behavioral:sim_1:Functional:func_sel} -tclbatch {func_sel.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source func_sel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'func_sel_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 801.918 ; gain = 41.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'func_sel' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj func_sel_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Select.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity func_sel
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot func_sel_behav xil_defaultlib.func_sel -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behaviour of entity xil_defaultlib.func_sel
Built simulation snapshot func_sel_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "func_sel_behav -key {Behavioral:sim_1:Functional:func_sel} -tclbatch {func_sel.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source func_sel.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'func_sel_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 801.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'select_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj select_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Select.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity func_sel
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_tb
ERROR: [VRFC 10-91] ra is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:27]
ERROR: [VRFC 10-91] rb is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:28]
ERROR: [VRFC 10-91] rab is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:29]
ERROR: [VRFC 10-91] f is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:30]
ERROR: [VRFC 10-91] cin is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:31]
ERROR: [VRFC 10-91] xout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:33]
ERROR: [VRFC 10-283] actual of formal out port xout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:33]
ERROR: [VRFC 10-91] yout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:34]
ERROR: [VRFC 10-283] actual of formal out port yout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:34]
ERROR: [VRFC 10-91] zout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:35]
ERROR: [VRFC 10-283] actual of formal out port zout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:35]
ERROR: [VRFC 10-91] ra is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:40]
ERROR: [VRFC 10-91] rb is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:41]
ERROR: [VRFC 10-91] rab is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:42]
ERROR: [VRFC 10-91] cin is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:43]
ERROR: [VRFC 10-91] f is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:44]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:9]
INFO: [VRFC 10-240] VHDL file H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'select_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj select_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Select.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity func_sel
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_tb
ERROR: [VRFC 10-91] ra is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:27]
ERROR: [VRFC 10-91] rb is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:28]
ERROR: [VRFC 10-91] rab is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:29]
ERROR: [VRFC 10-91] f is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:30]
ERROR: [VRFC 10-91] cin is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:31]
ERROR: [VRFC 10-91] xout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:33]
ERROR: [VRFC 10-283] actual of formal out port xout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:33]
ERROR: [VRFC 10-91] yout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:34]
ERROR: [VRFC 10-283] actual of formal out port yout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:34]
ERROR: [VRFC 10-91] zout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:35]
ERROR: [VRFC 10-283] actual of formal out port zout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:35]
ERROR: [VRFC 10-91] ra is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:40]
ERROR: [VRFC 10-91] rb is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:41]
ERROR: [VRFC 10-91] rab is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:42]
ERROR: [VRFC 10-91] cin is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:43]
ERROR: [VRFC 10-91] f is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:44]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:9]
INFO: [VRFC 10-240] VHDL file H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'select_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj select_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Select.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity func_sel
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_tb
ERROR: [VRFC 10-91] ra is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:27]
ERROR: [VRFC 10-91] rb is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:28]
ERROR: [VRFC 10-91] rab is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:29]
ERROR: [VRFC 10-91] f is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:30]
ERROR: [VRFC 10-91] cin is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:31]
ERROR: [VRFC 10-91] xout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:33]
ERROR: [VRFC 10-283] actual of formal out port xout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:33]
ERROR: [VRFC 10-91] yout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:34]
ERROR: [VRFC 10-283] actual of formal out port yout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:34]
ERROR: [VRFC 10-91] zout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:35]
ERROR: [VRFC 10-283] actual of formal out port zout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:35]
ERROR: [VRFC 10-91] ra is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:40]
ERROR: [VRFC 10-91] rb is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:41]
ERROR: [VRFC 10-91] rab is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:42]
ERROR: [VRFC 10-91] cin is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:43]
ERROR: [VRFC 10-91] f is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:44]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:9]
INFO: [VRFC 10-240] VHDL file H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'select_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj select_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Select.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity func_sel
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_tb
ERROR: [VRFC 10-91] ra is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:27]
ERROR: [VRFC 10-91] rb is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:28]
ERROR: [VRFC 10-91] rab is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:29]
ERROR: [VRFC 10-91] f is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:30]
ERROR: [VRFC 10-91] cin is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:31]
ERROR: [VRFC 10-91] xout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:33]
ERROR: [VRFC 10-283] actual of formal out port xout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:33]
ERROR: [VRFC 10-91] yout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:34]
ERROR: [VRFC 10-283] actual of formal out port yout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:34]
ERROR: [VRFC 10-91] zout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:35]
ERROR: [VRFC 10-283] actual of formal out port zout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:35]
ERROR: [VRFC 10-91] ra is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:40]
ERROR: [VRFC 10-91] rb is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:41]
ERROR: [VRFC 10-91] rab is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:42]
ERROR: [VRFC 10-91] cin is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:43]
ERROR: [VRFC 10-91] f is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:44]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:9]
INFO: [VRFC 10-240] VHDL file H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'select_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj select_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Select.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity func_sel
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_tb
ERROR: [VRFC 10-91] ra is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:27]
ERROR: [VRFC 10-91] rb is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:28]
ERROR: [VRFC 10-91] rab is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:29]
ERROR: [VRFC 10-91] f is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:30]
ERROR: [VRFC 10-91] cin is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:31]
ERROR: [VRFC 10-91] xout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:33]
ERROR: [VRFC 10-283] actual of formal out port xout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:33]
ERROR: [VRFC 10-91] yout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:34]
ERROR: [VRFC 10-283] actual of formal out port yout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:34]
ERROR: [VRFC 10-91] zout is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:35]
ERROR: [VRFC 10-283] actual of formal out port zout cannot be an expression [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:35]
ERROR: [VRFC 10-91] ra is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:40]
ERROR: [VRFC 10-91] rb is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:41]
ERROR: [VRFC 10-91] rab is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:42]
ERROR: [VRFC 10-91] cin is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:43]
ERROR: [VRFC 10-91] f is not declared [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:44]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd:9]
INFO: [VRFC 10-240] VHDL file H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'select_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj select_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Select.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity func_sel
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot select_tb_behav xil_defaultlib.select_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behaviour of entity xil_defaultlib.func_sel [func_sel_default]
Compiling architecture behavioral of entity xil_defaultlib.select_tb
Built simulation snapshot select_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "select_tb_behav -key {Behavioral:sim_1:Functional:select_tb} -tclbatch {select_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source select_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'select_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 801.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'select_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj select_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Select.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity func_sel
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot select_tb_behav xil_defaultlib.select_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behaviour of entity xil_defaultlib.func_sel [func_sel_default]
Compiling architecture behavioral of entity xil_defaultlib.select_tb
Built simulation snapshot select_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/GitHub/SoC-Testing-Validation-Project/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "select_tb_behav -key {Behavioral:sim_1:Functional:select_tb} -tclbatch {select_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source select_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'select_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 810.531 ; gain = 0.000
close [ open H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/main.vhd w ]
add_files H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/main.vhd
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Select.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/select_tb.vhd]
update_compile_order -fileset sim_1
close [ open H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Residue_GeneratorNoAND.vhd w ]
add_files H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Residue_GeneratorNoAND.vhd
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/ALU.vhd]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Residue_Generator.vhd]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Select.vhd]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Mod3adder.vhd]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
