==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 15ns.
@I [HLS-10] Setting target device to 'xc7a200tfbg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 15ns.
@I [HLS-10] Analyzing design file 'Desktop/explo/Square_Root_explo.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-401] Performing if-conversion on hyperblock from (Desktop/explo/Square_Root_explo.c:16:2) to (Desktop/explo/Square_Root_explo.c:18:2) in function 'dup'... converting 3 basic blocks.
@I [XFORM-11] Balancing expressions in function 'Square_root' (Desktop/explo/Square_Root_explo.c:20)...9 expression(s) balanced.
@I [HLS-111] Elapsed time: 0.77 seconds; current memory usage: 0.193 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'Square_root' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Square_root_dup' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 0.193 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Square_root_dup' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.193 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Square_root' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated clock period (15.6ns) exceeds the target (target clock period: 15ns, clock uncertainty: 1.88ns, effective delay budget: 13.1ns).
@W [SCHED-21] The critical path consists of the following:
	'phi' operation ('a') with incoming values : ('i', Desktop/explo/Square_Root_explo.c:48) ('a', Desktop/explo/Square_Root_explo.c:50) ('a_5_cast', Desktop/explo/Square_Root_explo.c:63) (0 ns)
	'mul' operation ('tmp_29', Desktop/explo/Square_Root_explo.c:69) (3.36 ns)
	'sub' operation ('remainder', Desktop/explo/Square_Root_explo.c:69) (3.82 ns)
	'bitconcatenate' operation ('p_shl1', Desktop/explo/Square_Root_explo.c:71) (0 ns)
	'add' operation ('tmp5', Desktop/explo/Square_Root_explo.c:71) (1.68 ns)
	'add' operation ('temp', Desktop/explo/Square_Root_explo.c:71) (1.68 ns)
	'sdiv' operation ('tmp_1', Desktop/explo/Square_Root_explo.c:72) (5.03 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 0.193 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Square_root' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 0.193 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Square_root_dup' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'Square_root_mac_muladd_5s_5s_15s_32_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square_root_mul_54ns_51s_105_5': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square_root_srem_51ns_5ns_5_55_seq': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Square_root_dup'.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 0.193 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Square_root' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'Square_root/num' to 'ap_ovld'.
@I [RTGEN-500] Setting interface mode on port 'Square_root/ans' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'Square_root' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'Square_root_fdiv_32ns_32ns_32_10': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square_root_mac_mulsub_4ns_4ns_12ns_12_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square_root_mul_32s_34ns_65_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square_root_mul_34ns_32s_65_3': 3 instance(s).
@I [RTGEN-100] Generating core module 'Square_root_sdiv_17s_6ns_17_21_seq': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square_root_sitofp_32ns_32_4': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square_root_srem_32ns_5ns_6_36_seq': 1 instance(s).
@I [RTGEN-100] Generating core module 'Square_root_udiv_32ns_5ns_32_36_seq': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Square_root'.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 0.193 MB.
@I [RTMG-282] Generating pipelined core: 'Square_root_srem_51ns_5ns_5_55_seq_div'
@I [RTMG-282] Generating pipelined core: 'Square_root_mul_54ns_51s_105_5_Mul5S_0'
@I [RTMG-278] Implementing memory 'Square_root_dup_arr_ram' using distributed RAMs.
@I [RTMG-282] Generating pipelined core: 'Square_root_mul_32s_34ns_65_3_Mul3S_0'
@I [RTMG-282] Generating pipelined core: 'Square_root_srem_32ns_5ns_6_36_seq_div'
@I [RTMG-282] Generating pipelined core: 'Square_root_mul_34ns_32s_65_3_Mul3S_1'
@I [RTMG-282] Generating pipelined core: 'Square_root_sdiv_17s_6ns_17_21_seq_div'
@I [RTMG-282] Generating pipelined core: 'Square_root_udiv_32ns_5ns_32_36_seq_div'
@I [RTMG-278] Implementing memory 'Square_root_remy_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'Square_root_h_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for Square_root.
@I [VHDL-304] Generating VHDL RTL for Square_root.
@I [VLOG-307] Generating Verilog RTL for Square_root.
@I [HLS-112] Total elapsed time: 2.700 seconds; peak memory usage: 0.193 MB.
