ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 1


   1              		.cpu cortex-m23
   2              		.arch armv8-m.base
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32e23x_dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32E23x/Source/gd32e23x_dma.c"
  18              		.section	.text.dma_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	dma_deinit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	dma_deinit:
  26              	.LVL0:
  27              	.LFB60:
   1:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
   2:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \file    gd32e23x_dma.c
   3:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief   DMA driver
   4:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
   5:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \version 2024-02-22, V2.1.0, firmware for GD32E23x
   6:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
   7:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
   8:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*
   9:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     Copyright (c) 2024, GigaDevice Semiconductor Inc.
  10:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
  11:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:Drivers/GD32E23x/Source/gd32e23x_dma.c **** are permitted provided that the following conditions are met:
  13:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
  14:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:Drivers/GD32E23x/Source/gd32e23x_dma.c ****        list of conditions and the following disclaimer.
  16:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:Drivers/GD32E23x/Source/gd32e23x_dma.c ****        this list of conditions and the following disclaimer in the documentation 
  18:Drivers/GD32E23x/Source/gd32e23x_dma.c ****        and/or other materials provided with the distribution.
  19:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:Drivers/GD32E23x/Source/gd32e23x_dma.c ****        may be used to endorse or promote products derived from this software without 
  21:Drivers/GD32E23x/Source/gd32e23x_dma.c ****        specific prior written permission.
  22:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
  23:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:Drivers/GD32E23x/Source/gd32e23x_dma.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:Drivers/GD32E23x/Source/gd32e23x_dma.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:Drivers/GD32E23x/Source/gd32e23x_dma.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:Drivers/GD32E23x/Source/gd32e23x_dma.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:Drivers/GD32E23x/Source/gd32e23x_dma.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:Drivers/GD32E23x/Source/gd32e23x_dma.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:Drivers/GD32E23x/Source/gd32e23x_dma.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:Drivers/GD32E23x/Source/gd32e23x_dma.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 2


  32:Drivers/GD32E23x/Source/gd32e23x_dma.c **** OF SUCH DAMAGE.
  33:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
  34:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
  35:Drivers/GD32E23x/Source/gd32e23x_dma.c **** #include "gd32e23x_dma.h"
  36:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
  37:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
  38:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      deinitialize DMA a channel registers 
  39:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel is deinitialized
  40:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
  41:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
  42:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
  43:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
  44:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
  45:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_deinit(dma_channel_enum channelx)
  46:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
  28              		.loc 1 46 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 46 1 is_stmt 0 view .LVU1
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  47:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* disable DMA a channel */
  48:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CHEN;
  38              		.loc 1 48 5 is_stmt 1 view .LVU2
  39 0002 8400     		lsls	r4, r0, #2
  40 0004 2018     		adds	r0, r4, r0
  41              	.LVL1:
  42              		.loc 1 48 5 is_stmt 0 view .LVU3
  43 0006 8000     		lsls	r0, r0, #2
  44 0008 0823     		movs	r3, #8
  45 000a C4F20203 		movt	r3, 16386
  46 000e C218     		adds	r2, r0, r3
  47 0010 1368     		ldr	r3, [r2]
  48              		.loc 1 48 25 view .LVU4
  49 0012 0121     		movs	r1, #1
  50 0014 8B43     		bics	r3, r1
  51 0016 1360     		str	r3, [r2]
  49:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* reset DMA channel registers */
  50:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = DMA_CHCTL_RESET_VALUE;
  52              		.loc 1 50 5 is_stmt 1 view .LVU5
  53              		.loc 1 50 25 is_stmt 0 view .LVU6
  54 0018 0023     		movs	r3, #0
  55 001a 1360     		str	r3, [r2]
  51:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCNT(channelx) = DMA_CHCNT_RESET_VALUE;
  56              		.loc 1 51 5 is_stmt 1 view .LVU7
  57 001c 0C22     		movs	r2, #12
  58 001e C4F20202 		movt	r2, 16386
  59 0022 8218     		adds	r2, r0, r2
  60              		.loc 1 51 25 is_stmt 0 view .LVU8
  61 0024 1360     		str	r3, [r2]
  52:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHPADDR(channelx) = DMA_CHPADDR_RESET_VALUE;
  62              		.loc 1 52 5 is_stmt 1 view .LVU9
  63 0026 1022     		movs	r2, #16
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 3


  64 0028 C4F20202 		movt	r2, 16386
  65 002c 8218     		adds	r2, r0, r2
  66              		.loc 1 52 27 is_stmt 0 view .LVU10
  67 002e 1360     		str	r3, [r2]
  53:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHMADDR(channelx) = DMA_CHMADDR_RESET_VALUE;
  68              		.loc 1 53 5 is_stmt 1 view .LVU11
  69 0030 40F2140C 		movw	ip, #20
  70 0034 C4F2020C 		movt	ip, 16386
  71 0038 6044     		add	r0, r0, ip
  72              		.loc 1 53 27 is_stmt 0 view .LVU12
  73 003a 0360     		str	r3, [r0]
  54:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_INTC |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  74              		.loc 1 54 5 is_stmt 1 view .LVU13
  75 003c 0433     		adds	r3, r3, #4
  76 003e C4F20203 		movt	r3, 16386
  77 0042 1A68     		ldr	r2, [r3]
  78              		.loc 1 54 17 is_stmt 0 view .LVU14
  79 0044 0E31     		adds	r1, r1, #14
  80 0046 A140     		lsls	r1, r1, r4
  81              		.loc 1 54 14 view .LVU15
  82 0048 0A43     		orrs	r2, r1
  83 004a 1A60     		str	r2, [r3]
  55:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
  84              		.loc 1 55 1 view .LVU16
  85              		@ sp needed
  86 004c 10BD     		pop	{r4, pc}
  87              		.cfi_endproc
  88              	.LFE60:
  90              		.section	.text.dma_struct_para_init,"ax",%progbits
  91              		.align	1
  92              		.global	dma_struct_para_init
  93              		.syntax unified
  94              		.code	16
  95              		.thumb_func
  97              	dma_struct_para_init:
  98              	.LVL2:
  99              	.LFB61:
  56:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
  57:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
  58:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      initialize the parameters of DMA struct with the default values
  59:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  60:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
  61:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
  62:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
  63:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_struct_para_init(dma_parameter_struct* init_struct)
  64:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 100              		.loc 1 64 1 is_stmt 1 view -0
 101              		.cfi_startproc
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104              		@ link register save eliminated.
  65:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* set the DMA struct with the default values */
  66:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     init_struct->periph_addr  = 0U;
 105              		.loc 1 66 5 view .LVU18
 106              		.loc 1 66 31 is_stmt 0 view .LVU19
 107 0000 0023     		movs	r3, #0
 108 0002 0360     		str	r3, [r0]
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 4


  67:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     init_struct->periph_width = 0U; 
 109              		.loc 1 67 5 is_stmt 1 view .LVU20
 110              		.loc 1 67 31 is_stmt 0 view .LVU21
 111 0004 4360     		str	r3, [r0, #4]
  68:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     init_struct->periph_inc   = (uint8_t)DMA_PERIPH_INCREASE_DISABLE;
 112              		.loc 1 68 5 is_stmt 1 view .LVU22
 113              		.loc 1 68 31 is_stmt 0 view .LVU23
 114 0006 0376     		strb	r3, [r0, #24]
  69:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     init_struct->memory_addr  = 0U;
 115              		.loc 1 69 5 is_stmt 1 view .LVU24
 116              		.loc 1 69 31 is_stmt 0 view .LVU25
 117 0008 8360     		str	r3, [r0, #8]
  70:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     init_struct->memory_width = 0U;
 118              		.loc 1 70 5 is_stmt 1 view .LVU26
 119              		.loc 1 70 31 is_stmt 0 view .LVU27
 120 000a C360     		str	r3, [r0, #12]
  71:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     init_struct->memory_inc   = (uint8_t)DMA_MEMORY_INCREASE_DISABLE;
 121              		.loc 1 71 5 is_stmt 1 view .LVU28
 122              		.loc 1 71 31 is_stmt 0 view .LVU29
 123 000c 4376     		strb	r3, [r0, #25]
  72:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     init_struct->number       = 0U;
 124              		.loc 1 72 5 is_stmt 1 view .LVU30
 125              		.loc 1 72 31 is_stmt 0 view .LVU31
 126 000e 0361     		str	r3, [r0, #16]
  73:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     init_struct->direction    = (uint8_t)DMA_PERIPHERAL_TO_MEMORY;
 127              		.loc 1 73 5 is_stmt 1 view .LVU32
 128              		.loc 1 73 31 is_stmt 0 view .LVU33
 129 0010 8376     		strb	r3, [r0, #26]
  74:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     init_struct->priority     = (uint32_t)DMA_PRIORITY_LOW;
 130              		.loc 1 74 5 is_stmt 1 view .LVU34
 131              		.loc 1 74 31 is_stmt 0 view .LVU35
 132 0012 4361     		str	r3, [r0, #20]
  75:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 133              		.loc 1 75 1 view .LVU36
 134              		@ sp needed
 135 0014 7047     		bx	lr
 136              		.cfi_endproc
 137              	.LFE61:
 139              		.section	.text.dma_circulation_enable,"ax",%progbits
 140              		.align	1
 141              		.global	dma_circulation_enable
 142              		.syntax unified
 143              		.code	16
 144              		.thumb_func
 146              	dma_circulation_enable:
 147              	.LVL3:
 148              	.LFB63:
  76:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
  77:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
  78:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      initialize DMA channel 
  79:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
  80:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
  81:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
  82:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA channel
  83:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                   periph_addr: peripheral base address
  84:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                   periph_width: DMA_PERIPHERAL_WIDTH_8BIT,DMA_PERIPHERAL_WIDTH_16BIT,DMA_PERIPHERAL
  85:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE,DMA_PERIPH_INCREASE_DISABLE 
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 5


  86:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                   memory_addr: memory base address
  87:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT,DMA_MEMORY_WIDTH_16BIT,DMA_MEMORY_WIDTH_32BIT
  88:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE,DMA_MEMORY_INCREASE_DISABLE
  89:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                   direction: DMA_PERIPHERAL_TO_MEMORY,DMA_MEMORY_TO_PERIPHERAL
  90:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                   number: the number of remaining data to be transferred by the DMA
  91:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                   priority: DMA_PRIORITY_LOW,DMA_PRIORITY_MEDIUM,DMA_PRIORITY_HIGH,DMA_PRIORITY_ULT
  92:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
  93:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
  94:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
  95:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_init(dma_channel_enum channelx, dma_parameter_struct* init_struct)
  96:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
  97:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     uint32_t ctl;
  98:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
  99:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     dma_channel_disable(channelx);
 100:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 101:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* configure peripheral base address */
 102:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHPADDR(channelx) = init_struct->periph_addr;
 103:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 104:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* configure memory base address */
 105:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHMADDR(channelx) = init_struct->memory_addr;
 106:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 107:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* configure the number of remaining data to be transferred */
 108:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCNT(channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK);
 109:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 110:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* configure peripheral transfer width,memory transfer width,channel priotity */
 111:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl = DMA_CHCTL(channelx);
 112:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 113:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 114:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 115:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 116:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* configure peripheral increasing mode */
 117:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc){
 118:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 119:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }else{
 120:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_PNAGA;
 121:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }
 122:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 123:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* configure memory increasing mode */
 124:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc){
 125:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 126:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }else{
 127:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_MNAGA;
 128:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }
 129:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 130:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* configure the direction of  data transfer */
 131:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == init_struct->direction){
 132:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 133:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }else{
 134:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_DIR;
 135:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     } 
 136:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 137:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 138:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 139:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      enable DMA circulation mode  
 140:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 141:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 142:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 6


 143:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 144:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none 
 145:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 146:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_circulation_enable(dma_channel_enum channelx)
 147:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 149              		.loc 1 147 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 148:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_CMEN;
 154              		.loc 1 148 5 view .LVU38
 155 0000 8300     		lsls	r3, r0, #2
 156 0002 1B18     		adds	r3, r3, r0
 157 0004 9B00     		lsls	r3, r3, #2
 158 0006 40F2080C 		movw	ip, #8
 159 000a C4F2020C 		movt	ip, 16386
 160 000e 6344     		add	r3, r3, ip
 161 0010 1A68     		ldr	r2, [r3]
 162              		.loc 1 148 25 is_stmt 0 view .LVU39
 163 0012 2021     		movs	r1, #32
 164 0014 0A43     		orrs	r2, r1
 165 0016 1A60     		str	r2, [r3]
 149:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 166              		.loc 1 149 1 view .LVU40
 167              		@ sp needed
 168 0018 7047     		bx	lr
 169              		.cfi_endproc
 170              	.LFE63:
 172              		.section	.text.dma_circulation_disable,"ax",%progbits
 173              		.align	1
 174              		.global	dma_circulation_disable
 175              		.syntax unified
 176              		.code	16
 177              		.thumb_func
 179              	dma_circulation_disable:
 180              	.LVL4:
 181              	.LFB64:
 150:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 151:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 152:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      disable DMA circulation mode  
 153:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 154:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 155:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 156:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 157:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none 
 158:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 159:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_circulation_disable(dma_channel_enum channelx)
 160:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 182              		.loc 1 160 1 is_stmt 1 view -0
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 0
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186              		@ link register save eliminated.
 161:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CMEN;
 187              		.loc 1 161 5 view .LVU42
 188 0000 8300     		lsls	r3, r0, #2
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 7


 189 0002 1B18     		adds	r3, r3, r0
 190 0004 9B00     		lsls	r3, r3, #2
 191 0006 40F2080C 		movw	ip, #8
 192 000a C4F2020C 		movt	ip, 16386
 193 000e 6344     		add	r3, r3, ip
 194 0010 1A68     		ldr	r2, [r3]
 195              		.loc 1 161 25 is_stmt 0 view .LVU43
 196 0012 2021     		movs	r1, #32
 197 0014 8A43     		bics	r2, r1
 198 0016 1A60     		str	r2, [r3]
 162:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 199              		.loc 1 162 1 view .LVU44
 200              		@ sp needed
 201 0018 7047     		bx	lr
 202              		.cfi_endproc
 203              	.LFE64:
 205              		.section	.text.dma_memory_to_memory_enable,"ax",%progbits
 206              		.align	1
 207              		.global	dma_memory_to_memory_enable
 208              		.syntax unified
 209              		.code	16
 210              		.thumb_func
 212              	dma_memory_to_memory_enable:
 213              	.LVL5:
 214              	.LFB65:
 163:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 164:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 165:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      enable memory to memory mode
 166:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 167:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 168:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 169:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 170:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
 171:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 172:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_memory_to_memory_enable(dma_channel_enum channelx)
 173:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 215              		.loc 1 173 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 174:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_M2M;
 220              		.loc 1 174 5 view .LVU46
 221 0000 8300     		lsls	r3, r0, #2
 222 0002 1B18     		adds	r3, r3, r0
 223 0004 9B00     		lsls	r3, r3, #2
 224 0006 40F2080C 		movw	ip, #8
 225 000a C4F2020C 		movt	ip, 16386
 226 000e 6344     		add	r3, r3, ip
 227 0010 1A68     		ldr	r2, [r3]
 228              		.loc 1 174 25 is_stmt 0 view .LVU47
 229 0012 44F20001 		movw	r1, #16384
 230 0016 0A43     		orrs	r2, r1
 231 0018 1A60     		str	r2, [r3]
 175:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 232              		.loc 1 175 1 view .LVU48
 233              		@ sp needed
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 8


 234 001a 7047     		bx	lr
 235              		.cfi_endproc
 236              	.LFE65:
 238              		.section	.text.dma_memory_to_memory_disable,"ax",%progbits
 239              		.align	1
 240              		.global	dma_memory_to_memory_disable
 241              		.syntax unified
 242              		.code	16
 243              		.thumb_func
 245              	dma_memory_to_memory_disable:
 246              	.LVL6:
 247              	.LFB66:
 176:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 177:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 178:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      disable memory to memory mode
 179:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 180:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 181:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 182:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 183:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
 184:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 185:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_memory_to_memory_disable(dma_channel_enum channelx)
 186:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 248              		.loc 1 186 1 is_stmt 1 view -0
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 0
 251              		@ frame_needed = 0, uses_anonymous_args = 0
 252              		@ link register save eliminated.
 187:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_M2M;
 253              		.loc 1 187 5 view .LVU50
 254 0000 8300     		lsls	r3, r0, #2
 255 0002 1B18     		adds	r3, r3, r0
 256 0004 9B00     		lsls	r3, r3, #2
 257 0006 40F2080C 		movw	ip, #8
 258 000a C4F2020C 		movt	ip, 16386
 259 000e 6344     		add	r3, r3, ip
 260 0010 1A68     		ldr	r2, [r3]
 261              		.loc 1 187 25 is_stmt 0 view .LVU51
 262 0012 0249     		ldr	r1, .L7
 263 0014 0A40     		ands	r2, r1
 264 0016 1A60     		str	r2, [r3]
 188:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 265              		.loc 1 188 1 view .LVU52
 266              		@ sp needed
 267 0018 7047     		bx	lr
 268              	.L8:
 269 001a C046     		.align	2
 270              	.L7:
 271 001c FFBFFFFF 		.word	-16385
 272              		.cfi_endproc
 273              	.LFE66:
 275              		.section	.text.dma_channel_enable,"ax",%progbits
 276              		.align	1
 277              		.global	dma_channel_enable
 278              		.syntax unified
 279              		.code	16
 280              		.thumb_func
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 9


 282              	dma_channel_enable:
 283              	.LVL7:
 284              	.LFB67:
 189:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 190:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 191:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      enable DMA channel 
 192:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 193:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 194:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 195:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 196:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none 
 197:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 198:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_channel_enable(dma_channel_enum channelx)
 199:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 285              		.loc 1 199 1 is_stmt 1 view -0
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 0
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289              		@ link register save eliminated.
 200:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_CHEN;
 290              		.loc 1 200 5 view .LVU54
 291 0000 8300     		lsls	r3, r0, #2
 292 0002 1B18     		adds	r3, r3, r0
 293 0004 9B00     		lsls	r3, r3, #2
 294 0006 40F2080C 		movw	ip, #8
 295 000a C4F2020C 		movt	ip, 16386
 296 000e 6344     		add	r3, r3, ip
 297 0010 1A68     		ldr	r2, [r3]
 298              		.loc 1 200 25 is_stmt 0 view .LVU55
 299 0012 0121     		movs	r1, #1
 300 0014 0A43     		orrs	r2, r1
 301 0016 1A60     		str	r2, [r3]
 201:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 302              		.loc 1 201 1 view .LVU56
 303              		@ sp needed
 304 0018 7047     		bx	lr
 305              		.cfi_endproc
 306              	.LFE67:
 308              		.section	.text.dma_channel_disable,"ax",%progbits
 309              		.align	1
 310              		.global	dma_channel_disable
 311              		.syntax unified
 312              		.code	16
 313              		.thumb_func
 315              	dma_channel_disable:
 316              	.LVL8:
 317              	.LFB68:
 202:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 203:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 204:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      disable DMA channel 
 205:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 206:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 207:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 208:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 209:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none 
 210:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 211:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_channel_disable(dma_channel_enum channelx)
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 10


 212:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 318              		.loc 1 212 1 is_stmt 1 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322              		@ link register save eliminated.
 213:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CHEN;
 323              		.loc 1 213 5 view .LVU58
 324 0000 8300     		lsls	r3, r0, #2
 325 0002 1B18     		adds	r3, r3, r0
 326 0004 9B00     		lsls	r3, r3, #2
 327 0006 40F2080C 		movw	ip, #8
 328 000a C4F2020C 		movt	ip, 16386
 329 000e 6344     		add	r3, r3, ip
 330 0010 1A68     		ldr	r2, [r3]
 331              		.loc 1 213 25 is_stmt 0 view .LVU59
 332 0012 0121     		movs	r1, #1
 333 0014 8A43     		bics	r2, r1
 334 0016 1A60     		str	r2, [r3]
 214:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 335              		.loc 1 214 1 view .LVU60
 336              		@ sp needed
 337 0018 7047     		bx	lr
 338              		.cfi_endproc
 339              	.LFE68:
 341              		.section	.text.dma_init,"ax",%progbits
 342              		.align	1
 343              		.global	dma_init
 344              		.syntax unified
 345              		.code	16
 346              		.thumb_func
 348              	dma_init:
 349              	.LVL9:
 350              	.LFB62:
  96:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     uint32_t ctl;
 351              		.loc 1 96 1 is_stmt 1 view -0
 352              		.cfi_startproc
 353              		@ args = 0, pretend = 0, frame = 0
 354              		@ frame_needed = 0, uses_anonymous_args = 0
  96:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     uint32_t ctl;
 355              		.loc 1 96 1 is_stmt 0 view .LVU62
 356 0000 70B5     		push	{r4, r5, r6, lr}
 357              	.LCFI1:
 358              		.cfi_def_cfa_offset 16
 359              		.cfi_offset 4, -16
 360              		.cfi_offset 5, -12
 361              		.cfi_offset 6, -8
 362              		.cfi_offset 14, -4
 363 0002 0500     		movs	r5, r0
 364 0004 0C00     		movs	r4, r1
  97:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 365              		.loc 1 97 5 is_stmt 1 view .LVU63
  99:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 366              		.loc 1 99 5 view .LVU64
 367 0006 FFF7FEFF 		bl	dma_channel_disable
 368              	.LVL10:
 102:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 11


 369              		.loc 1 102 5 view .LVU65
 370 000a A800     		lsls	r0, r5, #2
 371 000c 4019     		adds	r0, r0, r5
 372 000e 8000     		lsls	r0, r0, #2
 373 0010 1023     		movs	r3, #16
 374 0012 C4F20203 		movt	r3, 16386
 375 0016 C318     		adds	r3, r0, r3
 102:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 376              		.loc 1 102 40 is_stmt 0 view .LVU66
 377 0018 2268     		ldr	r2, [r4]
 102:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 378              		.loc 1 102 27 view .LVU67
 379 001a 1A60     		str	r2, [r3]
 105:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 380              		.loc 1 105 5 is_stmt 1 view .LVU68
 381 001c 1423     		movs	r3, #20
 382 001e C4F20203 		movt	r3, 16386
 383 0022 C318     		adds	r3, r0, r3
 105:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 384              		.loc 1 105 40 is_stmt 0 view .LVU69
 385 0024 A268     		ldr	r2, [r4, #8]
 105:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 386              		.loc 1 105 27 view .LVU70
 387 0026 1A60     		str	r2, [r3]
 108:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 388              		.loc 1 108 5 is_stmt 1 view .LVU71
 108:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 389              		.loc 1 108 39 is_stmt 0 view .LVU72
 390 0028 2169     		ldr	r1, [r4, #16]
 108:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 391              		.loc 1 108 5 view .LVU73
 392 002a 0C23     		movs	r3, #12
 393 002c C4F20203 		movt	r3, 16386
 394 0030 C218     		adds	r2, r0, r3
 108:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 395              		.loc 1 108 48 view .LVU74
 396 0032 4FF6FF73 		movw	r3, #65535
 397 0036 0B40     		ands	r3, r1
 108:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 398              		.loc 1 108 25 view .LVU75
 399 0038 1360     		str	r3, [r2]
 111:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 400              		.loc 1 111 5 is_stmt 1 view .LVU76
 111:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 401              		.loc 1 111 11 is_stmt 0 view .LVU77
 402 003a 40F2080C 		movw	ip, #8
 403 003e C4F2020C 		movt	ip, 16386
 404 0042 6044     		add	r0, r0, ip
 111:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 405              		.loc 1 111 9 view .LVU78
 406 0044 0268     		ldr	r2, [r0]
 407              	.LVL11:
 112:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 408              		.loc 1 112 5 is_stmt 1 view .LVU79
 112:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 409              		.loc 1 112 9 is_stmt 0 view .LVU80
 410 0046 164B     		ldr	r3, .L20
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 12


 411 0048 1A40     		ands	r2, r3
 412              	.LVL12:
 113:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 413              		.loc 1 113 5 is_stmt 1 view .LVU81
 113:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 414              		.loc 1 113 24 is_stmt 0 view .LVU82
 415 004a 6368     		ldr	r3, [r4, #4]
 113:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 416              		.loc 1 113 52 view .LVU83
 417 004c E168     		ldr	r1, [r4, #12]
 113:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 418              		.loc 1 113 39 view .LVU84
 419 004e 0B43     		orrs	r3, r1
 113:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 420              		.loc 1 113 80 view .LVU85
 421 0050 6169     		ldr	r1, [r4, #20]
 113:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 422              		.loc 1 113 67 view .LVU86
 423 0052 0B43     		orrs	r3, r1
 113:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 424              		.loc 1 113 9 view .LVU87
 425 0054 1343     		orrs	r3, r2
 426              	.LVL13:
 114:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 427              		.loc 1 114 5 is_stmt 1 view .LVU88
 114:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 428              		.loc 1 114 25 is_stmt 0 view .LVU89
 429 0056 0360     		str	r3, [r0]
 117:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 430              		.loc 1 117 5 is_stmt 1 view .LVU90
 117:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 431              		.loc 1 117 49 is_stmt 0 view .LVU91
 432 0058 237E     		ldrb	r3, [r4, #24]
 433              	.LVL14:
 117:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 434              		.loc 1 117 7 view .LVU92
 435 005a 012B     		cmp	r3, #1
 436 005c 11D0     		beq	.L18
 120:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }
 437              		.loc 1 120 9 is_stmt 1 view .LVU93
 438 005e 0368     		ldr	r3, [r0]
 120:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }
 439              		.loc 1 120 29 is_stmt 0 view .LVU94
 440 0060 4022     		movs	r2, #64
 441 0062 9343     		bics	r3, r2
 442 0064 0360     		str	r3, [r0]
 443              	.LVL15:
 444              	.L13:
 124:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 445              		.loc 1 124 5 is_stmt 1 view .LVU95
 124:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 446              		.loc 1 124 49 is_stmt 0 view .LVU96
 447 0066 637E     		ldrb	r3, [r4, #25]
 124:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 448              		.loc 1 124 7 view .LVU97
 449 0068 012B     		cmp	r3, #1
 450 006a 0FD0     		beq	.L19
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 13


 127:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }
 451              		.loc 1 127 9 is_stmt 1 view .LVU98
 452 006c 0368     		ldr	r3, [r0]
 127:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }
 453              		.loc 1 127 29 is_stmt 0 view .LVU99
 454 006e 8022     		movs	r2, #128
 455 0070 9343     		bics	r3, r2
 456 0072 0360     		str	r3, [r0]
 457              	.L15:
 131:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 458              		.loc 1 131 5 is_stmt 1 view .LVU100
 131:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 459              		.loc 1 131 47 is_stmt 0 view .LVU101
 460 0074 A37E     		ldrb	r3, [r4, #26]
 131:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 461              		.loc 1 131 7 view .LVU102
 462 0076 73B9     		cbnz	r3, .L16
 132:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }else{
 463              		.loc 1 132 9 is_stmt 1 view .LVU103
 464 0078 0368     		ldr	r3, [r0]
 132:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }else{
 465              		.loc 1 132 29 is_stmt 0 view .LVU104
 466 007a 1022     		movs	r2, #16
 467 007c 9343     		bics	r3, r2
 468 007e 0360     		str	r3, [r0]
 469              	.L11:
 136:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 470              		.loc 1 136 1 view .LVU105
 471              		@ sp needed
 472              	.LVL16:
 473              	.LVL17:
 136:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 474              		.loc 1 136 1 view .LVU106
 475 0080 70BD     		pop	{r4, r5, r6, pc}
 476              	.LVL18:
 477              	.L18:
 118:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }else{
 478              		.loc 1 118 9 is_stmt 1 view .LVU107
 479 0082 0368     		ldr	r3, [r0]
 118:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }else{
 480              		.loc 1 118 29 is_stmt 0 view .LVU108
 481 0084 4022     		movs	r2, #64
 482 0086 1343     		orrs	r3, r2
 483 0088 0360     		str	r3, [r0]
 484              	.LVL19:
 118:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }else{
 485              		.loc 1 118 29 view .LVU109
 486 008a ECE7     		b	.L13
 487              	.L19:
 125:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }else{
 488              		.loc 1 125 9 is_stmt 1 view .LVU110
 489 008c 0368     		ldr	r3, [r0]
 125:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }else{
 490              		.loc 1 125 29 is_stmt 0 view .LVU111
 491 008e 8022     		movs	r2, #128
 492 0090 1343     		orrs	r3, r2
 493 0092 0360     		str	r3, [r0]
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 14


 494 0094 EEE7     		b	.L15
 495              	.L16:
 134:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     } 
 496              		.loc 1 134 9 is_stmt 1 view .LVU112
 497 0096 0368     		ldr	r3, [r0]
 134:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     } 
 498              		.loc 1 134 29 is_stmt 0 view .LVU113
 499 0098 1022     		movs	r2, #16
 500 009a 1343     		orrs	r3, r2
 501 009c 0360     		str	r3, [r0]
 136:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 502              		.loc 1 136 1 view .LVU114
 503 009e EFE7     		b	.L11
 504              	.L21:
 505              		.align	2
 506              	.L20:
 507 00a0 FFC0FFFF 		.word	-16129
 508              		.cfi_endproc
 509              	.LFE62:
 511              		.section	.text.dma_periph_address_config,"ax",%progbits
 512              		.align	1
 513              		.global	dma_periph_address_config
 514              		.syntax unified
 515              		.code	16
 516              		.thumb_func
 518              	dma_periph_address_config:
 519              	.LVL20:
 520              	.LFB69:
 215:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 216:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 217:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      set DMA peripheral base address  
 218:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set peripheral base address 
 219:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 220:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 221:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  address: peripheral base address
 222:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 223:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none 
 224:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 225:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_periph_address_config(dma_channel_enum channelx, uint32_t address)
 226:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 521              		.loc 1 226 1 is_stmt 1 view -0
 522              		.cfi_startproc
 523              		@ args = 0, pretend = 0, frame = 0
 524              		@ frame_needed = 0, uses_anonymous_args = 0
 525              		@ link register save eliminated.
 227:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHPADDR(channelx) = address;
 526              		.loc 1 227 5 view .LVU116
 527 0000 8300     		lsls	r3, r0, #2
 528 0002 1B18     		adds	r3, r3, r0
 529 0004 9B00     		lsls	r3, r3, #2
 530 0006 40F2100C 		movw	ip, #16
 531 000a C4F2020C 		movt	ip, 16386
 532 000e 6344     		add	r3, r3, ip
 533              		.loc 1 227 27 is_stmt 0 view .LVU117
 534 0010 1960     		str	r1, [r3]
 228:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 535              		.loc 1 228 1 view .LVU118
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 15


 536              		@ sp needed
 537 0012 7047     		bx	lr
 538              		.cfi_endproc
 539              	.LFE69:
 541              		.section	.text.dma_memory_address_config,"ax",%progbits
 542              		.align	1
 543              		.global	dma_memory_address_config
 544              		.syntax unified
 545              		.code	16
 546              		.thumb_func
 548              	dma_memory_address_config:
 549              	.LVL21:
 550              	.LFB70:
 229:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 230:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 231:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      set DMA memory base address  
 232:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set memory base address 
 233:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 234:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 235:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  address: memory base address
 236:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 237:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none 
 238:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 239:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_memory_address_config(dma_channel_enum channelx, uint32_t address)
 240:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 551              		.loc 1 240 1 is_stmt 1 view -0
 552              		.cfi_startproc
 553              		@ args = 0, pretend = 0, frame = 0
 554              		@ frame_needed = 0, uses_anonymous_args = 0
 555              		@ link register save eliminated.
 241:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHMADDR(channelx) = address;
 556              		.loc 1 241 5 view .LVU120
 557 0000 8300     		lsls	r3, r0, #2
 558 0002 1B18     		adds	r3, r3, r0
 559 0004 9B00     		lsls	r3, r3, #2
 560 0006 40F2140C 		movw	ip, #20
 561 000a C4F2020C 		movt	ip, 16386
 562 000e 6344     		add	r3, r3, ip
 563              		.loc 1 241 27 is_stmt 0 view .LVU121
 564 0010 1960     		str	r1, [r3]
 242:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 565              		.loc 1 242 1 view .LVU122
 566              		@ sp needed
 567 0012 7047     		bx	lr
 568              		.cfi_endproc
 569              	.LFE70:
 571              		.section	.text.dma_transfer_number_config,"ax",%progbits
 572              		.align	1
 573              		.global	dma_transfer_number_config
 574              		.syntax unified
 575              		.code	16
 576              		.thumb_func
 578              	dma_transfer_number_config:
 579              	.LVL22:
 580              	.LFB71:
 243:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 244:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 16


 245:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      set the number of remaining data to be transferred by the DMA  
 246:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set number 
 247:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 248:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 249:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
 250:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 251:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none 
 252:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 253:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_transfer_number_config(dma_channel_enum channelx, uint32_t number)
 254:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 581              		.loc 1 254 1 is_stmt 1 view -0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 0
 584              		@ frame_needed = 0, uses_anonymous_args = 0
 585              		@ link register save eliminated.
 255:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCNT(channelx) = (number & DMA_CHANNEL_CNT_MASK);
 586              		.loc 1 255 5 view .LVU124
 587 0000 8300     		lsls	r3, r0, #2
 588 0002 1B18     		adds	r3, r3, r0
 589 0004 9B00     		lsls	r3, r3, #2
 590 0006 40F20C0C 		movw	ip, #12
 591 000a C4F2020C 		movt	ip, 16386
 592 000e 6344     		add	r3, r3, ip
 593              		.loc 1 255 35 is_stmt 0 view .LVU125
 594 0010 4FF6FF72 		movw	r2, #65535
 595 0014 0A40     		ands	r2, r1
 596              		.loc 1 255 25 view .LVU126
 597 0016 1A60     		str	r2, [r3]
 256:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 598              		.loc 1 256 1 view .LVU127
 599              		@ sp needed
 600 0018 7047     		bx	lr
 601              		.cfi_endproc
 602              	.LFE71:
 604              		.section	.text.dma_transfer_number_get,"ax",%progbits
 605              		.align	1
 606              		.global	dma_transfer_number_get
 607              		.syntax unified
 608              		.code	16
 609              		.thumb_func
 611              	dma_transfer_number_get:
 612              	.LVL23:
 613              	.LFB72:
 257:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 258:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 259:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      get the number of remaining data to be transferred by the DMA  
 260:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set number 
 261:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 262:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 263:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 264:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     the number of remaining data to be transferred by the DMA 
 265:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 266:Drivers/GD32E23x/Source/gd32e23x_dma.c **** uint32_t dma_transfer_number_get(dma_channel_enum channelx)
 267:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 614              		.loc 1 267 1 is_stmt 1 view -0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 0
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 17


 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618              		@ link register save eliminated.
 268:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     return (uint32_t)DMA_CHCNT(channelx);
 619              		.loc 1 268 5 view .LVU129
 620              		.loc 1 268 22 is_stmt 0 view .LVU130
 621 0000 8300     		lsls	r3, r0, #2
 622 0002 1B18     		adds	r3, r3, r0
 623 0004 9B00     		lsls	r3, r3, #2
 624 0006 40F20C0C 		movw	ip, #12
 625 000a C4F2020C 		movt	ip, 16386
 626 000e 6344     		add	r3, r3, ip
 627              		.loc 1 268 12 view .LVU131
 628 0010 1868     		ldr	r0, [r3]
 629              	.LVL24:
 269:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 630              		.loc 1 269 1 view .LVU132
 631              		@ sp needed
 632 0012 7047     		bx	lr
 633              		.cfi_endproc
 634              	.LFE72:
 636              		.section	.text.dma_priority_config,"ax",%progbits
 637              		.align	1
 638              		.global	dma_priority_config
 639              		.syntax unified
 640              		.code	16
 641              		.thumb_func
 643              	dma_priority_config:
 644              	.LVL25:
 645              	.LFB73:
 270:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 271:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 272:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      configure priority level of DMA channel
 273:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 274:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 275:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 276:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  priority: priority level of this channel
 277:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 278:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
 279:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 280:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 281:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 282:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 283:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none 
 284:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 285:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_priority_config(dma_channel_enum channelx, uint32_t priority)
 286:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 646              		.loc 1 286 1 is_stmt 1 view -0
 647              		.cfi_startproc
 648              		@ args = 0, pretend = 0, frame = 0
 649              		@ frame_needed = 0, uses_anonymous_args = 0
 650              		@ link register save eliminated.
 287:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     uint32_t ctl;
 651              		.loc 1 287 5 view .LVU134
 288:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 289:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* acquire DMA_CHxCTL register */
 290:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl = DMA_CHCTL(channelx);
 652              		.loc 1 290 5 view .LVU135
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 18


 653              		.loc 1 290 11 is_stmt 0 view .LVU136
 654 0000 8300     		lsls	r3, r0, #2
 655 0002 1B18     		adds	r3, r3, r0
 656 0004 9B00     		lsls	r3, r3, #2
 657 0006 40F2080C 		movw	ip, #8
 658 000a C4F2020C 		movt	ip, 16386
 659 000e 6344     		add	r3, r3, ip
 660              		.loc 1 290 9 view .LVU137
 661 0010 1A68     		ldr	r2, [r3]
 662              	.LVL26:
 291:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* assign regiser */
 292:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 663              		.loc 1 292 5 is_stmt 1 view .LVU138
 664              		.loc 1 292 9 is_stmt 0 view .LVU139
 665 0012 0248     		ldr	r0, .L27
 666              	.LVL27:
 667              		.loc 1 292 9 view .LVU140
 668 0014 0240     		ands	r2, r0
 669              	.LVL28:
 293:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl |= priority;
 670              		.loc 1 293 5 is_stmt 1 view .LVU141
 671              		.loc 1 293 9 is_stmt 0 view .LVU142
 672 0016 0A43     		orrs	r2, r1
 673              	.LVL29:
 294:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 674              		.loc 1 294 5 is_stmt 1 view .LVU143
 675              		.loc 1 294 25 is_stmt 0 view .LVU144
 676 0018 1A60     		str	r2, [r3]
 295:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 677              		.loc 1 295 1 view .LVU145
 678              		@ sp needed
 679 001a 7047     		bx	lr
 680              	.L28:
 681              		.align	2
 682              	.L27:
 683 001c FFCFFFFF 		.word	-12289
 684              		.cfi_endproc
 685              	.LFE73:
 687              		.section	.text.dma_memory_width_config,"ax",%progbits
 688              		.align	1
 689              		.global	dma_memory_width_config
 690              		.syntax unified
 691              		.code	16
 692              		.thumb_func
 694              	dma_memory_width_config:
 695              	.LVL30:
 696              	.LFB74:
 296:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 297:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 298:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      configure transfer data width of memory 
 299:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 300:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 301:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 302:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  mwidth: transfer data width of memory
 303:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 304:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data width of memory is 8-bit
 305:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data width of memory is 16-bit
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 19


 306:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data width of memory is 32-bit
 307:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 308:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
 309:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 310:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_memory_width_config(dma_channel_enum channelx, uint32_t mwidth)
 311:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 697              		.loc 1 311 1 is_stmt 1 view -0
 698              		.cfi_startproc
 699              		@ args = 0, pretend = 0, frame = 0
 700              		@ frame_needed = 0, uses_anonymous_args = 0
 701              		@ link register save eliminated.
 312:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     uint32_t ctl;
 702              		.loc 1 312 5 view .LVU147
 313:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 314:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* acquire DMA_CHxCTL register */
 315:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl = DMA_CHCTL(channelx);
 703              		.loc 1 315 5 view .LVU148
 704              		.loc 1 315 11 is_stmt 0 view .LVU149
 705 0000 8300     		lsls	r3, r0, #2
 706 0002 1B18     		adds	r3, r3, r0
 707 0004 9B00     		lsls	r3, r3, #2
 708 0006 40F2080C 		movw	ip, #8
 709 000a C4F2020C 		movt	ip, 16386
 710 000e 6344     		add	r3, r3, ip
 711              		.loc 1 315 9 view .LVU150
 712 0010 1A68     		ldr	r2, [r3]
 713              	.LVL31:
 316:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* assign regiser */
 317:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 714              		.loc 1 317 5 is_stmt 1 view .LVU151
 715              		.loc 1 317 9 is_stmt 0 view .LVU152
 716 0012 0248     		ldr	r0, .L30
 717              	.LVL32:
 718              		.loc 1 317 9 view .LVU153
 719 0014 0240     		ands	r2, r0
 720              	.LVL33:
 318:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl |= mwidth;
 721              		.loc 1 318 5 is_stmt 1 view .LVU154
 722              		.loc 1 318 9 is_stmt 0 view .LVU155
 723 0016 0A43     		orrs	r2, r1
 724              	.LVL34:
 319:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 725              		.loc 1 319 5 is_stmt 1 view .LVU156
 726              		.loc 1 319 25 is_stmt 0 view .LVU157
 727 0018 1A60     		str	r2, [r3]
 320:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 728              		.loc 1 320 1 view .LVU158
 729              		@ sp needed
 730 001a 7047     		bx	lr
 731              	.L31:
 732              		.align	2
 733              	.L30:
 734 001c FFF3FFFF 		.word	-3073
 735              		.cfi_endproc
 736              	.LFE74:
 738              		.section	.text.dma_periph_width_config,"ax",%progbits
 739              		.align	1
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 20


 740              		.global	dma_periph_width_config
 741              		.syntax unified
 742              		.code	16
 743              		.thumb_func
 745              	dma_periph_width_config:
 746              	.LVL35:
 747              	.LFB75:
 321:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 322:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 323:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      configure transfer data width of peripheral 
 324:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 325:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 326:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 327:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  pwidth: transfer data width of peripheral
 328:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 329:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data width of peripheral is 8-bit
 330:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data width of peripheral is 16-bit
 331:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data width of peripheral is 32-bit
 332:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 333:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
 334:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 335:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_periph_width_config(dma_channel_enum channelx, uint32_t pwidth)
 336:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 748              		.loc 1 336 1 is_stmt 1 view -0
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 0
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 752              		@ link register save eliminated.
 337:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     uint32_t ctl;
 753              		.loc 1 337 5 view .LVU160
 338:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 339:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* acquire DMA_CHxCTL register */
 340:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl = DMA_CHCTL(channelx);
 754              		.loc 1 340 5 view .LVU161
 755              		.loc 1 340 11 is_stmt 0 view .LVU162
 756 0000 8300     		lsls	r3, r0, #2
 757 0002 1B18     		adds	r3, r3, r0
 758 0004 9B00     		lsls	r3, r3, #2
 759 0006 40F2080C 		movw	ip, #8
 760 000a C4F2020C 		movt	ip, 16386
 761 000e 6344     		add	r3, r3, ip
 762              		.loc 1 340 9 view .LVU163
 763 0010 1A68     		ldr	r2, [r3]
 764              	.LVL36:
 341:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     /* assign regiser */
 342:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 765              		.loc 1 342 5 is_stmt 1 view .LVU164
 766              		.loc 1 342 9 is_stmt 0 view .LVU165
 767 0012 0248     		ldr	r0, .L33
 768              	.LVL37:
 769              		.loc 1 342 9 view .LVU166
 770 0014 0240     		ands	r2, r0
 771              	.LVL38:
 343:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     ctl |= pwidth;
 772              		.loc 1 343 5 is_stmt 1 view .LVU167
 773              		.loc 1 343 9 is_stmt 0 view .LVU168
 774 0016 0A43     		orrs	r2, r1
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 21


 775              	.LVL39:
 344:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) = ctl;
 776              		.loc 1 344 5 is_stmt 1 view .LVU169
 777              		.loc 1 344 25 is_stmt 0 view .LVU170
 778 0018 1A60     		str	r2, [r3]
 345:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 779              		.loc 1 345 1 view .LVU171
 780              		@ sp needed
 781 001a 7047     		bx	lr
 782              	.L34:
 783              		.align	2
 784              	.L33:
 785 001c FFFCFFFF 		.word	-769
 786              		.cfi_endproc
 787              	.LFE75:
 789              		.section	.text.dma_memory_increase_enable,"ax",%progbits
 790              		.align	1
 791              		.global	dma_memory_increase_enable
 792              		.syntax unified
 793              		.code	16
 794              		.thumb_func
 796              	dma_memory_increase_enable:
 797              	.LVL40:
 798              	.LFB76:
 346:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 347:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 348:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      enable next address increasement algorithm of memory  
 349:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 350:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 351:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 352:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 353:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
 354:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 355:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_memory_increase_enable(dma_channel_enum channelx)
 356:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 799              		.loc 1 356 1 is_stmt 1 view -0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 0
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803              		@ link register save eliminated.
 357:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 804              		.loc 1 357 5 view .LVU173
 805 0000 8300     		lsls	r3, r0, #2
 806 0002 1B18     		adds	r3, r3, r0
 807 0004 9B00     		lsls	r3, r3, #2
 808 0006 40F2080C 		movw	ip, #8
 809 000a C4F2020C 		movt	ip, 16386
 810 000e 6344     		add	r3, r3, ip
 811 0010 1A68     		ldr	r2, [r3]
 812              		.loc 1 357 25 is_stmt 0 view .LVU174
 813 0012 8021     		movs	r1, #128
 814 0014 0A43     		orrs	r2, r1
 815 0016 1A60     		str	r2, [r3]
 358:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 816              		.loc 1 358 1 view .LVU175
 817              		@ sp needed
 818 0018 7047     		bx	lr
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 22


 819              		.cfi_endproc
 820              	.LFE76:
 822              		.section	.text.dma_memory_increase_disable,"ax",%progbits
 823              		.align	1
 824              		.global	dma_memory_increase_disable
 825              		.syntax unified
 826              		.code	16
 827              		.thumb_func
 829              	dma_memory_increase_disable:
 830              	.LVL41:
 831              	.LFB77:
 359:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 360:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 361:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      disable next address increasement algorithm of memory  
 362:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 363:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 364:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 365:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 366:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
 367:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 368:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_memory_increase_disable(dma_channel_enum channelx)
 369:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 832              		.loc 1 369 1 is_stmt 1 view -0
 833              		.cfi_startproc
 834              		@ args = 0, pretend = 0, frame = 0
 835              		@ frame_needed = 0, uses_anonymous_args = 0
 836              		@ link register save eliminated.
 370:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_MNAGA;
 837              		.loc 1 370 5 view .LVU177
 838 0000 8300     		lsls	r3, r0, #2
 839 0002 1B18     		adds	r3, r3, r0
 840 0004 9B00     		lsls	r3, r3, #2
 841 0006 40F2080C 		movw	ip, #8
 842 000a C4F2020C 		movt	ip, 16386
 843 000e 6344     		add	r3, r3, ip
 844 0010 1A68     		ldr	r2, [r3]
 845              		.loc 1 370 25 is_stmt 0 view .LVU178
 846 0012 8021     		movs	r1, #128
 847 0014 8A43     		bics	r2, r1
 848 0016 1A60     		str	r2, [r3]
 371:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 849              		.loc 1 371 1 view .LVU179
 850              		@ sp needed
 851 0018 7047     		bx	lr
 852              		.cfi_endproc
 853              	.LFE77:
 855              		.section	.text.dma_periph_increase_enable,"ax",%progbits
 856              		.align	1
 857              		.global	dma_periph_increase_enable
 858              		.syntax unified
 859              		.code	16
 860              		.thumb_func
 862              	dma_periph_increase_enable:
 863              	.LVL42:
 864              	.LFB78:
 372:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 373:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 23


 374:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      enable next address increasement algorithm of peripheral
 375:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 376:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 377:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 378:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 379:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
 380:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 381:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_periph_increase_enable(dma_channel_enum channelx)
 382:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 865              		.loc 1 382 1 is_stmt 1 view -0
 866              		.cfi_startproc
 867              		@ args = 0, pretend = 0, frame = 0
 868              		@ frame_needed = 0, uses_anonymous_args = 0
 869              		@ link register save eliminated.
 383:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 870              		.loc 1 383 5 view .LVU181
 871 0000 8300     		lsls	r3, r0, #2
 872 0002 1B18     		adds	r3, r3, r0
 873 0004 9B00     		lsls	r3, r3, #2
 874 0006 40F2080C 		movw	ip, #8
 875 000a C4F2020C 		movt	ip, 16386
 876 000e 6344     		add	r3, r3, ip
 877 0010 1A68     		ldr	r2, [r3]
 878              		.loc 1 383 25 is_stmt 0 view .LVU182
 879 0012 4021     		movs	r1, #64
 880 0014 0A43     		orrs	r2, r1
 881 0016 1A60     		str	r2, [r3]
 384:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 882              		.loc 1 384 1 view .LVU183
 883              		@ sp needed
 884 0018 7047     		bx	lr
 885              		.cfi_endproc
 886              	.LFE78:
 888              		.section	.text.dma_periph_increase_disable,"ax",%progbits
 889              		.align	1
 890              		.global	dma_periph_increase_disable
 891              		.syntax unified
 892              		.code	16
 893              		.thumb_func
 895              	dma_periph_increase_disable:
 896              	.LVL43:
 897              	.LFB79:
 385:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 386:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 387:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      disable next address increasement algorithm of peripheral  
 388:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 389:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 390:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 391:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 392:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
 393:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 394:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_periph_increase_disable(dma_channel_enum channelx)
 395:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 898              		.loc 1 395 1 is_stmt 1 view -0
 899              		.cfi_startproc
 900              		@ args = 0, pretend = 0, frame = 0
 901              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 24


 902              		@ link register save eliminated.
 396:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_PNAGA;
 903              		.loc 1 396 5 view .LVU185
 904 0000 8300     		lsls	r3, r0, #2
 905 0002 1B18     		adds	r3, r3, r0
 906 0004 9B00     		lsls	r3, r3, #2
 907 0006 40F2080C 		movw	ip, #8
 908 000a C4F2020C 		movt	ip, 16386
 909 000e 6344     		add	r3, r3, ip
 910 0010 1A68     		ldr	r2, [r3]
 911              		.loc 1 396 25 is_stmt 0 view .LVU186
 912 0012 4021     		movs	r1, #64
 913 0014 8A43     		bics	r2, r1
 914 0016 1A60     		str	r2, [r3]
 397:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 915              		.loc 1 397 1 view .LVU187
 916              		@ sp needed
 917 0018 7047     		bx	lr
 918              		.cfi_endproc
 919              	.LFE79:
 921              		.section	.text.dma_transfer_direction_config,"ax",%progbits
 922              		.align	1
 923              		.global	dma_transfer_direction_config
 924              		.syntax unified
 925              		.code	16
 926              		.thumb_func
 928              	dma_transfer_direction_config:
 929              	.LVL44:
 930              	.LFB80:
 398:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 399:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 400:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      configure the direction of data transfer on the channel  
 401:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 402:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 403:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 404:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  direction: specify the direction of  data transfer
 405:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 406:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_PERIPHERAL_TO_MEMORY: read from peripheral and write to memory
 407:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_MEMORY_TO_PERIPHERAL: read from memory and write to peripheral
 408:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 409:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
 410:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 411:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_transfer_direction_config(dma_channel_enum channelx, uint8_t direction)
 412:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 931              		.loc 1 412 1 is_stmt 1 view -0
 932              		.cfi_startproc
 933              		@ args = 0, pretend = 0, frame = 0
 934              		@ frame_needed = 0, uses_anonymous_args = 0
 935              		@ link register save eliminated.
 413:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == direction){
 936              		.loc 1 413 5 view .LVU189
 937              		.loc 1 413 7 is_stmt 0 view .LVU190
 938 0000 61B9     		cbnz	r1, .L40
 414:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 939              		.loc 1 414 9 is_stmt 1 view .LVU191
 940 0002 8300     		lsls	r3, r0, #2
 941 0004 1B18     		adds	r3, r3, r0
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 25


 942 0006 9B00     		lsls	r3, r3, #2
 943 0008 40F2080C 		movw	ip, #8
 944 000c C4F2020C 		movt	ip, 16386
 945 0010 6344     		add	r3, r3, ip
 946 0012 1A68     		ldr	r2, [r3]
 947              		.loc 1 414 29 is_stmt 0 view .LVU192
 948 0014 1031     		adds	r1, r1, #16
 949              	.LVL45:
 950              		.loc 1 414 29 view .LVU193
 951 0016 8A43     		bics	r2, r1
 952 0018 1A60     		str	r2, [r3]
 953              	.LVL46:
 954              	.L39:
 415:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     } else {
 416:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_DIR;
 417:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }
 418:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 955              		.loc 1 418 1 view .LVU194
 956              		@ sp needed
 957 001a 7047     		bx	lr
 958              	.LVL47:
 959              	.L40:
 416:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }
 960              		.loc 1 416 9 is_stmt 1 view .LVU195
 961 001c 8300     		lsls	r3, r0, #2
 962 001e 1B18     		adds	r3, r3, r0
 963 0020 9B00     		lsls	r3, r3, #2
 964 0022 40F2080C 		movw	ip, #8
 965 0026 C4F2020C 		movt	ip, 16386
 966 002a 6344     		add	r3, r3, ip
 967 002c 1A68     		ldr	r2, [r3]
 416:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }
 968              		.loc 1 416 29 is_stmt 0 view .LVU196
 969 002e 1021     		movs	r1, #16
 970              	.LVL48:
 416:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }
 971              		.loc 1 416 29 view .LVU197
 972 0030 0A43     		orrs	r2, r1
 973 0032 1A60     		str	r2, [r3]
 974              		.loc 1 418 1 view .LVU198
 975 0034 F1E7     		b	.L39
 976              		.cfi_endproc
 977              	.LFE80:
 979              		.section	.text.dma_flag_get,"ax",%progbits
 980              		.align	1
 981              		.global	dma_flag_get
 982              		.syntax unified
 983              		.code	16
 984              		.thumb_func
 986              	dma_flag_get:
 987              	.LVL49:
 988              	.LFB81:
 419:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 420:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 421:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      check DMA flag is set or not 
 422:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 423:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 26


 424:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 425:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  flag: specify get which flag
 426:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 427:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 428:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 429:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 430:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 431:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 432:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     FlagStatus: SET or RESET
 433:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 434:Drivers/GD32E23x/Source/gd32e23x_dma.c **** FlagStatus dma_flag_get(dma_channel_enum channelx, uint32_t flag)
 435:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 989              		.loc 1 435 1 is_stmt 1 view -0
 990              		.cfi_startproc
 991              		@ args = 0, pretend = 0, frame = 0
 992              		@ frame_needed = 0, uses_anonymous_args = 0
 993              		@ link register save eliminated.
 436:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     FlagStatus reval;
 994              		.loc 1 436 5 view .LVU200
 437:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 438:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     if(RESET != (DMA_INTF & DMA_FLAG_ADD(flag, channelx))){
 995              		.loc 1 438 5 view .LVU201
 996              		.loc 1 438 18 is_stmt 0 view .LVU202
 997 0000 0023     		movs	r3, #0
 998 0002 C4F20203 		movt	r3, 16386
 999 0006 1B68     		ldr	r3, [r3]
 1000              		.loc 1 438 29 view .LVU203
 1001 0008 8000     		lsls	r0, r0, #2
 1002              	.LVL50:
 1003              		.loc 1 438 29 view .LVU204
 1004 000a 8140     		lsls	r1, r1, r0
 1005              	.LVL51:
 1006              		.loc 1 438 7 view .LVU205
 1007 000c 1942     		tst	r1, r3
 1008 000e 01D0     		beq	.L44
 439:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         reval = SET;
 1009              		.loc 1 439 15 view .LVU206
 1010 0010 0120     		movs	r0, #1
 1011              	.L43:
 1012              	.LVL52:
 440:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }else{
 441:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         reval = RESET;
 442:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }
 443:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 444:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     return reval;
 1013              		.loc 1 444 5 is_stmt 1 view .LVU207
 445:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 1014              		.loc 1 445 1 is_stmt 0 view .LVU208
 1015              		@ sp needed
 1016 0012 7047     		bx	lr
 1017              	.LVL53:
 1018              	.L44:
 441:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }
 1019              		.loc 1 441 15 view .LVU209
 1020 0014 0020     		movs	r0, #0
 1021 0016 FCE7     		b	.L43
 1022              		.cfi_endproc
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 27


 1023              	.LFE81:
 1025              		.section	.text.dma_flag_clear,"ax",%progbits
 1026              		.align	1
 1027              		.global	dma_flag_clear
 1028              		.syntax unified
 1029              		.code	16
 1030              		.thumb_func
 1032              	dma_flag_clear:
 1033              	.LVL54:
 1034              	.LFB82:
 446:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 447:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 448:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      clear DMA a channel flag
 449:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 450:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 451:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 452:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  flag: specify get which flag
 453:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 454:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 455:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 456:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 457:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 458:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 459:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
 460:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 461:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_flag_clear(dma_channel_enum channelx, uint32_t flag)
 462:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 1035              		.loc 1 462 1 is_stmt 1 view -0
 1036              		.cfi_startproc
 1037              		@ args = 0, pretend = 0, frame = 0
 1038              		@ frame_needed = 0, uses_anonymous_args = 0
 1039              		@ link register save eliminated.
 463:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_INTC |= DMA_FLAG_ADD(flag, channelx);
 1040              		.loc 1 463 5 view .LVU211
 1041 0000 0423     		movs	r3, #4
 1042 0002 C4F20203 		movt	r3, 16386
 1043 0006 1A68     		ldr	r2, [r3]
 1044              		.loc 1 463 17 is_stmt 0 view .LVU212
 1045 0008 8000     		lsls	r0, r0, #2
 1046              	.LVL55:
 1047              		.loc 1 463 17 view .LVU213
 1048 000a 8140     		lsls	r1, r1, r0
 1049              	.LVL56:
 1050              		.loc 1 463 14 view .LVU214
 1051 000c 0A43     		orrs	r2, r1
 1052 000e 1A60     		str	r2, [r3]
 464:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 1053              		.loc 1 464 1 view .LVU215
 1054              		@ sp needed
 1055 0010 7047     		bx	lr
 1056              		.cfi_endproc
 1057              	.LFE82:
 1059              		.section	.text.dma_interrupt_flag_get,"ax",%progbits
 1060              		.align	1
 1061              		.global	dma_interrupt_flag_get
 1062              		.syntax unified
 1063              		.code	16
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 28


 1064              		.thumb_func
 1066              	dma_interrupt_flag_get:
 1067              	.LVL57:
 1068              	.LFB83:
 465:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 466:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 467:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      check DMA flag and interrupt enable bit is set or not  
 468:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 469:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 470:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 471:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  flag: specify get which flag
 472:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 473:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FLAG_FTF: transfer finish flag of channel
 474:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish flag of channel
 475:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FLAG_ERR: error flag of channel
 476:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 477:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     FlagStatus: SET or RESET
 478:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 479:Drivers/GD32E23x/Source/gd32e23x_dma.c **** FlagStatus dma_interrupt_flag_get(dma_channel_enum channelx, uint32_t flag)
 480:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 1069              		.loc 1 480 1 is_stmt 1 view -0
 1070              		.cfi_startproc
 1071              		@ args = 0, pretend = 0, frame = 0
 1072              		@ frame_needed = 0, uses_anonymous_args = 0
 1073              		@ link register save eliminated.
 481:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1074              		.loc 1 481 5 view .LVU217
 482:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 483:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     switch(flag){
 1075              		.loc 1 483 5 view .LVU218
 1076 0000 0429     		cmp	r1, #4
 1077 0002 18D0     		beq	.L47
 1078 0004 0829     		cmp	r1, #8
 1079 0006 28D0     		beq	.L48
 1080 0008 0229     		cmp	r1, #2
 1081 000a 38D1     		bne	.L51
 484:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         case DMA_INT_FLAG_FTF:
 485:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 1082              		.loc 1 485 13 view .LVU219
 1083              		.loc 1 485 30 is_stmt 0 view .LVU220
 1084 000c 0023     		movs	r3, #0
 1085 000e C4F20203 		movt	r3, 16386
 1086 0012 1A68     		ldr	r2, [r3]
 1087              		.loc 1 485 41 view .LVU221
 1088 0014 8300     		lsls	r3, r0, #2
 1089 0016 9940     		lsls	r1, r1, r3
 1090              	.LVL58:
 1091              		.loc 1 485 28 view .LVU222
 1092 0018 1140     		ands	r1, r2
 1093              	.LVL59:
 486:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_FTFIE;
 1094              		.loc 1 486 13 is_stmt 1 view .LVU223
 1095              		.loc 1 486 32 is_stmt 0 view .LVU224
 1096 001a 1B18     		adds	r3, r3, r0
 1097 001c 9B00     		lsls	r3, r3, #2
 1098 001e 40F2080C 		movw	ip, #8
 1099 0022 C4F2020C 		movt	ip, 16386
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 29


 1100 0026 6344     		add	r3, r3, ip
 1101 0028 1A68     		ldr	r2, [r3]
 1102              		.loc 1 486 30 view .LVU225
 1103 002a 0223     		movs	r3, #2
 1104 002c 1340     		ands	r3, r2
 1105              	.LVL60:
 487:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             break;
 1106              		.loc 1 487 13 is_stmt 1 view .LVU226
 1107              	.L50:
 488:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         case DMA_INT_FLAG_HTF:
 489:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 490:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 491:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             break;
 492:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         case DMA_INT_FLAG_ERR:
 493:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 494:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 495:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             break;
 496:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         default:
 497:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             break;
 498:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         }
 499:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     
 500:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     if(interrupt_flag && interrupt_enable){
 1108              		.loc 1 500 5 view .LVU227
 1109              		.loc 1 500 7 is_stmt 0 view .LVU228
 1110 002e 41B3     		cbz	r1, .L52
 1111              		.loc 1 500 23 discriminator 1 view .LVU229
 1112 0030 4BBB     		cbnz	r3, .L53
 501:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         return SET;
 502:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }else{
 503:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         return RESET;
 1113              		.loc 1 503 16 view .LVU230
 1114 0032 0020     		movs	r0, #0
 1115              	.LVL61:
 1116              		.loc 1 503 16 view .LVU231
 1117 0034 26E0     		b	.L49
 1118              	.LVL62:
 1119              	.L47:
 489:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 1120              		.loc 1 489 13 is_stmt 1 view .LVU232
 489:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 1121              		.loc 1 489 30 is_stmt 0 view .LVU233
 1122 0036 0023     		movs	r3, #0
 1123 0038 C4F20203 		movt	r3, 16386
 1124 003c 1A68     		ldr	r2, [r3]
 489:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 1125              		.loc 1 489 41 view .LVU234
 1126 003e 8300     		lsls	r3, r0, #2
 1127 0040 9940     		lsls	r1, r1, r3
 1128              	.LVL63:
 489:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 1129              		.loc 1 489 28 view .LVU235
 1130 0042 1140     		ands	r1, r2
 1131              	.LVL64:
 490:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             break;
 1132              		.loc 1 490 13 is_stmt 1 view .LVU236
 490:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             break;
 1133              		.loc 1 490 32 is_stmt 0 view .LVU237
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 30


 1134 0044 1B18     		adds	r3, r3, r0
 1135 0046 9B00     		lsls	r3, r3, #2
 1136 0048 40F2080C 		movw	ip, #8
 1137 004c C4F2020C 		movt	ip, 16386
 1138 0050 6344     		add	r3, r3, ip
 1139 0052 1A68     		ldr	r2, [r3]
 490:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             break;
 1140              		.loc 1 490 30 view .LVU238
 1141 0054 0423     		movs	r3, #4
 1142 0056 1340     		ands	r3, r2
 1143              	.LVL65:
 491:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         case DMA_INT_FLAG_ERR:
 1144              		.loc 1 491 13 is_stmt 1 view .LVU239
 1145 0058 E9E7     		b	.L50
 1146              	.LVL66:
 1147              	.L48:
 493:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 1148              		.loc 1 493 13 view .LVU240
 493:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 1149              		.loc 1 493 30 is_stmt 0 view .LVU241
 1150 005a 0023     		movs	r3, #0
 1151 005c C4F20203 		movt	r3, 16386
 1152 0060 1A68     		ldr	r2, [r3]
 493:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 1153              		.loc 1 493 41 view .LVU242
 1154 0062 8300     		lsls	r3, r0, #2
 1155 0064 9940     		lsls	r1, r1, r3
 1156              	.LVL67:
 493:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 1157              		.loc 1 493 28 view .LVU243
 1158 0066 1140     		ands	r1, r2
 1159              	.LVL68:
 494:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             break;
 1160              		.loc 1 494 13 is_stmt 1 view .LVU244
 494:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             break;
 1161              		.loc 1 494 32 is_stmt 0 view .LVU245
 1162 0068 1B18     		adds	r3, r3, r0
 1163 006a 9B00     		lsls	r3, r3, #2
 1164 006c 40F2080C 		movw	ip, #8
 1165 0070 C4F2020C 		movt	ip, 16386
 1166 0074 6344     		add	r3, r3, ip
 1167 0076 1A68     		ldr	r2, [r3]
 494:Drivers/GD32E23x/Source/gd32e23x_dma.c ****             break;
 1168              		.loc 1 494 30 view .LVU246
 1169 0078 0823     		movs	r3, #8
 1170 007a 1340     		ands	r3, r2
 1171              	.LVL69:
 495:Drivers/GD32E23x/Source/gd32e23x_dma.c ****         default:
 1172              		.loc 1 495 13 is_stmt 1 view .LVU247
 1173 007c D7E7     		b	.L50
 1174              	.LVL70:
 1175              	.L51:
 1176              		.loc 1 503 16 is_stmt 0 view .LVU248
 1177 007e 0020     		movs	r0, #0
 1178              	.LVL71:
 1179              		.loc 1 503 16 view .LVU249
 1180 0080 00E0     		b	.L49
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 31


 1181              	.LVL72:
 1182              	.L52:
 1183              		.loc 1 503 16 view .LVU250
 1184 0082 0020     		movs	r0, #0
 1185              	.LVL73:
 1186              	.L49:
 504:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }
 505:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 1187              		.loc 1 505 1 view .LVU251
 1188              		@ sp needed
 1189 0084 7047     		bx	lr
 1190              	.LVL74:
 1191              	.L53:
 501:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }else{
 1192              		.loc 1 501 16 view .LVU252
 1193 0086 0120     		movs	r0, #1
 1194              	.LVL75:
 501:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     }else{
 1195              		.loc 1 501 16 view .LVU253
 1196 0088 FCE7     		b	.L49
 1197              		.cfi_endproc
 1198              	.LFE83:
 1200              		.section	.text.dma_interrupt_flag_clear,"ax",%progbits
 1201              		.align	1
 1202              		.global	dma_interrupt_flag_clear
 1203              		.syntax unified
 1204              		.code	16
 1205              		.thumb_func
 1207              	dma_interrupt_flag_clear:
 1208              	.LVL76:
 1209              	.LFB84:
 506:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 507:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 508:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      clear DMA a channel interrupt flag
 509:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 510:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 511:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 512:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  flag: specify get which flag
 513:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 514:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FLAG_G: global interrupt flag of channel
 515:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FLAG_FTF: transfer finish flag of channel
 516:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish flag of channel
 517:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FLAG_ERR: error flag of channel
 518:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 519:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
 520:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 521:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_interrupt_flag_clear(dma_channel_enum channelx, uint32_t flag)
 522:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 1210              		.loc 1 522 1 is_stmt 1 view -0
 1211              		.cfi_startproc
 1212              		@ args = 0, pretend = 0, frame = 0
 1213              		@ frame_needed = 0, uses_anonymous_args = 0
 1214              		@ link register save eliminated.
 523:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_INTC |= DMA_FLAG_ADD(flag,channelx);
 1215              		.loc 1 523 5 view .LVU255
 1216 0000 0423     		movs	r3, #4
 1217 0002 C4F20203 		movt	r3, 16386
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 32


 1218 0006 1A68     		ldr	r2, [r3]
 1219              		.loc 1 523 17 is_stmt 0 view .LVU256
 1220 0008 8000     		lsls	r0, r0, #2
 1221              	.LVL77:
 1222              		.loc 1 523 17 view .LVU257
 1223 000a 8140     		lsls	r1, r1, r0
 1224              	.LVL78:
 1225              		.loc 1 523 14 view .LVU258
 1226 000c 0A43     		orrs	r2, r1
 1227 000e 1A60     		str	r2, [r3]
 524:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 1228              		.loc 1 524 1 view .LVU259
 1229              		@ sp needed
 1230 0010 7047     		bx	lr
 1231              		.cfi_endproc
 1232              	.LFE84:
 1234              		.section	.text.dma_interrupt_enable,"ax",%progbits
 1235              		.align	1
 1236              		.global	dma_interrupt_enable
 1237              		.syntax unified
 1238              		.code	16
 1239              		.thumb_func
 1241              	dma_interrupt_enable:
 1242              	.LVL79:
 1243              	.LFB85:
 525:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 526:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 527:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      enable DMA interrupt
 528:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 529:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 530:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 531:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  source: specify which interrupt to enable
 532:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 533:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 534:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 535:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 536:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 537:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
 538:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 539:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_interrupt_enable(dma_channel_enum channelx, uint32_t source)
 540:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 1244              		.loc 1 540 1 is_stmt 1 view -0
 1245              		.cfi_startproc
 1246              		@ args = 0, pretend = 0, frame = 0
 1247              		@ frame_needed = 0, uses_anonymous_args = 0
 1248              		@ link register save eliminated.
 541:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) |= source;
 1249              		.loc 1 541 5 view .LVU261
 1250 0000 8300     		lsls	r3, r0, #2
 1251 0002 1B18     		adds	r3, r3, r0
 1252 0004 9B00     		lsls	r3, r3, #2
 1253 0006 40F2080C 		movw	ip, #8
 1254 000a C4F2020C 		movt	ip, 16386
 1255 000e 6344     		add	r3, r3, ip
 1256 0010 1A68     		ldr	r2, [r3]
 1257              		.loc 1 541 25 is_stmt 0 view .LVU262
 1258 0012 0A43     		orrs	r2, r1
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 33


 1259 0014 1A60     		str	r2, [r3]
 542:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 1260              		.loc 1 542 1 view .LVU263
 1261              		@ sp needed
 1262 0016 7047     		bx	lr
 1263              		.cfi_endproc
 1264              	.LFE85:
 1266              		.section	.text.dma_interrupt_disable,"ax",%progbits
 1267              		.align	1
 1268              		.global	dma_interrupt_disable
 1269              		.syntax unified
 1270              		.code	16
 1271              		.thumb_func
 1273              	dma_interrupt_disable:
 1274              	.LVL80:
 1275              	.LFB86:
 543:Drivers/GD32E23x/Source/gd32e23x_dma.c **** 
 544:Drivers/GD32E23x/Source/gd32e23x_dma.c **** /*!
 545:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \brief      disable DMA interrupt
 546:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 547:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 548:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_CHx(x=0..4)
 549:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[in]  source: specify which interrupt to disable
 550:Drivers/GD32E23x/Source/gd32e23x_dma.c ****                 only one parameter can be selected which is shown as below:
 551:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 552:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 553:Drivers/GD32E23x/Source/gd32e23x_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 554:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \param[out] none
 555:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     \retval     none
 556:Drivers/GD32E23x/Source/gd32e23x_dma.c **** */
 557:Drivers/GD32E23x/Source/gd32e23x_dma.c **** void dma_interrupt_disable(dma_channel_enum channelx, uint32_t source)
 558:Drivers/GD32E23x/Source/gd32e23x_dma.c **** {
 1276              		.loc 1 558 1 is_stmt 1 view -0
 1277              		.cfi_startproc
 1278              		@ args = 0, pretend = 0, frame = 0
 1279              		@ frame_needed = 0, uses_anonymous_args = 0
 1280              		@ link register save eliminated.
 559:Drivers/GD32E23x/Source/gd32e23x_dma.c ****     DMA_CHCTL(channelx) &= ~source;
 1281              		.loc 1 559 5 view .LVU265
 1282 0000 8300     		lsls	r3, r0, #2
 1283 0002 1B18     		adds	r3, r3, r0
 1284 0004 9B00     		lsls	r3, r3, #2
 1285 0006 40F2080C 		movw	ip, #8
 1286 000a C4F2020C 		movt	ip, 16386
 1287 000e 6344     		add	r3, r3, ip
 1288 0010 1A68     		ldr	r2, [r3]
 1289              		.loc 1 559 25 is_stmt 0 view .LVU266
 1290 0012 8A43     		bics	r2, r1
 1291 0014 1A60     		str	r2, [r3]
 560:Drivers/GD32E23x/Source/gd32e23x_dma.c **** }
 1292              		.loc 1 560 1 view .LVU267
 1293              		@ sp needed
 1294 0016 7047     		bx	lr
 1295              		.cfi_endproc
 1296              	.LFE86:
 1298              		.text
 1299              	.Letext0:
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 34


 1300              		.file 2 "D:/AppData/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/include
 1301              		.file 3 "D:/AppData/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/include
 1302              		.file 4 "Drivers/CMSIS/GD/GD32E23x/Include/gd32e23x.h"
 1303              		.file 5 "Drivers/GD32E23x/Include/gd32e23x_dma.h"
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 35


DEFINED SYMBOLS
                            *ABS*:00000000 gd32e23x_dma.c
D:\noval\Temp\ccb69aFc.s:19     .text.dma_deinit:00000000 $t
D:\noval\Temp\ccb69aFc.s:25     .text.dma_deinit:00000000 dma_deinit
D:\noval\Temp\ccb69aFc.s:91     .text.dma_struct_para_init:00000000 $t
D:\noval\Temp\ccb69aFc.s:97     .text.dma_struct_para_init:00000000 dma_struct_para_init
D:\noval\Temp\ccb69aFc.s:140    .text.dma_circulation_enable:00000000 $t
D:\noval\Temp\ccb69aFc.s:146    .text.dma_circulation_enable:00000000 dma_circulation_enable
D:\noval\Temp\ccb69aFc.s:173    .text.dma_circulation_disable:00000000 $t
D:\noval\Temp\ccb69aFc.s:179    .text.dma_circulation_disable:00000000 dma_circulation_disable
D:\noval\Temp\ccb69aFc.s:206    .text.dma_memory_to_memory_enable:00000000 $t
D:\noval\Temp\ccb69aFc.s:212    .text.dma_memory_to_memory_enable:00000000 dma_memory_to_memory_enable
D:\noval\Temp\ccb69aFc.s:239    .text.dma_memory_to_memory_disable:00000000 $t
D:\noval\Temp\ccb69aFc.s:245    .text.dma_memory_to_memory_disable:00000000 dma_memory_to_memory_disable
D:\noval\Temp\ccb69aFc.s:271    .text.dma_memory_to_memory_disable:0000001c $d
D:\noval\Temp\ccb69aFc.s:276    .text.dma_channel_enable:00000000 $t
D:\noval\Temp\ccb69aFc.s:282    .text.dma_channel_enable:00000000 dma_channel_enable
D:\noval\Temp\ccb69aFc.s:309    .text.dma_channel_disable:00000000 $t
D:\noval\Temp\ccb69aFc.s:315    .text.dma_channel_disable:00000000 dma_channel_disable
D:\noval\Temp\ccb69aFc.s:342    .text.dma_init:00000000 $t
D:\noval\Temp\ccb69aFc.s:348    .text.dma_init:00000000 dma_init
D:\noval\Temp\ccb69aFc.s:507    .text.dma_init:000000a0 $d
D:\noval\Temp\ccb69aFc.s:512    .text.dma_periph_address_config:00000000 $t
D:\noval\Temp\ccb69aFc.s:518    .text.dma_periph_address_config:00000000 dma_periph_address_config
D:\noval\Temp\ccb69aFc.s:542    .text.dma_memory_address_config:00000000 $t
D:\noval\Temp\ccb69aFc.s:548    .text.dma_memory_address_config:00000000 dma_memory_address_config
D:\noval\Temp\ccb69aFc.s:572    .text.dma_transfer_number_config:00000000 $t
D:\noval\Temp\ccb69aFc.s:578    .text.dma_transfer_number_config:00000000 dma_transfer_number_config
D:\noval\Temp\ccb69aFc.s:605    .text.dma_transfer_number_get:00000000 $t
D:\noval\Temp\ccb69aFc.s:611    .text.dma_transfer_number_get:00000000 dma_transfer_number_get
D:\noval\Temp\ccb69aFc.s:637    .text.dma_priority_config:00000000 $t
D:\noval\Temp\ccb69aFc.s:643    .text.dma_priority_config:00000000 dma_priority_config
D:\noval\Temp\ccb69aFc.s:683    .text.dma_priority_config:0000001c $d
D:\noval\Temp\ccb69aFc.s:688    .text.dma_memory_width_config:00000000 $t
D:\noval\Temp\ccb69aFc.s:694    .text.dma_memory_width_config:00000000 dma_memory_width_config
D:\noval\Temp\ccb69aFc.s:734    .text.dma_memory_width_config:0000001c $d
D:\noval\Temp\ccb69aFc.s:739    .text.dma_periph_width_config:00000000 $t
D:\noval\Temp\ccb69aFc.s:745    .text.dma_periph_width_config:00000000 dma_periph_width_config
D:\noval\Temp\ccb69aFc.s:785    .text.dma_periph_width_config:0000001c $d
D:\noval\Temp\ccb69aFc.s:790    .text.dma_memory_increase_enable:00000000 $t
D:\noval\Temp\ccb69aFc.s:796    .text.dma_memory_increase_enable:00000000 dma_memory_increase_enable
D:\noval\Temp\ccb69aFc.s:823    .text.dma_memory_increase_disable:00000000 $t
D:\noval\Temp\ccb69aFc.s:829    .text.dma_memory_increase_disable:00000000 dma_memory_increase_disable
D:\noval\Temp\ccb69aFc.s:856    .text.dma_periph_increase_enable:00000000 $t
D:\noval\Temp\ccb69aFc.s:862    .text.dma_periph_increase_enable:00000000 dma_periph_increase_enable
D:\noval\Temp\ccb69aFc.s:889    .text.dma_periph_increase_disable:00000000 $t
D:\noval\Temp\ccb69aFc.s:895    .text.dma_periph_increase_disable:00000000 dma_periph_increase_disable
D:\noval\Temp\ccb69aFc.s:922    .text.dma_transfer_direction_config:00000000 $t
D:\noval\Temp\ccb69aFc.s:928    .text.dma_transfer_direction_config:00000000 dma_transfer_direction_config
D:\noval\Temp\ccb69aFc.s:980    .text.dma_flag_get:00000000 $t
D:\noval\Temp\ccb69aFc.s:986    .text.dma_flag_get:00000000 dma_flag_get
D:\noval\Temp\ccb69aFc.s:1026   .text.dma_flag_clear:00000000 $t
D:\noval\Temp\ccb69aFc.s:1032   .text.dma_flag_clear:00000000 dma_flag_clear
D:\noval\Temp\ccb69aFc.s:1060   .text.dma_interrupt_flag_get:00000000 $t
D:\noval\Temp\ccb69aFc.s:1066   .text.dma_interrupt_flag_get:00000000 dma_interrupt_flag_get
D:\noval\Temp\ccb69aFc.s:1201   .text.dma_interrupt_flag_clear:00000000 $t
D:\noval\Temp\ccb69aFc.s:1207   .text.dma_interrupt_flag_clear:00000000 dma_interrupt_flag_clear
ARM GAS  D:\noval\Temp\ccb69aFc.s 			page 36


D:\noval\Temp\ccb69aFc.s:1235   .text.dma_interrupt_enable:00000000 $t
D:\noval\Temp\ccb69aFc.s:1241   .text.dma_interrupt_enable:00000000 dma_interrupt_enable
D:\noval\Temp\ccb69aFc.s:1267   .text.dma_interrupt_disable:00000000 $t
D:\noval\Temp\ccb69aFc.s:1273   .text.dma_interrupt_disable:00000000 dma_interrupt_disable

NO UNDEFINED SYMBOLS
