`timescale 1 ps/ 1 ps

module Blinky(
	clk,
	bank0,
	bank1,
	bank2,
	bank3);
input	clk;
output	[7:0] bank0;
output	[7:0] bank1;
output	[7:0] bank2;
output	[7:0] bank3;

wire	[31:0] syn__00_;
//wire	syn__00_[0];
wire	[31:0] counter;
//wire	counter[0];
wire	\counter[0]_inv ;
//wire	counter[10];
//wire	counter[11];
//wire	counter[12];
//wire	counter[13];
//wire	counter[14];
//wire	counter[15];
//wire	counter[16];
//wire	counter[17];
//wire	counter[18];
//wire	counter[19];
//wire	counter[1];
//wire	counter[20];
//wire	counter[21];
//wire	counter[22];
//wire	counter[23];
//wire	counter[24];
//wire	counter[25];
//wire	counter[26];
//wire	counter[27];
//wire	counter[28];
//wire	counter[29];
//wire	counter[2];
//wire	counter[30];
//wire	counter[31];
//wire	counter[3];
//wire	counter[4];
//wire	counter[5];
//wire	counter[6];
//wire	counter[7];
//wire	counter[8];
//wire	counter[9];
wire	[35:0] data;
//wire	data[0];
//wire	data[10];
//wire	data[11];
//wire	data[12];
//wire	data[13];
//wire	data[14];
//wire	data[15];
//wire	data[16];
//wire	data[17];
//wire	data[18];
//wire	data[19];
//wire	data[1];
//wire	data[20];
//wire	data[21];
//wire	data[22];
//wire	data[23];
//wire	data[24];
//wire	data[25];
//wire	data[26];
//wire	data[27];
//wire	data[28];
//wire	data[29];
//wire	data[2];
//wire	data[30];
//wire	data[31];
//wire	data[32];
//wire	data[33];
//wire	data[34];
//wire	data[35];
//wire	data[3];
//wire	data[4];
//wire	data[5];
//wire	data[6];
//wire	data[7];
//wire	data[8];
//wire	data[9];
wire	\gnd~I_int ;
wire	[35:0] \mem.doutb ;
//wire	\mem.doutb [0];
//wire	\mem.doutb [10];
//wire	\mem.doutb [11];
//wire	\mem.doutb [12];
//wire	\mem.doutb [13];
//wire	\mem.doutb [14];
//wire	\mem.doutb [15];
//wire	\mem.doutb [16];
//wire	\mem.doutb [17];
//wire	\mem.doutb [18];
//wire	\mem.doutb [19];
//wire	\mem.doutb [1];
//wire	\mem.doutb [20];
//wire	\mem.doutb [21];
//wire	\mem.doutb [22];
//wire	\mem.doutb [23];
//wire	\mem.doutb [24];
//wire	\mem.doutb [25];
//wire	\mem.doutb [26];
//wire	\mem.doutb [27];
//wire	\mem.doutb [28];
//wire	\mem.doutb [29];
//wire	\mem.doutb [2];
//wire	\mem.doutb [30];
//wire	\mem.doutb [31];
//wire	\mem.doutb [32];
//wire	\mem.doutb [33];
//wire	\mem.doutb [34];
//wire	\mem.doutb [35];
//wire	\mem.doutb [3];
//wire	\mem.doutb [4];
//wire	\mem.doutb [5];
//wire	\mem.doutb [6];
//wire	\mem.doutb [7];
//wire	\mem.doutb [8];
//wire	\mem.doutb [9];
//wire	syn__00_[10];
//wire	syn__00_[11];
//wire	syn__00_[12];
//wire	syn__00_[13];
//wire	syn__00_[14];
//wire	syn__00_[15];
//wire	syn__00_[16];
//wire	syn__00_[17];
//wire	syn__00_[18];
//wire	syn__00_[19];
//wire	syn__00_[1];
//wire	syn__00_[20];
//wire	syn__00_[21];
//wire	syn__00_[22];
//wire	syn__00_[23];
//wire	syn__00_[24];
//wire	syn__00_[25];
//wire	syn__00_[26];
//wire	syn__00_[27];
//wire	syn__00_[28];
//wire	syn__00_[29];
//wire	syn__00_[2];
//wire	syn__00_[30];
//wire	syn__00_[31];
//wire	syn__00_[3];
//wire	syn__00_[4];
//wire	syn__00_[5];
//wire	syn__00_[6];
//wire	syn__00_[7];
//wire	syn__00_[8];
//wire	syn__00_[9];
wire	syn__01_;
wire	syn__02_;

assign vcc = 1'b1;
assign gnd = 1'b0;

// Location: BBOX_X3_Y3_N0
alta_bram9k \mem.ram_inst (
	.DataInA({\gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int }),
	.DataInB(),
	.AddressA({\gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , counter[6], counter[5], counter[4], counter[3], counter[2], counter[1], counter[0]}),
	.AddressB({\gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int }),
	.ByteEnA(gnd),
	.ByteEnB(gnd),
	.DataOutA({data[17], data[16], data[15], data[14], data[13], data[12], data[11], data[10], data[9], data[8], data[7], data[6], data[5], data[4], data[3], data[2], data[1], data[0]}),
	.DataOutB({\mem.doutb [17], \mem.doutb [16], \mem.doutb [15], \mem.doutb [14], \mem.doutb [13], \mem.doutb [12], \mem.doutb [11], \mem.doutb [10], \mem.doutb [9], \mem.doutb [8], \mem.doutb [7], \mem.doutb [6], \mem.doutb [5], \mem.doutb [4], \mem.doutb [3], \mem.doutb [2], \mem.doutb [1], \mem.doutb [0]}),
	.Clk0(syn__02_),
	.ClkEn0(vcc),
	.AsyncReset0(gnd),
	.Clk1(gnd),
	.ClkEn1(vcc),
	.AsyncReset1(gnd),
	.WeA(gnd),
	.ReA(vcc),
	.WeB(gnd),
	.ReB(vcc),
	.AddressStallA(gnd),
	.AddressStallB(gnd));
defparam \mem.ram_inst .CLKMODE = 2'b00;
defparam \mem.ram_inst .PACKEDMODE = 1'b0;
defparam \mem.ram_inst .PORTA_CLKIN_EN = 1'b0;
defparam \mem.ram_inst .PORTA_CLKOUT_EN = 1'b0;
defparam \mem.ram_inst .PORTB_CLKIN_EN = 1'b0;
defparam \mem.ram_inst .PORTB_CLKOUT_EN = 1'b0;
defparam \mem.ram_inst .PORTA_RSTIN_EN = 1'b0;
defparam \mem.ram_inst .PORTA_RSTOUT_EN = 1'b0;
defparam \mem.ram_inst .PORTB_RSTIN_EN = 1'b0;
defparam \mem.ram_inst .PORTB_RSTOUT_EN = 1'b0;
defparam \mem.ram_inst .PORTA_WIDTH = 5'b00000;
defparam \mem.ram_inst .PORTB_WIDTH = 5'b00000;
defparam \mem.ram_inst .PORTA_WRITETHRU = 1'b0;
defparam \mem.ram_inst .PORTB_WRITETHRU = 1'b0;
defparam \mem.ram_inst .PORTA_OUTREG = 1'b0;
defparam \mem.ram_inst .PORTB_OUTREG = 1'b0;
defparam \mem.ram_inst .RSEN_DLY = 2'b00;
defparam \mem.ram_inst .DLYTIME = 2'b00;
defparam \mem.ram_inst .INIT_VAL = 9216'h86D8C5636B2E163E62B874A187CB29C76AC21448535BC5F2F9185FA192C20FCDED0552B1F7510ECE6FD171B31DF39371F41D3A1C50C38C187EDB591401BA60D532C6F862894575941E1BD0A85043D45BBDD08B7F63D6E13F3687CA69612028FEE4FD2D6969F3CB67C6BCAC9BE184A1E666A7C5B70B830D38CA54B1F75DA1170BC54E731170AD561C9E24FE778E281040DBA9F97F3BB4B27979A00F611A7257ACF506BC8E92299328A72784A2000E875C0F29B6D07DD8CF631F0E30B5DBF052D1409868EDE69C00AA0731852A2CCF6EF133B993EC74B8F206A945EF617ADB3FEC5FA4B9D97AC4541EF6B68815270136A61D0E86CFD08588A95DDCC29C2C99413BD85990D42BF63863875A01C6D2501E147D6E18DC5A9CC5388363A3450BE9FCC7F4CAB46E4E7DDE884ED9765E8A052E71FF70C8DB6F6EAD537FFA43FF939CAB1988956EA5DA06864C6541D2BA5642DA988BD69B8CD7DB6CDD0B91422880B9771740498CBC84E5DDFCE8DD6E4045B1E2EC1E97421657408BB6829ED401BF9136B74C850CBD5EBDFFA953E4FFBA354ECCCE7DA84F8239636EE0A4A32F332C4E33943A0CFDB200F907269F91E80F2D06761BACB9C21D91248B1D0B5BCA4D9E62F15E0A26C807B385C1FF5CD0333475BC6FCBC531647A3C396958BD51ED36EBC10BBCF86CE22DE163AE064D39ADA69EA8D1DAE334033D26DB14E834FFACC1441B0006CDBBCDC57B82DE5D8218E75A7D776CA21C0FC21270008B8B7CD9D80C220BBAFF424E253BE7A13756C5C5F773609EE34FF3EF792DC4989B5309E02AE375A86F8DB8FCA8229BC3C2BA6DDF4E108E37CD53764BC98F39B796A8294ABED665EDC9773B4DDAB91637A0AE57F9EC87659AAC0FEB0987A5D08E47F302AC040DFAEC405DF83C6D69C532A98E67BCAF6EE923A84C4C968617CA772184AFC4A37CB996812371D0CD92B7555154D1AA4E45DB2F0D7113A4AB18A5E7B93963396C2089554244D20D2E9C84BB410143A8329008EFE544ACBD4379BD3B31597E747BCF71AB0FE0DA7BD344DBD160E4F6CC88FD774165FF41415BD92BF18F11FFB6A75D7B9DFC1EC7E6DC8CF63B1348E861A22A3184C3C07ED8292BE445C59AC315ED6EA9795FED300DD58CF406C500D58776D189A483282D2F4D31CA39E250CC228C264F120A9F905273BDFA0B56F34CE26F5A72544584D85459F7944B6F61E179DAADB56D5F1A9AD7BA612739E8D0C95E7F3C1A7809C7ECA428A99F866EC2759A9644ADC8E629F37A91ADBD3AB586DFB0EE9D2EEE13807F925194278AA27D0D1B894AC85393CA8DE2D7BC8444A87DACC37332EB3BCE4889F94DF80A5CBC015402C466FC811B33E98861A2400C4C42ED064CB82DF097D41E5FF144DACE786902E526FD2C67BB70ED91556D234D7D4902F13C936005D89D61086777546487B0F50CAD1249E25AE7370ADE106B52FA4F7EB3777FE841B9524BDAFE9C39CE35E80EE39BDD9766B2CD5A7396D04A1D6E85EE034CB31A16E576A82515AD12EAA0A6A4B941DA9BA3EDFB8EB5FDC630AD87479FCA12EAFC14C6849E60001E2578AC6B1A0F8827EB9C0CDD15D6408C2778546CFEBB66A3D86717C24448B9C28538BA063006B1801615F5A3;

// Location: PIN_11
// alta_io_obuf syn__10_(
alta_rio syn__10_(
	.datain(data[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[0]));
defparam syn__10_.CFG_KEEP = 2'b00;
// defparam syn__10_.open_drain_output = "false";

// Location: PIN_12
// alta_io_obuf syn__11_(
alta_rio syn__11_(
	.datain(data[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[1]));
defparam syn__11_.CFG_KEEP = 2'b00;
// defparam syn__11_.open_drain_output = "false";

// Location: PIN_13
// alta_io_obuf syn__12_(
alta_rio syn__12_(
	.datain(data[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[2]));
defparam syn__12_.CFG_KEEP = 2'b00;
// defparam syn__12_.open_drain_output = "false";

// Location: PIN_14
// alta_io_obuf syn__13_(
alta_rio syn__13_(
	.datain(data[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[3]));
defparam syn__13_.CFG_KEEP = 2'b00;
// defparam syn__13_.open_drain_output = "false";

// Location: PIN_15
// alta_io_obuf syn__14_(
alta_rio syn__14_(
	.datain(data[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[4]));
defparam syn__14_.CFG_KEEP = 2'b00;
// defparam syn__14_.open_drain_output = "false";

// Location: PIN_16
// alta_io_obuf syn__15_(
alta_rio syn__15_(
	.datain(data[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[5]));
defparam syn__15_.CFG_KEEP = 2'b00;
// defparam syn__15_.open_drain_output = "false";

// Location: PIN_17
// alta_io_obuf syn__16_(
alta_rio syn__16_(
	.datain(data[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[6]));
defparam syn__16_.CFG_KEEP = 2'b00;
// defparam syn__16_.open_drain_output = "false";

// Location: PIN_18
// alta_io_obuf syn__17_(
alta_rio syn__17_(
	.datain(data[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[7]));
defparam syn__17_.CFG_KEEP = 2'b00;
// defparam syn__17_.open_drain_output = "false";

// Location: PIN_19
// alta_io_obuf syn__18_(
alta_rio syn__18_(
	.datain(data[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[0]));
defparam syn__18_.CFG_KEEP = 2'b00;
// defparam syn__18_.open_drain_output = "false";

// Location: PIN_20
// alta_io_obuf syn__19_(
alta_rio syn__19_(
	.datain(data[9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[1]));
defparam syn__19_.CFG_KEEP = 2'b00;
// defparam syn__19_.open_drain_output = "false";

// Location: PIN_21
// alta_io_obuf syn__20_(
alta_rio syn__20_(
	.datain(data[10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[2]));
defparam syn__20_.CFG_KEEP = 2'b00;
// defparam syn__20_.open_drain_output = "false";

// Location: PIN_22
// alta_io_obuf syn__21_(
alta_rio syn__21_(
	.datain(data[11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[3]));
defparam syn__21_.CFG_KEEP = 2'b00;
// defparam syn__21_.open_drain_output = "false";

// Location: PIN_23
// alta_io_obuf syn__22_(
alta_rio syn__22_(
	.datain(data[12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[4]));
defparam syn__22_.CFG_KEEP = 2'b00;
// defparam syn__22_.open_drain_output = "false";

// Location: PIN_24
// alta_io_obuf syn__23_(
alta_rio syn__23_(
	.datain(data[13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[5]));
defparam syn__23_.CFG_KEEP = 2'b00;
// defparam syn__23_.open_drain_output = "false";

// Location: PIN_25
// alta_io_obuf syn__24_(
alta_rio syn__24_(
	.datain(data[14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[6]));
defparam syn__24_.CFG_KEEP = 2'b00;
// defparam syn__24_.open_drain_output = "false";

// Location: PIN_26
// alta_io_obuf syn__25_(
alta_rio syn__25_(
	.datain(data[15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[7]));
defparam syn__25_.CFG_KEEP = 2'b00;
// defparam syn__25_.open_drain_output = "false";

// Location: PIN_27
// alta_io_obuf syn__26_(
alta_rio syn__26_(
	.datain(data[16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[0]));
defparam syn__26_.CFG_KEEP = 2'b00;
// defparam syn__26_.open_drain_output = "false";

// Location: PIN_28
// alta_io_obuf syn__27_(
alta_rio syn__27_(
	.datain(data[17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[1]));
defparam syn__27_.CFG_KEEP = 2'b00;
// defparam syn__27_.open_drain_output = "false";

// Location: PIN_29
// alta_io_obuf syn__28_(
alta_rio syn__28_(
	.datain(data[18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[2]));
defparam syn__28_.CFG_KEEP = 2'b00;
// defparam syn__28_.open_drain_output = "false";

// Location: PIN_30
// alta_io_obuf syn__29_(
alta_rio syn__29_(
	.datain(data[19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[3]));
defparam syn__29_.CFG_KEEP = 2'b00;
// defparam syn__29_.open_drain_output = "false";

// Location: PIN_31
// alta_io_obuf syn__30_(
alta_rio syn__30_(
	.datain(data[20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[4]));
defparam syn__30_.CFG_KEEP = 2'b00;
// defparam syn__30_.open_drain_output = "false";

// Location: PIN_32
// alta_io_obuf syn__31_(
alta_rio syn__31_(
	.datain(data[21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[5]));
defparam syn__31_.CFG_KEEP = 2'b00;
// defparam syn__31_.open_drain_output = "false";

// Location: PIN_33
// alta_io_obuf syn__32_(
alta_rio syn__32_(
	.datain(data[22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[6]));
defparam syn__32_.CFG_KEEP = 2'b00;
// defparam syn__32_.open_drain_output = "false";

// Location: PIN_34
// alta_io_obuf syn__33_(
alta_rio syn__33_(
	.datain(data[23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[7]));
defparam syn__33_.CFG_KEEP = 2'b00;
// defparam syn__33_.open_drain_output = "false";

// Location: PIN_35
// alta_io_obuf syn__34_(
alta_rio syn__34_(
	.datain(data[24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[0]));
defparam syn__34_.CFG_KEEP = 2'b00;
// defparam syn__34_.open_drain_output = "false";

// Location: PIN_36
// alta_io_obuf syn__35_(
alta_rio syn__35_(
	.datain(data[25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[1]));
defparam syn__35_.CFG_KEEP = 2'b00;
// defparam syn__35_.open_drain_output = "false";

// Location: PIN_37
// alta_io_obuf syn__36_(
alta_rio syn__36_(
	.datain(data[26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[2]));
defparam syn__36_.CFG_KEEP = 2'b00;
// defparam syn__36_.open_drain_output = "false";

// Location: PIN_38
// alta_io_obuf syn__37_(
alta_rio syn__37_(
	.datain(data[27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[3]));
defparam syn__37_.CFG_KEEP = 2'b00;
// defparam syn__37_.open_drain_output = "false";

// Location: PIN_39
// alta_io_obuf syn__38_(
alta_rio syn__38_(
	.datain(data[28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[4]));
defparam syn__38_.CFG_KEEP = 2'b00;
// defparam syn__38_.open_drain_output = "false";

// Location: PIN_40
// alta_io_obuf syn__39_(
alta_rio syn__39_(
	.datain(data[29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[5]));
defparam syn__39_.CFG_KEEP = 2'b00;
// defparam syn__39_.open_drain_output = "false";

// Location: PIN_41
// alta_io_obuf syn__40_(
alta_rio syn__40_(
	.datain(data[30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[6]));
defparam syn__40_.CFG_KEEP = 2'b00;
// defparam syn__40_.open_drain_output = "false";

// Location: PIN_42
// alta_io_obuf syn__41_(
alta_rio syn__41_(
	.datain(data[31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[7]));
defparam syn__41_.CFG_KEEP = 2'b00;
// defparam syn__41_.open_drain_output = "false";

// Location: PIN_43
// alta_io_ibuf syn__42_(
alta_rio syn__42_(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(syn__02_),
	.regout(),
	.padio(clk));
defparam syn__42_.CFG_KEEP = 2'b00;
// defparam syn__42_.differential_mode = "false";
// defparam syn__42_.simulate_z_as = "Z";

// Location: LCCELL_X1001_Y1001_N0
// alta_lcell_comb syn__06_(
// Location: LCCELL_X1001_Y1001_N0
// alta_lcell_ff syn__47_(
alta_slice syn__47_(
	.A(syn__01_),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[4]),
	.Clk(syn__02__X1001_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1001_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__00_[4]),
	.Cout(),
	.Q(counter[4]));
defparam syn__47_.mask = 16'h5A5A;
defparam syn__47_.mode = "logic";
defparam syn__47_.modeMux = 1'b0;
defparam syn__47_.FeedbackMux = 1'b1;
defparam syn__47_.ShiftMux = 1'b0;
defparam syn__47_.BypassEn = 1'b0;
defparam syn__47_.CarryEnb = 1'b1;
defparam syn__47_.AsyncResetMux = 2'b00;
defparam syn__47_.SyncResetMux = 2'bxx;
defparam syn__47_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1001_Y1001_N10
// alta_lcell_comb \counter[0]_inv~I (
// Location: LCCELL_X1001_Y1001_N10
// alta_lcell_ff syn__43_(
alta_slice syn__43_(
	.A(),
	.B(),
	.C(vcc),
	.D(),
	.Cin(),
	.Qin(counter[0]),
	.Clk(syn__02__X1001_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1001_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\counter[0]_inv ),
	.Cout(),
	.Q(counter[0]));
defparam syn__43_.mask = 16'h0F0F;
defparam syn__43_.mode = "logic";
defparam syn__43_.modeMux = 1'b0;
defparam syn__43_.FeedbackMux = 1'b1;
defparam syn__43_.ShiftMux = 1'b0;
defparam syn__43_.BypassEn = 1'b0;
defparam syn__43_.CarryEnb = 1'b1;
defparam syn__43_.AsyncResetMux = 2'b00;
defparam syn__43_.SyncResetMux = 2'bxx;
defparam syn__43_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1001_Y1001_N12
// alta_lcell_comb syn__08_(
// Location: LCCELL_X1001_Y1001_N12
// alta_lcell_ff syn__48_(
alta_slice syn__48_(
	.A(syn__01_),
	.B(counter[4]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[5]),
	.Clk(syn__02__X1001_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1001_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__00_[5]),
	.Cout(),
	.Q(counter[5]));
defparam syn__48_.mask = 16'h7878;
defparam syn__48_.mode = "logic";
defparam syn__48_.modeMux = 1'b0;
defparam syn__48_.FeedbackMux = 1'b1;
defparam syn__48_.ShiftMux = 1'b0;
defparam syn__48_.BypassEn = 1'b0;
defparam syn__48_.CarryEnb = 1'b1;
defparam syn__48_.AsyncResetMux = 2'b00;
defparam syn__48_.SyncResetMux = 2'bxx;
defparam syn__48_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1001_Y1001_N14
// alta_lcell_comb syn__09_(
// Location: LCCELL_X1001_Y1001_N14
// alta_lcell_ff syn__49_(
alta_slice syn__49_(
	.A(syn__01_),
	.B(counter[4]),
	.C(vcc),
	.D(counter[5]),
	.Cin(),
	.Qin(counter[6]),
	.Clk(syn__02__X1001_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1001_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__00_[6]),
	.Cout(),
	.Q(counter[6]));
defparam syn__49_.mask = 16'h78F0;
defparam syn__49_.mode = "logic";
defparam syn__49_.modeMux = 1'b0;
defparam syn__49_.FeedbackMux = 1'b1;
defparam syn__49_.ShiftMux = 1'b0;
defparam syn__49_.BypassEn = 1'b0;
defparam syn__49_.CarryEnb = 1'b1;
defparam syn__49_.AsyncResetMux = 2'b00;
defparam syn__49_.SyncResetMux = 2'bxx;
defparam syn__49_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1001_Y1001_N16
// alta_lcell_comb \gnd~I (
alta_slice \gnd~I (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\gnd~I_int ),
	.Cout(),
	.Q());
defparam \gnd~I .mask = 16'h0000;
defparam \gnd~I .mode = "logic";
defparam \gnd~I .modeMux = 1'b0;
defparam \gnd~I .FeedbackMux = 1'b0;
defparam \gnd~I .ShiftMux = 1'b0;
defparam \gnd~I .BypassEn = 1'b0;
defparam \gnd~I .CarryEnb = 1'b1;
defparam \gnd~I .AsyncResetMux = 2'bxx;
defparam \gnd~I .SyncResetMux = 2'bxx;
defparam \gnd~I .SyncLoadMux = 2'bxx;
// Location: LCCELL_X1001_Y1001_N2
// alta_lcell_comb syn__03_(
// Location: LCCELL_X1001_Y1001_N2
// alta_lcell_ff syn__44_(
alta_slice syn__44_(
	.A(vcc),
	.B(counter[0]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[1]),
	.Clk(syn__02__X1001_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1001_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__00_[1]),
	.Cout(),
	.Q(counter[1]));
defparam syn__44_.mask = 16'h3C3C;
defparam syn__44_.mode = "logic";
defparam syn__44_.modeMux = 1'b0;
defparam syn__44_.FeedbackMux = 1'b1;
defparam syn__44_.ShiftMux = 1'b0;
defparam syn__44_.BypassEn = 1'b0;
defparam syn__44_.CarryEnb = 1'b1;
defparam syn__44_.AsyncResetMux = 2'b00;
defparam syn__44_.SyncResetMux = 2'bxx;
defparam syn__44_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1001_Y1001_N4
// alta_lcell_comb syn__04_(
// Location: LCCELL_X1001_Y1001_N4
// alta_lcell_ff syn__45_(
alta_slice syn__45_(
	.A(counter[1]),
	.B(counter[0]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[2]),
	.Clk(syn__02__X1001_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1001_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__00_[2]),
	.Cout(),
	.Q(counter[2]));
defparam syn__45_.mask = 16'h7878;
defparam syn__45_.mode = "logic";
defparam syn__45_.modeMux = 1'b0;
defparam syn__45_.FeedbackMux = 1'b1;
defparam syn__45_.ShiftMux = 1'b0;
defparam syn__45_.BypassEn = 1'b0;
defparam syn__45_.CarryEnb = 1'b1;
defparam syn__45_.AsyncResetMux = 2'b00;
defparam syn__45_.SyncResetMux = 2'bxx;
defparam syn__45_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1001_Y1001_N6
// alta_lcell_comb syn__05_(
// Location: LCCELL_X1001_Y1001_N6
// alta_lcell_ff syn__46_(
alta_slice syn__46_(
	.A(counter[1]),
	.B(counter[0]),
	.C(vcc),
	.D(counter[2]),
	.Cin(),
	.Qin(counter[3]),
	.Clk(syn__02__X1001_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1001_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__00_[3]),
	.Cout(),
	.Q(counter[3]));
defparam syn__46_.mask = 16'h78F0;
defparam syn__46_.mode = "logic";
defparam syn__46_.modeMux = 1'b0;
defparam syn__46_.FeedbackMux = 1'b1;
defparam syn__46_.ShiftMux = 1'b0;
defparam syn__46_.BypassEn = 1'b0;
defparam syn__46_.CarryEnb = 1'b1;
defparam syn__46_.AsyncResetMux = 2'b00;
defparam syn__46_.SyncResetMux = 2'bxx;
defparam syn__46_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1001_Y1001_N8
// alta_lcell_comb syn__07_(
alta_slice syn__07_(
	.A(counter[1]),
	.B(counter[0]),
	.C(counter[2]),
	.D(counter[3]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__01_),
	.Cout(),
	.Q());
defparam syn__07_.mask = 16'h8000;
defparam syn__07_.mode = "logic";
defparam syn__07_.modeMux = 1'b0;
defparam syn__07_.FeedbackMux = 1'b0;
defparam syn__07_.ShiftMux = 1'b0;
defparam syn__07_.BypassEn = 1'b0;
defparam syn__07_.CarryEnb = 1'b1;
defparam syn__07_.AsyncResetMux = 2'bxx;
defparam syn__07_.SyncResetMux = 2'bxx;
defparam syn__07_.SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X1001_Y1001_N0
alta_clkenctrl clken_ctrl_X1001_Y1001_N0(.ClkIn(syn__02_), .ClkEn(), .ClkOut(syn__02__X1001_Y1001_SIG_VCC));
defparam clken_ctrl_X1001_Y1001_N0.ClkMux = 2'b10;
defparam clken_ctrl_X1001_Y1001_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X1001_Y1001_N0
alta_asyncctrl asyncreset_ctrl_X1001_Y1001_N0(.Din(), .Dout(AsyncReset_X1001_Y1001_GND));
defparam asyncreset_ctrl_X1001_Y1001_N0.AsyncCtrlMux = 2'b00;
endmodule
