digraph cnn_tree {
conv0_1 [shape=box, label="conv0_1\n id: 0  type: 0\n input size: 3*512*1024\n output size: 13*256*512\n kernel_h: 3 kernel_w: 3\n stride_h: 2 stride_w: 2\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 0\n pad_left: 1 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv0_1 -> concat0_1;
pool0_1 [shape=box, label="pool0_1\n id: 1  type: 3\n input size: 3*512*1024\n output size: 3*256*512\n kernel_h: 2 kernel_w: 2\n stride_h: 2 stride_w: 2\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
pool0_1 -> concat0_1;
concat0_1 [shape=box, label="concat0_1\n id: 2  type: 37\n input size: 16*256*512\n output size: 16*256*512\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
concat0_1 -> batchnorm0_1;
batchnorm0_1 [shape=box, label="batchnorm0_1\n id: 3  type: 24\n input size: 16*256*512\n output size: 16*256*512\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
batchnorm0_1 -> scale0_1;
scale0_1 [shape=box, label="scale0_1\n id: 4  type: 25\n input size: 16*256*512\n output size: 16*256*512\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
scale0_1 -> prelu0_1;
prelu0_1 [shape=box, label="prelu0_1\n id: 5  type: 11\n input size: 16*256*512\n output size: 16*256*512\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu0_1 -> pool1_0_4;
prelu0_1 -> conv1_0_0;
conv1_0_0 [shape=box, label="conv1_0_0\n id: 6  type: 0\n input size: 16*256*512\n output size: 16*128*256\n kernel_h: 2 kernel_w: 2\n stride_h: 2 stride_w: 2\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_0_0 -> prelu1_0_0;
prelu1_0_0 [shape=box, label="prelu1_0_0\n id: 7  type: 11\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_0_0 -> conv1_0_1;
conv1_0_1 [shape=box, label="conv1_0_1\n id: 8  type: 0\n input size: 16*128*256\n output size: 16*128*256\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_0_1 -> prelu1_0_1;
prelu1_0_1 [shape=box, label="prelu1_0_1\n id: 9  type: 11\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_0_1 -> conv1_0_2;
conv1_0_2 [shape=box, label="conv1_0_2\n id: 10  type: 0\n input size: 16*128*256\n output size: 64*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_0_2 -> eltwise1_0_4;
pool1_0_4 [shape=box, label="pool1_0_4\n id: 11  type: 3\n input size: 16*256*512\n output size: 16*128*256\n kernel_h: 2 kernel_w: 2\n stride_h: 2 stride_w: 2\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
pool1_0_4 -> conv1_0_4;
pool1_0_4 -> upsample5_0_4;
conv1_0_4 [shape=box, label="conv1_0_4\n id: 12  type: 0\n input size: 16*128*256\n output size: 64*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_0_4 -> eltwise1_0_4;
eltwise1_0_4 [shape=box, label="eltwise1_0_4\n id: 13  type: 27\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise1_0_4 -> prelu1_0_4;
prelu1_0_4 [shape=box, label="prelu1_0_4\n id: 14  type: 11\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_0_4 -> eltwise1_1_4;
prelu1_0_4 -> conv1_1_0;
conv1_1_0 [shape=box, label="conv1_1_0\n id: 15  type: 0\n input size: 64*128*256\n output size: 16*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_1_0 -> prelu1_1_0;
prelu1_1_0 [shape=box, label="prelu1_1_0\n id: 16  type: 11\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_1_0 -> conv1_1_1;
conv1_1_1 [shape=box, label="conv1_1_1\n id: 17  type: 0\n input size: 16*128*256\n output size: 16*128*256\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_1_1 -> prelu1_1_1;
prelu1_1_1 [shape=box, label="prelu1_1_1\n id: 18  type: 11\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_1_1 -> conv1_1_2;
conv1_1_2 [shape=box, label="conv1_1_2\n id: 19  type: 0\n input size: 16*128*256\n output size: 64*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_1_2 -> eltwise1_1_4;
eltwise1_1_4 [shape=box, label="eltwise1_1_4\n id: 20  type: 27\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise1_1_4 -> prelu1_1_4;
prelu1_1_4 [shape=box, label="prelu1_1_4\n id: 21  type: 11\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_1_4 -> eltwise1_2_4;
prelu1_1_4 -> conv1_2_0;
conv1_2_0 [shape=box, label="conv1_2_0\n id: 22  type: 0\n input size: 64*128*256\n output size: 16*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_2_0 -> prelu1_2_0;
prelu1_2_0 [shape=box, label="prelu1_2_0\n id: 23  type: 11\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_2_0 -> conv1_2_1;
conv1_2_1 [shape=box, label="conv1_2_1\n id: 24  type: 0\n input size: 16*128*256\n output size: 16*128*256\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_2_1 -> prelu1_2_1;
prelu1_2_1 [shape=box, label="prelu1_2_1\n id: 25  type: 11\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_2_1 -> conv1_2_2;
conv1_2_2 [shape=box, label="conv1_2_2\n id: 26  type: 0\n input size: 16*128*256\n output size: 64*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_2_2 -> eltwise1_2_4;
eltwise1_2_4 [shape=box, label="eltwise1_2_4\n id: 27  type: 27\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise1_2_4 -> prelu1_2_4;
prelu1_2_4 [shape=box, label="prelu1_2_4\n id: 28  type: 11\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_2_4 -> eltwise1_3_4;
prelu1_2_4 -> conv1_3_0;
conv1_3_0 [shape=box, label="conv1_3_0\n id: 29  type: 0\n input size: 64*128*256\n output size: 16*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_3_0 -> prelu1_3_0;
prelu1_3_0 [shape=box, label="prelu1_3_0\n id: 30  type: 11\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_3_0 -> conv1_3_1;
conv1_3_1 [shape=box, label="conv1_3_1\n id: 31  type: 0\n input size: 16*128*256\n output size: 16*128*256\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_3_1 -> prelu1_3_1;
prelu1_3_1 [shape=box, label="prelu1_3_1\n id: 32  type: 11\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_3_1 -> conv1_3_2;
conv1_3_2 [shape=box, label="conv1_3_2\n id: 33  type: 0\n input size: 16*128*256\n output size: 64*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_3_2 -> eltwise1_3_4;
eltwise1_3_4 [shape=box, label="eltwise1_3_4\n id: 34  type: 27\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise1_3_4 -> prelu1_3_4;
prelu1_3_4 [shape=box, label="prelu1_3_4\n id: 35  type: 11\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_3_4 -> eltwise1_4_4;
prelu1_3_4 -> conv1_4_0;
conv1_4_0 [shape=box, label="conv1_4_0\n id: 36  type: 0\n input size: 64*128*256\n output size: 16*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_4_0 -> prelu1_4_0;
prelu1_4_0 [shape=box, label="prelu1_4_0\n id: 37  type: 11\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_4_0 -> conv1_4_1;
conv1_4_1 [shape=box, label="conv1_4_1\n id: 38  type: 0\n input size: 16*128*256\n output size: 16*128*256\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_4_1 -> prelu1_4_1;
prelu1_4_1 [shape=box, label="prelu1_4_1\n id: 39  type: 11\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_4_1 -> conv1_4_2;
conv1_4_2 [shape=box, label="conv1_4_2\n id: 40  type: 0\n input size: 16*128*256\n output size: 64*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv1_4_2 -> eltwise1_4_4;
eltwise1_4_4 [shape=box, label="eltwise1_4_4\n id: 41  type: 27\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise1_4_4 -> prelu1_4_4;
prelu1_4_4 [shape=box, label="prelu1_4_4\n id: 42  type: 11\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu1_4_4 -> pool2_0_4;
prelu1_4_4 -> conv2_0_0;
conv2_0_0 [shape=box, label="conv2_0_0\n id: 43  type: 0\n input size: 64*128*256\n output size: 32*64*128\n kernel_h: 2 kernel_w: 2\n stride_h: 2 stride_w: 2\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_0_0 -> prelu2_0_0;
prelu2_0_0 [shape=box, label="prelu2_0_0\n id: 44  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_0_0 -> conv2_0_1;
conv2_0_1 [shape=box, label="conv2_0_1\n id: 45  type: 0\n input size: 32*64*128\n output size: 32*64*128\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_0_1 -> prelu2_0_1;
prelu2_0_1 [shape=box, label="prelu2_0_1\n id: 46  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_0_1 -> conv2_0_2;
conv2_0_2 [shape=box, label="conv2_0_2\n id: 47  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_0_2 -> eltwise2_0_4;
pool2_0_4 [shape=box, label="pool2_0_4\n id: 48  type: 3\n input size: 64*128*256\n output size: 64*64*128\n kernel_h: 2 kernel_w: 2\n stride_h: 2 stride_w: 2\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
pool2_0_4 -> conv2_0_4;
pool2_0_4 -> upsample4_0_4;
conv2_0_4 [shape=box, label="conv2_0_4\n id: 49  type: 0\n input size: 64*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_0_4 -> eltwise2_0_4;
eltwise2_0_4 [shape=box, label="eltwise2_0_4\n id: 50  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise2_0_4 -> prelu2_0_4;
prelu2_0_4 [shape=box, label="prelu2_0_4\n id: 51  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_0_4 -> eltwise2_1_4;
prelu2_0_4 -> conv2_1_0;
conv2_1_0 [shape=box, label="conv2_1_0\n id: 52  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_1_0 -> prelu2_1_0;
prelu2_1_0 [shape=box, label="prelu2_1_0\n id: 53  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_1_0 -> conv2_1_1;
conv2_1_1 [shape=box, label="conv2_1_1\n id: 54  type: 0\n input size: 32*64*128\n output size: 32*64*128\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_1_1 -> prelu2_1_1;
prelu2_1_1 [shape=box, label="prelu2_1_1\n id: 55  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_1_1 -> conv2_1_2;
conv2_1_2 [shape=box, label="conv2_1_2\n id: 56  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_1_2 -> eltwise2_1_4;
eltwise2_1_4 [shape=box, label="eltwise2_1_4\n id: 57  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise2_1_4 -> prelu2_1_4;
prelu2_1_4 [shape=box, label="prelu2_1_4\n id: 58  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_1_4 -> eltwise2_2_4;
prelu2_1_4 -> conv2_2_0;
conv2_2_0 [shape=box, label="conv2_2_0\n id: 59  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_2_0 -> prelu2_2_0;
prelu2_2_0 [shape=box, label="prelu2_2_0\n id: 60  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_2_0 -> conv2_2_1;
conv2_2_1 [shape=box, label="conv2_2_1\n id: 61  type: 0\n input size: 32*64*128\n output size: 32*64*128\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 2 pad_w: 2\n pad_up: 2 pad_down 2\n pad_left: 2 pad_right 2\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_2_1 -> prelu2_2_1;
prelu2_2_1 [shape=box, label="prelu2_2_1\n id: 62  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_2_1 -> conv2_2_2;
conv2_2_2 [shape=box, label="conv2_2_2\n id: 63  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_2_2 -> eltwise2_2_4;
eltwise2_2_4 [shape=box, label="eltwise2_2_4\n id: 64  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise2_2_4 -> prelu2_2_4;
prelu2_2_4 [shape=box, label="prelu2_2_4\n id: 65  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_2_4 -> eltwise2_3_4;
prelu2_2_4 -> conv2_3_0;
conv2_3_0 [shape=box, label="conv2_3_0\n id: 66  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_3_0 -> prelu2_3_0;
prelu2_3_0 [shape=box, label="prelu2_3_0\n id: 67  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_3_0 -> conv2_3_1_a;
conv2_3_1_a [shape=box, label="conv2_3_1_a\n id: 68  type: 0\n input size: 32*64*128\n output size: 32*62*130\n kernel_h: 5 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_3_1_a -> conv2_3_1;
conv2_3_1 [shape=box, label="conv2_3_1\n id: 69  type: 0\n input size: 32*62*130\n output size: 32*64*128\n kernel_h: 1 kernel_w: 5\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_3_1 -> prelu2_3_1;
prelu2_3_1 [shape=box, label="prelu2_3_1\n id: 70  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_3_1 -> conv2_3_2;
conv2_3_2 [shape=box, label="conv2_3_2\n id: 71  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_3_2 -> eltwise2_3_4;
eltwise2_3_4 [shape=box, label="eltwise2_3_4\n id: 72  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise2_3_4 -> prelu2_3_4;
prelu2_3_4 [shape=box, label="prelu2_3_4\n id: 73  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_3_4 -> eltwise2_4_4;
prelu2_3_4 -> conv2_4_0;
conv2_4_0 [shape=box, label="conv2_4_0\n id: 74  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_4_0 -> prelu2_4_0;
prelu2_4_0 [shape=box, label="prelu2_4_0\n id: 75  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_4_0 -> conv2_4_1;
conv2_4_1 [shape=box, label="conv2_4_1\n id: 76  type: 0\n input size: 32*64*128\n output size: 32*64*128\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 4 pad_w: 4\n pad_up: 4 pad_down 4\n pad_left: 4 pad_right 4\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_4_1 -> prelu2_4_1;
prelu2_4_1 [shape=box, label="prelu2_4_1\n id: 77  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_4_1 -> conv2_4_2;
conv2_4_2 [shape=box, label="conv2_4_2\n id: 78  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_4_2 -> eltwise2_4_4;
eltwise2_4_4 [shape=box, label="eltwise2_4_4\n id: 79  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise2_4_4 -> prelu2_4_4;
prelu2_4_4 [shape=box, label="prelu2_4_4\n id: 80  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_4_4 -> eltwise2_5_4;
prelu2_4_4 -> conv2_5_0;
conv2_5_0 [shape=box, label="conv2_5_0\n id: 81  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_5_0 -> prelu2_5_0;
prelu2_5_0 [shape=box, label="prelu2_5_0\n id: 82  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_5_0 -> conv2_5_1;
conv2_5_1 [shape=box, label="conv2_5_1\n id: 83  type: 0\n input size: 32*64*128\n output size: 32*64*128\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_5_1 -> prelu2_5_1;
prelu2_5_1 [shape=box, label="prelu2_5_1\n id: 84  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_5_1 -> conv2_5_2;
conv2_5_2 [shape=box, label="conv2_5_2\n id: 85  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_5_2 -> eltwise2_5_4;
eltwise2_5_4 [shape=box, label="eltwise2_5_4\n id: 86  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise2_5_4 -> prelu2_5_4;
prelu2_5_4 [shape=box, label="prelu2_5_4\n id: 87  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_5_4 -> eltwise2_6_4;
prelu2_5_4 -> conv2_6_0;
conv2_6_0 [shape=box, label="conv2_6_0\n id: 88  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_6_0 -> prelu2_6_0;
prelu2_6_0 [shape=box, label="prelu2_6_0\n id: 89  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_6_0 -> conv2_6_1;
conv2_6_1 [shape=box, label="conv2_6_1\n id: 90  type: 0\n input size: 32*64*128\n output size: 32*64*128\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 8 pad_w: 8\n pad_up: 8 pad_down 8\n pad_left: 8 pad_right 8\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_6_1 -> prelu2_6_1;
prelu2_6_1 [shape=box, label="prelu2_6_1\n id: 91  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_6_1 -> conv2_6_2;
conv2_6_2 [shape=box, label="conv2_6_2\n id: 92  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_6_2 -> eltwise2_6_4;
eltwise2_6_4 [shape=box, label="eltwise2_6_4\n id: 93  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise2_6_4 -> prelu2_6_4;
prelu2_6_4 [shape=box, label="prelu2_6_4\n id: 94  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_6_4 -> eltwise2_7_4;
prelu2_6_4 -> conv2_7_0;
conv2_7_0 [shape=box, label="conv2_7_0\n id: 95  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_7_0 -> prelu2_7_0;
prelu2_7_0 [shape=box, label="prelu2_7_0\n id: 96  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_7_0 -> conv2_7_1_a;
conv2_7_1_a [shape=box, label="conv2_7_1_a\n id: 97  type: 0\n input size: 32*64*128\n output size: 32*62*130\n kernel_h: 5 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_7_1_a -> conv2_7_1;
conv2_7_1 [shape=box, label="conv2_7_1\n id: 98  type: 0\n input size: 32*62*130\n output size: 32*64*128\n kernel_h: 1 kernel_w: 5\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_7_1 -> prelu2_7_1;
prelu2_7_1 [shape=box, label="prelu2_7_1\n id: 99  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_7_1 -> conv2_7_2;
conv2_7_2 [shape=box, label="conv2_7_2\n id: 100  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_7_2 -> eltwise2_7_4;
eltwise2_7_4 [shape=box, label="eltwise2_7_4\n id: 101  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise2_7_4 -> prelu2_7_4;
prelu2_7_4 [shape=box, label="prelu2_7_4\n id: 102  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_7_4 -> eltwise2_8_4;
prelu2_7_4 -> conv2_8_0;
conv2_8_0 [shape=box, label="conv2_8_0\n id: 103  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_8_0 -> prelu2_8_0;
prelu2_8_0 [shape=box, label="prelu2_8_0\n id: 104  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_8_0 -> conv2_8_1;
conv2_8_1 [shape=box, label="conv2_8_1\n id: 105  type: 0\n input size: 32*64*128\n output size: 32*64*128\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 16 pad_w: 16\n pad_up: 16 pad_down 16\n pad_left: 16 pad_right 16\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_8_1 -> prelu2_8_1;
prelu2_8_1 [shape=box, label="prelu2_8_1\n id: 106  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_8_1 -> conv2_8_2;
conv2_8_2 [shape=box, label="conv2_8_2\n id: 107  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv2_8_2 -> eltwise2_8_4;
eltwise2_8_4 [shape=box, label="eltwise2_8_4\n id: 108  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise2_8_4 -> prelu2_8_4;
prelu2_8_4 [shape=box, label="prelu2_8_4\n id: 109  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu2_8_4 -> eltwise3_1_4;
prelu2_8_4 -> conv3_1_0;
conv3_1_0 [shape=box, label="conv3_1_0\n id: 110  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_1_0 -> prelu3_1_0;
prelu3_1_0 [shape=box, label="prelu3_1_0\n id: 111  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_1_0 -> conv3_1_1;
conv3_1_1 [shape=box, label="conv3_1_1\n id: 112  type: 0\n input size: 32*64*128\n output size: 32*64*128\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_1_1 -> prelu3_1_1;
prelu3_1_1 [shape=box, label="prelu3_1_1\n id: 113  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_1_1 -> conv3_1_2;
conv3_1_2 [shape=box, label="conv3_1_2\n id: 114  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_1_2 -> eltwise3_1_4;
eltwise3_1_4 [shape=box, label="eltwise3_1_4\n id: 115  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise3_1_4 -> prelu3_1_4;
prelu3_1_4 [shape=box, label="prelu3_1_4\n id: 116  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_1_4 -> eltwise3_2_4;
prelu3_1_4 -> conv3_2_0;
conv3_2_0 [shape=box, label="conv3_2_0\n id: 117  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_2_0 -> prelu3_2_0;
prelu3_2_0 [shape=box, label="prelu3_2_0\n id: 118  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_2_0 -> conv3_2_1;
conv3_2_1 [shape=box, label="conv3_2_1\n id: 119  type: 0\n input size: 32*64*128\n output size: 32*64*128\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 2 pad_w: 2\n pad_up: 2 pad_down 2\n pad_left: 2 pad_right 2\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_2_1 -> prelu3_2_1;
prelu3_2_1 [shape=box, label="prelu3_2_1\n id: 120  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_2_1 -> conv3_2_2;
conv3_2_2 [shape=box, label="conv3_2_2\n id: 121  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_2_2 -> eltwise3_2_4;
eltwise3_2_4 [shape=box, label="eltwise3_2_4\n id: 122  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise3_2_4 -> prelu3_2_4;
prelu3_2_4 [shape=box, label="prelu3_2_4\n id: 123  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_2_4 -> eltwise3_3_4;
prelu3_2_4 -> conv3_3_0;
conv3_3_0 [shape=box, label="conv3_3_0\n id: 124  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_3_0 -> prelu3_3_0;
prelu3_3_0 [shape=box, label="prelu3_3_0\n id: 125  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_3_0 -> conv3_3_1_a;
conv3_3_1_a [shape=box, label="conv3_3_1_a\n id: 126  type: 0\n input size: 32*64*128\n output size: 32*62*130\n kernel_h: 5 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_3_1_a -> conv3_3_1;
conv3_3_1 [shape=box, label="conv3_3_1\n id: 127  type: 0\n input size: 32*62*130\n output size: 32*64*128\n kernel_h: 1 kernel_w: 5\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_3_1 -> prelu3_3_1;
prelu3_3_1 [shape=box, label="prelu3_3_1\n id: 128  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_3_1 -> conv3_3_2;
conv3_3_2 [shape=box, label="conv3_3_2\n id: 129  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_3_2 -> eltwise3_3_4;
eltwise3_3_4 [shape=box, label="eltwise3_3_4\n id: 130  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise3_3_4 -> prelu3_3_4;
prelu3_3_4 [shape=box, label="prelu3_3_4\n id: 131  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_3_4 -> eltwise3_4_4;
prelu3_3_4 -> conv3_4_0;
conv3_4_0 [shape=box, label="conv3_4_0\n id: 132  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_4_0 -> prelu3_4_0;
prelu3_4_0 [shape=box, label="prelu3_4_0\n id: 133  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_4_0 -> conv3_4_1;
conv3_4_1 [shape=box, label="conv3_4_1\n id: 134  type: 0\n input size: 32*64*128\n output size: 32*64*128\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 4 pad_w: 4\n pad_up: 4 pad_down 4\n pad_left: 4 pad_right 4\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_4_1 -> prelu3_4_1;
prelu3_4_1 [shape=box, label="prelu3_4_1\n id: 135  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_4_1 -> conv3_4_2;
conv3_4_2 [shape=box, label="conv3_4_2\n id: 136  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_4_2 -> eltwise3_4_4;
eltwise3_4_4 [shape=box, label="eltwise3_4_4\n id: 137  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise3_4_4 -> prelu3_4_4;
prelu3_4_4 [shape=box, label="prelu3_4_4\n id: 138  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_4_4 -> eltwise3_5_4;
prelu3_4_4 -> conv3_5_0;
conv3_5_0 [shape=box, label="conv3_5_0\n id: 139  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_5_0 -> prelu3_5_0;
prelu3_5_0 [shape=box, label="prelu3_5_0\n id: 140  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_5_0 -> conv3_5_1;
conv3_5_1 [shape=box, label="conv3_5_1\n id: 141  type: 0\n input size: 32*64*128\n output size: 32*64*128\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_5_1 -> prelu3_5_1;
prelu3_5_1 [shape=box, label="prelu3_5_1\n id: 142  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_5_1 -> conv3_5_2;
conv3_5_2 [shape=box, label="conv3_5_2\n id: 143  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_5_2 -> eltwise3_5_4;
eltwise3_5_4 [shape=box, label="eltwise3_5_4\n id: 144  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise3_5_4 -> prelu3_5_4;
prelu3_5_4 [shape=box, label="prelu3_5_4\n id: 145  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_5_4 -> eltwise3_6_4;
prelu3_5_4 -> conv3_6_0;
conv3_6_0 [shape=box, label="conv3_6_0\n id: 146  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_6_0 -> prelu3_6_0;
prelu3_6_0 [shape=box, label="prelu3_6_0\n id: 147  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_6_0 -> conv3_6_1;
conv3_6_1 [shape=box, label="conv3_6_1\n id: 148  type: 0\n input size: 32*64*128\n output size: 32*64*128\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 8 pad_w: 8\n pad_up: 8 pad_down 8\n pad_left: 8 pad_right 8\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_6_1 -> prelu3_6_1;
prelu3_6_1 [shape=box, label="prelu3_6_1\n id: 149  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_6_1 -> conv3_6_2;
conv3_6_2 [shape=box, label="conv3_6_2\n id: 150  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_6_2 -> eltwise3_6_4;
eltwise3_6_4 [shape=box, label="eltwise3_6_4\n id: 151  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise3_6_4 -> prelu3_6_4;
prelu3_6_4 [shape=box, label="prelu3_6_4\n id: 152  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_6_4 -> eltwise3_7_4;
prelu3_6_4 -> conv3_7_0;
conv3_7_0 [shape=box, label="conv3_7_0\n id: 153  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_7_0 -> prelu3_7_0;
prelu3_7_0 [shape=box, label="prelu3_7_0\n id: 154  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_7_0 -> conv3_7_1_a;
conv3_7_1_a [shape=box, label="conv3_7_1_a\n id: 155  type: 0\n input size: 32*64*128\n output size: 32*62*130\n kernel_h: 5 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_7_1_a -> conv3_7_1;
conv3_7_1 [shape=box, label="conv3_7_1\n id: 156  type: 0\n input size: 32*62*130\n output size: 32*64*128\n kernel_h: 1 kernel_w: 5\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_7_1 -> prelu3_7_1;
prelu3_7_1 [shape=box, label="prelu3_7_1\n id: 157  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_7_1 -> conv3_7_2;
conv3_7_2 [shape=box, label="conv3_7_2\n id: 158  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_7_2 -> eltwise3_7_4;
eltwise3_7_4 [shape=box, label="eltwise3_7_4\n id: 159  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise3_7_4 -> prelu3_7_4;
prelu3_7_4 [shape=box, label="prelu3_7_4\n id: 160  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_7_4 -> eltwise3_8_4;
prelu3_7_4 -> conv3_8_0;
conv3_8_0 [shape=box, label="conv3_8_0\n id: 161  type: 0\n input size: 128*64*128\n output size: 32*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_8_0 -> prelu3_8_0;
prelu3_8_0 [shape=box, label="prelu3_8_0\n id: 162  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_8_0 -> conv3_8_1;
conv3_8_1 [shape=box, label="conv3_8_1\n id: 163  type: 0\n input size: 32*64*128\n output size: 32*64*128\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 16 pad_w: 16\n pad_up: 16 pad_down 16\n pad_left: 16 pad_right 16\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_8_1 -> prelu3_8_1;
prelu3_8_1 [shape=box, label="prelu3_8_1\n id: 164  type: 11\n input size: 32*64*128\n output size: 32*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_8_1 -> conv3_8_2;
conv3_8_2 [shape=box, label="conv3_8_2\n id: 165  type: 0\n input size: 32*64*128\n output size: 128*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv3_8_2 -> eltwise3_8_4;
eltwise3_8_4 [shape=box, label="eltwise3_8_4\n id: 166  type: 27\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise3_8_4 -> prelu3_8_4;
prelu3_8_4 [shape=box, label="prelu3_8_4\n id: 167  type: 11\n input size: 128*64*128\n output size: 128*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu3_8_4 -> conv4_0_4;
prelu3_8_4 -> conv4_0_0;
conv4_0_0 [shape=box, label="conv4_0_0\n id: 168  type: 0\n input size: 128*64*128\n output size: 16*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv4_0_0 -> prelu4_0_0;
prelu4_0_0 [shape=box, label="prelu4_0_0\n id: 169  type: 7\n input size: 16*64*128\n output size: 16*64*128\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu4_0_0 -> deconv4_0_1;
deconv4_0_1 [shape=box, label="deconv4_0_1\n id: 170  type: 1\n input size: 16*64*128\n output size: 16*128*256\n kernel_h: 2 kernel_w: 2\n stride_h: 2 stride_w: 2\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
deconv4_0_1 -> deconv4_0_1_batchnorm;
deconv4_0_1_batchnorm [shape=box, label="deconv4_0_1_batchnorm\n id: 171  type: 24\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
deconv4_0_1_batchnorm -> deconv4_0_1_scale;
deconv4_0_1_scale [shape=box, label="deconv4_0_1_scale\n id: 172  type: 25\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
deconv4_0_1_scale -> prelu4_0_1;
prelu4_0_1 [shape=box, label="prelu4_0_1\n id: 173  type: 7\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu4_0_1 -> conv4_0_2;
conv4_0_2 [shape=box, label="conv4_0_2\n id: 174  type: 0\n input size: 16*128*256\n output size: 64*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv4_0_2 -> eltwise4_0_4;
conv4_0_4 [shape=box, label="conv4_0_4\n id: 175  type: 0\n input size: 128*64*128\n output size: 64*64*128\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv4_0_4 -> upsample4_0_4;
upsample4_0_4 [shape=box, label="upsample4_0_4\n id: 176  type: 28\n input size: 64*64*128\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
upsample4_0_4 -> eltwise4_0_4;
eltwise4_0_4 [shape=box, label="eltwise4_0_4\n id: 177  type: 27\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise4_0_4 -> prelu4_0_4;
prelu4_0_4 [shape=box, label="prelu4_0_4\n id: 178  type: 7\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu4_0_4 -> eltwise4_1_4;
prelu4_0_4 -> conv4_1_0;
conv4_1_0 [shape=box, label="conv4_1_0\n id: 179  type: 0\n input size: 64*128*256\n output size: 16*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv4_1_0 -> prelu4_1_0;
prelu4_1_0 [shape=box, label="prelu4_1_0\n id: 180  type: 7\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu4_1_0 -> conv4_1_1;
conv4_1_1 [shape=box, label="conv4_1_1\n id: 181  type: 0\n input size: 16*128*256\n output size: 16*128*256\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv4_1_1 -> prelu4_1_1;
prelu4_1_1 [shape=box, label="prelu4_1_1\n id: 182  type: 7\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu4_1_1 -> conv4_1_2;
conv4_1_2 [shape=box, label="conv4_1_2\n id: 183  type: 0\n input size: 16*128*256\n output size: 64*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv4_1_2 -> eltwise4_1_4;
eltwise4_1_4 [shape=box, label="eltwise4_1_4\n id: 184  type: 27\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise4_1_4 -> prelu4_1_4;
prelu4_1_4 [shape=box, label="prelu4_1_4\n id: 185  type: 7\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu4_1_4 -> eltwise4_2_4;
prelu4_1_4 -> conv4_2_0;
conv4_2_0 [shape=box, label="conv4_2_0\n id: 186  type: 0\n input size: 64*128*256\n output size: 16*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv4_2_0 -> prelu4_2_0;
prelu4_2_0 [shape=box, label="prelu4_2_0\n id: 187  type: 7\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu4_2_0 -> conv4_2_1;
conv4_2_1 [shape=box, label="conv4_2_1\n id: 188  type: 0\n input size: 16*128*256\n output size: 16*128*256\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv4_2_1 -> prelu4_2_1;
prelu4_2_1 [shape=box, label="prelu4_2_1\n id: 189  type: 7\n input size: 16*128*256\n output size: 16*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu4_2_1 -> conv4_2_2;
conv4_2_2 [shape=box, label="conv4_2_2\n id: 190  type: 0\n input size: 16*128*256\n output size: 64*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv4_2_2 -> eltwise4_2_4;
eltwise4_2_4 [shape=box, label="eltwise4_2_4\n id: 191  type: 27\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise4_2_4 -> prelu4_2_4;
prelu4_2_4 [shape=box, label="prelu4_2_4\n id: 192  type: 7\n input size: 64*128*256\n output size: 64*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu4_2_4 -> conv5_0_4;
prelu4_2_4 -> conv5_0_0;
conv5_0_0 [shape=box, label="conv5_0_0\n id: 193  type: 0\n input size: 64*128*256\n output size: 4*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv5_0_0 -> prelu5_0_0;
prelu5_0_0 [shape=box, label="prelu5_0_0\n id: 194  type: 7\n input size: 4*128*256\n output size: 4*128*256\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu5_0_0 -> deconv5_0_1;
deconv5_0_1 [shape=box, label="deconv5_0_1\n id: 195  type: 1\n input size: 4*128*256\n output size: 4*256*512\n kernel_h: 2 kernel_w: 2\n stride_h: 2 stride_w: 2\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
deconv5_0_1 -> deconv5_0_1_batchnorm;
deconv5_0_1_batchnorm [shape=box, label="deconv5_0_1_batchnorm\n id: 196  type: 24\n input size: 4*256*512\n output size: 4*256*512\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
deconv5_0_1_batchnorm -> deconv5_0_1_scale;
deconv5_0_1_scale [shape=box, label="deconv5_0_1_scale\n id: 197  type: 25\n input size: 4*256*512\n output size: 4*256*512\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
deconv5_0_1_scale -> prelu5_0_1;
prelu5_0_1 [shape=box, label="prelu5_0_1\n id: 198  type: 7\n input size: 4*256*512\n output size: 4*256*512\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu5_0_1 -> conv5_0_2;
conv5_0_2 [shape=box, label="conv5_0_2\n id: 199  type: 0\n input size: 4*256*512\n output size: 16*256*512\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv5_0_2 -> eltwise5_0_4;
conv5_0_4 [shape=box, label="conv5_0_4\n id: 200  type: 0\n input size: 64*128*256\n output size: 16*128*256\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv5_0_4 -> upsample5_0_4;
upsample5_0_4 [shape=box, label="upsample5_0_4\n id: 201  type: 28\n input size: 16*128*256\n output size: 16*256*512\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
upsample5_0_4 -> eltwise5_0_4;
eltwise5_0_4 [shape=box, label="eltwise5_0_4\n id: 202  type: 27\n input size: 16*256*512\n output size: 16*256*512\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise5_0_4 -> prelu5_0_4;
prelu5_0_4 [shape=box, label="prelu5_0_4\n id: 203  type: 7\n input size: 16*256*512\n output size: 16*256*512\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu5_0_4 -> eltwise5_1_4;
prelu5_0_4 -> conv5_1_0;
conv5_1_0 [shape=box, label="conv5_1_0\n id: 204  type: 0\n input size: 16*256*512\n output size: 4*256*512\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv5_1_0 -> prelu5_1_0;
prelu5_1_0 [shape=box, label="prelu5_1_0\n id: 205  type: 7\n input size: 4*256*512\n output size: 4*256*512\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu5_1_0 -> conv5_1_1;
conv5_1_1 [shape=box, label="conv5_1_1\n id: 206  type: 0\n input size: 4*256*512\n output size: 4*256*512\n kernel_h: 3 kernel_w: 3\n stride_h: 1 stride_w: 1\n pad_h: 1 pad_w: 1\n pad_up: 1 pad_down 1\n pad_left: 1 pad_right 1\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv5_1_1 -> prelu5_1_1;
prelu5_1_1 [shape=box, label="prelu5_1_1\n id: 207  type: 7\n input size: 4*256*512\n output size: 4*256*512\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu5_1_1 -> conv5_1_2;
conv5_1_2 [shape=box, label="conv5_1_2\n id: 208  type: 0\n input size: 4*256*512\n output size: 16*256*512\n kernel_h: 1 kernel_w: 1\n stride_h: 1 stride_w: 1\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
conv5_1_2 -> eltwise5_1_4;
eltwise5_1_4 [shape=box, label="eltwise5_1_4\n id: 209  type: 27\n input size: 16*256*512\n output size: 16*256*512\n report_flag: 0\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
eltwise5_1_4 -> prelu5_1_4;
prelu5_1_4 [shape=box, label="prelu5_1_4\n id: 210  type: 7\n input size: 16*256*512\n output size: 16*256*512\n report_flag: 0\n bond_type: 1\n data_bit_mode: 2\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
prelu5_1_4 -> deconv6_0_0;
deconv6_0_0 [shape=box, label="deconv6_0_0\n id: 211  type: 1\n input size: 16*256*512\n output size: 4*512*1024\n kernel_h: 2 kernel_w: 2\n stride_h: 2 stride_w: 2\n pad_h: 0 pad_w: 0\n pad_up: 0 pad_down 0\n pad_left: 0 pad_right 0\n report_flag: -1\n bond_type: 1\n data_bit_mode: 1\n aligned_input_data_size: 0\n aligned_output_data_size: 0\n data_delta: 0"];
}
