
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000072e8  00100000  00100000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       000003c4  001072e8  001072e8  0000f2e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata.str1.4 000000bb  001076ac  001076ac  0000f6ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         0000082c  00200000  00107768  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000005e8  0020082c  0020082c  0001082c  2**2
                  ALLOC
  5 .int_data     00000000  00204000  00204000  0001082c  2**2
                  CONTENTS, READONLY
  6 .comment      000003a8  00000000  00000000  0001082c  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000700  00000000  00000000  00010bd8  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000c07  00000000  00000000  000112d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00016f95  00000000  00000000  00011edf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004da7  00000000  00000000  00028e74  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000045f8  00000000  00000000  0002dc1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001254  00000000  00000000  00032214  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000273f  00000000  00000000  00033468  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000a0b9  00000000  00000000  00035ba7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .reset        00000000  00000000  00000000  0003fc60  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000850  00000000  00000000  0003fc60  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00100000 <_startup>:
//*- If an exception occurs before remap, this would result in an infinite loop.
//*- To ensure if a exeption occurs before start application to infinite loop.
//*------------------------------------------------------------------------------*/

                B           InitReset           /* 0x00 Reset handler */
  100000:	ea000010 	b	100048 <InitReset>

00100004 <undefvec>:
undefvec:
                B           undefvec            /* 0x04 Undefined Instruction */
  100004:	eafffffe 	b	100004 <undefvec>

00100008 <swivec>:
swivec:
                B           swivec              /* 0x08 Software Interrupt */
  100008:	eafffffe 	b	100008 <swivec>

0010000c <pabtvec>:
pabtvec:
                B           pabtvec             /* 0x0C Prefetch Abort */
  10000c:	eafffffe 	b	10000c <pabtvec>

00100010 <dabtvec>:
dabtvec:
                B           dabtvec             /* 0x10 Data Abort */
  100010:	eafffffe 	b	100010 <dabtvec>

00100014 <rsvdvec>:
rsvdvec:
                B           rsvdvec             /* 0x14 reserved  */
  100014:	eafffffe 	b	100014 <rsvdvec>

00100018 <irqvec>:
irqvec:
                B           IRQ_Handler_Entry   /* 0x18 IRQ	 */
  100018:	ea000027 	b	1000bc <IRQ_Handler_Entry>

0010001c <FIQ_Handler_Entry>:
fiqvec:               			            	/* 0x1c FIQ	*/
/*------------------------------------------------------------------------------
//*- Function             : FIQ_Handler_Entry
//*- Treatments           : FIQ Controller Interrupt Handler.
//*- Called Functions     : AIC_FVR[interrupt] 
//*------------------------------------------------------------------------------*/

FIQ_Handler_Entry:

/*- Switch in SVC/User Mode to allow User Stack access for C code 	*/
/* because the FIQ is not yet acknowledged*/

/*- Save and r0 in FIQ_Register */
            mov         r9,r0
  10001c:	e1a09000 	mov	r9, r0
	        ldr         r0 , [r8, #AIC_FVR]
  100020:	e5980104 	ldr	r0, [r8, #260]
            msr         CPSR_c,#I_BIT | F_BIT | ARM_MODE_SVC
  100024:	e321f0d3 	msr	CPSR_c, #211	; 0xd3

/*- Save scratch/used registers and LR in User Stack */
            stmfd       sp!, { r1-r3, r12, lr}
  100028:	e92d500e 	stmdb	sp!, {r1, r2, r3, ip, lr}

/*- Branch to the routine pointed by the AIC_FVR */
            mov         r14, pc
  10002c:	e1a0e00f 	mov	lr, pc
            bx          r0
  100030:	e12fff10 	bx	r0

/*- Restore scratch/used registers and LR from User Stack */
            ldmia       sp!, { r1-r3, r12, lr}
  100034:	e8bd500e 	ldmia	sp!, {r1, r2, r3, ip, lr}

/*- Leave Interrupts disabled and switch back in FIQ mode */
            msr         CPSR_c, #I_BIT | F_BIT | ARM_MODE_FIQ
  100038:	e321f0d1 	msr	CPSR_c, #209	; 0xd1

/*- Restore the R0 ARM_MODE_SVC register */
            mov         r0,r9
  10003c:	e1a00009 	mov	r0, r9

/*- Restore the Program Counter using the LR_fiq directly in the PC */
            subs        pc,lr,#4
  100040:	e25ef004 	subs	pc, lr, #4	; 0x4

00100044 <.RAM_TOP>:
  100044:	00204000 	eoreq	r4, r0, r0

00100048 <InitReset>:
	.align 0
.RAM_TOP:
	.word	Top_Stack

InitReset:
/*------------------------------------------------------------------------------
/*- Low level Init (PMC, AIC, ? ....) by C function AT91F_LowLevelInit
/*------------------------------------------------------------------------------*/
            	.extern   AT91F_LowLevelInit
/*- minumum C initialization */
/*- call  AT91F_LowLevelInit( void) */

            ldr     r13,.RAM_TOP            /* temporary stack in internal RAM */
  100048:	e51fd00c 	ldr	sp, [pc, #-12]	; 100044 <.RAM_TOP>
/*--Call Low level init function in ABSOLUTE through the Interworking	*/
	        ldr	    r0,=AT91F_LowLevelInit
  10004c:	e59f00c4 	ldr	r0, [pc, #196]	; 100118 <.text+0x118>
            mov     lr, pc
  100050:	e1a0e00f 	mov	lr, pc
	        bx	    r0
  100054:	e12fff10 	bx	r0
/*------------------------------------------------------------------------------
//*- Stack Sizes Definition
//*------------------------
//*- Interrupt Stack requires 2 words x 8 priority level x 4 bytes when using
//*- the vectoring. This assume that the IRQ management.
//*- The Interrupt Stack must be adjusted depending on the interrupt handlers.
//*- Fast Interrupt not requires stack If in your application it required you must
//*- be definehere.
//*- The System stack size is not defined and is limited by the free internal
//*- SRAM.
//*------------------------------------------------------------------------------*/

/*------------------------------------------------------------------------------
//*- Top of Stack Definition
//*-------------------------
//*- Interrupt and Supervisor Stack are located at the top of internal memory in 
//*- order to speed the exception handling context saving and restoring.
//*- ARM_MODE_SVC (Application, C) Stack is located at the top of the external memory.
//*------------------------------------------------------------------------------*/

	  .EQU		IRQ_STACK_SIZE,    (3*8*4)
          .EQU		ARM_MODE_FIQ,       0x11
          .EQU		ARM_MODE_IRQ,       0x12
          .EQU		ARM_MODE_SVC,       0x13

          .EQU		I_BIT,              0x80
          .EQU		F_BIT,              0x40

/*------------------------------------------------------------------------------
//*- Setup the stack for each mode
//*-------------------------------*/
                mov     r0,r13
  100058:	e1a0000d 	mov	r0, sp

/*- Set up Fast Interrupt Mode and set FIQ Mode Stack*/
                msr     CPSR_c, #ARM_MODE_FIQ | I_BIT | F_BIT
  10005c:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
/*- Init the FIQ register*/
            	ldr     r8, =AT91C_BASE_AIC
  100060:	e59f80b4 	ldr	r8, [pc, #180]	; 10011c <.text+0x11c>

/*- Set up Interrupt Mode and set IRQ Mode Stack*/
                msr     CPSR_c, #ARM_MODE_IRQ | I_BIT | F_BIT
  100064:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
                mov     r13, r0                     /* Init stack IRQ */
  100068:	e1a0d000 	mov	sp, r0
                sub     r0, r0, #IRQ_Stack_Size
  10006c:	e2400060 	sub	r0, r0, #96	; 0x60
/*- Set up Supervisor Mode and set Supervisor Mode Stack*/
                msr     CPSR_c, #ARM_MODE_SVC
  100070:	e321f013 	msr	CPSR_c, #19	; 0x13
                mov     r13, r0                     /* Init stack Sup */
  100074:	e1a0d000 	mov	sp, r0

/*- Enable interrupt & Set up Supervisor Mode and set Supervisor Mode Stack*/

# Relocate .data section (Copy from ROM to RAM)
                LDR     R1, =_etext
  100078:	e59f10a0 	ldr	r1, [pc, #160]	; 100120 <.text+0x120>
                LDR     R2, =_data
  10007c:	e59f20a0 	ldr	r2, [pc, #160]	; 100124 <.text+0x124>
                LDR     R3, =_edata
  100080:	e59f30a0 	ldr	r3, [pc, #160]	; 100128 <.text+0x128>

00100084 <LoopRel>:
LoopRel:        CMP     R2, R3
  100084:	e1520003 	cmp	r2, r3
                LDRLO   R0, [R1], #4
  100088:	34910004 	ldrcc	r0, [r1], #4
                STRLO   R0, [R2], #4
  10008c:	34820004 	strcc	r0, [r2], #4
                BLO     LoopRel
  100090:	3afffffb 	bcc	100084 <LoopRel>

# Clear .bss section (Zero init)
                MOV     R0, #0
  100094:	e3a00000 	mov	r0, #0	; 0x0
                LDR     R1, =__bss_start__
  100098:	e59f108c 	ldr	r1, [pc, #140]	; 10012c <.text+0x12c>
                LDR     R2, =__bss_end__
  10009c:	e59f208c 	ldr	r2, [pc, #140]	; 100130 <.text+0x130>

001000a0 <LoopZI>:
LoopZI:         CMP     R1, R2
  1000a0:	e1510002 	cmp	r1, r2
                STRLO   R0, [R1], #4
  1000a4:	34810004 	strcc	r0, [r1], #4
                BLO     LoopZI
  1000a8:	3afffffc 	bcc	1000a0 <LoopZI>

		ldr	lr,=exit
  1000ac:	e59fe080 	ldr	lr, [pc, #128]	; 100134 <.text+0x134>
		ldr	r0,=main
  1000b0:	e59f0080 	ldr	r0, [pc, #128]	; 100138 <.text+0x138>
		bx	r0
  1000b4:	e12fff10 	bx	r0

001000b8 <exit>:
		
        .size   _startup, . - _startup
        .endfunc
		
/* "exit" dummy added by mthomas to avoid sbrk write read etc. needed
   by the newlib default "exit" */
        .global exit
        .func   exit
exit:
        b    .
  1000b8:	eafffffe 	b	1000b8 <exit>

001000bc <IRQ_Handler_Entry>:
		.size   exit, . - exit
        .endfunc
		
/*------------------------------------------------------------------------------
//*- Manage exception
//*---------------
//*- This module The exception must be ensure in ARM mode
//*------------------------------------------------------------------------------
//*------------------------------------------------------------------------------
//*- Function             : IRQ_Handler_Entry
//*- Treatments           : IRQ Controller Interrupt Handler.
//*- Called Functions     : AIC_IVR[interrupt] 
//*------------------------------------------------------------------------------*/
        .global IRQ_Handler_Entry
        .func   IRQ_Handler_Entry

IRQ_Handler_Entry:

/*- Manage Exception Entry  */
/*- Adjust and save LR_irq in IRQ stack  */
            sub         lr, lr, #4
  1000bc:	e24ee004 	sub	lr, lr, #4	; 0x4
            stmfd       sp!, {lr}
  1000c0:	e92d4000 	stmdb	sp!, {lr}

/*- Save SPSR need to be saved for nested interrupt */
            mrs         r14, SPSR
  1000c4:	e14fe000 	mrs	lr, SPSR
            stmfd       sp!, {r14}
  1000c8:	e92d4000 	stmdb	sp!, {lr}

/*- Save and r0 in IRQ stack  */
            stmfd       sp!, {r0}
  1000cc:	e92d0001 	stmdb	sp!, {r0}

/*- Write in the IVR to support Protect Mode  */
/*- No effect in Normal Mode  */
/*- De-assert the NIRQ and clear the source in Protect Mode */
            ldr         r14, =AT91C_BASE_AIC
  1000d0:	e59fe044 	ldr	lr, [pc, #68]	; 10011c <.text+0x11c>
	    ldr         r0 , [r14, #AIC_IVR]
  1000d4:	e59e0100 	ldr	r0, [lr, #256]
	    str         r14, [r14, #AIC_IVR]
  1000d8:	e58ee100 	str	lr, [lr, #256]

/*- Enable Interrupt and Switch in Supervisor Mode */
            msr         CPSR_c, #ARM_MODE_SVC
  1000dc:	e321f013 	msr	CPSR_c, #19	; 0x13

/*- Save scratch/used registers and LR in User Stack */
            stmfd       sp!, { r1-r3, r12, r14}
  1000e0:	e92d500e 	stmdb	sp!, {r1, r2, r3, ip, lr}

/*- Branch to the routine pointed by the AIC_IVR  */
            mov         r14, pc
  1000e4:	e1a0e00f 	mov	lr, pc
            bx          r0
  1000e8:	e12fff10 	bx	r0
/*- Restore scratch/used registers and LR from User Stack*/
            ldmia       sp!, { r1-r3, r12, r14}
  1000ec:	e8bd500e 	ldmia	sp!, {r1, r2, r3, ip, lr}

/*- Disable Interrupt and switch back in IRQ mode */
            msr         CPSR_c, #I_BIT | ARM_MODE_IRQ
  1000f0:	e321f092 	msr	CPSR_c, #146	; 0x92

/*- Mark the End of Interrupt on the AIC */
            ldr         r14, =AT91C_BASE_AIC
  1000f4:	e59fe020 	ldr	lr, [pc, #32]	; 10011c <.text+0x11c>
            str         r14, [r14, #AIC_EOICR]
  1000f8:	e58ee130 	str	lr, [lr, #304]

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r0}
  1000fc:	e8bd0001 	ldmia	sp!, {r0}

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r14}
  100100:	e8bd4000 	ldmia	sp!, {lr}
            msr         SPSR_cxsf, r14
  100104:	e16ff00e 	msr	SPSR_fsxc, lr

/*- Restore adjusted  LR_irq from IRQ stack directly in the PC */
            ldmia       sp!, {pc}^
  100108:	e8fd8000 	ldmia	sp!, {pc}^

0010010c <AT91F_Default_FIQ_handler>:
	
        .size   IRQ_Handler_Entry, . - IRQ_Handler_Entry
        .endfunc
/*---------------------------------------------------------------
//* ?EXEPTION_VECTOR
//* This module is only linked if needed for closing files.
//*---------------------------------------------------------------*/
        .global AT91F_Default_FIQ_handler
        .func   AT91F_Default_FIQ_handler
AT91F_Default_FIQ_handler:
            b     AT91F_Default_FIQ_handler
  10010c:	eafffffe 	b	10010c <AT91F_Default_FIQ_handler>

00100110 <AT91F_Default_IRQ_handler>:
        .size   AT91F_Default_FIQ_handler, . - AT91F_Default_FIQ_handler
        .endfunc

        .global AT91F_Default_IRQ_handler
        .func   AT91F_Default_IRQ_handler
AT91F_Default_IRQ_handler:
            b     AT91F_Default_IRQ_handler
  100110:	eafffffe 	b	100110 <AT91F_Default_IRQ_handler>

00100114 <AT91F_Spurious_handler>:
        .size   AT91F_Default_IRQ_handler, . - AT91F_Default_IRQ_handler
        .endfunc

        .global AT91F_Spurious_handler
        .func   AT91F_Spurious_handler
AT91F_Spurious_handler:
            b     AT91F_Spurious_handler
  100114:	eafffffe 	b	100114 <AT91F_Spurious_handler>
  100118:	00100480 	andeqs	r0, r0, r0, lsl #9
  10011c:	fffff000 	swinv	0x00fff000
  100120:	00107768 	andeqs	r7, r0, r8, ror #14
  100124:	00200000 	eoreq	r0, r0, r0
  100128:	0020082c 	eoreq	r0, r0, ip, lsr #16
  10012c:	0020082c 	eoreq	r0, r0, ip, lsr #16
  100130:	00200e14 	eoreq	r0, r0, r4, lsl lr
  100134:	001000b8 	ldreqh	r0, [r0], -r8
  100138:	00100290 	muleqs	r0, r0, r2

0010013c <at91_IRQ0_handler>:
//*                       compatibility
//*----------------------------------------------------------------------------
__ramfunc void at91_IRQ0_handler(void)
{
    status_irq = 1;
  10013c:	e59f3008 	ldr	r3, [pc, #8]	; 10014c <.text+0x14c>
  100140:	e3a02001 	mov	r2, #1	; 0x1
  100144:	e5832000 	str	r2, [r3]
}
  100148:	e12fff1e 	bx	lr
  10014c:	0020082c 	eoreq	r0, r0, ip, lsr #16

00100150 <delay>:

//*----------------------------------------------------------------------------
//* Function Name       : aic_software_interrupt
//* Object              : Software interrupt function
//* Input Parameters    : none
//* Output Parameters   : none
//* Functions called    : at91_pio_write
//*----------------------------------------------------------------------------
__ramfunc void aic_software_interrupt(void)
{
    //* Read the output state
    if ( (AT91F_PIO_GetInput(AT91C_BASE_PIOA) & LED2 ) == LED2 )
    {
        AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2 );
    }
    else
    {
        AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED2 );
    }
}

//*----------------------------------------------------------------------------
//* Function Name       : pio_c_irq_handler
//* Object              : Irq Handler called by the irq_pio.s
//* Input Parameters    : none
//* Output Parameters   : none
//* Functions called    : at91_pio_read, at91_pio_write
//*----------------------------------------------------------------------------
__ramfunc void pio_c_irq_handler ( void )
{
int dummy;
    //* Read the output state
    if ( (AT91F_PIO_GetInput(AT91C_BASE_PIOA) & LED2 ) == LED2 )
    {
       AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2);
    }
    else
    {
          AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED2);
    }
    //* enable the next PIO IRQ
    dummy =AT91C_BASE_PIOA->PIO_ISR;
    //* suppress the compilation warning
    dummy =dummy;
    //* while SW1 is push wait
    while ( (AT91F_PIO_GetInput(AT91C_BASE_PIOA) & SW1_MASK ) != SW1_MASK );
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_Open
//* \brief This function Open the USB device
//*----------------------------------------------------------------------------
void AT91F_USB_Open(void)
{
    // Set the PLL USB Divider
    AT91C_BASE_CKGR->CKGR_PLLR |= AT91C_CKGR_USBDIV_1 ;

    // Specific Chip USB Initialisation
    // Enables the 48MHz USB clock UDPCK and System Peripheral USB Clock
    AT91C_BASE_PMC->PMC_SCER = AT91C_PMC_UDP;
    AT91C_BASE_PMC->PMC_PCER = (1 << AT91C_ID_UDP);

    // Enable UDP PullUp (USB_DP_PUP) : enable & Clear of the corresponding PIO
    // Set in PIO mode and Configure in Output
    AT91F_PIO_CfgOutput(AT91C_BASE_PIOA,AT91C_PIO_PA16);
    // Clear for set the Pul up resistor
    AT91F_PIO_ClearOutput(AT91C_BASE_PIOA,AT91C_PIO_PA16);

    // CDC Open by structure initialization
    AT91F_CDC_Open(&pCDC, AT91C_BASE_UDP);
}

//*----------------------------------------------------------------------------
//* Function Name       : delay
//* Object              : Wait
//* Input Parameters    : none
//* Output Parameters   : none
//* Functions called    : none
//*----------------------------------------------------------------------------
void delay(void)
{
  100150:	e24dd004 	sub	sp, sp, #4	; 0x4
//* Set in Volatile for Optimisation
    volatile unsigned int    i ;
//* loop delay
    for ( i = 0 ;(i < WAIT_TIME/100 );i++ ) ;
  100154:	e3a03000 	mov	r3, #0	; 0x0
  100158:	ea000001 	b	100164 <delay+0x14>
  10015c:	e59d3000 	ldr	r3, [sp]
  100160:	e2833001 	add	r3, r3, #1	; 0x1
  100164:	e58d3000 	str	r3, [sp]
  100168:	e59d2000 	ldr	r2, [sp]
  10016c:	e59f300c 	ldr	r3, [pc, #12]	; 100180 <.text+0x180>
  100170:	e1520003 	cmp	r2, r3
  100174:	9afffff8 	bls	10015c <delay+0xc>
}
  100178:	e28dd004 	add	sp, sp, #4	; 0x4
  10017c:	e12fff1e 	bx	lr
  100180:	00075523 	andeq	r5, r7, r3, lsr #10

00100184 <Delay>:

void Delay(int delayVal)
{
  100184:	e24dd004 	sub	sp, sp, #4	; 0x4
  volatile unsigned int waiting_time ;
  for(waiting_time = 0; waiting_time < delayVal; waiting_time++) ;
  100188:	e3a03000 	mov	r3, #0	; 0x0
  10018c:	ea000001 	b	100198 <Delay+0x14>
  100190:	e59d3000 	ldr	r3, [sp]
  100194:	e2833001 	add	r3, r3, #1	; 0x1
  100198:	e58d3000 	str	r3, [sp]
  10019c:	e59d3000 	ldr	r3, [sp]
  1001a0:	e1530000 	cmp	r3, r0
  1001a4:	3afffff9 	bcc	100190 <Delay+0xc>
}
  1001a8:	e28dd004 	add	sp, sp, #4	; 0x4
  1001ac:	e12fff1e 	bx	lr

001001b0 <printTrace>:
  1001b0:	e92d4030 	stmdb	sp!, {r4, r5, lr}
  1001b4:	e1a05000 	mov	r5, r0
  1001b8:	eb001c41 	bl	1072c4 <__strlen_from_arm>
  1001bc:	e59f401c 	ldr	r4, [pc, #28]	; 1001e0 <.text+0x1e0>
  1001c0:	e1a02000 	mov	r2, r0
  1001c4:	e1a01005 	mov	r1, r5
  1001c8:	e1a00004 	mov	r0, r4
  1001cc:	e594c010 	ldr	ip, [r4, #16]
  1001d0:	e1a0e00f 	mov	lr, pc
  1001d4:	e12fff1c 	bx	ip
  1001d8:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
  1001dc:	e12fff1e 	bx	lr
  1001e0:	00200c64 	eoreq	r0, r0, r4, ror #24

001001e4 <AT91F_USB_Open>:
  1001e4:	e3e02c03 	mvn	r2, #768	; 0x300
  1001e8:	e51230d3 	ldr	r3, [r2, #-211]
  1001ec:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
  1001f0:	e50230d3 	str	r3, [r2, #-211]
  1001f4:	e3a03080 	mov	r3, #128	; 0x80
  1001f8:	e50230ff 	str	r3, [r2, #-255]
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  1001fc:	e3a0c801 	mov	ip, #65536	; 0x10000
  100200:	e52de004 	str	lr, [sp, #-4]!
  100204:	e2833d1e 	add	r3, r3, #1920	; 0x780
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  100208:	e3e0ec0b 	mvn	lr, #2816	; 0xb00
  10020c:	e50230ef 	str	r3, [r2, #-239]
  100210:	e59f1018 	ldr	r1, [pc, #24]	; 100230 <.text+0x230>
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  100214:	e50ec0ff 	str	ip, [lr, #-255]
  100218:	e59f0014 	ldr	r0, [pc, #20]	; 100234 <.text+0x234>
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
	pPio->PIO_OER = pioEnable; // Configure in Output
  10021c:	e50ec0ef 	str	ip, [lr, #-239]
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100220:	e50ec0cb 	str	ip, [lr, #-203]
  100224:	eb00019d 	bl	1008a0 <AT91F_CDC_Open>
  100228:	e49de004 	ldr	lr, [sp], #4
  10022c:	e12fff1e 	bx	lr
  100230:	fffb0000 	swinv	0x00fb0000
  100234:	00200c64 	eoreq	r0, r0, r4, ror #24

00100238 <aic_software_interrupt>:
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
  100238:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  10023c:	e51230c3 	ldr	r3, [r2, #-195]
  100240:	e3130802 	tst	r3, #131072	; 0x20000
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100244:	13a03802 	movne	r3, #131072	; 0x20000
  100248:	03a03802 	moveq	r3, #131072	; 0x20000
  10024c:	150230cb 	strne	r3, [r2, #-203]
  100250:	050230cf 	streq	r3, [r2, #-207]
  100254:	e12fff1e 	bx	lr

00100258 <pio_c_irq_handler>:
  100258:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  10025c:	e51230c3 	ldr	r3, [r2, #-195]
  100260:	e3130802 	tst	r3, #131072	; 0x20000
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100264:	13a03802 	movne	r3, #131072	; 0x20000
  100268:	03a03802 	moveq	r3, #131072	; 0x20000
  10026c:	150230cb 	strne	r3, [r2, #-203]
  100270:	050230cf 	streq	r3, [r2, #-207]
  100274:	e3e03c0b 	mvn	r3, #2816	; 0xb00
  100278:	e51330b3 	ldr	r3, [r3, #-179]
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
  10027c:	e3e03c0b 	mvn	r3, #2816	; 0xb00
  100280:	e51330c3 	ldr	r3, [r3, #-195]
  100284:	e3130702 	tst	r3, #524288	; 0x80000
  100288:	0afffffb 	beq	10027c <pio_c_irq_handler+0x24>
  10028c:	e12fff1e 	bx	lr

00100290 <main>:

//----------------------------------------------------------------------------
// Function Name       : main
// Object              : Main interrupt function
//		level timer 0 => 1
//	SW2	level Irq0    => 2
//		level timer 1 => 4
//	SW4	level PIOA    => 6
//		level USART   => 7
//		LEVEL FIQ     => MAX
// Input Parameters    : none
// Output Parameters   : TRUE
//----------------------------------------------------------------------------
int main( void )
// Begin
{
    AT91PS_AIC     pAic;
    // Load System pAic Base address
        pAic = AT91C_BASE_AIC;

    // Enable User Reset and set its minimal assertion to 960 us
	AT91C_BASE_RSTC->RSTC_RMR = AT91C_RSTC_URSTEN | (0x4<<8) | (unsigned int)(0xA5<<24);
  100290:	e59f21b8 	ldr	r2, [pc, #440]	; 100450 <.text+0x450>
  100294:	e3e03c02 	mvn	r3, #512	; 0x200
  100298:	e50320f7 	str	r2, [r3, #-247]

	// Init
    cnt = 0;
  10029c:	e59f31b0 	ldr	r3, [pc, #432]	; 100454 <.text+0x454>
  1002a0:	e3a01000 	mov	r1, #0	; 0x0
  1002a4:	e5831000 	str	r1, [r3]
    status_irq = 0;
  1002a8:	e59f31a8 	ldr	r3, [pc, #424]	; 100458 <.text+0x458>
  1002ac:	e92d4030 	stmdb	sp!, {r4, r5, lr}
  1002b0:	e5831000 	str	r1, [r3]

    // Init USB device
    AT91F_USB_Open();
  1002b4:	ebffffca 	bl	1001e4 <AT91F_USB_Open>
    // Init USB device
    // Wait for the end of enumeration
    while (!pCDC.IsConfigured(&pCDC));
  1002b8:	e59f319c 	ldr	r3, [pc, #412]	; 10045c <.text+0x45c>
  1002bc:	e1a00003 	mov	r0, r3
  1002c0:	e593c00c 	ldr	ip, [r3, #12]
  1002c4:	e1a0e00f 	mov	lr, pc
  1002c8:	e12fff1c 	bx	ip
  1002cc:	e3500000 	cmp	r0, #0	; 0x0
  1002d0:	0afffff8 	beq	1002b8 <main+0x28>
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
  1002d4:	e3a01004 	mov	r1, #4	; 0x4
  1002d8:	e3e03c03 	mvn	r3, #768	; 0x300
  1002dc:	e50310ef 	str	r1, [r3, #-239]
  1002e0:	e59f0178 	ldr	r0, [pc, #376]	; 100460 <.text+0x460>
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePeriphClock
//* \brief Disable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCDR = periphIds;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetPeriphClock
//* \brief Get peripheral clock status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetPeriphClock (
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_PCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscillatorReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_MOR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainOscillatorReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MOR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_EnableMainOscillator
//* \brief Enable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_EnableMainOscillator(
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR |= AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_DisableMainOscillator
//* \brief Disable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_DisableMainOscillator (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscStartUpTime
//* \brief Cfg MOR Register according to the main osc startup time
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscStartUpTime (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int startup_time,  // \arg main osc startup time in microsecond (us)
	unsigned int slowClock)  // \arg slowClock in Hz
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_OSCOUNT;
	pCKGR->CKGR_MOR |= ((slowClock * startup_time)/(8*1000000)) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClockFreqReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClockFreqReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MCFR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClock
//* \brief Return Main clock in Hz
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClock (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	return ((pCKGR->CKGR_MCFR  & AT91C_CKGR_MAINF) * slowClock) >> 4;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgMCKReg
//* \brief Cfg Master Clock Register
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgMCKReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	pPMC->PMC_MCKR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMCKReg
//* \brief Return Master Clock Register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMCKReg(
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_MCKR;
}

//*------------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMasterClock
//* \brief Return master clock in Hz which correponds to processor clock for ARM7
//*------------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMasterClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	unsigned int reg = pPMC->PMC_MCKR;
	unsigned int prescaler = (1 << ((reg & AT91C_PMC_PRES) >> 2));
	unsigned int pllDivider, pllMultiplier;

	switch (reg & AT91C_PMC_CSS) {
		case AT91C_PMC_CSS_SLOW_CLK: // Slow clock selected
			return slowClock / prescaler;
		case AT91C_PMC_CSS_MAIN_CLK: // Main clock is selected
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / prescaler;
		case AT91C_PMC_CSS_PLL_CLK: // PLLB clock is selected
			reg = pCKGR->CKGR_PLLR;
			pllDivider    = (reg  & AT91C_CKGR_DIV);
			pllMultiplier = ((reg  & AT91C_CKGR_MUL) >> 16) + 1;
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / pllDivider * pllMultiplier / prescaler;
	}
	return 0;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck,  // \arg Peripheral clock identifier 0 .. 7
	unsigned int mode)
{
	pPMC->PMC_PCKR[pck] = mode;
	pPMC->PMC_SCER = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck)  // \arg Peripheral clock identifier 0 .. 7
{
	pPMC->PMC_SCDR = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnableIt
//* \brief Enable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnableIt (
	AT91PS_PMC pPMC,     // pointer to a PMC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pPMC->PMC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisableIt
//* \brief Disable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisableIt (
	AT91PS_PMC pPMC, // pointer to a PMC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pPMC->PMC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetStatus
//* \brief Return PMC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetStatus( // \return PMC Interrupt Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetInterruptMaskStatus
//* \brief Return PMC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( // \return PMC Interrupt Mask Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsInterruptMasked
//* \brief Test if PMC Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsInterruptMasked(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetInterruptMaskStatus(pPMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsStatusSet
//* \brief Test if PMC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsStatusSet(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetStatus(pPMC) & flag);
}

// ----------------------------------------------------------------------------
//  \fn    AT91F_CKGR_CfgPLLReg
//  \brief Cfg the PLL Register
// ----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgPLLReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_PLLR = mode;
}

// ----------------------------------------------------------------------------
//  \fn    AT91F_CKGR_GetPLLReg
//  \brief Get the PLL Register
// ----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetPLLReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_PLLR;
}



/* *****************************************************************************
                SOFTWARE API FOR RSTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSoftReset
//* \brief Start Software Reset
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSoftReset(
        AT91PS_RSTC pRSTC,
        unsigned int reset)
{
	pRSTC->RSTC_RCR = (0xA5000000 | reset);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSetMode
//* \brief Set Reset Mode
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSetMode(
        AT91PS_RSTC pRSTC,
        unsigned int mode)
{
	pRSTC->RSTC_RMR = (0xA5000000 | mode);
  1002e4:	e59f1178 	ldr	r1, [pc, #376]	; 100464 <.text+0x464>
  1002e8:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  1002ec:	e2833c01 	add	r3, r3, #256	; 0x100
  1002f0:	e50200ff 	str	r0, [r2, #-255]
  1002f4:	e3a0c706 	mov	ip, #1572864	; 0x180000
  1002f8:	e50200ef 	str	r0, [r2, #-239]
  1002fc:	e3a0e601 	mov	lr, #1048576	; 0x100000
  100300:	e50200cf 	str	r0, [r2, #-207]
  100304:	e50310f7 	str	r1, [r3, #-247]
  100308:	e3a03000 	mov	r3, #0	; 0x0
  10030c:	e502c0eb 	str	ip, [r2, #-235]
  100310:	e502c0ff 	str	ip, [r2, #-255]
  100314:	e502e08f 	str	lr, [r2, #-143]
  100318:	e502308b 	str	r3, [r2, #-139]
  10031c:	e502e0fb 	str	lr, [r2, #-251]
  100320:	e2422b01 	sub	r2, r2, #1024	; 0x400
  100324:	e5123007 	ldr	r3, [r2, #-7]
  100328:	e59f3138 	ldr	r3, [pc, #312]	; 100468 <.text+0x468>
  10032c:	e3a01101 	mov	r1, #1073741824	; 0x40000000
  100330:	e5821025 	str	r1, [r2, #37]
  100334:	e5023007 	str	r3, [r2, #-7]
  100338:	e3a03022 	mov	r3, #34	; 0x22
  10033c:	e5023087 	str	r3, [r2, #-135]
  100340:	e5821029 	str	r1, [r2, #41]
  100344:	e5821021 	str	r1, [r2, #33]

	// First, enable the clock of the PIOB
	AT91F_PMC_EnablePeriphClock ( AT91C_BASE_PMC, 1 << AT91C_ID_PIOA ) ;

   	// then, we configure the PIO Lines corresponding to LED1 to LED8
   	// to be outputs. No need to set these pins to be driven by the PIO because it is GPIO pins only.
    	AT91F_PIO_CfgOutput( AT91C_BASE_PIOA, LED_MASK ) ;
   	// Clear the LED's. On the EB55 we must apply a "1" to turn off LEDs
   	AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED_MASK ) ;

	// mt: added reset enable to make the board reset-button "useful"
	AT91F_RSTSetMode( AT91C_BASE_RSTC , AT91C_RSTC_URSTEN );

    // open external PIO interrupt
    // define switch SW1 at PIO input for interrupt IRQ loop
	AT91F_PIO_CfgInput(AT91C_BASE_PIOA, SW1_MASK | SW2_MASK);

/*
	AT91F_AIC_ConfigureIt ( pAic, AT91C_ID_PIOA, PIO_INTERRUPT_LEVEL,AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL, pio_c_irq_handler);
	AT91F_PIO_InterruptEnable(AT91C_BASE_PIOA,SW1_MASK);
	// set the interrupt by software
	AT91F_AIC_EnableIt (pAic, AT91C_ID_PIOA);
*/
    // open external IRQ interrupt
   	AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA, SW2_MASK, 0);
   	// open external IRQ0 interrupt
	AT91F_AIC_ConfigureIt ( pAic, AT91C_ID_IRQ0, IRQ0_INTERRUPT_LEVEL, AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE, at91_IRQ0_handler);
	AT91F_AIC_EnableIt (pAic, AT91C_ID_IRQ0);
/*
    // Open the software interrupt on the AIC
	AT91F_AIC_ConfigureIt ( pAic, AT91C_ID_SYS, SOFT_INTERRUPT_LEVEL, AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE,  aic_software_interrupt);
	AT91F_AIC_EnableIt (pAic, AT91C_ID_SYS);

    // open  FIQ interrupt
	AT91F_PIO_CfgPeriph(AT91C_BASE_PIOA,SW1_MASK,0);
	AT91F_AIC_ConfigureIt ( pAic, AT91C_ID_FIQ, FIQ_INTERRUPT_LEVEL,AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE, FIQ_init_handler);
	AT91F_AIC_EnableIt (pAic, AT91C_ID_FIQ);
	// generate FIQ interrupt by software
	AT91F_AIC_Trig (pAic,AT91C_ID_FIQ) ;

    // Init timer interrupt
        timer_init();

    // Init Usart
        Usart_init();

    // generate software interrupt
        AT91F_AIC_Trig(pAic,AT91C_ID_SYS) ;
*/
    for (;;)
    {
        if (status_irq == 0)
  100348:	e59f3108 	ldr	r3, [pc, #264]	; 100458 <.text+0x458>
  10034c:	e5933000 	ldr	r3, [r3]
  100350:	e3530000 	cmp	r3, #0	; 0x0
  100354:	1a000010 	bne	10039c <main+0x10c>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  100358:	e3e05c0b 	mvn	r5, #2816	; 0xb00
  10035c:	e3a04701 	mov	r4, #262144	; 0x40000
        {
            AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED1 );
            Delay(10);
  100360:	e3a0000a 	mov	r0, #10	; 0xa
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  100364:	e50540cf 	str	r4, [r5, #-207]
  100368:	ebffff85 	bl	100184 <Delay>
	AT91PS_AIC pAic,      // \arg pointer to the AIC registers
	unsigned int irq_id ) // \arg interrupt number to initialize
{
    //* Enable the interrupt on the interrupt controller
    pAic->AIC_IECR = 0x1 << irq_id ;
  10036c:	e3a02101 	mov	r2, #1073741824	; 0x40000000
  100370:	e3e03c0f 	mvn	r3, #3840	; 0xf00
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_AIC_DisableIt
//* \brief Disable corresponding IT number
//*----------------------------------------------------------------------------
__inline void AT91F_AIC_DisableIt (
	AT91PS_AIC pAic,      // \arg pointer to the AIC registers
	unsigned int irq_id ) // \arg interrupt number to initialize
{
    unsigned int mask = 0x1 << irq_id;
    //* Disable the interrupt on the interrupt controller
    pAic->AIC_IDCR = mask ;
    //* Clear the interrupt on the Interrupt Controller ( if one is pending )
    pAic->AIC_ICCR = mask ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_AIC_ClearIt
//* \brief Clear corresponding IT number
//*----------------------------------------------------------------------------
__inline void AT91F_AIC_ClearIt (
	AT91PS_AIC pAic,     // \arg pointer to the AIC registers
	unsigned int irq_id) // \arg interrupt number to initialize
{
    //* Clear the interrupt on the Interrupt Controller ( if one is pending )
    pAic->AIC_ICCR = (0x1 << irq_id);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_AIC_AcknowledgeIt
//* \brief Acknowledge corresponding IT number
//*----------------------------------------------------------------------------
__inline void AT91F_AIC_AcknowledgeIt (
	AT91PS_AIC pAic)     // \arg pointer to the AIC registers
{
    pAic->AIC_EOICR = pAic->AIC_EOICR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_AIC_SetExceptionVector
//* \brief Configure vector handler
//*----------------------------------------------------------------------------
__inline unsigned int  AT91F_AIC_SetExceptionVector (
	unsigned int *pVector, // \arg pointer to the AIC registers
	void (*Handler) () )   // \arg Interrupt Handler
{
	unsigned int oldVector = *pVector;

	if ((unsigned int) Handler == (unsigned int) AT91C_AIC_BRANCH_OPCODE)
		*pVector = (unsigned int) AT91C_AIC_BRANCH_OPCODE;
	else
		*pVector = (((((unsigned int) Handler) - ((unsigned int) pVector) - 0x8) >> 2) & 0x00FFFFFF) | 0xEA000000;

	return oldVector;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_AIC_Trig
//* \brief Trig an IT
//*----------------------------------------------------------------------------
__inline void  AT91F_AIC_Trig (
	AT91PS_AIC pAic,     // \arg pointer to the AIC registers
	unsigned int irq_id) // \arg interrupt number
{
	pAic->AIC_ISCR = (0x1 << irq_id) ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_AIC_IsActive
//* \brief Test if an IT is active
//*----------------------------------------------------------------------------
__inline unsigned int  AT91F_AIC_IsActive (
	AT91PS_AIC pAic,     // \arg pointer to the AIC registers
	unsigned int irq_id) // \arg Interrupt Number
{
	return (pAic->AIC_ISR & (0x1 << irq_id));
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_AIC_IsPending
//* \brief Test if an IT is pending
//*----------------------------------------------------------------------------
__inline unsigned int  AT91F_AIC_IsPending (
	AT91PS_AIC pAic,     // \arg pointer to the AIC registers
	unsigned int irq_id) // \arg Interrupt Number
{
	return (pAic->AIC_IPR & (0x1 << irq_id));
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_AIC_Open
//* \brief Set exception vectors and AIC registers to default values
//*----------------------------------------------------------------------------
__inline void AT91F_AIC_Open(
	AT91PS_AIC pAic,        // \arg pointer to the AIC registers
	void (*IrqHandler) (),  // \arg Default IRQ vector exception
	void (*FiqHandler) (),  // \arg Default FIQ vector exception
	void (*DefaultHandler)  (), // \arg Default Handler set in ISR
	void (*SpuriousHandler) (), // \arg Default Spurious Handler
	unsigned int protectMode)   // \arg Debug Control Register
{
	int i;

	// Disable all interrupts and set IVR to the default handler
	for (i = 0; i < 32; ++i) {
		AT91F_AIC_DisableIt(pAic, i);
		AT91F_AIC_ConfigureIt(pAic, i, AT91C_AIC_PRIOR_LOWEST, AT91C_AIC_SRCTYPE_HIGH_LEVEL, DefaultHandler);
	}

	// Set the IRQ exception vector
	AT91F_AIC_SetExceptionVector((unsigned int *) 0x18, IrqHandler);
	// Set the Fast Interrupt exception vector
	AT91F_AIC_SetExceptionVector((unsigned int *) 0x1C, FiqHandler);

	pAic->AIC_SPU = (unsigned int) SpuriousHandler;
	pAic->AIC_DCR = protectMode;
}
/* *****************************************************************************
                SOFTWARE API FOR PDC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_SetNextRx
//* \brief Set the next receive transfer descriptor
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_SetNextRx (
	AT91PS_PDC pPDC,     // \arg pointer to a PDC controller
	char *address,       // \arg address to the next bloc to be received
	unsigned int bytes)  // \arg number of bytes to be received
{
	pPDC->PDC_RNPR = (unsigned int) address;
	pPDC->PDC_RNCR = bytes;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_SetNextTx
//* \brief Set the next transmit transfer descriptor
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_SetNextTx (
	AT91PS_PDC pPDC,       // \arg pointer to a PDC controller
	char *address,         // \arg address to the next bloc to be transmitted
	unsigned int bytes)    // \arg number of bytes to be transmitted
{
	pPDC->PDC_TNPR = (unsigned int) address;
	pPDC->PDC_TNCR = bytes;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_SetRx
//* \brief Set the receive transfer descriptor
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_SetRx (
	AT91PS_PDC pPDC,       // \arg pointer to a PDC controller
	char *address,         // \arg address to the next bloc to be received
	unsigned int bytes)    // \arg number of bytes to be received
{
	pPDC->PDC_RPR = (unsigned int) address;
	pPDC->PDC_RCR = bytes;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_SetTx
//* \brief Set the transmit transfer descriptor
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_SetTx (
	AT91PS_PDC pPDC,       // \arg pointer to a PDC controller
	char *address,         // \arg address to the next bloc to be transmitted
	unsigned int bytes)    // \arg number of bytes to be transmitted
{
	pPDC->PDC_TPR = (unsigned int) address;
	pPDC->PDC_TCR = bytes;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_EnableTx
//* \brief Enable transmit
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_EnableTx (
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	pPDC->PDC_PTCR = AT91C_PDC_TXTEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_EnableRx
//* \brief Enable receive
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_EnableRx (
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	pPDC->PDC_PTCR = AT91C_PDC_RXTEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_DisableTx
//* \brief Disable transmit
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_DisableTx (
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	pPDC->PDC_PTCR = AT91C_PDC_TXTDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_DisableRx
//* \brief Disable receive
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_DisableRx (
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	pPDC->PDC_PTCR = AT91C_PDC_RXTDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_IsTxEmpty
//* \brief Test if the current transfer descriptor has been sent
//*----------------------------------------------------------------------------
__inline int AT91F_PDC_IsTxEmpty ( // \return return 1 if transfer is complete
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	return !(pPDC->PDC_TCR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_IsNextTxEmpty
//* \brief Test if the next transfer descriptor has been moved to the current td
//*----------------------------------------------------------------------------
__inline int AT91F_PDC_IsNextTxEmpty ( // \return return 1 if transfer is complete
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	return !(pPDC->PDC_TNCR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_IsRxEmpty
//* \brief Test if the current transfer descriptor has been filled
//*----------------------------------------------------------------------------
__inline int AT91F_PDC_IsRxEmpty ( // \return return 1 if transfer is complete
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	return !(pPDC->PDC_RCR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_IsNextRxEmpty
//* \brief Test if the next transfer descriptor has been moved to the current td
//*----------------------------------------------------------------------------
__inline int AT91F_PDC_IsNextRxEmpty ( // \return return 1 if transfer is complete
	AT91PS_PDC pPDC )       // \arg pointer to a PDC controller
{
	return !(pPDC->PDC_RNCR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_Open
//* \brief Open PDC: disable TX and RX reset transfer descriptors, re-enable RX and TX
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_Open (
	AT91PS_PDC pPDC)       // \arg pointer to a PDC controller
{
    //* Disable the RX and TX PDC transfer requests
	AT91F_PDC_DisableRx(pPDC);
	AT91F_PDC_DisableTx(pPDC);

	//* Reset all Counter register Next buffer first
	AT91F_PDC_SetNextTx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetNextRx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetTx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetRx(pPDC, (char *) 0, 0);

    //* Enable the RX and TX PDC transfer requests
	AT91F_PDC_EnableRx(pPDC);
	AT91F_PDC_EnableTx(pPDC);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_Close
//* \brief Close PDC: disable TX and RX reset transfer descriptors
//*----------------------------------------------------------------------------
__inline void AT91F_PDC_Close (
	AT91PS_PDC pPDC)       // \arg pointer to a PDC controller
{
    //* Disable the RX and TX PDC transfer requests
	AT91F_PDC_DisableRx(pPDC);
	AT91F_PDC_DisableTx(pPDC);

	//* Reset all Counter register Next buffer first
	AT91F_PDC_SetNextTx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetNextRx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetTx(pPDC, (char *) 0, 0);
	AT91F_PDC_SetRx(pPDC, (char *) 0, 0);

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_SendFrame
//* \brief Close PDC: disable TX and RX reset transfer descriptors
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PDC_SendFrame(
	AT91PS_PDC pPDC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	if (AT91F_PDC_IsTxEmpty(pPDC)) {
		//* Buffer and next buffer can be initialized
		AT91F_PDC_SetTx(pPDC, pBuffer, szBuffer);
		AT91F_PDC_SetNextTx(pPDC, pNextBuffer, szNextBuffer);
		return 2;
	}
	else if (AT91F_PDC_IsNextTxEmpty(pPDC)) {
		//* Only one buffer can be initialized
		AT91F_PDC_SetNextTx(pPDC, pBuffer, szBuffer);
		return 1;
	}
	else {
		//* All buffer are in use...
		return 0;
	}
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PDC_ReceiveFrame
//* \brief Close PDC: disable TX and RX reset transfer descriptors
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PDC_ReceiveFrame (
	AT91PS_PDC pPDC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	if (AT91F_PDC_IsRxEmpty(pPDC)) {
		//* Buffer and next buffer can be initialized
		AT91F_PDC_SetRx(pPDC, pBuffer, szBuffer);
		AT91F_PDC_SetNextRx(pPDC, pNextBuffer, szNextBuffer);
		return 2;
	}
	else if (AT91F_PDC_IsNextRxEmpty(pPDC)) {
		//* Only one buffer can be initialized
		AT91F_PDC_SetNextRx(pPDC, pBuffer, szBuffer);
		return 1;
	}
	else {
		//* All buffer are in use...
		return 0;
	}
}
/* *****************************************************************************
                SOFTWARE API FOR DBGU
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_DBGU_InterruptEnable
//* \brief Enable DBGU Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_DBGU_InterruptEnable(
        AT91PS_DBGU pDbgu,   // \arg  pointer to a DBGU controller
        unsigned int flag) // \arg  dbgu interrupt to be enabled
{
        pDbgu->DBGU_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_DBGU_InterruptDisable
//* \brief Disable DBGU Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_DBGU_InterruptDisable(
        AT91PS_DBGU pDbgu,   // \arg  pointer to a DBGU controller
        unsigned int flag) // \arg  dbgu interrupt to be disabled
{
        pDbgu->DBGU_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_DBGU_GetInterruptMaskStatus
//* \brief Return DBGU Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_DBGU_GetInterruptMaskStatus( // \return DBGU Interrupt Mask Status
        AT91PS_DBGU pDbgu) // \arg  pointer to a DBGU controller
{
        return pDbgu->DBGU_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_DBGU_IsInterruptMasked
//* \brief Test if DBGU Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_DBGU_IsInterruptMasked(
        AT91PS_DBGU pDbgu,   // \arg  pointer to a DBGU controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_DBGU_GetInterruptMaskStatus(pDbgu) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PIO
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPeriph
//* \brief Enable pins to be drived by peripheral
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPeriph(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int periphAEnable,  // \arg PERIPH A to enable
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
	pPio->PIO_BSR = periphBEnable;
	pPio->PIO_PDR = (periphAEnable | periphBEnable); // Set in Periph mode
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOutput
//* \brief Enable PIO in output mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
	pPio->PIO_OER = pioEnable; // Configure in Output
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100374:	e50540cb 	str	r4, [r5, #-203]
  100378:	e5832021 	str	r2, [r3, #33]
  10037c:	ea000006 	b	10039c <main+0x10c>
            AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED1 );
            AT91F_AIC_EnableIt(pAic, AT91C_ID_IRQ0);
        }

        while (status_irq == 0)
        {
            cnt++;
  100380:	e5923000 	ldr	r3, [r2]
  100384:	e2833001 	add	r3, r3, #1	; 0x1
  100388:	e5823000 	str	r3, [r2]
            if (cnt > 50000)
  10038c:	e59f30d8 	ldr	r3, [pc, #216]	; 10046c <.text+0x46c>
  100390:	e5922000 	ldr	r2, [r2]
  100394:	e1520003 	cmp	r2, r3
  100398:	8a000004 	bhi	1003b0 <main+0x120>
  10039c:	e59f30b4 	ldr	r3, [pc, #180]	; 100458 <.text+0x458>
  1003a0:	e5933000 	ldr	r3, [r3]
  1003a4:	e3530000 	cmp	r3, #0	; 0x0
  1003a8:	e59f20a4 	ldr	r2, [pc, #164]	; 100454 <.text+0x454>
  1003ac:	0afffff3 	beq	100380 <main+0xf0>
            break;
        }

        if (status_irq == 1 || cnt > 50000)
  1003b0:	e59f30a0 	ldr	r3, [pc, #160]	; 100458 <.text+0x458>
  1003b4:	e5933000 	ldr	r3, [r3]
  1003b8:	e3530001 	cmp	r3, #1	; 0x1
  1003bc:	0a000004 	beq	1003d4 <main+0x144>
  1003c0:	e59f308c 	ldr	r3, [pc, #140]	; 100454 <.text+0x454>
  1003c4:	e5932000 	ldr	r2, [r3]
  1003c8:	e59f309c 	ldr	r3, [pc, #156]	; 10046c <.text+0x46c>
  1003cc:	e1520003 	cmp	r2, r3
  1003d0:	9affffdc 	bls	100348 <main+0xb8>
	unsigned int irq_id ) // \arg interrupt number to initialize
{
    unsigned int mask = 0x1 << irq_id;
    //* Disable the interrupt on the interrupt controller
    pAic->AIC_IDCR = mask ;
  1003d4:	e3e02c0f 	mvn	r2, #3840	; 0xf00
  1003d8:	e3a03101 	mov	r3, #1073741824	; 0x40000000
  1003dc:	e5823025 	str	r3, [r2, #37]
        {
            AT91F_AIC_DisableIt(pAic, AT91C_ID_IRQ0);
            if (cnt > 50000)
  1003e0:	e59f106c 	ldr	r1, [pc, #108]	; 100454 <.text+0x454>
    unsigned int mask = 0x1 << irq_id;
    //* Disable the interrupt on the interrupt controller
    pAic->AIC_IDCR = mask ;
    //* Clear the interrupt on the Interrupt Controller ( if one is pending )
    pAic->AIC_ICCR = mask ;
  1003e4:	e5823029 	str	r3, [r2, #41]
  1003e8:	e59f307c 	ldr	r3, [pc, #124]	; 10046c <.text+0x46c>
  1003ec:	e5912000 	ldr	r2, [r1]
  1003f0:	e1520003 	cmp	r2, r3
  1003f4:	9a000003 	bls	100408 <main+0x178>
            {
                sprintf((char *)msg, "FAILED\n");
  1003f8:	e59f1070 	ldr	r1, [pc, #112]	; 100470 <.text+0x470>
  1003fc:	e59f0070 	ldr	r0, [pc, #112]	; 100474 <.text+0x474>
  100400:	eb001bb2 	bl	1072d0 <__strcpy_from_arm>
  100404:	ea000003 	b	100418 <main+0x188>
            }
            else
            {
                sprintf((char *)msg, "COUNTER: %d\n", cnt);
  100408:	e5912000 	ldr	r2, [r1]
  10040c:	e59f0060 	ldr	r0, [pc, #96]	; 100474 <.text+0x474>
  100410:	e59f1060 	ldr	r1, [pc, #96]	; 100478 <.text+0x478>
  100414:	eb001bb0 	bl	1072dc <__sprintf_from_arm>
            }
            printTrace(msg);
  100418:	e59f0054 	ldr	r0, [pc, #84]	; 100474 <.text+0x474>
  10041c:	ebffff63 	bl	1001b0 <printTrace>

            status_irq = 0;
  100420:	e59f3030 	ldr	r3, [pc, #48]	; 100458 <.text+0x458>
  100424:	e3a02000 	mov	r2, #0	; 0x0
  100428:	e5832000 	str	r2, [r3]
            cnt = 0;
  10042c:	e59f3020 	ldr	r3, [pc, #32]	; 100454 <.text+0x454>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100430:	e3e05c0b 	mvn	r5, #2816	; 0xb00
  100434:	e3a04802 	mov	r4, #131072	; 0x20000
  100438:	e5832000 	str	r2, [r3]

            AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED2 );
            Delay(100000);
  10043c:	e59f0038 	ldr	r0, [pc, #56]	; 10047c <.text+0x47c>
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100440:	e50540cb 	str	r4, [r5, #-203]
  100444:	ebffff4e 	bl	100184 <Delay>
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
  100448:	e50540cf 	str	r4, [r5, #-207]
  10044c:	eaffffbd 	b	100348 <main+0xb8>
  100450:	a5000401 	strge	r0, [r0, #-1025]
  100454:	00200830 	eoreq	r0, r0, r0, lsr r8
  100458:	0020082c 	eoreq	r0, r0, ip, lsr #16
  10045c:	00200c64 	eoreq	r0, r0, r4, ror #24
  100460:	0006000c 	andeq	r0, r6, ip
  100464:	a5000001 	strge	r0, [r0, #-1]
  100468:	0010013c 	andeqs	r0, r0, ip, lsr r1
  10046c:	0000c350 	andeq	ip, r0, r0, asr r3
  100470:	001076ac 	andeqs	r7, r0, ip, lsr #13
  100474:	0020087c 	eoreq	r0, r0, ip, ror r8
  100478:	001076b4 	ldreqh	r7, [r0], -r4
  10047c:	000186a0 	andeq	r8, r1, r0, lsr #13

00100480 <AT91F_LowLevelInit>:
 int            i;
 AT91PS_PMC     pPMC = AT91C_BASE_PMC;
    //* Set Flash Waite sate
	//  Single Cycle Access at Up to 30 MHz, or 40
	    AT91C_BASE_MC->MC_FMR = AT91C_MC_FWS_1FWS ;
  100480:	e3a02c01 	mov	r2, #256	; 0x100
  100484:	e3e03000 	mvn	r3, #0	; 0x0
  100488:	e503209f 	str	r2, [r3, #-159]

    //* Watchdog Disable
        AT91C_BASE_WDTC->WDTC_WDMR= AT91C_WDTC_WDDIS;
  10048c:	e2822c7f 	add	r2, r2, #32512	; 0x7f00
  100490:	e2433c02 	sub	r3, r3, #512	; 0x200
  100494:	e50320bb 	str	r2, [r3, #-187]

	//* Set MCK at 48 054 850
    // 1 Enabling the Main Oscillator:
        // SCK = 1/32768 = 30.51 uSecond
    	// Start up time = 8 * 6 / SCK = 56 * 30.51 = 1,46484375 ms
       // mthomas-avoid warning pPMC->PMC_MOR = (( AT91C_CKGR_OSCOUNT & (0x06 <<8) | AT91C_CKGR_MOSCEN ));
	   pPMC->PMC_MOR = ( (( AT91C_CKGR_OSCOUNT & (0x06 <<8)) | AT91C_CKGR_MOSCEN ));
  100498:	e59f20a8 	ldr	r2, [pc, #168]	; 100548 <.text+0x548>
  10049c:	e3e03c03 	mvn	r3, #768	; 0x300
  1004a0:	e50320df 	str	r2, [r3, #-223]
        // Wait the startup time
        while(!(pPMC->PMC_SR & AT91C_PMC_MOSCS));
  1004a4:	e3e02c03 	mvn	r2, #768	; 0x300
  1004a8:	e5123097 	ldr	r3, [r2, #-151]
  1004ac:	e3130001 	tst	r3, #1	; 0x1
  1004b0:	0afffffb 	beq	1004a4 <AT91F_LowLevelInit+0x24>
	// 2 Checking the Main Oscillator Frequency (Optional)
	// 3 Setting PLL and divider:
		// - div by 14 Fin = 1.3165 =(18,432 / 14)
		// - Mul 72+1: Fout =	96.1097 =(3,6864 *73)
		// for 96 MHz the erroe is 0.11%
		// Field out NOT USED = 0
		// PLLCOUNT pll startup time estimate at : 0.844 ms
		// PLLCOUNT 28 = 0.000844 /(1/32768)
       pPMC->PMC_PLLR = ((AT91C_CKGR_DIV & 14 ) |
  1004b4:	e59f3090 	ldr	r3, [pc, #144]	; 10054c <.text+0x54c>
  1004b8:	e50230d3 	str	r3, [r2, #-211]
                         (AT91C_CKGR_PLLCOUNT & (28<<8)) |
                         (AT91C_CKGR_MUL & (72<<16)));


        // Wait the startup time
        while(!(pPMC->PMC_SR & AT91C_PMC_LOCK));
  1004bc:	e3e03c03 	mvn	r3, #768	; 0x300
  1004c0:	e5133097 	ldr	r3, [r3, #-151]
  1004c4:	e3130004 	tst	r3, #4	; 0x4
  1004c8:	0afffffb 	beq	1004bc <AT91F_LowLevelInit+0x3c>
        while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
  1004cc:	e3e02c03 	mvn	r2, #768	; 0x300
  1004d0:	e5123097 	ldr	r3, [r2, #-151]
  1004d4:	e3130008 	tst	r3, #8	; 0x8
  1004d8:	0afffffb 	beq	1004cc <AT91F_LowLevelInit+0x4c>
 	// 4. Selection of Master Clock and Processor Clock
 	// select the PLL clock divided by 2
 	    pPMC->PMC_MCKR =  AT91C_PMC_PRES_CLK_2 ;
  1004dc:	e3a03004 	mov	r3, #4	; 0x4
  1004e0:	e50230cf 	str	r3, [r2, #-207]
 	    while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
  1004e4:	e3e02c03 	mvn	r2, #768	; 0x300
  1004e8:	e5123097 	ldr	r3, [r2, #-151]
  1004ec:	e3130008 	tst	r3, #8	; 0x8
  1004f0:	0afffffb 	beq	1004e4 <AT91F_LowLevelInit+0x64>

 	    pPMC->PMC_MCKR |= AT91C_PMC_CSS_PLL_CLK  ;
  1004f4:	e51230cf 	ldr	r3, [r2, #-207]
  1004f8:	e3833003 	orr	r3, r3, #3	; 0x3
  1004fc:	e50230cf 	str	r3, [r2, #-207]
 	    while(!(pPMC->PMC_SR & AT91C_PMC_MCKRDY));
  100500:	e3e03c03 	mvn	r3, #768	; 0x300
  100504:	e5133097 	ldr	r3, [r3, #-151]
  100508:	e3130008 	tst	r3, #8	; 0x8
  10050c:	0afffffb 	beq	100500 <AT91F_LowLevelInit+0x80>

	// Set up the default interrupts handler vectors
	AT91C_BASE_AIC->AIC_SVR[0] = (int) AT91F_Default_FIQ_handler ;
  100510:	e59f2038 	ldr	r2, [pc, #56]	; 100550 <.text+0x550>
  100514:	e3e03c0f 	mvn	r3, #3840	; 0xf00
  100518:	e503207f 	str	r2, [r3, #-127]
  10051c:	e3a01001 	mov	r1, #1	; 0x1
	for (i=1;i < 31; i++)
	{
	    AT91C_BASE_AIC->AIC_SVR[i] = (int) AT91F_Default_IRQ_handler ;
  100520:	e1a02101 	mov	r2, r1, lsl #2
  100524:	e59f3028 	ldr	r3, [pc, #40]	; 100554 <.text+0x554>
  100528:	e2811001 	add	r1, r1, #1	; 0x1
  10052c:	e351001f 	cmp	r1, #31	; 0x1f
  100530:	e5023f80 	str	r3, [r2, #-3968]
  100534:	1afffff9 	bne	100520 <AT91F_LowLevelInit+0xa0>
	}
	AT91C_BASE_AIC->AIC_SPU  = (int) AT91F_Spurious_handler ;
  100538:	e59f2018 	ldr	r2, [pc, #24]	; 100558 <.text+0x558>
  10053c:	e3e03c0f 	mvn	r3, #3840	; 0xf00
  100540:	e5832035 	str	r2, [r3, #53]

}
  100544:	e12fff1e 	bx	lr
  100548:	00000601 	andeq	r0, r0, r1, lsl #12
  10054c:	00481c0e 	subeq	r1, r8, lr, lsl #24
  100550:	0010010c 	andeqs	r0, r0, ip, lsl #2
  100554:	00100110 	andeqs	r0, r0, r0, lsl r1
  100558:	00100114 	andeqs	r0, r0, r4, lsl r1

0010055c <AT91F_AIC_ConfigureIt>:
    unsigned int mask ;

    oldHandler = pAic->AIC_SVR[irq_id];

    mask = 0x1 << irq_id ;
  10055c:	e3a0c001 	mov	ip, #1	; 0x1
  100560:	e1a0c11c 	mov	ip, ip, lsl r1
  100564:	e92d4010 	stmdb	sp!, {r4, lr}
  100568:	e080e101 	add	lr, r0, r1, lsl #2
  10056c:	e59e4080 	ldr	r4, [lr, #128]
    //* Disable the interrupt on the interrupt controller
    pAic->AIC_IDCR = mask ;
    //* Save the interrupt handler routine pointer and the interrupt priority
    pAic->AIC_SVR[irq_id] = (unsigned int) newHandler ;
    //* Store the Source Mode Register
    pAic->AIC_SMR[irq_id] = src_type | priority  ;
  100570:	e1833002 	orr	r3, r3, r2
  100574:	e59d2008 	ldr	r2, [sp, #8]
  100578:	e580c124 	str	ip, [r0, #292]
  10057c:	e58e2080 	str	r2, [lr, #128]
  100580:	e7803101 	str	r3, [r0, r1, lsl #2]
    //* Clear the interrupt on the interrupt controller
    pAic->AIC_ICCR = mask ;
  100584:	e580c128 	str	ip, [r0, #296]

	return oldHandler;
}
  100588:	e1a00004 	mov	r0, r4
  10058c:	e8bd4010 	ldmia	sp!, {r4, lr}
  100590:	e12fff1e 	bx	lr

00100594 <AT91F_TC_Open>:
{
    unsigned int dummy;

    //* First, enable the clock of the TIMER
    	AT91F_PMC_EnablePeriphClock ( AT91C_BASE_PMC, 1<< TimerId ) ;
  100594:	e3a0c001 	mov	ip, #1	; 0x1
  100598:	e1a0221c 	mov	r2, ip, lsl r2
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
  10059c:	e3e03c03 	mvn	r3, #768	; 0x300
  1005a0:	e50320ef 	str	r2, [r3, #-239]

    //* Disable the clock and the interrupts
	TC_pt->TC_CCR = AT91C_TC_CLKDIS ;
  1005a4:	e3a03002 	mov	r3, #2	; 0x2
  1005a8:	e5803000 	str	r3, [r0]
	TC_pt->TC_IDR = 0xFFFFFFFF ;
  1005ac:	e3e03000 	mvn	r3, #0	; 0x0
  1005b0:	e5803028 	str	r3, [r0, #40]

    //* Clear status bit
        dummy = TC_pt->TC_SR;
  1005b4:	e5903020 	ldr	r3, [r0, #32]
    //* Suppress warning variable "dummy" was set but never used
        dummy = dummy;
    //* Set the Mode of the Timer Counter
	TC_pt->TC_CMR = Mode ;
  1005b8:	e5801004 	str	r1, [r0, #4]

    //* Enable the clock
	TC_pt->TC_CCR = AT91C_TC_CLKEN ;
  1005bc:	e580c000 	str	ip, [r0]
//* End
}
  1005c0:	e12fff1e 	bx	lr

001005c4 <timer1_c_irq_handler>:

//*------------------------- Interrupt Function -------------------------------

//*----------------------------------------------------------------------------
//* Function Name       : timer0_c_irq_handler
//* Object              : C handler interrupt function called by the interrupts
//*                       assembling routine
//* Output Parameters   : increment count_timer0_interrupt
//*----------------------------------------------------------------------------
__ramfunc void timer0_c_irq_handler(void)
{
	AT91PS_TC TC_pt = AT91C_BASE_TC0;
    unsigned int dummy;
    //* Acknowledge interrupt status
    dummy = TC_pt->TC_SR;
    //* Suppress warning variable "dummy" was set but never used
    dummy = dummy;
    count_timer0_interrupt++;
    //* Read the output state
    if ( (AT91F_PIO_GetInput(AT91C_BASE_PIOA) & LED3 ) == LED3 )
    {
        AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED3 );
    }
    else
    {
        AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED3 );
    }
}
//*----------------------------------------------------------------------------
//* Function Name       : timer1_c_irq_handler
//* Object              : C handler interrupt function called by the interrupts
//*                       assembling routine
//* Output Parameters   : increment count_timer1_interrupt
//*----------------------------------------------------------------------------
__ramfunc void timer1_c_irq_handler(void)
{
	AT91PS_TC TC_pt = AT91C_BASE_TC1;
    unsigned int dummy;
    //* Acknowledge interrupt status
    dummy = TC_pt->TC_SR;
    //* Suppress warning variable "dummy" was set but never used
    dummy = dummy;
    count_timer1_interrupt++;
  1005c4:	e59f2030 	ldr	r2, [pc, #48]	; 1005fc <.text+0x5fc>
  1005c8:	e59f3030 	ldr	r3, [pc, #48]	; 100600 <.text+0x600>
  1005cc:	e513309f 	ldr	r3, [r3, #-159]
  1005d0:	e5923000 	ldr	r3, [r2]
  1005d4:	e2833001 	add	r3, r3, #1	; 0x1
  1005d8:	e5823000 	str	r3, [r2]
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
  1005dc:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  1005e0:	e51230c3 	ldr	r3, [r2, #-195]

    //* Read the output state
    if ( (AT91F_PIO_GetInput(AT91C_BASE_PIOA) & LED4 ) == LED4 )
  1005e4:	e3130008 	tst	r3, #8	; 0x8
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  1005e8:	13a03008 	movne	r3, #8	; 0x8
  1005ec:	03a03008 	moveq	r3, #8	; 0x8
  1005f0:	150230cb 	strne	r3, [r2, #-203]
  1005f4:	050230cf 	streq	r3, [r2, #-207]
  1005f8:	e12fff1e 	bx	lr
  1005fc:	00200c80 	eoreq	r0, r0, r0, lsl #25
  100600:	fffa00ff 	swinv	0x00fa00ff

00100604 <timer0_c_irq_handler>:
  100604:	e59f2030 	ldr	r2, [pc, #48]	; 10063c <.text+0x63c>
  100608:	e59f3030 	ldr	r3, [pc, #48]	; 100640 <.text+0x640>
  10060c:	e51330df 	ldr	r3, [r3, #-223]
  100610:	e5923000 	ldr	r3, [r2]
  100614:	e2833001 	add	r3, r3, #1	; 0x1
  100618:	e5823000 	str	r3, [r2]
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
  10061c:	e3e02c0b 	mvn	r2, #2816	; 0xb00
  100620:	e51230c3 	ldr	r3, [r2, #-195]
  100624:	e3130004 	tst	r3, #4	; 0x4
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
  100628:	13a03004 	movne	r3, #4	; 0x4
  10062c:	03a03004 	moveq	r3, #4	; 0x4
  100630:	150230cb 	strne	r3, [r2, #-203]
  100634:	050230cf 	streq	r3, [r2, #-207]
  100638:	e12fff1e 	bx	lr
  10063c:	00200c7c 	eoreq	r0, r0, ip, ror ip
  100640:	fffa00ff 	swinv	0x00fa00ff

00100644 <timer_init>:
    {
        AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, LED4 );
    }
    else
    {
        AT91F_PIO_SetOutput( AT91C_BASE_PIOA, LED4 );
    }
}
//*-------------------------- External Function -------------------------------

//*----------------------------------------------------------------------------
//* Function Name       : timer_init
//* Object              : Init timer counter
//* Input Parameters    : none
//* Output Parameters   : TRUE
//*----------------------------------------------------------------------------
void timer_init ( void )
//* Begin
{
  100644:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    //init the timer interrupt counter
    count_timer0_interrupt=0;
  100648:	e59f30a4 	ldr	r3, [pc, #164]	; 1006f4 <.text+0x6f4>
  10064c:	e3a04000 	mov	r4, #0	; 0x0
  100650:	e5834000 	str	r4, [r3]
    count_timer1_interrupt=0;
  100654:	e59f309c 	ldr	r3, [pc, #156]	; 1006f8 <.text+0x6f8>
  100658:	e24dd004 	sub	sp, sp, #4	; 0x4

    //* Open timer0
	AT91F_TC_Open(AT91C_BASE_TC0,TC_CLKS_MCK1024,AT91C_ID_TC0);
  10065c:	e59f0098 	ldr	r0, [pc, #152]	; 1006fc <.text+0x6fc>
  100660:	e3a01004 	mov	r1, #4	; 0x4
  100664:	e3a0200c 	mov	r2, #12	; 0xc
  100668:	e5834000 	str	r4, [r3]
  10066c:	ebffffc8 	bl	100594 <AT91F_TC_Open>

    //* Open Timer 0 interrupt
	AT91F_AIC_ConfigureIt ( AT91C_BASE_AIC, AT91C_ID_TC0, TIMER0_INTERRUPT_LEVEL,AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL, timer0_c_irq_handler);
  100670:	e59fc088 	ldr	ip, [pc, #136]	; 100700 <.text+0x700>
	AT91C_BASE_TC0->TC_IER = AT91C_TC_CPCS;  //  IRQ enable CPC
  100674:	e59f5088 	ldr	r5, [pc, #136]	; 100704 <.text+0x704>
  100678:	e1a03004 	mov	r3, r4
  10067c:	e3a0100c 	mov	r1, #12	; 0xc
  100680:	e3a02001 	mov	r2, #1	; 0x1
  100684:	e59f007c 	ldr	r0, [pc, #124]	; 100708 <.text+0x708>
  100688:	e58dc000 	str	ip, [sp]
  10068c:	e3a06010 	mov	r6, #16	; 0x10
  100690:	ebffffb1 	bl	10055c <AT91F_AIC_ConfigureIt>
	AT91PS_AIC pAic,      // \arg pointer to the AIC registers
	unsigned int irq_id ) // \arg interrupt number to initialize
{
    //* Enable the interrupt on the interrupt controller
    pAic->AIC_IECR = 0x1 << irq_id ;
  100694:	e3e07c0f 	mvn	r7, #3840	; 0xf00
  100698:	e3a03a01 	mov	r3, #4096	; 0x1000
	AT91F_AIC_EnableIt (AT91C_BASE_AIC, AT91C_ID_TC0);

    //* Open timer1
	AT91F_TC_Open(AT91C_BASE_TC1,TC_CLKS_MCK128,AT91C_ID_TC1);
  10069c:	e59f0068 	ldr	r0, [pc, #104]	; 10070c <.text+0x70c>
  1006a0:	e3a01003 	mov	r1, #3	; 0x3
  1006a4:	e3a0200d 	mov	r2, #13	; 0xd
  1006a8:	e50560db 	str	r6, [r5, #-219]
	AT91PS_AIC pAic,      // \arg pointer to the AIC registers
	unsigned int irq_id ) // \arg interrupt number to initialize
{
    //* Enable the interrupt on the interrupt controller
    pAic->AIC_IECR = 0x1 << irq_id ;
  1006ac:	e5873021 	str	r3, [r7, #33]
  1006b0:	ebffffb7 	bl	100594 <AT91F_TC_Open>

    //* Open Timer 1 interrupt
	AT91F_AIC_ConfigureIt ( AT91C_BASE_AIC, AT91C_ID_TC1, TIMER1_INTERRUPT_LEVEL,AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL, timer1_c_irq_handler);
  1006b4:	e59fc054 	ldr	ip, [pc, #84]	; 100710 <.text+0x710>
  1006b8:	e1a03004 	mov	r3, r4
  1006bc:	e3a02004 	mov	r2, #4	; 0x4
  1006c0:	e59f0040 	ldr	r0, [pc, #64]	; 100708 <.text+0x708>
  1006c4:	e3a0100d 	mov	r1, #13	; 0xd
  1006c8:	e58dc000 	str	ip, [sp]
  1006cc:	ebffffa2 	bl	10055c <AT91F_AIC_ConfigureIt>
	AT91C_BASE_TC1->TC_IER  = AT91C_TC_CPCS;  //  IRQ enable CPC
	AT91F_AIC_EnableIt (AT91C_BASE_AIC, AT91C_ID_TC1);


    //* Start timer0
        AT91C_BASE_TC0->TC_CCR = AT91C_TC_SWTRG ;
  1006d0:	e3a02004 	mov	r2, #4	; 0x4
	AT91PS_AIC pAic,      // \arg pointer to the AIC registers
	unsigned int irq_id ) // \arg interrupt number to initialize
{
    //* Enable the interrupt on the interrupt controller
    pAic->AIC_IECR = 0x1 << irq_id ;
  1006d4:	e3a03a02 	mov	r3, #8192	; 0x2000
  1006d8:	e505609b 	str	r6, [r5, #-155]
	AT91PS_AIC pAic,      // \arg pointer to the AIC registers
	unsigned int irq_id ) // \arg interrupt number to initialize
{
    //* Enable the interrupt on the interrupt controller
    pAic->AIC_IECR = 0x1 << irq_id ;
  1006dc:	e5873021 	str	r3, [r7, #33]
  1006e0:	e50520ff 	str	r2, [r5, #-255]

    //* Start timer1
        AT91C_BASE_TC1->TC_CCR = AT91C_TC_SWTRG ;
  1006e4:	e50520bf 	str	r2, [r5, #-191]

//* End
}
  1006e8:	e28dd004 	add	sp, sp, #4	; 0x4
  1006ec:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
  1006f0:	e12fff1e 	bx	lr
  1006f4:	00200c7c 	eoreq	r0, r0, ip, ror ip
  1006f8:	00200c80 	eoreq	r0, r0, r0, lsl #25
  1006fc:	fffa0000 	swinv	0x00fa0000
  100700:	00100604 	andeqs	r0, r0, r4, lsl #12
  100704:	fffa00ff 	swinv	0x00fa00ff
  100708:	fffff000 	swinv	0x00fff000
  10070c:	fffa0040 	swinv	0x00fa0040
  100710:	001005c4 	andeqs	r0, r0, r4, asr #11

00100714 <Usart_init>:
	unsigned int periphBEnable)  // \arg PERIPH B to enable

{
	pPio->PIO_ASR = periphAEnable;
	pPio->PIO_BSR = periphBEnable;
  100714:	e3a02000 	mov	r2, #0	; 0x0
  100718:	e3e03c0b 	mvn	r3, #2816	; 0xb00
  10071c:	e3a01e1e 	mov	r1, #480	; 0x1e0
  100720:	e503108f 	str	r1, [r3, #-143]
	pPio->PIO_PDR = (periphAEnable | periphBEnable); // Set in Periph mode
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOutput
//* \brief Enable PIO in output mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOutput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pioEnable)      // \arg PIO to be enabled
{
	pPio->PIO_PER = pioEnable; // Set in PIO mode
	pPio->PIO_OER = pioEnable; // Configure in Output
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInput
//* \brief Enable PIO in input mode
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInput(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputEnable)      // \arg PIO to be enabled
{
	// Disable output
	pPio->PIO_ODR  = inputEnable;
	pPio->PIO_PER  = inputEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgOpendrain
//* \brief Configure PIO in open drain
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgOpendrain(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int multiDrvEnable) // \arg pio to be configured in open drain
{
	// Configure the multi-drive option
	pPio->PIO_MDDR = ~multiDrvEnable;
	pPio->PIO_MDER = multiDrvEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgPullup
//* \brief Enable pullup on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgPullup(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int pullupEnable)   // \arg enable pullup on PIO
{
		// Connect or not Pullup
	pPio->PIO_PPUDR = ~pullupEnable;
	pPio->PIO_PPUER = pullupEnable;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgDirectDrive
//* \brief Enable direct drive on PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgDirectDrive(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int directDrive)    // \arg PIO to be configured with direct drive

{
	// Configure the Direct Drive
	pPio->PIO_OWDR  = ~directDrive;
	pPio->PIO_OWER  = directDrive;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_CfgInputFilter
//* \brief Enable input filter on input PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_CfgInputFilter(
	AT91PS_PIO pPio,             // \arg pointer to a PIO controller
	unsigned int inputFilter)    // \arg PIO to be configured with input filter

{
	// Configure the Direct Drive
	pPio->PIO_IFDR  = ~inputFilter;
	pPio->PIO_IFER  = inputFilter;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInput
//* \brief Return PIO input value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInput( // \return PIO input
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
	return pPio->PIO_PDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputSet
//* \brief Test if PIO is input flag is active
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputSet(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PIO_GetInput(pPio) & flag);
}


//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_SetOutput
//* \brief Set to 1 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_SetOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be set
{
	pPio->PIO_SODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ClearOutput
//* \brief Set to 0 output PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ClearOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be cleared
{
	pPio->PIO_CODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_ForceOutput
//* \brief Force output when Direct drive option is enabled
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_ForceOutput(
	AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
	unsigned int flag) // \arg  output to be forced
{
	pPio->PIO_ODSR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Enable
//* \brief Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_Enable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be enabled 
{
        pPio->PIO_PER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Disable
//* \brief Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_Disable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be disabled 
{
        pPio->PIO_PDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetStatus
//* \brief Return PIO Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetStatus( // \return PIO Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_PSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsSet
//* \brief Test if PIO is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputEnable
//* \brief Output Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output to be enabled
{
        pPio->PIO_OER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputDisable
//* \brief Output Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output to be disabled
{
        pPio->PIO_ODR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputStatus
//* \brief Return PIO Output Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputStatus( // \return PIO Output Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_OSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOuputSet
//* \brief Test if PIO Output is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InputFilterEnable
//* \brief Input Filter Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InputFilterEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio input filter to be enabled
{
        pPio->PIO_IFER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InputFilterDisable
//* \brief Input Filter Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InputFilterDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio input filter to be disabled
{
        pPio->PIO_IFDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInputFilterStatus
//* \brief Return PIO Input Filter Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInputFilterStatus( // \return PIO Input Filter Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_IFSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInputFilterSet
//* \brief Test if PIO Input filter is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInputFilterSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInputFilterStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputDataStatus
//* \brief Return PIO Output Data Status 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputDataStatus( // \return PIO Output Data Status 
	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ODSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InterruptEnable
//* \brief Enable PIO Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InterruptEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio interrupt to be enabled
{
        pPio->PIO_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_InterruptDisable
//* \brief Disable PIO Interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_InterruptDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio interrupt to be disabled
{
        pPio->PIO_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInterruptMaskStatus
//* \brief Return PIO Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( // \return PIO Interrupt Mask Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetInterruptStatus
//* \brief Return PIO Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetInterruptStatus( // \return PIO Interrupt Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ISR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInterruptMasked
//* \brief Test if PIO Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInterruptMasked(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInterruptMaskStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsInterruptSet
//* \brief Test if PIO Interrupt is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsInterruptSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetInterruptStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_MultiDriverEnable
//* \brief Multi Driver Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_MultiDriverEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be enabled
{
        pPio->PIO_MDER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_MultiDriverDisable
//* \brief Multi Driver Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_MultiDriverDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio to be disabled
{
        pPio->PIO_MDDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetMultiDriverStatus
//* \brief Return PIO Multi Driver Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetMultiDriverStatus( // \return PIO Multi Driver Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_MDSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsMultiDriverSet
//* \brief Test if PIO MultiDriver is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsMultiDriverSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetMultiDriverStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_A_RegisterSelection
//* \brief PIO A Register Selection 
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_A_RegisterSelection(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio A register selection
{
        pPio->PIO_ASR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_B_RegisterSelection
//* \brief PIO B Register Selection 
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_B_RegisterSelection(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio B register selection 
{
        pPio->PIO_BSR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_Get_AB_RegisterStatus
//* \brief Return PIO Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( // \return PIO AB Register Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_ABSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsAB_RegisterSet
//* \brief Test if PIO AB Register is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsAB_RegisterSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_Get_AB_RegisterStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputWriteEnable
//* \brief Output Write Enable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputWriteEnable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output write to be enabled
{
        pPio->PIO_OWER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_OutputWriteDisable
//* \brief Output Write Disable PIO
//*----------------------------------------------------------------------------
__inline void AT91F_PIO_OutputWriteDisable(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  pio output write to be disabled
{
        pPio->PIO_OWDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetOutputWriteStatus
//* \brief Return PIO Output Write Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetOutputWriteStatus( // \return PIO Output Write Status
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_OWSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOutputWriteSet
//* \brief Test if PIO OutputWrite is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputWriteSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputWriteStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_GetCfgPullup
//* \brief Return PIO Configuration Pullup
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PIO_GetCfgPullup( // \return PIO Configuration Pullup 
        AT91PS_PIO pPio) // \arg  pointer to a PIO controller
{
        return pPio->PIO_PPUSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsOutputDataStatusSet
//* \brief Test if PIO Output Data Status is Set 
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsOutputDataStatusSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_PIO_GetOutputDataStatus(pPio) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PIO_IsCfgPullupStatusSet
//* \brief Test if PIO Configuration Pullup Status is Set
//*----------------------------------------------------------------------------
__inline int AT91F_PIO_IsCfgPullupStatusSet(
        AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
        unsigned int flag) // \arg  flag to be tested
{
        return (~AT91F_PIO_GetCfgPullup(pPio) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR PMC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgSysClkEnableReg
//* \brief Configure the System Clock Enable Register of the PMC controller
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgSysClkEnableReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	//* Write to the SCER register
	pPMC->PMC_SCER = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgSysClkDisableReg
//* \brief Configure the System Clock Disable Register of the PMC controller
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgSysClkDisableReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	//* Write to the SCDR register
	pPMC->PMC_SCDR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetSysClkStatusReg
//* \brief Return the System Clock Status Register of the PMC controller
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetSysClkStatusReg (
	AT91PS_PMC pPMC // pointer to a CAN controller
	)
{
	return pPMC->PMC_SCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePeriphClock
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCER = periphIds;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePeriphClock
//* \brief Disable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePeriphClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int periphIds)  // \arg IDs of peripherals to enable
{
	pPMC->PMC_PCDR = periphIds;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetPeriphClock
//* \brief Get peripheral clock status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetPeriphClock (
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_PCSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscillatorReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_MOR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainOscillatorReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainOscillatorReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MOR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_EnableMainOscillator
//* \brief Enable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_EnableMainOscillator(
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR |= AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_DisableMainOscillator
//* \brief Disable the main oscillator
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_DisableMainOscillator (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_MOSCEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_CfgMainOscStartUpTime
//* \brief Cfg MOR Register according to the main osc startup time
//*----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgMainOscStartUpTime (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int startup_time,  // \arg main osc startup time in microsecond (us)
	unsigned int slowClock)  // \arg slowClock in Hz
{
	pCKGR->CKGR_MOR &= ~AT91C_CKGR_OSCOUNT;
	pCKGR->CKGR_MOR |= ((slowClock * startup_time)/(8*1000000)) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClockFreqReg
//* \brief Cfg the main oscillator
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClockFreqReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_MCFR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CKGR_GetMainClock
//* \brief Return Main clock in Hz
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetMainClock (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	return ((pCKGR->CKGR_MCFR  & AT91C_CKGR_MAINF) * slowClock) >> 4;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_CfgMCKReg
//* \brief Cfg Master Clock Register
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_CfgMCKReg (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int mode)
{
	pPMC->PMC_MCKR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMCKReg
//* \brief Return Master Clock Register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMCKReg(
	AT91PS_PMC pPMC) // \arg pointer to PMC controller
{
	return pPMC->PMC_MCKR;
}

//*------------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetMasterClock
//* \brief Return master clock in Hz which correponds to processor clock for ARM7
//*------------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetMasterClock (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int slowClock)  // \arg slowClock in Hz
{
	unsigned int reg = pPMC->PMC_MCKR;
	unsigned int prescaler = (1 << ((reg & AT91C_PMC_PRES) >> 2));
	unsigned int pllDivider, pllMultiplier;

	switch (reg & AT91C_PMC_CSS) {
		case AT91C_PMC_CSS_SLOW_CLK: // Slow clock selected
			return slowClock / prescaler;
		case AT91C_PMC_CSS_MAIN_CLK: // Main clock is selected
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / prescaler;
		case AT91C_PMC_CSS_PLL_CLK: // PLLB clock is selected
			reg = pCKGR->CKGR_PLLR;
			pllDivider    = (reg  & AT91C_CKGR_DIV);
			pllMultiplier = ((reg  & AT91C_CKGR_MUL) >> 16) + 1;
			return AT91F_CKGR_GetMainClock(pCKGR, slowClock) / pllDivider * pllMultiplier / prescaler;
	}
	return 0;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck,  // \arg Peripheral clock identifier 0 .. 7
	unsigned int mode)
{
	pPMC->PMC_PCKR[pck] = mode;
	pPMC->PMC_SCER = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisablePCK
//* \brief Enable peripheral clock
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisablePCK (
	AT91PS_PMC pPMC, // \arg pointer to PMC controller
	unsigned int pck)  // \arg Peripheral clock identifier 0 .. 7
{
	pPMC->PMC_SCDR = (1 << pck) << 8;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_EnableIt
//* \brief Enable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_EnableIt (
	AT91PS_PMC pPMC,     // pointer to a PMC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pPMC->PMC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_DisableIt
//* \brief Disable PMC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PMC_DisableIt (
	AT91PS_PMC pPMC, // pointer to a PMC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pPMC->PMC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetStatus
//* \brief Return PMC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetStatus( // \return PMC Interrupt Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_GetInterruptMaskStatus
//* \brief Return PMC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( // \return PMC Interrupt Mask Status
	AT91PS_PMC pPMC) // pointer to a PMC controller
{
	return pPMC->PMC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsInterruptMasked
//* \brief Test if PMC Interrupt is Masked
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsInterruptMasked(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetInterruptMaskStatus(pPMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PMC_IsStatusSet
//* \brief Test if PMC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PMC_IsStatusSet(
        AT91PS_PMC pPMC,   // \arg  pointer to a PMC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_PMC_GetStatus(pPMC) & flag);
}

// ----------------------------------------------------------------------------
//  \fn    AT91F_CKGR_CfgPLLReg
//  \brief Cfg the PLL Register
// ----------------------------------------------------------------------------
__inline void AT91F_CKGR_CfgPLLReg (
	AT91PS_CKGR pCKGR, // \arg pointer to CKGR controller
	unsigned int mode)
{
	pCKGR->CKGR_PLLR = mode;
}

// ----------------------------------------------------------------------------
//  \fn    AT91F_CKGR_GetPLLReg
//  \brief Get the PLL Register
// ----------------------------------------------------------------------------
__inline unsigned int AT91F_CKGR_GetPLLReg (
	AT91PS_CKGR pCKGR) // \arg pointer to CKGR controller
{
	return pCKGR->CKGR_PLLR;
}



/* *****************************************************************************
                SOFTWARE API FOR RSTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSoftReset
//* \brief Start Software Reset
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSoftReset(
        AT91PS_RSTC pRSTC,
        unsigned int reset)
{
	pRSTC->RSTC_RCR = (0xA5000000 | reset);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTSetMode
//* \brief Set Reset Mode
//*----------------------------------------------------------------------------
__inline void AT91F_RSTSetMode(
        AT91PS_RSTC pRSTC,
        unsigned int mode)
{
	pRSTC->RSTC_RMR = (0xA5000000 | mode);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetMode
//* \brief Get Reset Mode
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetMode(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTGetStatus
//* \brief Get Reset Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTGetStatus(
        AT91PS_RSTC pRSTC)
{
	return (pRSTC->RSTC_RSR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_RSTIsSoftRstActive
//* \brief Return !=0 if software reset is still not completed
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_RSTIsSoftRstActive(
        AT91PS_RSTC pRSTC)
{
	return ((pRSTC->RSTC_RSR) & AT91C_RSTC_SRCMP);
}
/* *****************************************************************************
                SOFTWARE API FOR RTTC
   ***************************************************************************** */
//*--------------------------------------------------------------------------------------
//* \fn     AT91F_SetRTT_TimeBase()
//* \brief  Set the RTT prescaler according to the TimeBase in ms
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetTimeBase(
        AT91PS_RTTC pRTTC, 
        unsigned int ms)
{
	if (ms > 2000)
		return 1;   // AT91C_TIME_OUT_OF_RANGE
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (((ms << 15) /1000) & 0xFFFF);	
	return 0;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTSetPrescaler()
//* \brief  Set the new prescaler value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTSetPrescaler(
        AT91PS_RTTC pRTTC, 
        unsigned int rtpres)
{
	pRTTC->RTTC_RTMR &= ~0xFFFF;	
	pRTTC->RTTC_RTMR |= (rtpres & 0xFFFF);	
	return (pRTTC->RTTC_RTMR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTRestart()
//* \brief  Restart the RTT prescaler
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTRestart(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTRST;	
}


//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmINT()
//* \brief  Enable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearAlarmINT()
//* \brief  Disable RTT Alarm Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearAlarmINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_ALMIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetRttIncINT()
//* \brief  Enable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR |= AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ClearRttIncINT()
//* \brief  Disable RTT INC Interrupt
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTClearRttIncINT(
        AT91PS_RTTC pRTTC)
{
	pRTTC->RTTC_RTMR &= ~AT91C_RTTC_RTTINCIEN;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_SetAlarmValue()
//* \brief  Set RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline void AT91F_RTTSetAlarmValue(
        AT91PS_RTTC pRTTC, unsigned int alarm)
{
	pRTTC->RTTC_RTAR = alarm;
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_GetAlarmValue()
//* \brief  Get RTT Alarm Value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetAlarmValue(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTAR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTTGetStatus()
//* \brief  Read the RTT status
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTGetStatus(
        AT91PS_RTTC pRTTC)
{
	return(pRTTC->RTTC_RTSR);
}

//*--------------------------------------------------------------------------------------
//* \fn     AT91F_RTT_ReadValue()
//* \brief  Read the RTT value
//*--------------------------------------------------------------------------------------
__inline unsigned int AT91F_RTTReadValue(
        AT91PS_RTTC pRTTC)
{
        register volatile unsigned int val1,val2;
	do
	{
		val1 = pRTTC->RTTC_RTVR;
		val2 = pRTTC->RTTC_RTVR;
	}	
	while(val1 != val2);
	return(val1);
}
/* *****************************************************************************
                SOFTWARE API FOR PITC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_PITInit
//* \brief System timer init : period in second, system clock freq in MHz
//*----------------------------------------------------------------------------
__inline void AT91F_PITInit(
        AT91PS_PITC pPITC,
        unsigned int period,
        unsigned int pit_frequency)
{
	pPITC->PITC_PIMR = period? (period * pit_frequency + 8) >> 4 : 0; // +8 to avoid %10 and /10
	pPITC->PITC_PIMR |= AT91C_PITC_PITEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITSetPIV
//* \brief Set the PIT Periodic Interval Value 
//*----------------------------------------------------------------------------
__inline void AT91F_PITSetPIV(
        AT91PS_PITC pPITC,
        unsigned int piv)
{
	pPITC->PITC_PIMR = piv | (pPITC->PITC_PIMR & (AT91C_PITC_PITEN | AT91C_PITC_PITIEN));
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITEnableInt
//* \brief Enable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITEnableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR |= AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITDisableInt
//* \brief Disable PIT periodic interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_PITDisableInt(
        AT91PS_PITC pPITC)
{
	pPITC->PITC_PIMR &= ~AT91C_PITC_PITIEN;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetMode
//* \brief Read PIT mode register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetMode(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIMR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetStatus
//* \brief Read PIT status register
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetStatus(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PISR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIIR
//* \brief Read PIT CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIIR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIIR);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_PITGetPIVR
//* \brief Read System timer CPIV and PICNT without ressetting the counters
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_PITGetPIVR(
        AT91PS_PITC pPITC)
{
	return(pPITC->PITC_PIVR);
}
/* *****************************************************************************
                SOFTWARE API FOR WDTC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSetMode
//* \brief Set Watchdog Mode Register
//*----------------------------------------------------------------------------
__inline void AT91F_WDTSetMode(
        AT91PS_WDTC pWDTC,
        unsigned int Mode)
{
	pWDTC->WDTC_WDMR = Mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTRestart
//* \brief Restart Watchdog
//*----------------------------------------------------------------------------
__inline void AT91F_WDTRestart(
        AT91PS_WDTC pWDTC)
{
	pWDTC->WDTC_WDCR = 0xA5000001;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTSGettatus
//* \brief Get Watchdog Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTSGettatus(
        AT91PS_WDTC pWDTC)
{
	return(pWDTC->WDTC_WDSR & 0x3);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_WDTGetPeriod
//* \brief Translate ms into Watchdog Compatible value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_WDTGetPeriod(unsigned int ms)
{
	if ((ms < 4) || (ms > 16000))
		return 0;
	return((ms << 8) / 1000);
}
/* *****************************************************************************
                SOFTWARE API FOR VREG
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Enable_LowPowerMode
//* \brief Enable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Enable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR |= AT91C_VREG_PSTDBY;	 
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_VREG_Disable_LowPowerMode
//* \brief Disable VREG Low Power Mode
//*----------------------------------------------------------------------------
__inline void AT91F_VREG_Disable_LowPowerMode(
        AT91PS_VREG pVREG)
{
	pVREG->VREG_MR &= ~AT91C_VREG_PSTDBY;	 
}/* *****************************************************************************
                SOFTWARE API FOR MC
   ***************************************************************************** */

#define AT91C_MC_CORRECT_KEY  ((unsigned int) 0x5A << 24) // (MC) Correct Protect Key

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_Remap
//* \brief Make Remap
//*----------------------------------------------------------------------------
__inline void AT91F_MC_Remap (void)     //  
{
    AT91PS_MC pMC = (AT91PS_MC) AT91C_BASE_MC;
    
    pMC->MC_RCR = AT91C_MC_RCB;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_CfgModeReg
//* \brief Configure the EFC Mode Register of the MC controller
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_CfgModeReg (
	AT91PS_MC pMC, // pointer to a MC controller
	unsigned int mode)        // mode register 
{
	// Write to the FMR register
	pMC->MC_FMR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetModeReg
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetModeReg(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_ComputeFMCN
//* \brief Return MC EFC Mode Regsiter
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_ComputeFMCN(
	int master_clock) // master clock in Hz
{
	return (master_clock/1000000 +2);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_PerformCmd
//* \brief Perform EFC Command
//*----------------------------------------------------------------------------
__inline void AT91F_MC_EFC_PerformCmd (
	AT91PS_MC pMC, // pointer to a MC controller
    unsigned int transfer_cmd)
{
	pMC->MC_FCR = transfer_cmd;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_GetStatus
//* \brief Return MC EFC Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_GetStatus(
	AT91PS_MC pMC) // pointer to a MC controller
{
	return pMC->MC_FSR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptMasked
//* \brief Test if EFC MC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptMasked(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetModeReg(pMC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_MC_EFC_IsInterruptSet
//* \brief Test if EFC MC Interrupt is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_MC_EFC_IsInterruptSet(
        AT91PS_MC pMC,   // \arg  pointer to a MC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_MC_EFC_GetStatus(pMC) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR SPI
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgCs
//* \brief Configure SPI chip select register
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgCs (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	int cs,     // SPI cs number (0 to 3)
 	int val)   //  chip select register
{
	//* Write to the CSR register
	*(pSPI->SPI_CSR + cs) = val;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_EnableIt
//* \brief Enable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_EnableIt (
	AT91PS_SPI pSPI,     // pointer to a SPI controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pSPI->SPI_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_DisableIt
//* \brief Disable SPI interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_DisableIt (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pSPI->SPI_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Reset
//* \brief Reset the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Reset (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SWRST;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Enable
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Enable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Disable
//* \brief Disable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Disable (
	AT91PS_SPI pSPI // pointer to a SPI controller
	)
{
	//* Write to the CR register
	pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgMode
//* \brief Enable the SPI controller
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgMode (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	int mode)        // mode register 
{
	//* Write to the MR register
	pSPI->SPI_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_CfgPCS
//* \brief Switch to the correct PCS of SPI Mode Register : Fixed Peripheral Selected
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_CfgPCS (
	AT91PS_SPI pSPI, // pointer to a SPI controller
	char PCS_Device) // PCS of the Device
{	
 	//* Write to the MR register
	pSPI->SPI_MR &= 0xFFF0FFFF;
	pSPI->SPI_MR |= ( (PCS_Device<<16) & AT91C_SPI_PCS );
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_ReceiveFrame (
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initializaed with Next Buffer, 0 if PDC is bSPIy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_SendFrame(
	AT91PS_SPI pSPI,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSPI->SPI_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_Close
//* \brief Close SPI: disable IT disable transfert, close PDC
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_Close (
	AT91PS_SPI pSPI)     // \arg pointer to a SPI controller
{
    //* Reset all the Chip Select register
    pSPI->SPI_CSR[0] = 0 ;
    pSPI->SPI_CSR[1] = 0 ;
    pSPI->SPI_CSR[2] = 0 ;
    pSPI->SPI_CSR[3] = 0 ;

    //* Reset the SPI mode
    pSPI->SPI_MR = 0  ;

    //* Disable all interrupts
    pSPI->SPI_IDR = 0xFFFFFFFF ;

    //* Abort the Peripheral Data Transfers
    AT91F_PDC_Close((AT91PS_PDC) &(pSPI->SPI_RPR));

    //* Disable receiver and transmitter and stop any activity immediately
    pSPI->SPI_CR = AT91C_SPI_SPIDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_PutChar
//* \brief Send a character,does not check if ready to send
//*----------------------------------------------------------------------------
__inline void AT91F_SPI_PutChar (
	AT91PS_SPI pSPI,
	unsigned int character,
             unsigned int cs_number )
{
    unsigned int value_for_cs;
    value_for_cs = (~(1 << cs_number)) & 0xF;  //Place a zero among a 4 ONEs number
    pSPI->SPI_TDR = (character & 0xFFFF) | (value_for_cs << 16);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetChar
//* \brief Receive a character,does not check if a character is available
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_GetChar (
	const AT91PS_SPI pSPI)
{
    return((pSPI->SPI_RDR) & 0xFFFF);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_GetInterruptMaskStatus
//* \brief Return SPI Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( // \return SPI Interrupt Mask Status
        AT91PS_SPI pSpi) // \arg  pointer to a SPI controller
{
        return pSpi->SPI_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SPI_IsInterruptMasked
//* \brief Test if SPI Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SPI_IsInterruptMasked(
        AT91PS_SPI pSpi,   // \arg  pointer to a SPI controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SPI_GetInterruptMaskStatus(pSpi) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR ADC
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableIt
//* \brief Enable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableIt (
	AT91PS_ADC pADC,     // pointer to a ADC controller
	unsigned int flag)   // IT to be enabled
{
	//* Write to the IER register
	pADC->ADC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableIt
//* \brief Disable ADC interrupt
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableIt (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int flag) // IT to be disabled
{
	//* Write to the IDR register
	pADC->ADC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetStatus
//* \brief Return ADC Interrupt Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetStatus( // \return ADC Interrupt Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_SR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetInterruptMaskStatus
//* \brief Return ADC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( // \return ADC Interrupt Mask Status
	AT91PS_ADC pADC) // pointer to a ADC controller
{
	return pADC->ADC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsInterruptMasked
//* \brief Test if ADC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsInterruptMasked(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetInterruptMaskStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_IsStatusSet
//* \brief Test if ADC Status is Set
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_IsStatusSet(
        AT91PS_ADC pADC,   // \arg  pointer to a ADC controller
        unsigned int flag) // \arg  flag to be tested
{
	return (AT91F_ADC_GetStatus(pADC) & flag);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgModeReg
//* \brief Configure the Mode Register of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgModeReg (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mode)        // mode register 
{
	//* Write to the MR register
	pADC->ADC_MR = mode;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetModeReg
//* \brief Return the Mode Register of the ADC controller value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetModeReg (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_MR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_CfgTimings
//* \brief Configure the different necessary timings of the ADC controller
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_CfgTimings (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int mck_clock, // in MHz 
	unsigned int adc_clock, // in MHz 
	unsigned int startup_time, // in us 
	unsigned int sample_and_hold_time)	// in ns  
{
	unsigned int prescal,startup,shtim;
	
	prescal = mck_clock/(2*adc_clock) - 1;
	startup = adc_clock*startup_time/8 - 1;
	shtim = adc_clock*sample_and_hold_time/1000 - 1;
	
	//* Write to the MR register
	pADC->ADC_MR = ( (prescal<<8) & AT91C_ADC_PRESCAL) | ( (startup<<16) & AT91C_ADC_STARTUP) | ( (shtim<<24) & AT91C_ADC_SHTIM);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_EnableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_EnableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHER register
	pADC->ADC_CHER = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_DisableChannel
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_DisableChannel (
	AT91PS_ADC pADC, // pointer to a ADC controller
	unsigned int channel)        // mode register 
{
	//* Write to the CHDR register
	pADC->ADC_CHDR = channel;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetChannelStatus
//* \brief Return ADC Timer Register Value
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetChannelStatus (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CHSR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_StartConversion
//* \brief Software request for a analog to digital conversion 
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_StartConversion (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_START;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_SoftReset
//* \brief Software reset
//*----------------------------------------------------------------------------
__inline void AT91F_ADC_SoftReset (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	pADC->ADC_CR = AT91C_ADC_SWRST;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetLastConvertedData
//* \brief Return the Last Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetLastConvertedData (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_LCDR;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH0
//* \brief Return the Channel 0 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH0 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR0;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH1
//* \brief Return the Channel 1 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH1 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR1;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH2
//* \brief Return the Channel 2 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH2 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR2;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH3
//* \brief Return the Channel 3 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH3 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR3;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH4
//* \brief Return the Channel 4 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH4 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR4;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH5
//* \brief Return the Channel 5 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH5 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR5;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH6
//* \brief Return the Channel 6 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH6 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR6;	
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_ADC_GetConvertedDataCH7
//* \brief Return the Channel 7 Converted Data
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_ADC_GetConvertedDataCH7 (
	AT91PS_ADC pADC // pointer to a ADC controller
	)
{
	return pADC->ADC_CDR7;	
}

/* *****************************************************************************
                SOFTWARE API FOR SSC
   ***************************************************************************** */
//* Define the standard I2S mode configuration

//* Configuration to set in the SSC Transmit Clock Mode Register
//* Parameters :  nb_bit_by_slot : 8, 16 or 32 bits
//* 			  nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_MASTER_TX_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									   AT91C_SSC_CKS_DIV   +\
                            		   AT91C_SSC_CKO_CONTINOUS      +\
                            		   AT91C_SSC_CKG_NONE    +\
                                       AT91C_SSC_START_FALL_RF +\
                           			   AT91C_SSC_STTOUT  +\
                            		   ((1<<16) & AT91C_SSC_STTDLY) +\
                            		   ((((nb_bit_by_slot*nb_slot_by_frame)/2)-1) <<24))


//* Configuration to set in the SSC Transmit Frame Mode Register
//* Parameters : nb_bit_by_slot : 8, 16 or 32 bits
//* 			 nb_slot_by_frame : number of channels
#define AT91C_I2S_ASY_TX_FRAME_SETTING(nb_bit_by_slot, nb_slot_by_frame)( +\
									(nb_bit_by_slot-1)  +\
                            		AT91C_SSC_MSBF   +\
                            		(((nb_slot_by_frame-1)<<8) & AT91C_SSC_DATNB)  +\
                            		(((nb_bit_by_slot-1)<<16) & AT91C_SSC_FSLEN) +\
                            		AT91C_SSC_FSOS_NEGATIVE)


//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_SetBaudrate (
        AT91PS_SSC pSSC,        // \arg pointer to a SSC controller
        unsigned int mainClock, // \arg peripheral clock
        unsigned int speed)     // \arg SSC baudrate
{
        unsigned int baud_value;
        //* Define the baud rate divisor register
        if (speed == 0)
           baud_value = 0;
        else
        {
           baud_value = (unsigned int) (mainClock * 10)/(2*speed);
           if ((baud_value % 10) >= 5)
                  baud_value = (baud_value / 10) + 1;
           else
                  baud_value /= 10;
        }

        pSSC->SSC_CMR = baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_Configure
//* \brief Configure SSC
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_Configure (
             AT91PS_SSC pSSC,          // \arg pointer to a SSC controller
             unsigned int syst_clock,  // \arg System Clock Frequency
             unsigned int baud_rate,   // \arg Expected Baud Rate Frequency
             unsigned int clock_rx,    // \arg Receiver Clock Parameters
             unsigned int mode_rx,     // \arg mode Register to be programmed
             unsigned int clock_tx,    // \arg Transmitter Clock Parameters
             unsigned int mode_tx)     // \arg mode Register to be programmed
{
    //* Disable interrupts
	pSSC->SSC_IDR = (unsigned int) -1;

    //* Reset receiver and transmitter
	pSSC->SSC_CR = AT91C_SSC_SWRST | AT91C_SSC_RXDIS | AT91C_SSC_TXDIS ;

    //* Define the Clock Mode Register
	AT91F_SSC_SetBaudrate(pSSC, syst_clock, baud_rate);

     //* Write the Receive Clock Mode Register
	pSSC->SSC_RCMR =  clock_rx;

     //* Write the Transmit Clock Mode Register
	pSSC->SSC_TCMR =  clock_tx;

     //* Write the Receive Frame Mode Register
	pSSC->SSC_RFMR =  mode_rx;

     //* Write the Transmit Frame Mode Register
	pSSC->SSC_TFMR =  mode_tx;

    //* Clear Transmit and Receive Counters
	AT91F_PDC_Open((AT91PS_PDC) &(pSSC->SSC_RPR));


}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableRx
//* \brief Enable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable receiver
    pSSC->SSC_CR = AT91C_SSC_RXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableRx
//* \brief Disable receiving datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableRx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable receiver
    pSSC->SSC_CR = AT91C_SSC_RXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableTx
//* \brief Enable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Enable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXEN;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableTx
//* \brief Disable sending datas
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableTx (
	AT91PS_SSC pSSC)     // \arg pointer to a SSC controller
{
    //* Disable  transmitter
    pSSC->SSC_CR = AT91C_SSC_TXDIS;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_EnableIt
//* \brief Enable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_EnableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pSSC->SSC_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_DisableIt
//* \brief Disable SSC IT
//*----------------------------------------------------------------------------
__inline void AT91F_SSC_DisableIt (
	AT91PS_SSC pSSC, // \arg pointer to a SSC controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IDR register
	pSSC->SSC_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_ReceiveFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_ReceiveFrame (
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_ReceiveFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_SendFrame
//* \brief Return 2 if PDC has been initialized with Buffer and Next Buffer, 1 if PDC has been initialized with Next Buffer, 0 if PDC is busy
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_SendFrame(
	AT91PS_SSC pSSC,
	char *pBuffer,
	unsigned int szBuffer,
	char *pNextBuffer,
	unsigned int szNextBuffer )
{
	return AT91F_PDC_SendFrame(
		(AT91PS_PDC) &(pSSC->SSC_RPR),
		pBuffer,
		szBuffer,
		pNextBuffer,
		szNextBuffer);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_GetInterruptMaskStatus
//* \brief Return SSC Interrupt Mask Status
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( // \return SSC Interrupt Mask Status
        AT91PS_SSC pSsc) // \arg  pointer to a SSC controller
{
        return pSsc->SSC_IMR;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_SSC_IsInterruptMasked
//* \brief Test if SSC Interrupt is Masked 
//*----------------------------------------------------------------------------
__inline int AT91F_SSC_IsInterruptMasked(
        AT91PS_SSC pSsc,   // \arg  pointer to a SSC controller
        unsigned int flag) // \arg  flag to be tested
{
        return (AT91F_SSC_GetInterruptMaskStatus(pSsc) & flag);
}

/* *****************************************************************************
                SOFTWARE API FOR USART
   ***************************************************************************** */
//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Calculate the baudrate
//* Standard Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_MODE ( AT91C_US_USMODE_NORMAL + \
                        AT91C_US_NBSTOP_1_BIT + \
                        AT91C_US_PAR_NONE + \
                        AT91C_US_CHRL_8_BITS + \
                        AT91C_US_CLKS_CLOCK )

//* Standard External Asynchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_ASYNC_SCK_MODE ( AT91C_US_USMODE_NORMAL + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_EXT )

//* Standard Synchronous Mode : 8 bits , 1 stop , no parity
#define AT91C_US_SYNC_MODE ( AT91C_US_SYNC + \
                       AT91C_US_USMODE_NORMAL + \
                       AT91C_US_NBSTOP_1_BIT + \
                       AT91C_US_PAR_NONE + \
                       AT91C_US_CHRL_8_BITS + \
                       AT91C_US_CLKS_CLOCK )

//* SCK used Label
#define AT91C_US_SCK_USED (AT91C_US_CKLO | AT91C_US_CLKS_EXT)

//* Standard ISO T=0 Mode : 8 bits , 1 stop , parity
#define AT91C_US_ISO_READER_MODE ( AT91C_US_USMODE_ISO7816_0 + \
					   		 AT91C_US_CLKS_CLOCK +\
                       		 AT91C_US_NBSTOP_1_BIT + \
                       		 AT91C_US_PAR_EVEN + \
                       		 AT91C_US_CHRL_8_BITS + \
                       		 AT91C_US_CKLO +\
                       		 AT91C_US_OVER)

//* Standard IRDA mode
#define AT91C_US_ASYNC_IRDA_MODE (  AT91C_US_USMODE_IRDA + \
                            AT91C_US_NBSTOP_1_BIT + \
                            AT91C_US_PAR_NONE + \
                            AT91C_US_CHRL_8_BITS + \
                            AT91C_US_CLKS_CLOCK )

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Baudrate
//* \brief Caluculate baud_value according to the main clock and the baud rate
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_Baudrate (
	const unsigned int main_clock, // \arg peripheral clock
	const unsigned int baud_rate)  // \arg UART baudrate
{
	unsigned int baud_value = ((main_clock*10)/(baud_rate * 16));
	if ((baud_value % 10) >= 5)
		baud_value = (baud_value / 10) + 1;
	else
		baud_value /= 10;
	return baud_value;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetBaudrate
//* \brief Set the baudrate according to the CPU clock
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetBaudrate (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int mainClock, // \arg peripheral clock
	unsigned int speed)     // \arg UART baudrate
{
	//* Define the baud rate divisor register
	pUSART->US_BRGR = AT91F_US_Baudrate(mainClock, speed);
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetTimeguard
//* \brief Set USART timeguard
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetTimeguard (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int timeguard) // \arg timeguard value
{
	//* Write the Timeguard Register
	pUSART->US_TTGR = timeguard ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableIt
//* \brief Enable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pUSART->US_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableIt
//* \brief Disable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IER register
	pUSART->US_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Configure
//* \brief Configure USART
//*----------------------------------------------------------------------------
__inline void AT91F_US_Configure (
	AT91PS_USART pUSART,     // \arg pointer to a USART controller
	unsigned int mainClock,  // \arg peripheral clock
	unsigned int mode ,      // \arg mode Register to be programmed
	unsigned int baudRate ,  // \arg baudrate to be programmed
	unsigned int timeguard ) // \arg timeguard to be programmed
{
    //* Disable interrupts
    pUSART->US_IDR = (unsigned int) -1;
  100724:	e59f00f8 	ldr	r0, [pc, #248]	; 100824 <.text+0x824>
  100728:	e503208b 	str	r2, [r3, #-139]
  10072c:	e3a0c040 	mov	ip, #64	; 0x40
  100730:	e50310fb 	str	r1, [r3, #-251]
  100734:	e2833b02 	add	r3, r3, #2048	; 0x800
  100738:	e503c0ef 	str	ip, [r3, #-239]
  10073c:	e2833c03 	add	r3, r3, #768	; 0x300
  100740:	e50030f3 	str	r3, [r0, #-243]

    //* Reset receiver and transmitter
    pUSART->US_CR = AT91C_US_RSTRX | AT91C_US_RSTTX | AT91C_US_RXDIS | AT91C_US_TXDIS ;
  100744:	e28330ad 	add	r3, r3, #173	; 0xad
  100748:	e50030ff 	str	r3, [r0, #-255]
//* Output Parameters   : TRUE
//*----------------------------------------------------------------------------
void Usart_init ( void )
//* Begin
{
  10074c:	e52de004 	str	lr, [sp, #-4]!
	unsigned int mainClock, // \arg peripheral clock
	unsigned int speed)     // \arg UART baudrate
{
	//* Define the baud rate divisor register
	pUSART->US_BRGR = AT91F_US_Baudrate(mainClock, speed);
  100750:	e3a0301a 	mov	r3, #26	; 0x1a
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_SetTimeguard
//* \brief Set USART timeguard
//*----------------------------------------------------------------------------
__inline void AT91F_US_SetTimeguard (
	AT91PS_USART pUSART,    // \arg pointer to a USART controller
	unsigned int timeguard) // \arg timeguard value
{
	//* Write the Timeguard Register
	pUSART->US_TTGR = timeguard ;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_EnableIt
//* \brief Enable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_EnableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pUSART->US_IER = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_DisableIt
//* \brief Disable USART IT
//*----------------------------------------------------------------------------
__inline void AT91F_US_DisableIt (
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be disabled
{
	//* Write to the IER register
	pUSART->US_IDR = flag;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_US_Configure
//* \brief Configure USART
//*----------------------------------------------------------------------------
__inline void AT91F_US_Configure (
	AT91PS_USART pUSART,     // \arg pointer to a USART controller
	unsigned int mainClock,  // \arg peripheral clock
	unsigned int mode ,      // \arg mode Register to be programmed
	unsigned int baudRate ,  // \arg baudrate to be programmed
	unsigned int timeguard ) // \arg timeguard to be programmed
{
    //* Disable interrupts
    pUSART->US_IDR = (unsigned int) -1;

    //* Reset receiver and transmitter
    pUSART->US_CR = AT91C_US_RSTRX | AT91C_US_RSTTX | AT91C_US_RXDIS | AT91C_US_TXDIS ;

	//* Define the baud rate divisor register
	AT91F_US_SetBaudrate(pUSART, mainClock, baudRate);

	//* Write the Timeguard Register
	AT91F_US_SetTimeguard(pUSART, timeguard);

    //* Clear Transmit and Receive Counters
    AT91F_PDC_Open((AT91PS_PDC) &(pUSART->US_RPR));
  100754:	e59fe0cc 	ldr	lr, [pc, #204]	; 100828 <.text+0x828>
  100758:	e50030df 	str	r3, [r0, #-223]
  10075c:	e3a03002 	mov	r3, #2	; 0x2
  100760:	e50020d7 	str	r2, [r0, #-215]
  100764:	e58e3020 	str	r3, [lr, #32]
  100768:	e3a03c02 	mov	r3, #512	; 0x200
  10076c:	e58e3020 	str	r3, [lr, #32]
  100770:	e3a03001 	mov	r3, #1	; 0x1
  100774:	e58e2018 	str	r2, [lr, #24]
  100778:	e58e201c 	str	r2, [lr, #28]
  10077c:	e58e2010 	str	r2, [lr, #16]
  100780:	e58e2014 	str	r2, [lr, #20]
  100784:	e58e2008 	str	r2, [lr, #8]
  100788:	e58e200c 	str	r2, [lr, #12]
  10078c:	e58e2000 	str	r2, [lr]
  100790:	e58e2004 	str	r2, [lr, #4]
  100794:	e58e3020 	str	r3, [lr, #32]
  100798:	e28330ff 	add	r3, r3, #255	; 0xff
  10079c:	e58e3020 	str	r3, [lr, #32]

    //* Define the USART mode
    pUSART->US_MR = mode  ;
  1007a0:	e2833d1f 	add	r3, r3, #1984	; 0x7c0
  1007a4:	e50030fb 	str	r3, [r0, #-251]
	AT91PS_USART COM0 = AT91C_BASE_US0;

 	//* Configure PIO controllers to periph mode
 	AT91F_PIO_CfgPeriph( AT91C_BASE_PIOA,
 		((unsigned int) AT91C_PA5_RXD0    ) |
 		((unsigned int) AT91C_PA6_TXD0    ) |
 		((unsigned int) AT91C_PA7_RTS0    ) |
 		((unsigned int) AT91C_PA8_CTS0    ), // Peripheral A
 		0); // Peripheral B


   	// First, enable the clock of the PIOB
	AT91F_PMC_EnablePeriphClock ( AT91C_BASE_PMC, 1 << AT91C_ID_US0 ) ;
	// Usart Configure
	AT91F_US_Configure (COM0, MCK, AT91C_US_ASYNC_MODE, AT91_BAUD_RATE, 0);

	// Enable usart
	COM0->US_CR = AT91C_US_RXEN | AT91C_US_TXEN;
  1007a8:	e2433e87 	sub	r3, r3, #2160	; 0x870
  1007ac:	e50030ff 	str	r3, [r0, #-255]
	AT91PS_USART pUSART, // \arg pointer to a USART controller
	unsigned int flag)   // \arg IT to be enabled
{
	//* Write to the IER register
	pUSART->US_IER = flag;
  1007b0:	e59f3074 	ldr	r3, [pc, #116]	; 10082c <.text+0x82c>
  1007b4:	e50030f7 	str	r3, [r0, #-247]
  1007b8:	e3e02c0f 	mvn	r2, #3840	; 0xf00
  1007bc:	e5123067 	ldr	r3, [r2, #-103]
  1007c0:	e59f3068 	ldr	r3, [pc, #104]	; 100830 <.text+0x830>
  1007c4:	e582c025 	str	ip, [r2, #37]
  1007c8:	e5023067 	str	r3, [r2, #-103]
  1007cc:	e3a03007 	mov	r3, #7	; 0x7
  1007d0:	e50230e7 	str	r3, [r2, #-231]
  1007d4:	e582c029 	str	ip, [r2, #41]
  1007d8:	e582c021 	str	ip, [r2, #33]
  1007dc:	e59e200c 	ldr	r2, [lr, #12]
  1007e0:	e3520000 	cmp	r2, #0	; 0x0
  1007e4:	1a000006 	bne	100804 <Usart_init+0xf0>
  1007e8:	e59f3044 	ldr	r3, [pc, #68]	; 100834 <.text+0x834>
  1007ec:	e58e3008 	str	r3, [lr, #8]
  1007f0:	e3a0305f 	mov	r3, #95	; 0x5f
  1007f4:	e58e300c 	str	r3, [lr, #12]
  1007f8:	e58e2018 	str	r2, [lr, #24]
  1007fc:	e58e201c 	str	r2, [lr, #28]
  100800:	ea000005 	b	10081c <Usart_init+0x108>
  100804:	e59e301c 	ldr	r3, [lr, #28]
  100808:	e3530000 	cmp	r3, #0	; 0x0
  10080c:	059f3020 	ldreq	r3, [pc, #32]	; 100834 <.text+0x834>
  100810:	058e3018 	streq	r3, [lr, #24]
  100814:	03a0305f 	moveq	r3, #95	; 0x5f
  100818:	058e301c 	streq	r3, [lr, #28]

    //* Enable USART IT error and RXRDY
    AT91F_US_EnableIt(COM0,AT91C_US_TIMEOUT | AT91C_US_FRAME | AT91C_US_OVRE |AT91C_US_RXRDY);

    //* open Usart 1 interrupt
	AT91F_AIC_ConfigureIt ( AT91C_BASE_AIC, AT91C_ID_US0, USART_INTERRUPT_LEVEL,AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL, Usart_c_irq_handler);
		
	AT91F_AIC_EnableIt (AT91C_BASE_AIC, AT91C_ID_US0);

	// AT91F_US_PutChar (COM0,'m');

	// mt: added -1 since sizeof includes the trailing \0
 	AT91F_US_SendFrame(COM0,(char *)atmel_header,sizeof(atmel_header)-1,0,0);

//* End
}
  10081c:	e49de004 	ldr	lr, [sp], #4
  100820:	e12fff1e 	bx	lr
  100824:	fffc00ff 	swinv	0x00fc00ff
  100828:	fffc0100 	swinv	0x00fc0100
  10082c:	00000161 	andeq	r0, r0, r1, ror #2
  100830:	00100838 	andeqs	r0, r0, r8, lsr r8
  100834:	001072e8 	andeqs	r7, r0, r8, ror #5

00100838 <Usart_c_irq_handler>:
  100838:	e59f105c 	ldr	r1, [pc, #92]	; 10089c <.text+0x89c>
  10083c:	e51120eb 	ldr	r2, [r1, #-235]
  100840:	e3120001 	tst	r2, #1	; 0x1
//*----------------------------------------------------------------------------
__inline int AT91F_US_GetChar (
	const AT91PS_USART pUSART)
{
    return((pUSART->US_RHR) & 0x1FF);
  100844:	151130e7 	ldrne	r3, [r1, #-231]
  100848:	11a03b83 	movne	r3, r3, lsl #23
  10084c:	11a03ba3 	movne	r3, r3, lsr #23
  100850:	150130e3 	strne	r3, [r1, #-227]
  100854:	e3120020 	tst	r2, #32	; 0x20
//*----------------------------------------------------------------------------
__inline int AT91F_US_GetChar (
	const AT91PS_USART pUSART)
{
    return((pUSART->US_RHR) & 0x1FF);
  100858:	151130e7 	ldrne	r3, [r1, #-231]
  10085c:	13a0304f 	movne	r3, #79	; 0x4f
  100860:	150130e3 	strne	r3, [r1, #-227]
  100864:	e3120080 	tst	r2, #128	; 0x80
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
  100868:	13a03050 	movne	r3, #80	; 0x50
  10086c:	150130e3 	strne	r3, [r1, #-227]
  100870:	e3120040 	tst	r2, #64	; 0x40
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
  100874:	13a03046 	movne	r3, #70	; 0x46
  100878:	150130e3 	strne	r3, [r1, #-227]
  10087c:	e3120c01 	tst	r2, #256	; 0x100
  100880:	13a03b02 	movne	r3, #2048	; 0x800
  100884:	150130ff 	strne	r3, [r1, #-255]
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
  100888:	13a03054 	movne	r3, #84	; 0x54
  10088c:	150130e3 	strne	r3, [r1, #-227]
  100890:	e3a03c01 	mov	r3, #256	; 0x100
  100894:	e50130ff 	str	r3, [r1, #-255]
  100898:	e12fff1e 	bx	lr
  10089c:	fffc00ff 	swinv	0x00fc00ff

001008a0 <AT91F_CDC_Open>:
	pCdc->currentConnection    = 0;
	pCdc->currentRcvBank       = AT91C_UDP_RX_DATA_BK0;
	pCdc->IsConfigured = AT91F_UDP_IsConfigured;
	pCdc->Write        = AT91F_UDP_Write;
	pCdc->Read         = AT91F_UDP_Read;
  1008a0:	e59f202c 	ldr	r2, [pc, #44]	; 1008d4 <.text+0x8d4>
  1008a4:	e5802014 	str	r2, [r0, #20]
  1008a8:	e3a02002 	mov	r2, #2	; 0x2
  1008ac:	e5802008 	str	r2, [r0, #8]
  1008b0:	e59f2020 	ldr	r2, [pc, #32]	; 1008d8 <.text+0x8d8>
  1008b4:	e580200c 	str	r2, [r0, #12]
  1008b8:	e59f201c 	ldr	r2, [pc, #28]	; 1008dc <.text+0x8dc>
  1008bc:	e3a0c000 	mov	ip, #0	; 0x0
  1008c0:	e5801000 	str	r1, [r0]
  1008c4:	e5c0c005 	strb	ip, [r0, #5]
  1008c8:	e5802010 	str	r2, [r0, #16]
  1008cc:	e5c0c004 	strb	ip, [r0, #4]
	return pCdc;
}
  1008d0:	e12fff1e 	bx	lr
  1008d4:	00100f14 	andeqs	r0, r0, r4, lsl pc
  1008d8:	00100a08 	andeqs	r0, r0, r8, lsl #20
  1008dc:	00100e20 	andeqs	r0, r0, r0, lsr #28

001008e0 <AT91F_USB_SendData>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_UDP_IsConfigured
//* \brief Test if the device is configured and handle enumeration
//*----------------------------------------------------------------------------
static uchar AT91F_UDP_IsConfigured(AT91PS_CDC pCdc)
{
	AT91PS_UDP pUDP = pCdc->pUdp;
	AT91_REG isr = pUDP->UDP_ISR;

	if (isr & AT91C_UDP_ENDBUSRES) {
		pUDP->UDP_ICR = AT91C_UDP_ENDBUSRES;
		// reset all endpoints
		pUDP->UDP_RSTEP  = (unsigned int)-1;
		pUDP->UDP_RSTEP  = 0;
		// Enable the function
		pUDP->UDP_FADDR = AT91C_UDP_FEN;
		// Configure endpoint 0
		pUDP->UDP_CSR[0] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_CTRL);
	}
	else if (isr & AT91C_UDP_EPINT0) {
		pUDP->UDP_ICR = AT91C_UDP_EPINT0;
		AT91F_CDC_Enumerate(pCdc);
	}
	return pCdc->currentConfiguration;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_UDP_Read
//* \brief Read available data from Endpoint OUT
//*----------------------------------------------------------------------------
static uint AT91F_UDP_Read(AT91PS_CDC pCdc, char *pData, uint length)
{
	AT91PS_UDP pUdp = pCdc->pUdp;
	uint packetSize, nbBytesRcv = 0, currentReceiveBank = pCdc->currentRcvBank;

	while (length) {
		if ( !AT91F_UDP_IsConfigured(pCdc) )
			break;
		if ( pUdp->UDP_CSR[AT91C_EP_OUT] & currentReceiveBank ) {
			packetSize = MIN(pUdp->UDP_CSR[AT91C_EP_OUT] >> 16, length);
			length -= packetSize;
			if (packetSize < AT91C_EP_OUT_SIZE)
				length = 0;
			while(packetSize--)
				pData[nbBytesRcv++] = pUdp->UDP_FDR[AT91C_EP_OUT];
			pUdp->UDP_CSR[AT91C_EP_OUT] &= ~(currentReceiveBank);
			if (currentReceiveBank == AT91C_UDP_RX_DATA_BK0)
				currentReceiveBank = AT91C_UDP_RX_DATA_BK1;
			else
				currentReceiveBank = AT91C_UDP_RX_DATA_BK0;

		}
		else
		{
		    break;
		}
	}
	pCdc->currentRcvBank = currentReceiveBank;
	return nbBytesRcv;

}

//*----------------------------------------------------------------------------
//* \fn    AT91F_CDC_Write
//* \brief Send through endpoint 2
//*----------------------------------------------------------------------------
static uint AT91F_UDP_Write(AT91PS_CDC pCdc, const char *pData, uint length)
{
	AT91PS_UDP pUdp = pCdc->pUdp;
	uint cpt = 0;

	// Send the first packet
	cpt = MIN(length, AT91C_EP_IN_SIZE);
	length -= cpt;
	while (cpt--) pUdp->UDP_FDR[AT91C_EP_IN] = *pData++;
	pUdp->UDP_CSR[AT91C_EP_IN] |= AT91C_UDP_TXPKTRDY;

	while (length) {
		// Fill the second bank
		cpt = MIN(length, AT91C_EP_IN_SIZE);
		length -= cpt;
		while (cpt--) pUdp->UDP_FDR[AT91C_EP_IN] = *pData++;
		// Wait for the the first bank to be sent
		while ( !(pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP) )
			if ( !AT91F_UDP_IsConfigured(pCdc) ) return length;
		pUdp->UDP_CSR[AT91C_EP_IN] &= ~(AT91C_UDP_TXCOMP);
		while (pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP);
		pUdp->UDP_CSR[AT91C_EP_IN] |= AT91C_UDP_TXPKTRDY;
	}
	// Wait for the end of transfer
	while ( !(pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP) )
		if ( !AT91F_UDP_IsConfigured(pCdc) ) return length;
	pUdp->UDP_CSR[AT91C_EP_IN] &= ~(AT91C_UDP_TXCOMP);
	while (pUdp->UDP_CSR[AT91C_EP_IN] & AT91C_UDP_TXCOMP);

	return length;
}

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendData
//* \brief Send Data through the control endpoint
//*----------------------------------------------------------------------------
unsigned int csrTab[100];
unsigned char csrIdx = 0;

static void AT91F_USB_SendData(AT91PS_UDP pUdp, const char *pData, uint length)
{
  1008e0:	e52de004 	str	lr, [sp, #-4]!
  1008e4:	e24dd004 	sub	sp, sp, #4	; 0x4
	uint cpt = 0;
	AT91_REG csr;

	do {
		cpt = MIN(length, 8);
  1008e8:	e3520008 	cmp	r2, #8	; 0x8
  1008ec:	31a0e002 	movcc	lr, r2
  1008f0:	23a0e008 	movcs	lr, #8	; 0x8
  1008f4:	e1a0c00e 	mov	ip, lr
  1008f8:	ea000001 	b	100904 <AT91F_USB_SendData+0x24>
		length -= cpt;

		while (cpt--)
			pUdp->UDP_FDR[0] = *pData++;
  1008fc:	e4d13001 	ldrb	r3, [r1], #1
  100900:	e5803050 	str	r3, [r0, #80]
  100904:	e25cc001 	subs	ip, ip, #1	; 0x1
  100908:	2afffffb 	bcs	1008fc <AT91F_USB_SendData+0x1c>

		if (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) {
  10090c:	e5903030 	ldr	r3, [r0, #48]
  100910:	e3130001 	tst	r3, #1	; 0x1
  100914:	0a000005 	beq	100930 <AT91F_USB_SendData+0x50>
			pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
  100918:	e5903030 	ldr	r3, [r0, #48]
  10091c:	e3c33001 	bic	r3, r3, #1	; 0x1
  100920:	e5803030 	str	r3, [r0, #48]
			while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
  100924:	e5903030 	ldr	r3, [r0, #48]
  100928:	e3130001 	tst	r3, #1	; 0x1
  10092c:	1afffffc 	bne	100924 <AT91F_USB_SendData+0x44>
		}

		pUdp->UDP_CSR[0] |= AT91C_UDP_TXPKTRDY;
  100930:	e5903030 	ldr	r3, [r0, #48]
  100934:	e3833010 	orr	r3, r3, #16	; 0x10
  100938:	e5803030 	str	r3, [r0, #48]
		do {
			csr = pUdp->UDP_CSR[0];
  10093c:	e5903030 	ldr	r3, [r0, #48]
  100940:	e58d3000 	str	r3, [sp]

			// Data IN stage has been stopped by a status OUT
			if (csr & AT91C_UDP_RX_DATA_BK0) {
  100944:	e59d3000 	ldr	r3, [sp]
  100948:	e3130002 	tst	r3, #2	; 0x2
				pUdp->UDP_CSR[0] &= ~(AT91C_UDP_RX_DATA_BK0);
  10094c:	15903030 	ldrne	r3, [r0, #48]
  100950:	13c33002 	bicne	r3, r3, #2	; 0x2
  100954:	15803030 	strne	r3, [r0, #48]
  100958:	1a00000d 	bne	100994 <AT91F_USB_SendData+0xb4>
				return;
			}
		} while ( !(csr & AT91C_UDP_TXCOMP) );
  10095c:	e59d3000 	ldr	r3, [sp]
  100960:	e3130001 	tst	r3, #1	; 0x1
  100964:	0afffff4 	beq	10093c <AT91F_USB_SendData+0x5c>

	} while (length);
  100968:	e052200e 	subs	r2, r2, lr
  10096c:	1affffdd 	bne	1008e8 <AT91F_USB_SendData+0x8>

	if (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) {
  100970:	e5903030 	ldr	r3, [r0, #48]
  100974:	e3130001 	tst	r3, #1	; 0x1
  100978:	0a000005 	beq	100994 <AT91F_USB_SendData+0xb4>
		pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
  10097c:	e5903030 	ldr	r3, [r0, #48]
  100980:	e3c33001 	bic	r3, r3, #1	; 0x1
  100984:	e5803030 	str	r3, [r0, #48]
		while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
  100988:	e5903030 	ldr	r3, [r0, #48]
  10098c:	e3130001 	tst	r3, #1	; 0x1
  100990:	1afffffc 	bne	100988 <AT91F_USB_SendData+0xa8>
	}
}
  100994:	e28dd004 	add	sp, sp, #4	; 0x4
  100998:	e49de004 	ldr	lr, [sp], #4
  10099c:	e12fff1e 	bx	lr

001009a0 <AT91F_USB_SendZlp>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendZlp
//* \brief Send zero length packet through the control endpoint
//*----------------------------------------------------------------------------
void AT91F_USB_SendZlp(AT91PS_UDP pUdp)
{
	pUdp->UDP_CSR[0] |= AT91C_UDP_TXPKTRDY;
  1009a0:	e5903030 	ldr	r3, [r0, #48]
  1009a4:	e3833010 	orr	r3, r3, #16	; 0x10
  1009a8:	e5803030 	str	r3, [r0, #48]
	while ( !(pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP) );
  1009ac:	e5903030 	ldr	r3, [r0, #48]
  1009b0:	e3130001 	tst	r3, #1	; 0x1
  1009b4:	0afffffc 	beq	1009ac <AT91F_USB_SendZlp+0xc>
	pUdp->UDP_CSR[0] &= ~(AT91C_UDP_TXCOMP);
  1009b8:	e5903030 	ldr	r3, [r0, #48]
  1009bc:	e3c33001 	bic	r3, r3, #1	; 0x1
  1009c0:	e5803030 	str	r3, [r0, #48]
	while (pUdp->UDP_CSR[0] & AT91C_UDP_TXCOMP);
  1009c4:	e5903030 	ldr	r3, [r0, #48]
  1009c8:	e3130001 	tst	r3, #1	; 0x1
  1009cc:	1afffffc 	bne	1009c4 <AT91F_USB_SendZlp+0x24>
}
  1009d0:	e12fff1e 	bx	lr

001009d4 <AT91F_USB_SendStall>:

//*----------------------------------------------------------------------------
//* \fn    AT91F_USB_SendStall
//* \brief Stall the control endpoint
//*----------------------------------------------------------------------------
void AT91F_USB_SendStall(AT91PS_UDP pUdp)
{
	pUdp->UDP_CSR[0] |= AT91C_UDP_FORCESTALL;
  1009d4:	e5903030 	ldr	r3, [r0, #48]
  1009d8:	e3833020 	orr	r3, r3, #32	; 0x20
  1009dc:	e5803030 	str	r3, [r0, #48]
	while ( !(pUdp->UDP_CSR[0] & AT91C_UDP_ISOERROR) );
  1009e0:	e5903030 	ldr	r3, [r0, #48]
  1009e4:	e3130008 	tst	r3, #8	; 0x8
  1009e8:	0afffffc 	beq	1009e0 <AT91F_USB_SendStall+0xc>
	pUdp->UDP_CSR[0] &= ~(AT91C_UDP_FORCESTALL | AT91C_UDP_ISOERROR);
  1009ec:	e5903030 	ldr	r3, [r0, #48]
  1009f0:	e3c33028 	bic	r3, r3, #40	; 0x28
  1009f4:	e5803030 	str	r3, [r0, #48]
	while (pUdp->UDP_CSR[0] & (AT91C_UDP_FORCESTALL | AT91C_UDP_ISOERROR));
  1009f8:	e5903030 	ldr	r3, [r0, #48]
  1009fc:	e3130028 	tst	r3, #40	; 0x28
  100a00:	1afffffc 	bne	1009f8 <AT91F_USB_SendStall+0x24>
}
  100a04:	e12fff1e 	bx	lr

00100a08 <AT91F_UDP_IsConfigured>:
  100a08:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  100a0c:	e5905000 	ldr	r5, [r0]
  100a10:	e595301c 	ldr	r3, [r5, #28]
  100a14:	e24dd008 	sub	sp, sp, #8	; 0x8
  100a18:	e58d3000 	str	r3, [sp]
  100a1c:	e59d3000 	ldr	r3, [sp]
  100a20:	e3130a01 	tst	r3, #4096	; 0x1000
  100a24:	e1a08000 	mov	r8, r0
  100a28:	0a00000a 	beq	100a58 <AT91F_UDP_IsConfigured+0x50>
  100a2c:	e3a03a01 	mov	r3, #4096	; 0x1000
  100a30:	e5853020 	str	r3, [r5, #32]
  100a34:	e3e03000 	mvn	r3, #0	; 0x0
  100a38:	e5853028 	str	r3, [r5, #40]
  100a3c:	e2833001 	add	r3, r3, #1	; 0x1
  100a40:	e5853028 	str	r3, [r5, #40]
  100a44:	e2833c01 	add	r3, r3, #256	; 0x100
  100a48:	e5853008 	str	r3, [r5, #8]
  100a4c:	e2833c7f 	add	r3, r3, #32512	; 0x7f00
  100a50:	e5853030 	str	r3, [r5, #48]
  100a54:	ea0000e5 	b	100df0 <AT91F_UDP_IsConfigured+0x3e8>
  100a58:	e59d3000 	ldr	r3, [sp]
  100a5c:	e3130001 	tst	r3, #1	; 0x1
  100a60:	0a0000e2 	beq	100df0 <AT91F_UDP_IsConfigured+0x3e8>
  100a64:	e3a03001 	mov	r3, #1	; 0x1
  100a68:	e5853020 	str	r3, [r5, #32]

//*----------------------------------------------------------------------------
//* \fn    AT91F_CDC_Enumerate
//* \brief This function is a callback invoked when a SETUP packet is received
//*----------------------------------------------------------------------------
static void AT91F_CDC_Enumerate(AT91PS_CDC pCdc)
{
	AT91PS_UDP pUDP = pCdc->pUdp;
	uchar bmRequestType, bRequest;
	ushort wValue, wIndex, wLength, wStatus;


	if ( !(pUDP->UDP_CSR[0] & AT91C_UDP_RXSETUP) )
  100a6c:	e5953030 	ldr	r3, [r5, #48]
  100a70:	e3130004 	tst	r3, #4	; 0x4
  100a74:	0a0000dd 	beq	100df0 <AT91F_UDP_IsConfigured+0x3e8>
		return;

	bmRequestType = pUDP->UDP_FDR[0];
  100a78:	e5954050 	ldr	r4, [r5, #80]
	bRequest      = pUDP->UDP_FDR[0];
  100a7c:	e5957050 	ldr	r7, [r5, #80]
	wValue        = (pUDP->UDP_FDR[0] & 0xFF);
  100a80:	e5951050 	ldr	r1, [r5, #80]
	wValue       |= (pUDP->UDP_FDR[0] << 8);
  100a84:	e595e050 	ldr	lr, [r5, #80]
	wIndex        = (pUDP->UDP_FDR[0] & 0xFF);
  100a88:	e5952050 	ldr	r2, [r5, #80]
	wIndex       |= (pUDP->UDP_FDR[0] << 8);
  100a8c:	e595c050 	ldr	ip, [r5, #80]
	wLength       = (pUDP->UDP_FDR[0] & 0xFF);
  100a90:	e5953050 	ldr	r3, [r5, #80]
	wLength      |= (pUDP->UDP_FDR[0] << 8);
  100a94:	e5950050 	ldr	r0, [r5, #80]
  100a98:	e20110ff 	and	r1, r1, #255	; 0xff
  100a9c:	e20220ff 	and	r2, r2, #255	; 0xff
  100aa0:	e20330ff 	and	r3, r3, #255	; 0xff
  100aa4:	e181140e 	orr	r1, r1, lr, lsl #8
  100aa8:	e182240c 	orr	r2, r2, ip, lsl #8
  100aac:	e1833400 	orr	r3, r3, r0, lsl #8
  100ab0:	e20440ff 	and	r4, r4, #255	; 0xff
  100ab4:	e1a01801 	mov	r1, r1, lsl #16
  100ab8:	e1a02802 	mov	r2, r2, lsl #16
  100abc:	e1a03803 	mov	r3, r3, lsl #16

	if (bmRequestType & 0x80) {
  100ac0:	e3140080 	tst	r4, #128	; 0x80
  100ac4:	e1a06821 	mov	r6, r1, lsr #16
  100ac8:	e1a02822 	mov	r2, r2, lsr #16
  100acc:	e1a01823 	mov	r1, r3, lsr #16
  100ad0:	0a000005 	beq	100aec <AT91F_UDP_IsConfigured+0xe4>
		pUDP->UDP_CSR[0] |= AT91C_UDP_DIR;
  100ad4:	e5953030 	ldr	r3, [r5, #48]
  100ad8:	e3833080 	orr	r3, r3, #128	; 0x80
  100adc:	e5853030 	str	r3, [r5, #48]
		while ( !(pUDP->UDP_CSR[0] & AT91C_UDP_DIR) );
  100ae0:	e5953030 	ldr	r3, [r5, #48]
  100ae4:	e3130080 	tst	r3, #128	; 0x80
  100ae8:	0afffffc 	beq	100ae0 <AT91F_UDP_IsConfigured+0xd8>
	}
	pUDP->UDP_CSR[0] &= ~AT91C_UDP_RXSETUP;
  100aec:	e5953030 	ldr	r3, [r5, #48]
  100af0:	e3c33004 	bic	r3, r3, #4	; 0x4
  100af4:	e5853030 	str	r3, [r5, #48]
	while ( (pUDP->UDP_CSR[0]  & AT91C_UDP_RXSETUP)  );
  100af8:	e5953030 	ldr	r3, [r5, #48]
  100afc:	e2130004 	ands	r0, r3, #4	; 0x4
  100b00:	1afffffc 	bne	100af8 <AT91F_UDP_IsConfigured+0xf0>

	// Handle supported standard device request Cf Table 9-3 in USB specification Rev 1.1
	switch ((bRequest << 8) | bmRequestType) {
  100b04:	e20730ff 	and	r3, r7, #255	; 0xff
  100b08:	e1844403 	orr	r4, r4, r3, lsl #8
  100b0c:	e59f32ec 	ldr	r3, [pc, #748]	; 100e00 <.text+0xe00>
  100b10:	e1540003 	cmp	r4, r3
  100b14:	0a0000a9 	beq	100dc0 <AT91F_UDP_IsConfigured+0x3b8>
  100b18:	ca00000e 	bgt	100b58 <AT91F_UDP_IsConfigured+0x150>
  100b1c:	e3540c01 	cmp	r4, #256	; 0x100
  100b20:	0a0000a9 	beq	100dcc <AT91F_UDP_IsConfigured+0x3c4>
  100b24:	ca000006 	bgt	100b44 <AT91F_UDP_IsConfigured+0x13c>
  100b28:	e3540081 	cmp	r4, #129	; 0x81
  100b2c:	0a000050 	beq	100c74 <AT91F_UDP_IsConfigured+0x26c>
  100b30:	e3540082 	cmp	r4, #130	; 0x82
  100b34:	0a000051 	beq	100c80 <AT91F_UDP_IsConfigured+0x278>
  100b38:	e3540080 	cmp	r4, #128	; 0x80
  100b3c:	1a0000a2 	bne	100dcc <AT91F_UDP_IsConfigured+0x3c4>
  100b40:	ea000048 	b	100c68 <AT91F_UDP_IsConfigured+0x260>
  100b44:	e59f32b8 	ldr	r3, [pc, #696]	; 100e04 <.text+0xe04>
  100b48:	e1540003 	cmp	r4, r3
  100b4c:	0a000077 	beq	100d30 <AT91F_UDP_IsConfigured+0x328>
  100b50:	ba00009a 	blt	100dc0 <AT91F_UDP_IsConfigured+0x3b8>
  100b54:	ea00009c 	b	100dcc <AT91F_UDP_IsConfigured+0x3c4>
  100b58:	e3540d22 	cmp	r4, #2176	; 0x880
  100b5c:	0a00003d 	beq	100c58 <AT91F_UDP_IsConfigured+0x250>
  100b60:	ca000007 	bgt	100b84 <AT91F_UDP_IsConfigured+0x17c>
  100b64:	e3540c05 	cmp	r4, #1280	; 0x500
  100b68:	0a000024 	beq	100c00 <AT91F_UDP_IsConfigured+0x1f8>
  100b6c:	e3540d1a 	cmp	r4, #1664	; 0x680
  100b70:	0a000011 	beq	100bbc <AT91F_UDP_IsConfigured+0x1b4>
  100b74:	e59f328c 	ldr	r3, [pc, #652]	; 100e08 <.text+0xe08>
  100b78:	e1540003 	cmp	r4, r3
  100b7c:	1a000092 	bne	100dcc <AT91F_UDP_IsConfigured+0x3c4>
  100b80:	ea00005d 	b	100cfc <AT91F_UDP_IsConfigured+0x2f4>
  100b84:	e59f3280 	ldr	r3, [pc, #640]	; 100e0c <.text+0xe0c>
  100b88:	e1540003 	cmp	r4, r3
  100b8c:	0a00007d 	beq	100d88 <AT91F_UDP_IsConfigured+0x380>
  100b90:	ca000002 	bgt	100ba0 <AT91F_UDP_IsConfigured+0x198>
  100b94:	e3540c09 	cmp	r4, #2304	; 0x900
  100b98:	1a00008b 	bne	100dcc <AT91F_UDP_IsConfigured+0x3c4>
  100b9c:	ea00001f 	b	100c20 <AT91F_UDP_IsConfigured+0x218>
  100ba0:	e59f3268 	ldr	r3, [pc, #616]	; 100e10 <.text+0xe10>
  100ba4:	e1540003 	cmp	r4, r3
  100ba8:	0a00007d 	beq	100da4 <AT91F_UDP_IsConfigured+0x39c>
  100bac:	e2833080 	add	r3, r3, #128	; 0x80
  100bb0:	e1540003 	cmp	r4, r3
  100bb4:	1a000084 	bne	100dcc <AT91F_UDP_IsConfigured+0x3c4>
  100bb8:	ea00007f 	b	100dbc <AT91F_UDP_IsConfigured+0x3b4>
	case STD_GET_DESCRIPTOR:
		if (wValue == 0x100)       // Return Device Descriptor
  100bbc:	e3560c01 	cmp	r6, #256	; 0x100
  100bc0:	1a000005 	bne	100bdc <AT91F_UDP_IsConfigured+0x1d4>
			AT91F_USB_SendData(pUDP, devDescriptor, MIN(sizeof(devDescriptor), wLength));
  100bc4:	e3510012 	cmp	r1, #18	; 0x12
  100bc8:	31a02001 	movcc	r2, r1
  100bcc:	23a02012 	movcs	r2, #18	; 0x12
  100bd0:	e59f123c 	ldr	r1, [pc, #572]	; 100e14 <.text+0xe14>
  100bd4:	e1a00005 	mov	r0, r5
  100bd8:	ea000006 	b	100bf8 <AT91F_UDP_IsConfigured+0x1f0>
		else if (wValue == 0x200)  // Return Configuration Descriptor
  100bdc:	e3560c02 	cmp	r6, #512	; 0x200
  100be0:	1a000079 	bne	100dcc <AT91F_UDP_IsConfigured+0x3c4>
			AT91F_USB_SendData(pUDP, cfgDescriptor, MIN(sizeof(cfgDescriptor), wLength));
  100be4:	e3510043 	cmp	r1, #67	; 0x43
  100be8:	31a02001 	movcc	r2, r1
  100bec:	23a02043 	movcs	r2, #67	; 0x43
  100bf0:	e59f1220 	ldr	r1, [pc, #544]	; 100e18 <.text+0xe18>
  100bf4:	e1a00005 	mov	r0, r5
  100bf8:	ebffff38 	bl	1008e0 <AT91F_USB_SendData>
  100bfc:	ea00007b 	b	100df0 <AT91F_UDP_IsConfigured+0x3e8>
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_SET_ADDRESS:
		AT91F_USB_SendZlp(pUDP);
  100c00:	e1a00005 	mov	r0, r5
  100c04:	ebffff65 	bl	1009a0 <AT91F_USB_SendZlp>
		pUDP->UDP_FADDR = (AT91C_UDP_FEN | wValue);
  100c08:	e2562000 	subs	r2, r6, #0	; 0x0
  100c0c:	13a02001 	movne	r2, #1	; 0x1
  100c10:	e3863c01 	orr	r3, r6, #256	; 0x100
  100c14:	e5853008 	str	r3, [r5, #8]
		pUDP->UDP_GLBSTATE  = (wValue) ? AT91C_UDP_FADDEN : 0;
  100c18:	e5852004 	str	r2, [r5, #4]
  100c1c:	ea000073 	b	100df0 <AT91F_UDP_IsConfigured+0x3e8>
		break;
	case STD_SET_CONFIGURATION:
		pCdc->currentConfiguration = wValue;
  100c20:	e5c86004 	strb	r6, [r8, #4]
		AT91F_USB_SendZlp(pUDP);
  100c24:	e1a00005 	mov	r0, r5
  100c28:	ebffff5c 	bl	1009a0 <AT91F_USB_SendZlp>
		pUDP->UDP_GLBSTATE  = (wValue) ? AT91C_UDP_CONFG : AT91C_UDP_FADDEN;
  100c2c:	e3560000 	cmp	r6, #0	; 0x0
  100c30:	0a000068 	beq	100dd8 <AT91F_UDP_IsConfigured+0x3d0>
  100c34:	e3a03002 	mov	r3, #2	; 0x2
  100c38:	e5853004 	str	r3, [r5, #4]
		pUDP->UDP_CSR[1] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_OUT) : 0;
  100c3c:	e3a03c82 	mov	r3, #33280	; 0x8200
  100c40:	e5853034 	str	r3, [r5, #52]
		pUDP->UDP_CSR[2] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_IN)  : 0;
  100c44:	e2833b01 	add	r3, r3, #1024	; 0x400
  100c48:	e5853038 	str	r3, [r5, #56]
  100c4c:	e3a02c87 	mov	r2, #34560	; 0x8700
		pUDP->UDP_CSR[3] = (wValue) ? (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_INT_IN)   : 0;
  100c50:	e585203c 	str	r2, [r5, #60]
  100c54:	ea000065 	b	100df0 <AT91F_UDP_IsConfigured+0x3e8>
		break;
	case STD_GET_CONFIGURATION:
		AT91F_USB_SendData(pUDP, (char *) &(pCdc->currentConfiguration), sizeof(pCdc->currentConfiguration));
  100c58:	e1a00005 	mov	r0, r5
  100c5c:	e2881004 	add	r1, r8, #4	; 0x4
  100c60:	e3a02001 	mov	r2, #1	; 0x1
  100c64:	eaffffe3 	b	100bf8 <AT91F_UDP_IsConfigured+0x1f0>
		break;
	case STD_GET_STATUS_ZERO:
		wStatus = 0;
  100c68:	e28d1008 	add	r1, sp, #8	; 0x8
  100c6c:	e3a03000 	mov	r3, #0	; 0x0
  100c70:	ea00000f 	b	100cb4 <AT91F_UDP_IsConfigured+0x2ac>
		AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
		break;
	case STD_GET_STATUS_INTERFACE:
		wStatus = 0;
  100c74:	e28d1008 	add	r1, sp, #8	; 0x8
  100c78:	e16100b2 	strh	r0, [r1, #-2]!
  100c7c:	ea00000d 	b	100cb8 <AT91F_UDP_IsConfigured+0x2b0>
		AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
		break;
	case STD_GET_STATUS_ENDPOINT:
		wStatus = 0;
		wIndex &= 0x0F;
		if ((pUDP->UDP_GLBSTATE & AT91C_UDP_CONFG) && (wIndex <= 3)) {
  100c80:	e5953004 	ldr	r3, [r5, #4]
  100c84:	e3130002 	tst	r3, #2	; 0x2
  100c88:	e1cd00b6 	strh	r0, [sp, #6]
  100c8c:	e202200f 	and	r2, r2, #15	; 0xf
  100c90:	0a00000b 	beq	100cc4 <AT91F_UDP_IsConfigured+0x2bc>
  100c94:	e3520003 	cmp	r2, #3	; 0x3
  100c98:	8a000009 	bhi	100cc4 <AT91F_UDP_IsConfigured+0x2bc>
			wStatus = (pUDP->UDP_CSR[wIndex] & AT91C_UDP_EPEDS) ? 0 : 1;
  100c9c:	e0853102 	add	r3, r5, r2, lsl #2
  100ca0:	e5933030 	ldr	r3, [r3, #48]
  100ca4:	e1a037a3 	mov	r3, r3, lsr #15
  100ca8:	e2233001 	eor	r3, r3, #1	; 0x1
  100cac:	e2033001 	and	r3, r3, #1	; 0x1
  100cb0:	e28d1008 	add	r1, sp, #8	; 0x8
  100cb4:	e16130b2 	strh	r3, [r1, #-2]!
			AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
  100cb8:	e1a00005 	mov	r0, r5
  100cbc:	e3a02002 	mov	r2, #2	; 0x2
  100cc0:	eaffffcc 	b	100bf8 <AT91F_UDP_IsConfigured+0x1f0>
		}
		else if ((pUDP->UDP_GLBSTATE & AT91C_UDP_FADDEN) && (wIndex == 0)) {
  100cc4:	e5953004 	ldr	r3, [r5, #4]
  100cc8:	e3130001 	tst	r3, #1	; 0x1
  100ccc:	0a00003e 	beq	100dcc <AT91F_UDP_IsConfigured+0x3c4>
  100cd0:	e3520000 	cmp	r2, #0	; 0x0
  100cd4:	1a00003c 	bne	100dcc <AT91F_UDP_IsConfigured+0x3c4>
			wStatus = (pUDP->UDP_CSR[wIndex] & AT91C_UDP_EPEDS) ? 0 : 1;
  100cd8:	e5953030 	ldr	r3, [r5, #48]
  100cdc:	e1a037a3 	mov	r3, r3, lsr #15
  100ce0:	e2233001 	eor	r3, r3, #1	; 0x1
  100ce4:	e2033001 	and	r3, r3, #1	; 0x1
  100ce8:	e28d1008 	add	r1, sp, #8	; 0x8
  100cec:	e16130b2 	strh	r3, [r1, #-2]!
			AT91F_USB_SendData(pUDP, (char *) &wStatus, sizeof(wStatus));
  100cf0:	e1a00005 	mov	r0, r5
  100cf4:	e2822002 	add	r2, r2, #2	; 0x2
  100cf8:	eaffffbe 	b	100bf8 <AT91F_UDP_IsConfigured+0x1f0>
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_SET_FEATURE_ZERO:
		AT91F_USB_SendStall(pUDP);
	    break;
	case STD_SET_FEATURE_INTERFACE:
		AT91F_USB_SendZlp(pUDP);
		break;
	case STD_SET_FEATURE_ENDPOINT:
		wIndex &= 0x0F;
		if ((wValue == 0) && wIndex && (wIndex <= 3)) {
  100cfc:	e212300f 	ands	r3, r2, #15	; 0xf
  100d00:	13a03001 	movne	r3, #1	; 0x1
  100d04:	e3560000 	cmp	r6, #0	; 0x0
  100d08:	13a03000 	movne	r3, #0	; 0x0
  100d0c:	02033001 	andeq	r3, r3, #1	; 0x1
  100d10:	e3530000 	cmp	r3, #0	; 0x0
  100d14:	e202200f 	and	r2, r2, #15	; 0xf
  100d18:	0a00002b 	beq	100dcc <AT91F_UDP_IsConfigured+0x3c4>
  100d1c:	e3520003 	cmp	r2, #3	; 0x3
			pUDP->UDP_CSR[wIndex] = 0;
  100d20:	90853102 	addls	r3, r5, r2, lsl #2
  100d24:	95830030 	strls	r0, [r3, #48]
  100d28:	9a000024 	bls	100dc0 <AT91F_UDP_IsConfigured+0x3b8>
  100d2c:	ea000026 	b	100dcc <AT91F_UDP_IsConfigured+0x3c4>
			AT91F_USB_SendZlp(pUDP);
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;
	case STD_CLEAR_FEATURE_ZERO:
		AT91F_USB_SendStall(pUDP);
	    break;
	case STD_CLEAR_FEATURE_INTERFACE:
		AT91F_USB_SendZlp(pUDP);
		break;
	case STD_CLEAR_FEATURE_ENDPOINT:
		wIndex &= 0x0F;
		if ((wValue == 0) && wIndex && (wIndex <= 3)) {
  100d30:	e212300f 	ands	r3, r2, #15	; 0xf
  100d34:	13a03001 	movne	r3, #1	; 0x1
  100d38:	e3560000 	cmp	r6, #0	; 0x0
  100d3c:	13a03000 	movne	r3, #0	; 0x0
  100d40:	02033001 	andeq	r3, r3, #1	; 0x1
  100d44:	e3530000 	cmp	r3, #0	; 0x0
  100d48:	e202200f 	and	r2, r2, #15	; 0xf
  100d4c:	0a00001e 	beq	100dcc <AT91F_UDP_IsConfigured+0x3c4>
  100d50:	e3520003 	cmp	r2, #3	; 0x3
  100d54:	8a00001c 	bhi	100dcc <AT91F_UDP_IsConfigured+0x3c4>
			if (wIndex == 1)
  100d58:	e3520001 	cmp	r2, #1	; 0x1
				pUDP->UDP_CSR[1] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_OUT);
  100d5c:	03a03c82 	moveq	r3, #33280	; 0x8200
  100d60:	05853034 	streq	r3, [r5, #52]
  100d64:	0a000015 	beq	100dc0 <AT91F_UDP_IsConfigured+0x3b8>
			else if (wIndex == 2)
  100d68:	e3520002 	cmp	r2, #2	; 0x2
				pUDP->UDP_CSR[2] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_BULK_IN);
  100d6c:	03a03c86 	moveq	r3, #34304	; 0x8600
  100d70:	05853038 	streq	r3, [r5, #56]
  100d74:	0a000011 	beq	100dc0 <AT91F_UDP_IsConfigured+0x3b8>
			else if (wIndex == 3)
  100d78:	e3520003 	cmp	r2, #3	; 0x3
				pUDP->UDP_CSR[3] = (AT91C_UDP_EPEDS | AT91C_UDP_EPTYPE_ISO_IN);
  100d7c:	03a03c85 	moveq	r3, #34048	; 0x8500
  100d80:	0585303c 	streq	r3, [r5, #60]
  100d84:	ea00000d 	b	100dc0 <AT91F_UDP_IsConfigured+0x3b8>
			AT91F_USB_SendZlp(pUDP);
		}
		else
			AT91F_USB_SendStall(pUDP);
		break;

	// handle CDC class requests
	case SET_LINE_CODING:
		while ( !(pUDP->UDP_CSR[0] & AT91C_UDP_RX_DATA_BK0) );
  100d88:	e5953030 	ldr	r3, [r5, #48]
  100d8c:	e3130002 	tst	r3, #2	; 0x2
  100d90:	0afffffc 	beq	100d88 <AT91F_UDP_IsConfigured+0x380>
		pUDP->UDP_CSR[0] &= ~(AT91C_UDP_RX_DATA_BK0);
  100d94:	e5953030 	ldr	r3, [r5, #48]
  100d98:	e3c33002 	bic	r3, r3, #2	; 0x2
  100d9c:	e5853030 	str	r3, [r5, #48]
  100da0:	ea000006 	b	100dc0 <AT91F_UDP_IsConfigured+0x3b8>
		AT91F_USB_SendZlp(pUDP);
		break;
	case GET_LINE_CODING:
		AT91F_USB_SendData(pUDP, (char *) &line, MIN(sizeof(line), wLength));
  100da4:	e3510008 	cmp	r1, #8	; 0x8
  100da8:	31a02001 	movcc	r2, r1
  100dac:	23a02008 	movcs	r2, #8	; 0x8
  100db0:	e59f1064 	ldr	r1, [pc, #100]	; 100e1c <.text+0xe1c>
  100db4:	e1a00005 	mov	r0, r5
  100db8:	eaffff8e 	b	100bf8 <AT91F_UDP_IsConfigured+0x1f0>
		break;
	case SET_CONTROL_LINE_STATE:
		pCdc->currentConnection = wValue;
  100dbc:	e5c86005 	strb	r6, [r8, #5]
		AT91F_USB_SendZlp(pUDP);
  100dc0:	e1a00005 	mov	r0, r5
  100dc4:	ebfffef5 	bl	1009a0 <AT91F_USB_SendZlp>
  100dc8:	ea000008 	b	100df0 <AT91F_UDP_IsConfigured+0x3e8>
		break;
	default:
		AT91F_USB_SendStall(pUDP);
  100dcc:	e1a00005 	mov	r0, r5
  100dd0:	ebfffeff 	bl	1009d4 <AT91F_USB_SendStall>
  100dd4:	ea000005 	b	100df0 <AT91F_UDP_IsConfigured+0x3e8>
  100dd8:	e3a03001 	mov	r3, #1	; 0x1
  100ddc:	e1a02006 	mov	r2, r6
  100de0:	e5853004 	str	r3, [r5, #4]
  100de4:	e5856034 	str	r6, [r5, #52]
  100de8:	e5856038 	str	r6, [r5, #56]
  100dec:	eaffff97 	b	100c50 <AT91F_UDP_IsConfigured+0x248>
  100df0:	e5d80004 	ldrb	r0, [r8, #4]
  100df4:	e28dd008 	add	sp, sp, #8	; 0x8
  100df8:	e8bd41f0 	ldmia	sp!, {r4, r5, r6, r7, r8, lr}
  100dfc:	e12fff1e 	bx	lr
  100e00:	00000301 	andeq	r0, r0, r1, lsl #6
  100e04:	00000102 	andeq	r0, r0, r2, lsl #2
  100e08:	00000302 	andeq	r0, r0, r2, lsl #6
  100e0c:	00002021 	andeq	r2, r0, r1, lsr #32
  100e10:	000021a1 	andeq	r2, r0, r1, lsr #3
  100e14:	00107348 	andeqs	r7, r0, r8, asr #6
  100e18:	0010735a 	andeqs	r7, r0, sl, asr r3
  100e1c:	00200000 	eoreq	r0, r0, r0

00100e20 <AT91F_UDP_Write>:
  100e20:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
  100e24:	e1a07000 	mov	r7, r0
  100e28:	e5974000 	ldr	r4, [r7]
  100e2c:	e3520040 	cmp	r2, #64	; 0x40
  100e30:	31a00002 	movcc	r0, r2
  100e34:	23a00040 	movcs	r0, #64	; 0x40
  100e38:	e1a06001 	mov	r6, r1
  100e3c:	e1a01000 	mov	r1, r0
  100e40:	ea000001 	b	100e4c <AT91F_UDP_Write+0x2c>
  100e44:	e4d63001 	ldrb	r3, [r6], #1
  100e48:	e5843058 	str	r3, [r4, #88]
  100e4c:	e2511001 	subs	r1, r1, #1	; 0x1
  100e50:	2afffffb 	bcs	100e44 <AT91F_UDP_Write+0x24>
  100e54:	e5943038 	ldr	r3, [r4, #56]
  100e58:	e0605002 	rsb	r5, r0, r2
  100e5c:	ea000017 	b	100ec0 <AT91F_UDP_Write+0xa0>
  100e60:	e3550040 	cmp	r5, #64	; 0x40
  100e64:	31a02005 	movcc	r2, r5
  100e68:	23a02040 	movcs	r2, #64	; 0x40
  100e6c:	e0625005 	rsb	r5, r2, r5
  100e70:	ea000001 	b	100e7c <AT91F_UDP_Write+0x5c>
  100e74:	e4d63001 	ldrb	r3, [r6], #1
  100e78:	e5843058 	str	r3, [r4, #88]
  100e7c:	e2522001 	subs	r2, r2, #1	; 0x1
  100e80:	2afffffb 	bcs	100e74 <AT91F_UDP_Write+0x54>
  100e84:	ea000002 	b	100e94 <AT91F_UDP_Write+0x74>
  100e88:	ebfffede 	bl	100a08 <AT91F_UDP_IsConfigured>
  100e8c:	e3500000 	cmp	r0, #0	; 0x0
  100e90:	0a00001c 	beq	100f08 <AT91F_UDP_Write+0xe8>
  100e94:	e5943038 	ldr	r3, [r4, #56]
  100e98:	e3130001 	tst	r3, #1	; 0x1
  100e9c:	e1a00007 	mov	r0, r7
  100ea0:	0afffff8 	beq	100e88 <AT91F_UDP_Write+0x68>
  100ea4:	e5943038 	ldr	r3, [r4, #56]
  100ea8:	e3c33001 	bic	r3, r3, #1	; 0x1
  100eac:	e5843038 	str	r3, [r4, #56]
  100eb0:	e5943038 	ldr	r3, [r4, #56]
  100eb4:	e3130001 	tst	r3, #1	; 0x1
  100eb8:	1afffffc 	bne	100eb0 <AT91F_UDP_Write+0x90>
  100ebc:	e5943038 	ldr	r3, [r4, #56]
  100ec0:	e3833010 	orr	r3, r3, #16	; 0x10
  100ec4:	e3550000 	cmp	r5, #0	; 0x0
  100ec8:	e5843038 	str	r3, [r4, #56]
  100ecc:	1affffe3 	bne	100e60 <AT91F_UDP_Write+0x40>
  100ed0:	ea000002 	b	100ee0 <AT91F_UDP_Write+0xc0>
  100ed4:	ebfffecb 	bl	100a08 <AT91F_UDP_IsConfigured>
  100ed8:	e3500000 	cmp	r0, #0	; 0x0
  100edc:	0a000009 	beq	100f08 <AT91F_UDP_Write+0xe8>
  100ee0:	e5943038 	ldr	r3, [r4, #56]
  100ee4:	e3130001 	tst	r3, #1	; 0x1
  100ee8:	e1a00007 	mov	r0, r7
  100eec:	0afffff8 	beq	100ed4 <AT91F_UDP_Write+0xb4>
  100ef0:	e5943038 	ldr	r3, [r4, #56]
  100ef4:	e3c33001 	bic	r3, r3, #1	; 0x1
  100ef8:	e5843038 	str	r3, [r4, #56]
  100efc:	e5943038 	ldr	r3, [r4, #56]
  100f00:	e3130001 	tst	r3, #1	; 0x1
  100f04:	1afffffc 	bne	100efc <AT91F_UDP_Write+0xdc>
  100f08:	e1a00005 	mov	r0, r5
  100f0c:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
  100f10:	e12fff1e 	bx	lr

00100f14 <AT91F_UDP_Read>:
  100f14:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
  100f18:	e5905000 	ldr	r5, [r0]
  100f1c:	e5906008 	ldr	r6, [r0, #8]
  100f20:	e1a07000 	mov	r7, r0
  100f24:	e1a0a001 	mov	sl, r1
  100f28:	e1a04002 	mov	r4, r2
  100f2c:	e3a08000 	mov	r8, #0	; 0x0
  100f30:	ea00001d 	b	100fac <AT91F_UDP_Read+0x98>
  100f34:	e1a00007 	mov	r0, r7
  100f38:	ebfffeb2 	bl	100a08 <AT91F_UDP_IsConfigured>
  100f3c:	e3500000 	cmp	r0, #0	; 0x0
  100f40:	0a00001b 	beq	100fb4 <AT91F_UDP_Read+0xa0>
  100f44:	e5953034 	ldr	r3, [r5, #52]
  100f48:	e1130006 	tst	r3, r6
  100f4c:	0a000018 	beq	100fb4 <AT91F_UDP_Read+0xa0>
  100f50:	e5953034 	ldr	r3, [r5, #52]
  100f54:	e1540823 	cmp	r4, r3, lsr #16
  100f58:	85953034 	ldrhi	r3, [r5, #52]
  100f5c:	91a01004 	movls	r1, r4
  100f60:	81a01823 	movhi	r1, r3, lsr #16
  100f64:	e351003f 	cmp	r1, #63	; 0x3f
  100f68:	93a04000 	movls	r4, #0	; 0x0
  100f6c:	80614004 	rsbhi	r4, r1, r4
  100f70:	e08a2008 	add	r2, sl, r8
  100f74:	ea000002 	b	100f84 <AT91F_UDP_Read+0x70>
  100f78:	e5953054 	ldr	r3, [r5, #84]
  100f7c:	e5423001 	strb	r3, [r2, #-1]
  100f80:	e2888001 	add	r8, r8, #1	; 0x1
  100f84:	e2411001 	sub	r1, r1, #1	; 0x1
  100f88:	e3710001 	cmn	r1, #1	; 0x1
  100f8c:	e2822001 	add	r2, r2, #1	; 0x1
  100f90:	1afffff8 	bne	100f78 <AT91F_UDP_Read+0x64>
  100f94:	e5953034 	ldr	r3, [r5, #52]
  100f98:	e1c33006 	bic	r3, r3, r6
  100f9c:	e3560002 	cmp	r6, #2	; 0x2
  100fa0:	e5853034 	str	r3, [r5, #52]
  100fa4:	13a06002 	movne	r6, #2	; 0x2
  100fa8:	03a06040 	moveq	r6, #64	; 0x40
  100fac:	e3540000 	cmp	r4, #0	; 0x0
  100fb0:	1affffdf 	bne	100f34 <AT91F_UDP_Read+0x20>
  100fb4:	e1a00008 	mov	r0, r8
  100fb8:	e5876008 	str	r6, [r7, #8]
  100fbc:	e8bd45f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, lr}
  100fc0:	e12fff1e 	bx	lr

00100fc4 <my_putc>:

#include "Board.h"

static void my_putc(char c) 
{
  100fc4:	e20000ff 	and	r0, r0, #255	; 0xff
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_TxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_TXRDY);
  100fc8:	e3e02c0d 	mvn	r2, #3328	; 0xd00
  100fcc:	e51230eb 	ldr	r3, [r2, #-235]
	while (!AT91F_US_TxReady((AT91PS_USART)AT91C_BASE_DBGU));
  100fd0:	e3130002 	tst	r3, #2	; 0x2
  100fd4:	0afffffb 	beq	100fc8 <my_putc+0x4>
__inline void AT91F_US_PutChar (
	AT91PS_USART pUSART,
	int character )
{
    pUSART->US_THR = (character & 0x1FF);
  100fd8:	e1a03b80 	mov	r3, r0, lsl #23
  100fdc:	e1a03ba3 	mov	r3, r3, lsr #23
  100fe0:	e50230e3 	str	r3, [r2, #-227]
	AT91F_US_PutChar((AT91PS_USART)AT91C_BASE_DBGU, c);
}
  100fe4:	e12fff1e 	bx	lr

00100fe8 <_read_r>:

static int  my_kbhit( void ) 
{
	if ((AT91F_US_RxReady((AT91PS_USART)AT91C_BASE_DBGU)) == 0) return 0;
	else return 1;
}

static char my_getc( void )
{
	return AT91F_US_GetChar((AT91PS_USART)AT91C_BASE_DBGU);
}

_ssize_t _read_r(
    struct _reent *r, 
    int file, 
    void *ptr, 
    size_t len)
{
  100fe8:	e52de004 	str	lr, [sp, #-4]!
  100fec:	e1a00003 	mov	r0, r3
	char c;
	int  i;
	unsigned char *p;
	
	p = (unsigned char*)ptr;
  100ff0:	e3a01000 	mov	r1, #0	; 0x0
  100ff4:	ea000009 	b	101020 <_read_r+0x38>
//*----------------------------------------------------------------------------
__inline unsigned int AT91F_US_RxReady (
	AT91PS_USART pUSART )     // \arg pointer to a USART controller
{
    return (pUSART->US_CSR & AT91C_US_RXRDY);
  100ff8:	e3e0cc0d 	mvn	ip, #3328	; 0xd00
  100ffc:	e51c30eb 	ldr	r3, [ip, #-235]
  101000:	e3130001 	tst	r3, #1	; 0x1
  101004:	1a000009 	bne	101030 <_read_r+0x48>
  101008:	eafffffa 	b	100ff8 <_read_r+0x10>
	
	for (i = 0; i < len; i++) {
		// c = uart0Getch();
		// c = uart0GetchW();
		while ( !my_kbhit() ) ;
		c = (char) my_getc();
		if (c == 0x0D) {
			*p='\0';
  10100c:	e3a03000 	mov	r3, #0	; 0x0
  101010:	e5ce3000 	strb	r3, [lr]
  101014:	ea00000a 	b	101044 <_read_r+0x5c>
			break;
		}
		*p++ = c;
  101018:	e7c13002 	strb	r3, [r1, r2]
  10101c:	e2811001 	add	r1, r1, #1	; 0x1
  101020:	e1510000 	cmp	r1, r0
  101024:	e082e001 	add	lr, r2, r1
  101028:	1afffff2 	bne	100ff8 <_read_r+0x10>
  10102c:	ea000004 	b	101044 <_read_r+0x5c>
//*----------------------------------------------------------------------------
__inline int AT91F_US_GetChar (
	const AT91PS_USART pUSART)
{
    return((pUSART->US_RHR) & 0x1FF);
  101030:	e51c30e7 	ldr	r3, [ip, #-231]
  101034:	e20330ff 	and	r3, r3, #255	; 0xff
  101038:	e353000d 	cmp	r3, #13	; 0xd
  10103c:	1afffff5 	bne	101018 <_read_r+0x30>
  101040:	eafffff1 	b	10100c <_read_r+0x24>
		////// uart0_putc(c);
	}
	return len - i;
}
  101044:	e0610000 	rsb	r0, r1, r0
  101048:	e49de004 	ldr	lr, [sp], #4
  10104c:	e12fff1e 	bx	lr

00101050 <_write_r>:


_ssize_t _write_r (
    struct _reent *r, 
    int file, 
    const void *ptr, 
    size_t len)
{
  101050:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
  101054:	e1a05002 	mov	r5, r2
  101058:	e1a06003 	mov	r6, r3
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
  10105c:	e3a04000 	mov	r4, #0	; 0x0
  101060:	ea000005 	b	10107c <_write_r+0x2c>
	
	for (i = 0; i < len; i++) {
		if (*p == '\n' ) my_putc('\r');
  101064:	e7d43005 	ldrb	r3, [r4, r5]
  101068:	e353000a 	cmp	r3, #10	; 0xa
  10106c:	0bffffd4 	bleq	100fc4 <my_putc>
		my_putc(*p++);
  101070:	e7d40005 	ldrb	r0, [r4, r5]
  101074:	e2844001 	add	r4, r4, #1	; 0x1
  101078:	ebffffd1 	bl	100fc4 <my_putc>
  10107c:	e1540006 	cmp	r4, r6
  101080:	e3a0000d 	mov	r0, #13	; 0xd
  101084:	1afffff6 	bne	101064 <_write_r+0x14>
	}
	
	return len;
}
  101088:	e1a00004 	mov	r0, r4
  10108c:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
  101090:	e12fff1e 	bx	lr

00101094 <_close_r>:


int _close_r(
    struct _reent *r, 
    int file)
{
	return 0;
}
  101094:	e3a00000 	mov	r0, #0	; 0x0
  101098:	e12fff1e 	bx	lr

0010109c <_lseek_r>:


_off_t _lseek_r(
    struct _reent *r, 
    int file, 
    _off_t ptr, 
    int dir)
{
	return (_off_t)0;	/*  Always indicate we are at file beginning.  */
}
  10109c:	e3a00000 	mov	r0, #0	; 0x0
  1010a0:	e12fff1e 	bx	lr

001010a4 <_fstat_r>:


int _fstat_r(
    struct _reent *r, 
    int file, 
    struct stat *st)
{
	/*  Always set as character device.				*/
	st->st_mode = S_IFCHR;
  1010a4:	e3a03a02 	mov	r3, #8192	; 0x2000
	/* assigned to strong type with implicit 	*/
	/* signed/unsigned conversion.  Required by 	*/
	/* newlib.					*/

	return 0;
}
  1010a8:	e3a00000 	mov	r0, #0	; 0x0
  1010ac:	e5823004 	str	r3, [r2, #4]
  1010b0:	e12fff1e 	bx	lr

001010b4 <isatty>:


int isatty(int file); /* avoid warning */

int isatty(int file)
{
	return 1;
}
  1010b4:	e3a00001 	mov	r0, #1	; 0x1
  1010b8:	e12fff1e 	bx	lr

001010bc <_sbrk_r>:


#if 0
static void _exit (int n) {
label:  goto label; /* endless loop */
}
#endif 


/* "malloc clue function" from newlib-lpc/Keil-Demo/"generic" */

/**** Locally used variables. ****/
// mt: "cleaner": extern char* end;
extern char end[];              /*  end is set in the linker command 	*/
				/* file and is the end of statically 	*/
				/* allocated data (thus start of heap).	*/

static char *heap_ptr;		/* Points to current end of the heap.	*/

/************************** _sbrk_r *************************************
 * Support function. Adjusts end of heap to provide more memory to
 * memory allocator. Simple and dumb with no sanity checks.

 *  struct _reent *r -- re-entrancy structure, used by newlib to
 *                      support multiple threads of operation.
 *  ptrdiff_t nbytes -- number of bytes to add.
 *                      Returns pointer to start of new heap area.
 *
 *  Note:  This implementation is not thread safe (despite taking a
 *         _reent structure as a parameter).
 *         Since _s_r is not used in the current implementation, 
 *         the following messages must be suppressed.
 */
void * _sbrk_r(
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
	char  *base;		/*  errno should be set to  ENOMEM on error  */

	if (!heap_ptr) {	/*  Initialize if first time through.  */
  1010bc:	e59f201c 	ldr	r2, [pc, #28]	; 1010e0 <.text+0x10e0>
  1010c0:	e5923000 	ldr	r3, [r2]
  1010c4:	e3530000 	cmp	r3, #0	; 0x0
		heap_ptr = end;
  1010c8:	059f3014 	ldreq	r3, [pc, #20]	; 1010e4 <.text+0x10e4>
  1010cc:	05823000 	streq	r3, [r2]
	}
	base = heap_ptr;	/*  Point to end of heap.  */
  1010d0:	e5920000 	ldr	r0, [r2]
	heap_ptr += nbytes;	/*  Increase heap.  */
  1010d4:	e0803001 	add	r3, r0, r1
  1010d8:	e5823000 	str	r3, [r2]
	
	return base;		/*  Return pointer to start of new heap area.  */
}
  1010dc:	e12fff1e 	bx	lr
  1010e0:	00200838 	eoreq	r0, r0, r8, lsr r8
  1010e4:	00200e14 	eoreq	r0, r0, r4, lsl lr

001010e8 <sprintf>:
  1010e8:	b40e      	push	{r1, r2, r3}
  1010ea:	b510      	push	{r4, lr}
  1010ec:	b098      	sub	sp, #96
  1010ee:	9000      	str	r0, [sp, #0]
  1010f0:	9004      	str	r0, [sp, #16]
  1010f2:	480c      	ldr	r0, [pc, #48]	(101124 <.text+0x1124>)
  1010f4:	9002      	str	r0, [sp, #8]
  1010f6:	9005      	str	r0, [sp, #20]
  1010f8:	2001      	mov	r0, #1
  1010fa:	4669      	mov	r1, sp
  1010fc:	4240      	neg	r0, r0
  1010fe:	ab1a      	add	r3, sp, #104
  101100:	81c8      	strh	r0, [r1, #14]
  101102:	2482      	mov	r4, #130
  101104:	4808      	ldr	r0, [pc, #32]	(101128 <.text+0x1128>)
  101106:	cb04      	ldmia	r3!,{r2}
  101108:	00a4      	lsl	r4, r4, #2
  10110a:	818c      	strh	r4, [r1, #12]
  10110c:	6800      	ldr	r0, [r0, #0]
  10110e:	9317      	str	r3, [sp, #92]
  101110:	f88cf000 	bl	10122c <_vfprintf_r>
  101114:	9a00      	ldr	r2, [sp, #0]
  101116:	2300      	mov	r3, #0
  101118:	b018      	add	sp, #96
  10111a:	7013      	strb	r3, [r2, #0]
  10111c:	bc10      	pop	{r4}
  10111e:	bc08      	pop	{r3}
  101120:	b003      	add	sp, #12
  101122:	4718      	bx	r3
  101124:	ffff      	second half of BL instruction 0xffff
  101126:	7fff      	ldrb	r7, [r7, #31]
  101128:	0008      	lsl	r0, r1, #0
  10112a:	0020      	lsl	r0, r4, #0

0010112c <_sprintf_r>:
  10112c:	b40c      	push	{r2, r3}
  10112e:	b530      	push	{r4, r5, lr}
  101130:	b098      	sub	sp, #96
  101132:	9100      	str	r1, [sp, #0]
  101134:	9104      	str	r1, [sp, #16]
  101136:	490c      	ldr	r1, [pc, #48]	(101168 <.text+0x1168>)
  101138:	ab1b      	add	r3, sp, #108
  10113a:	9102      	str	r1, [sp, #8]
  10113c:	9105      	str	r1, [sp, #20]
  10113e:	2101      	mov	r1, #1
  101140:	466d      	mov	r5, sp
  101142:	cb04      	ldmia	r3!,{r2}
  101144:	4249      	neg	r1, r1
  101146:	2482      	mov	r4, #130
  101148:	81e9      	strh	r1, [r5, #14]
  10114a:	00a4      	lsl	r4, r4, #2
  10114c:	4669      	mov	r1, sp
  10114e:	81ac      	strh	r4, [r5, #12]
  101150:	9317      	str	r3, [sp, #92]
  101152:	f86bf000 	bl	10122c <_vfprintf_r>
  101156:	9a00      	ldr	r2, [sp, #0]
  101158:	2300      	mov	r3, #0
  10115a:	b018      	add	sp, #96
  10115c:	7013      	strb	r3, [r2, #0]
  10115e:	bc30      	pop	{r4, r5}
  101160:	bc08      	pop	{r3}
  101162:	b002      	add	sp, #8
  101164:	4718      	bx	r3
  101166:	0000      	lsl	r0, r0, #0
  101168:	ffff      	second half of BL instruction 0xffff
  10116a:	7fff      	ldrb	r7, [r7, #31]

0010116c <strcpy>:
  10116c:	b570      	push	{r4, r5, r6, lr}
  10116e:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  101170:	4302      	orr	r2, r0
  101172:	2303      	mov	r3, #3
  101174:	1c05      	mov	r5, r0		(add r5, r0, #0)
  101176:	421a      	tst	r2, r3
  101178:	d00a      	beq	101190 <strcpy+0x24>
  10117a:	1c02      	mov	r2, r0		(add r2, r0, #0)
  10117c:	780b      	ldrb	r3, [r1, #0]
  10117e:	3101      	add	r1, #1
  101180:	7013      	strb	r3, [r2, #0]
  101182:	3201      	add	r2, #1
  101184:	2b00      	cmp	r3, #0
  101186:	d1f9      	bne	10117c <strcpy+0x10>
  101188:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10118a:	bc70      	pop	{r4, r5, r6}
  10118c:	bc02      	pop	{r1}
  10118e:	4708      	bx	r1
  101190:	680a      	ldr	r2, [r1, #0]
  101192:	4c08      	ldr	r4, [pc, #32]	(1011b4 <.text+0x11b4>)
  101194:	1913      	add	r3, r2, r4
  101196:	4c08      	ldr	r4, [pc, #32]	(1011b8 <.text+0x11b8>)
  101198:	4393      	bic	r3, r2
  10119a:	4223      	tst	r3, r4
  10119c:	d107      	bne	1011ae <strcpy+0x42>
  10119e:	c004      	stmia	r0!,{r2}
  1011a0:	3104      	add	r1, #4
  1011a2:	680a      	ldr	r2, [r1, #0]
  1011a4:	4e03      	ldr	r6, [pc, #12]	(1011b4 <.text+0x11b4>)
  1011a6:	1993      	add	r3, r2, r6
  1011a8:	4393      	bic	r3, r2
  1011aa:	4223      	tst	r3, r4
  1011ac:	d0f7      	beq	10119e <strcpy+0x32>
  1011ae:	1c02      	mov	r2, r0		(add r2, r0, #0)
  1011b0:	e7e4      	b	10117c <strcpy+0x10>
  1011b2:	0000      	lsl	r0, r0, #0
  1011b4:	feff      	second half of BL instruction 0xfeff
  1011b6:	fefe      	second half of BL instruction 0xfefe
  1011b8:	8080      	strh	r0, [r0, #4]
  1011ba:	8080      	strh	r0, [r0, #4]

001011bc <strlen>:
  1011bc:	b530      	push	{r4, r5, lr}
  1011be:	2303      	mov	r3, #3
  1011c0:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1011c2:	4218      	tst	r0, r3
  1011c4:	d116      	bne	1011f4 <strlen+0x38>
  1011c6:	490f      	ldr	r1, [pc, #60]	(101204 <.text+0x1204>)
  1011c8:	6802      	ldr	r2, [r0, #0]
  1011ca:	1853      	add	r3, r2, r1
  1011cc:	490e      	ldr	r1, [pc, #56]	(101208 <.text+0x1208>)
  1011ce:	400b      	and	r3, r1
  1011d0:	4393      	bic	r3, r2
  1011d2:	d10f      	bne	1011f4 <strlen+0x38>
  1011d4:	3004      	add	r0, #4
  1011d6:	6802      	ldr	r2, [r0, #0]
  1011d8:	4d0a      	ldr	r5, [pc, #40]	(101204 <.text+0x1204>)
  1011da:	1953      	add	r3, r2, r5
  1011dc:	400b      	and	r3, r1
  1011de:	4393      	bic	r3, r2
  1011e0:	d108      	bne	1011f4 <strlen+0x38>
  1011e2:	3004      	add	r0, #4
  1011e4:	6802      	ldr	r2, [r0, #0]
  1011e6:	4d07      	ldr	r5, [pc, #28]	(101204 <.text+0x1204>)
  1011e8:	1953      	add	r3, r2, r5
  1011ea:	400b      	and	r3, r1
  1011ec:	4393      	bic	r3, r2
  1011ee:	d0f1      	beq	1011d4 <strlen+0x18>
  1011f0:	e000      	b	1011f4 <strlen+0x38>
  1011f2:	3001      	add	r0, #1
  1011f4:	7803      	ldrb	r3, [r0, #0]
  1011f6:	2b00      	cmp	r3, #0
  1011f8:	d1fb      	bne	1011f2 <strlen+0x36>
  1011fa:	1b00      	sub	r0, r0, r4
  1011fc:	bc30      	pop	{r4, r5}
  1011fe:	bc02      	pop	{r1}
  101200:	4708      	bx	r1
  101202:	0000      	lsl	r0, r0, #0
  101204:	feff      	second half of BL instruction 0xfeff
  101206:	fefe      	second half of BL instruction 0xfefe
  101208:	8080      	strh	r0, [r0, #4]
  10120a:	8080      	strh	r0, [r0, #4]

0010120c <__sprint>:
  10120c:	b510      	push	{r4, lr}
  10120e:	688b      	ldr	r3, [r1, #8]
  101210:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  101212:	2b00      	cmp	r3, #0
  101214:	d104      	bne	101220 <__sprint+0x14>
  101216:	604b      	str	r3, [r1, #4]
  101218:	2000      	mov	r0, #0
  10121a:	bc10      	pop	{r4}
  10121c:	bc02      	pop	{r1}
  10121e:	4708      	bx	r1
  101220:	f972f003 	bl	104508 <__sfvwrite>
  101224:	2300      	mov	r3, #0
  101226:	60a3      	str	r3, [r4, #8]
  101228:	6063      	str	r3, [r4, #4]
  10122a:	e7f6      	b	10121a <__sprint+0xe>

0010122c <_vfprintf_r>:
  10122c:	b5f0      	push	{r4, r5, r6, r7, lr}
  10122e:	465f      	mov	r7, fp
  101230:	4656      	mov	r6, sl
  101232:	464d      	mov	r5, r9
  101234:	4644      	mov	r4, r8
  101236:	b4f0      	push	{r4, r5, r6, r7}
  101238:	4cb9      	ldr	r4, [pc, #740]	(101520 <.text+0x1520>)
  10123a:	44a5      	add	sp, r4
  10123c:	9005      	str	r0, [sp, #20]
  10123e:	4689      	mov	r9, r1
  101240:	1c15      	mov	r5, r2		(add r5, r2, #0)
  101242:	469a      	mov	sl, r3
  101244:	fb2ef003 	bl	1048a4 <localeconv>
  101248:	6800      	ldr	r0, [r0, #0]
  10124a:	900c      	str	r0, [sp, #48]
  10124c:	9805      	ldr	r0, [sp, #20]
  10124e:	2800      	cmp	r0, #0
  101250:	d003      	beq	10125a <_vfprintf_r+0x2e>
  101252:	6b83      	ldr	r3, [r0, #56]
  101254:	2b00      	cmp	r3, #0
  101256:	d100      	bne	10125a <_vfprintf_r+0x2e>
  101258:	e329      	b	1018ae <.text+0x18ae>
  10125a:	4649      	mov	r1, r9
  10125c:	898a      	ldrh	r2, [r1, #12]
  10125e:	0713      	lsl	r3, r2, #28
  101260:	d400      	bmi	101264 <_vfprintf_r+0x38>
  101262:	e32b      	b	1018bc <.text+0x18bc>
  101264:	690b      	ldr	r3, [r1, #16]
  101266:	2b00      	cmp	r3, #0
  101268:	d100      	bne	10126c <_vfprintf_r+0x40>
  10126a:	e327      	b	1018bc <.text+0x18bc>
  10126c:	231a      	mov	r3, #26
  10126e:	4013      	and	r3, r2
  101270:	2b0a      	cmp	r3, #10
  101272:	d14b      	bne	10130c <_vfprintf_r+0xe0>
  101274:	4648      	mov	r0, r9
  101276:	210e      	mov	r1, #14
  101278:	5e43      	ldrsh	r3, [r0, r1]
  10127a:	2b00      	cmp	r3, #0
  10127c:	db46      	blt	10130c <_vfprintf_r+0xe0>
  10127e:	24b7      	mov	r4, #183
  101280:	2302      	mov	r3, #2
  101282:	00e4      	lsl	r4, r4, #3
  101284:	446c      	add	r4, sp
  101286:	439a      	bic	r2, r3
  101288:	81a2      	strh	r2, [r4, #12]
  10128a:	89c3      	ldrh	r3, [r0, #14]
  10128c:	4aa5      	ldr	r2, [pc, #660]	(101524 <.text+0x1524>)
  10128e:	81e3      	strh	r3, [r4, #14]
  101290:	69c3      	ldr	r3, [r0, #28]
  101292:	446a      	add	r2, sp
  101294:	6013      	str	r3, [r2, #0]
  101296:	6a43      	ldr	r3, [r0, #36]
  101298:	48a3      	ldr	r0, [pc, #652]	(101528 <.text+0x1528>)
  10129a:	22b9      	mov	r2, #185
  10129c:	4468      	add	r0, sp
  10129e:	00d2      	lsl	r2, r2, #3
  1012a0:	6003      	str	r3, [r0, #0]
  1012a2:	446a      	add	r2, sp
  1012a4:	ab17      	add	r3, sp, #92
  1012a6:	20b8      	mov	r0, #184
  1012a8:	49a0      	ldr	r1, [pc, #640]	(10152c <.text+0x152c>)
  1012aa:	6013      	str	r3, [r2, #0]
  1012ac:	6023      	str	r3, [r4, #0]
  1012ae:	00c0      	lsl	r0, r0, #3
  1012b0:	2380      	mov	r3, #128
  1012b2:	22ba      	mov	r2, #186
  1012b4:	00db      	lsl	r3, r3, #3
  1012b6:	4468      	add	r0, sp
  1012b8:	4469      	add	r1, sp
  1012ba:	00d2      	lsl	r2, r2, #3
  1012bc:	6003      	str	r3, [r0, #0]
  1012be:	600b      	str	r3, [r1, #0]
  1012c0:	446a      	add	r2, sp
  1012c2:	2300      	mov	r3, #0
  1012c4:	6013      	str	r3, [r2, #0]
  1012c6:	9805      	ldr	r0, [sp, #20]
  1012c8:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1012ca:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  1012cc:	4653      	mov	r3, sl
  1012ce:	ffadf7ff 	bl	10122c <_vfprintf_r>
  1012d2:	900a      	str	r0, [sp, #40]
  1012d4:	2800      	cmp	r0, #0
  1012d6:	db05      	blt	1012e4 <_vfprintf_r+0xb8>
  1012d8:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1012da:	feb7f002 	bl	10404c <fflush>
  1012de:	2800      	cmp	r0, #0
  1012e0:	d000      	beq	1012e4 <_vfprintf_r+0xb8>
  1012e2:	e372      	b	1019ca <.text+0x19ca>
  1012e4:	89a3      	ldrh	r3, [r4, #12]
  1012e6:	065c      	lsl	r4, r3, #25
  1012e8:	d505      	bpl	1012f6 <_vfprintf_r+0xca>
  1012ea:	4648      	mov	r0, r9
  1012ec:	8983      	ldrh	r3, [r0, #12]
  1012ee:	2240      	mov	r2, #64
  1012f0:	4313      	orr	r3, r2
  1012f2:	4649      	mov	r1, r9
  1012f4:	818b      	strh	r3, [r1, #12]
  1012f6:	4b8e      	ldr	r3, [pc, #568]	(101530 <.text+0x1530>)
  1012f8:	980a      	ldr	r0, [sp, #40]
  1012fa:	449d      	add	sp, r3
  1012fc:	bc3c      	pop	{r2, r3, r4, r5}
  1012fe:	4690      	mov	r8, r2
  101300:	4699      	mov	r9, r3
  101302:	46a2      	mov	sl, r4
  101304:	46ab      	mov	fp, r5
  101306:	bcf0      	pop	{r4, r5, r6, r7}
  101308:	bc02      	pop	{r1}
  10130a:	4708      	bx	r1
  10130c:	4a89      	ldr	r2, [pc, #548]	(101534 <.text+0x1534>)
  10130e:	4b8a      	ldr	r3, [pc, #552]	(101538 <.text+0x1538>)
  101310:	446a      	add	r2, sp
  101312:	446b      	add	r3, sp
  101314:	601a      	str	r2, [r3, #0]
  101316:	4989      	ldr	r1, [pc, #548]	(10153c <.text+0x153c>)
  101318:	4a89      	ldr	r2, [pc, #548]	(101540 <.text+0x1540>)
  10131a:	4c8a      	ldr	r4, [pc, #552]	(101544 <.text+0x1544>)
  10131c:	20d0      	mov	r0, #208
  10131e:	00c0      	lsl	r0, r0, #3
  101320:	9113      	str	r1, [sp, #76]
  101322:	9214      	str	r2, [sp, #80]
  101324:	4a83      	ldr	r2, [pc, #524]	(101534 <.text+0x1534>)
  101326:	9507      	str	r5, [sp, #28]
  101328:	2700      	mov	r7, #0
  10132a:	2500      	mov	r5, #0
  10132c:	446c      	add	r4, sp
  10132e:	4468      	add	r0, sp
  101330:	446a      	add	r2, sp
  101332:	6027      	str	r7, [r4, #0]
  101334:	6005      	str	r5, [r0, #0]
  101336:	950a      	str	r5, [sp, #40]
  101338:	950e      	str	r5, [sp, #56]
  10133a:	9511      	str	r5, [sp, #68]
  10133c:	9512      	str	r5, [sp, #72]
  10133e:	4690      	mov	r8, r2
  101340:	9907      	ldr	r1, [sp, #28]
  101342:	780a      	ldrb	r2, [r1, #0]
  101344:	2a00      	cmp	r2, #0
  101346:	d101      	bne	10134c <_vfprintf_r+0x120>
  101348:	fcb2f000 	bl	101cb0 <.text+0x1cb0>
  10134c:	2a25      	cmp	r2, #37
  10134e:	d028      	beq	1013a2 <_vfprintf_r+0x176>
  101350:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  101352:	e002      	b	10135a <_vfprintf_r+0x12e>
  101354:	2b25      	cmp	r3, #37
  101356:	d100      	bne	10135a <_vfprintf_r+0x12e>
  101358:	e28e      	b	101878 <.text+0x1878>
  10135a:	3401      	add	r4, #1
  10135c:	7823      	ldrb	r3, [r4, #0]
  10135e:	2b00      	cmp	r3, #0
  101360:	d1f8      	bne	101354 <_vfprintf_r+0x128>
  101362:	9b07      	ldr	r3, [sp, #28]
  101364:	1ae6      	sub	r6, r4, r3
  101366:	2e00      	cmp	r6, #0
  101368:	d019      	beq	10139e <_vfprintf_r+0x172>
  10136a:	9b07      	ldr	r3, [sp, #28]
  10136c:	4640      	mov	r0, r8
  10136e:	6003      	str	r3, [r0, #0]
  101370:	4a74      	ldr	r2, [pc, #464]	(101544 <.text+0x1544>)
  101372:	23d0      	mov	r3, #208
  101374:	00db      	lsl	r3, r3, #3
  101376:	446a      	add	r2, sp
  101378:	446b      	add	r3, sp
  10137a:	6817      	ldr	r7, [r2, #0]
  10137c:	681d      	ldr	r5, [r3, #0]
  10137e:	496e      	ldr	r1, [pc, #440]	(101538 <.text+0x1538>)
  101380:	19f7      	add	r7, r6, r7
  101382:	4469      	add	r1, sp
  101384:	3501      	add	r5, #1
  101386:	6046      	str	r6, [r0, #4]
  101388:	9104      	str	r1, [sp, #16]
  10138a:	6017      	str	r7, [r2, #0]
  10138c:	601d      	str	r5, [r3, #0]
  10138e:	2d07      	cmp	r5, #7
  101390:	dd00      	ble	101394 <_vfprintf_r+0x168>
  101392:	e365      	b	101a60 <.text+0x1a60>
  101394:	2008      	mov	r0, #8
  101396:	4480      	add	r8, r0
  101398:	9a0a      	ldr	r2, [sp, #40]
  10139a:	1992      	add	r2, r2, r6
  10139c:	920a      	str	r2, [sp, #40]
  10139e:	9407      	str	r4, [sp, #28]
  1013a0:	7822      	ldrb	r2, [r4, #0]
  1013a2:	2a00      	cmp	r2, #0
  1013a4:	d101      	bne	1013aa <_vfprintf_r+0x17e>
  1013a6:	fc83f000 	bl	101cb0 <.text+0x1cb0>
  1013aa:	9b07      	ldr	r3, [sp, #28]
  1013ac:	4c66      	ldr	r4, [pc, #408]	(101548 <.text+0x1548>)
  1013ae:	3301      	add	r3, #1
  1013b0:	9307      	str	r3, [sp, #28]
  1013b2:	446c      	add	r4, sp
  1013b4:	2300      	mov	r3, #0
  1013b6:	7023      	strb	r3, [r4, #0]
  1013b8:	9807      	ldr	r0, [sp, #28]
  1013ba:	9315      	str	r3, [sp, #84]
  1013bc:	930b      	str	r3, [sp, #44]
  1013be:	2601      	mov	r6, #1
  1013c0:	7802      	ldrb	r2, [r0, #0]
  1013c2:	4276      	neg	r6, r6
  1013c4:	9807      	ldr	r0, [sp, #28]
  1013c6:	3001      	add	r0, #1
  1013c8:	9208      	str	r2, [sp, #32]
  1013ca:	9007      	str	r0, [sp, #28]
  1013cc:	9b08      	ldr	r3, [sp, #32]
  1013ce:	3b20      	sub	r3, #32
  1013d0:	2b58      	cmp	r3, #88
  1013d2:	d803      	bhi	1013dc <_vfprintf_r+0x1b0>
  1013d4:	4a5d      	ldr	r2, [pc, #372]	(10154c <.text+0x154c>)
  1013d6:	009b      	lsl	r3, r3, #2
  1013d8:	589b      	ldr	r3, [r3, r2]
  1013da:	469f      	mov	pc, r3
  1013dc:	9908      	ldr	r1, [sp, #32]
  1013de:	2900      	cmp	r1, #0
  1013e0:	d101      	bne	1013e6 <_vfprintf_r+0x1ba>
  1013e2:	fc65f000 	bl	101cb0 <.text+0x1cb0>
  1013e6:	4d5a      	ldr	r5, [pc, #360]	(101550 <.text+0x1550>)
  1013e8:	4c57      	ldr	r4, [pc, #348]	(101548 <.text+0x1548>)
  1013ea:	4650      	mov	r0, sl
  1013ec:	446d      	add	r5, sp
  1013ee:	2300      	mov	r3, #0
  1013f0:	446c      	add	r4, sp
  1013f2:	7029      	strb	r1, [r5, #0]
  1013f4:	7023      	strb	r3, [r4, #0]
  1013f6:	9016      	str	r0, [sp, #88]
  1013f8:	9509      	str	r5, [sp, #36]
  1013fa:	2001      	mov	r0, #1
  1013fc:	4683      	mov	fp, r0
  1013fe:	4682      	mov	sl, r0
  101400:	494d      	ldr	r1, [pc, #308]	(101538 <.text+0x1538>)
  101402:	2000      	mov	r0, #0
  101404:	4469      	add	r1, sp
  101406:	9010      	str	r0, [sp, #64]
  101408:	9104      	str	r1, [sp, #16]
  10140a:	9a15      	ldr	r2, [sp, #84]
  10140c:	0792      	lsl	r2, r2, #30
  10140e:	d501      	bpl	101414 <_vfprintf_r+0x1e8>
  101410:	2302      	mov	r3, #2
  101412:	449a      	add	sl, r3
  101414:	9c15      	ldr	r4, [sp, #84]
  101416:	2384      	mov	r3, #132
  101418:	401c      	and	r4, r3
  10141a:	9406      	str	r4, [sp, #24]
  10141c:	d000      	beq	101420 <_vfprintf_r+0x1f4>
  10141e:	e164      	b	1016ea <.text+0x16ea>
  101420:	980b      	ldr	r0, [sp, #44]
  101422:	4651      	mov	r1, sl
  101424:	1a44      	sub	r4, r0, r1
  101426:	2c00      	cmp	r4, #0
  101428:	dc00      	bgt	10142c <_vfprintf_r+0x200>
  10142a:	e34b      	b	101ac4 <.text+0x1ac4>
  10142c:	2c10      	cmp	r4, #16
  10142e:	dc01      	bgt	101434 <_vfprintf_r+0x208>
  101430:	ff8bf000 	bl	10234a <.text+0x234a>
  101434:	4a43      	ldr	r2, [pc, #268]	(101544 <.text+0x1544>)
  101436:	23d0      	mov	r3, #208
  101438:	00db      	lsl	r3, r3, #3
  10143a:	446a      	add	r2, sp
  10143c:	446b      	add	r3, sp
  10143e:	6817      	ldr	r7, [r2, #0]
  101440:	681d      	ldr	r5, [r3, #0]
  101442:	4e44      	ldr	r6, [pc, #272]	(101554 <.text+0x1554>)
  101444:	e004      	b	101450 <_vfprintf_r+0x224>
  101446:	2308      	mov	r3, #8
  101448:	3c10      	sub	r4, #16
  10144a:	4498      	add	r8, r3
  10144c:	2c10      	cmp	r4, #16
  10144e:	dd23      	ble	101498 <_vfprintf_r+0x26c>
  101450:	493c      	ldr	r1, [pc, #240]	(101544 <.text+0x1544>)
  101452:	22d0      	mov	r2, #208
  101454:	00d2      	lsl	r2, r2, #3
  101456:	4640      	mov	r0, r8
  101458:	2310      	mov	r3, #16
  10145a:	3710      	add	r7, #16
  10145c:	4469      	add	r1, sp
  10145e:	3501      	add	r5, #1
  101460:	446a      	add	r2, sp
  101462:	6006      	str	r6, [r0, #0]
  101464:	6043      	str	r3, [r0, #4]
  101466:	600f      	str	r7, [r1, #0]
  101468:	6015      	str	r5, [r2, #0]
  10146a:	2d07      	cmp	r5, #7
  10146c:	ddeb      	ble	101446 <_vfprintf_r+0x21a>
  10146e:	4932      	ldr	r1, [pc, #200]	(101538 <.text+0x1538>)
  101470:	4648      	mov	r0, r9
  101472:	4469      	add	r1, sp
  101474:	fecaf7ff 	bl	10120c <__sprint>
  101478:	2800      	cmp	r0, #0
  10147a:	d000      	beq	10147e <_vfprintf_r+0x252>
  10147c:	e207      	b	10188e <.text+0x188e>
  10147e:	482d      	ldr	r0, [pc, #180]	(101534 <.text+0x1534>)
  101480:	4930      	ldr	r1, [pc, #192]	(101544 <.text+0x1544>)
  101482:	22d0      	mov	r2, #208
  101484:	00d2      	lsl	r2, r2, #3
  101486:	4468      	add	r0, sp
  101488:	4469      	add	r1, sp
  10148a:	446a      	add	r2, sp
  10148c:	3c10      	sub	r4, #16
  10148e:	4680      	mov	r8, r0
  101490:	680f      	ldr	r7, [r1, #0]
  101492:	6815      	ldr	r5, [r2, #0]
  101494:	2c10      	cmp	r4, #16
  101496:	dcdb      	bgt	101450 <_vfprintf_r+0x224>
  101498:	4a2a      	ldr	r2, [pc, #168]	(101544 <.text+0x1544>)
  10149a:	23d0      	mov	r3, #208
  10149c:	00db      	lsl	r3, r3, #3
  10149e:	4641      	mov	r1, r8
  1014a0:	193f      	add	r7, r7, r4
  1014a2:	446a      	add	r2, sp
  1014a4:	3501      	add	r5, #1
  1014a6:	446b      	add	r3, sp
  1014a8:	600e      	str	r6, [r1, #0]
  1014aa:	604c      	str	r4, [r1, #4]
  1014ac:	6017      	str	r7, [r2, #0]
  1014ae:	601d      	str	r5, [r3, #0]
  1014b0:	2d07      	cmp	r5, #7
  1014b2:	dd00      	ble	1014b6 <_vfprintf_r+0x28a>
  1014b4:	e30e      	b	101ad4 <.text+0x1ad4>
  1014b6:	4a24      	ldr	r2, [pc, #144]	(101548 <.text+0x1548>)
  1014b8:	446a      	add	r2, sp
  1014ba:	7813      	ldrb	r3, [r2, #0]
  1014bc:	2408      	mov	r4, #8
  1014be:	44a0      	add	r8, r4
  1014c0:	2b00      	cmp	r3, #0
  1014c2:	d000      	beq	1014c6 <_vfprintf_r+0x29a>
  1014c4:	e11e      	b	101704 <.text+0x1704>
  1014c6:	9a15      	ldr	r2, [sp, #84]
  1014c8:	2102      	mov	r1, #2
  1014ca:	420a      	tst	r2, r1
  1014cc:	d100      	bne	1014d0 <_vfprintf_r+0x2a4>
  1014ce:	e12c      	b	10172a <.text+0x172a>
  1014d0:	4b21      	ldr	r3, [pc, #132]	(101558 <.text+0x1558>)
  1014d2:	2230      	mov	r2, #48
  1014d4:	446b      	add	r3, sp
  1014d6:	701a      	strb	r2, [r3, #0]
  1014d8:	ac08      	add	r4, sp, #32
  1014da:	7824      	ldrb	r4, [r4, #0]
  1014dc:	4640      	mov	r0, r8
  1014de:	705c      	strb	r4, [r3, #1]
  1014e0:	22d0      	mov	r2, #208
  1014e2:	6041      	str	r1, [r0, #4]
  1014e4:	4917      	ldr	r1, [pc, #92]	(101544 <.text+0x1544>)
  1014e6:	00d2      	lsl	r2, r2, #3
  1014e8:	3702      	add	r7, #2
  1014ea:	4469      	add	r1, sp
  1014ec:	3501      	add	r5, #1
  1014ee:	446a      	add	r2, sp
  1014f0:	6003      	str	r3, [r0, #0]
  1014f2:	600f      	str	r7, [r1, #0]
  1014f4:	6015      	str	r5, [r2, #0]
  1014f6:	2d07      	cmp	r5, #7
  1014f8:	dd00      	ble	1014fc <_vfprintf_r+0x2d0>
  1014fa:	e29e      	b	101a3a <.text+0x1a3a>
  1014fc:	9a06      	ldr	r2, [sp, #24]
  1014fe:	2308      	mov	r3, #8
  101500:	4498      	add	r8, r3
  101502:	2a80      	cmp	r2, #128
  101504:	d000      	beq	101508 <_vfprintf_r+0x2dc>
  101506:	e114      	b	101732 <.text+0x1732>
  101508:	9b0b      	ldr	r3, [sp, #44]
  10150a:	4650      	mov	r0, sl
  10150c:	1a1c      	sub	r4, r3, r0
  10150e:	2c00      	cmp	r4, #0
  101510:	dc00      	bgt	101514 <_vfprintf_r+0x2e8>
  101512:	e10e      	b	101732 <.text+0x1732>
  101514:	2c10      	cmp	r4, #16
  101516:	dc01      	bgt	10151c <_vfprintf_r+0x2f0>
  101518:	f88ff001 	bl	10263a <.text+0x263a>
  10151c:	4e0f      	ldr	r6, [pc, #60]	(10155c <.text+0x155c>)
  10151e:	e024      	b	10156a <.text+0x156a>
  101520:	f94c      	second half of BL instruction 0xf94c
  101522:	ffff      	second half of BL instruction 0xffff
  101524:	05d4      	lsl	r4, r2, #23
  101526:	0000      	lsl	r0, r0, #0
  101528:	05dc      	lsl	r4, r3, #23
  10152a:	0000      	lsl	r0, r0, #0
  10152c:	05cc      	lsl	r4, r1, #23
  10152e:	0000      	lsl	r0, r0, #0
  101530:	06b4      	lsl	r4, r6, #26
  101532:	0000      	lsl	r0, r0, #0
  101534:	0614      	lsl	r4, r2, #24
  101536:	0000      	lsl	r0, r0, #0
  101538:	067c      	lsl	r4, r7, #25
	...
  101542:	0000      	lsl	r0, r0, #0
  101544:	0684      	lsl	r4, r0, #26
  101546:	0000      	lsl	r0, r0, #0
  101548:	06b3      	lsl	r3, r6, #26
  10154a:	0000      	lsl	r0, r0, #0
  10154c:	73a0      	strb	r0, [r4, #14]
  10154e:	0010      	lsl	r0, r2, #0
  101550:	045c      	lsl	r4, r3, #17
  101552:	0000      	lsl	r0, r0, #0
  101554:	7514      	strb	r4, [r2, #20]
  101556:	0010      	lsl	r0, r2, #0
  101558:	06b1      	lsl	r1, r6, #26
  10155a:	0000      	lsl	r0, r0, #0
  10155c:	7504      	strb	r4, [r0, #20]
  10155e:	0010      	lsl	r0, r2, #0
  101560:	2008      	mov	r0, #8
  101562:	3c10      	sub	r4, #16
  101564:	4480      	add	r8, r0
  101566:	2c10      	cmp	r4, #16
  101568:	dd23      	ble	1015b2 <.text+0x15b2>
  10156a:	4641      	mov	r1, r8
  10156c:	2310      	mov	r3, #16
  10156e:	604b      	str	r3, [r1, #4]
  101570:	4ad6      	ldr	r2, [pc, #856]	(1018cc <.text+0x18cc>)
  101572:	23d0      	mov	r3, #208
  101574:	00db      	lsl	r3, r3, #3
  101576:	3710      	add	r7, #16
  101578:	446a      	add	r2, sp
  10157a:	3501      	add	r5, #1
  10157c:	446b      	add	r3, sp
  10157e:	600e      	str	r6, [r1, #0]
  101580:	6017      	str	r7, [r2, #0]
  101582:	601d      	str	r5, [r3, #0]
  101584:	2d07      	cmp	r5, #7
  101586:	ddeb      	ble	101560 <.text+0x1560>
  101588:	49d1      	ldr	r1, [pc, #836]	(1018d0 <.text+0x18d0>)
  10158a:	4648      	mov	r0, r9
  10158c:	4469      	add	r1, sp
  10158e:	fe3df7ff 	bl	10120c <__sprint>
  101592:	2800      	cmp	r0, #0
  101594:	d000      	beq	101598 <.text+0x1598>
  101596:	e17a      	b	10188e <.text+0x188e>
  101598:	49ce      	ldr	r1, [pc, #824]	(1018d4 <.text+0x18d4>)
  10159a:	4acc      	ldr	r2, [pc, #816]	(1018cc <.text+0x18cc>)
  10159c:	23d0      	mov	r3, #208
  10159e:	00db      	lsl	r3, r3, #3
  1015a0:	4469      	add	r1, sp
  1015a2:	446a      	add	r2, sp
  1015a4:	446b      	add	r3, sp
  1015a6:	3c10      	sub	r4, #16
  1015a8:	4688      	mov	r8, r1
  1015aa:	6817      	ldr	r7, [r2, #0]
  1015ac:	681d      	ldr	r5, [r3, #0]
  1015ae:	2c10      	cmp	r4, #16
  1015b0:	dcdb      	bgt	10156a <.text+0x156a>
  1015b2:	49c6      	ldr	r1, [pc, #792]	(1018cc <.text+0x18cc>)
  1015b4:	22d0      	mov	r2, #208
  1015b6:	00d2      	lsl	r2, r2, #3
  1015b8:	4640      	mov	r0, r8
  1015ba:	193f      	add	r7, r7, r4
  1015bc:	4469      	add	r1, sp
  1015be:	3501      	add	r5, #1
  1015c0:	446a      	add	r2, sp
  1015c2:	6006      	str	r6, [r0, #0]
  1015c4:	6044      	str	r4, [r0, #4]
  1015c6:	600f      	str	r7, [r1, #0]
  1015c8:	6015      	str	r5, [r2, #0]
  1015ca:	2d07      	cmp	r5, #7
  1015cc:	dd01      	ble	1015d2 <.text+0x15d2>
  1015ce:	fde4f000 	bl	10219a <.text+0x219a>
  1015d2:	2308      	mov	r3, #8
  1015d4:	9a10      	ldr	r2, [sp, #64]
  1015d6:	4498      	add	r8, r3
  1015d8:	465b      	mov	r3, fp
  1015da:	1ad4      	sub	r4, r2, r3
  1015dc:	2c00      	cmp	r4, #0
  1015de:	dd00      	ble	1015e2 <.text+0x15e2>
  1015e0:	e0ad      	b	10173e <.text+0x173e>
  1015e2:	9815      	ldr	r0, [sp, #84]
  1015e4:	05c0      	lsl	r0, r0, #23
  1015e6:	d500      	bpl	1015ea <.text+0x15ea>
  1015e8:	e0ed      	b	1017c6 <.text+0x17c6>
  1015ea:	4cb8      	ldr	r4, [pc, #736]	(1018cc <.text+0x18cc>)
  1015ec:	20d0      	mov	r0, #208
  1015ee:	9909      	ldr	r1, [sp, #36]
  1015f0:	00c0      	lsl	r0, r0, #3
  1015f2:	4642      	mov	r2, r8
  1015f4:	465b      	mov	r3, fp
  1015f6:	445f      	add	r7, fp
  1015f8:	446c      	add	r4, sp
  1015fa:	3501      	add	r5, #1
  1015fc:	4468      	add	r0, sp
  1015fe:	6011      	str	r1, [r2, #0]
  101600:	6053      	str	r3, [r2, #4]
  101602:	6027      	str	r7, [r4, #0]
  101604:	6005      	str	r5, [r0, #0]
  101606:	2d07      	cmp	r5, #7
  101608:	dd00      	ble	10160c <.text+0x160c>
  10160a:	e208      	b	101a1e <.text+0x1a1e>
  10160c:	3208      	add	r2, #8
  10160e:	9c15      	ldr	r4, [sp, #84]
  101610:	0764      	lsl	r4, r4, #29
  101612:	d54c      	bpl	1016ae <.text+0x16ae>
  101614:	980b      	ldr	r0, [sp, #44]
  101616:	4651      	mov	r1, sl
  101618:	1a44      	sub	r4, r0, r1
  10161a:	2c00      	cmp	r4, #0
  10161c:	dd47      	ble	1016ae <.text+0x16ae>
  10161e:	2c10      	cmp	r4, #16
  101620:	dc01      	bgt	101626 <.text+0x1626>
  101622:	ff56f000 	bl	1024d2 <.text+0x24d2>
  101626:	23d0      	mov	r3, #208
  101628:	00db      	lsl	r3, r3, #3
  10162a:	446b      	add	r3, sp
  10162c:	681d      	ldr	r5, [r3, #0]
  10162e:	4eaa      	ldr	r6, [pc, #680]	(1018d8 <.text+0x18d8>)
  101630:	e003      	b	10163a <.text+0x163a>
  101632:	3c10      	sub	r4, #16
  101634:	3208      	add	r2, #8
  101636:	2c10      	cmp	r4, #16
  101638:	dd21      	ble	10167e <.text+0x167e>
  10163a:	48a4      	ldr	r0, [pc, #656]	(1018cc <.text+0x18cc>)
  10163c:	21d0      	mov	r1, #208
  10163e:	00c9      	lsl	r1, r1, #3
  101640:	2310      	mov	r3, #16
  101642:	3710      	add	r7, #16
  101644:	4468      	add	r0, sp
  101646:	3501      	add	r5, #1
  101648:	4469      	add	r1, sp
  10164a:	6016      	str	r6, [r2, #0]
  10164c:	6053      	str	r3, [r2, #4]
  10164e:	6007      	str	r7, [r0, #0]
  101650:	600d      	str	r5, [r1, #0]
  101652:	2d07      	cmp	r5, #7
  101654:	dded      	ble	101632 <.text+0x1632>
  101656:	499e      	ldr	r1, [pc, #632]	(1018d0 <.text+0x18d0>)
  101658:	4648      	mov	r0, r9
  10165a:	4469      	add	r1, sp
  10165c:	fdd6f7ff 	bl	10120c <__sprint>
  101660:	2800      	cmp	r0, #0
  101662:	d000      	beq	101666 <.text+0x1666>
  101664:	e113      	b	10188e <.text+0x188e>
  101666:	4b99      	ldr	r3, [pc, #612]	(1018cc <.text+0x18cc>)
  101668:	20d0      	mov	r0, #208
  10166a:	4a9a      	ldr	r2, [pc, #616]	(1018d4 <.text+0x18d4>)
  10166c:	00c0      	lsl	r0, r0, #3
  10166e:	446b      	add	r3, sp
  101670:	4468      	add	r0, sp
  101672:	3c10      	sub	r4, #16
  101674:	446a      	add	r2, sp
  101676:	681f      	ldr	r7, [r3, #0]
  101678:	6805      	ldr	r5, [r0, #0]
  10167a:	2c10      	cmp	r4, #16
  10167c:	dcdd      	bgt	10163a <.text+0x163a>
  10167e:	6016      	str	r6, [r2, #0]
  101680:	6054      	str	r4, [r2, #4]
  101682:	23d0      	mov	r3, #208
  101684:	4a91      	ldr	r2, [pc, #580]	(1018cc <.text+0x18cc>)
  101686:	00db      	lsl	r3, r3, #3
  101688:	193f      	add	r7, r7, r4
  10168a:	446a      	add	r2, sp
  10168c:	3501      	add	r5, #1
  10168e:	446b      	add	r3, sp
  101690:	6017      	str	r7, [r2, #0]
  101692:	601d      	str	r5, [r3, #0]
  101694:	2d07      	cmp	r5, #7
  101696:	dd0a      	ble	1016ae <.text+0x16ae>
  101698:	498d      	ldr	r1, [pc, #564]	(1018d0 <.text+0x18d0>)
  10169a:	4648      	mov	r0, r9
  10169c:	4469      	add	r1, sp
  10169e:	fdb5f7ff 	bl	10120c <__sprint>
  1016a2:	2800      	cmp	r0, #0
  1016a4:	d000      	beq	1016a8 <.text+0x16a8>
  1016a6:	e0f2      	b	10188e <.text+0x188e>
  1016a8:	4c88      	ldr	r4, [pc, #544]	(1018cc <.text+0x18cc>)
  1016aa:	446c      	add	r4, sp
  1016ac:	6827      	ldr	r7, [r4, #0]
  1016ae:	9b0b      	ldr	r3, [sp, #44]
  1016b0:	4553      	cmp	r3, sl
  1016b2:	da00      	bge	1016b6 <.text+0x16b6>
  1016b4:	4653      	mov	r3, sl
  1016b6:	980a      	ldr	r0, [sp, #40]
  1016b8:	18c0      	add	r0, r0, r3
  1016ba:	900a      	str	r0, [sp, #40]
  1016bc:	2f00      	cmp	r7, #0
  1016be:	d000      	beq	1016c2 <.text+0x16c2>
  1016c0:	e0dd      	b	10187e <.text+0x187e>
  1016c2:	21d0      	mov	r1, #208
  1016c4:	00c9      	lsl	r1, r1, #3
  1016c6:	9a12      	ldr	r2, [sp, #72]
  1016c8:	2500      	mov	r5, #0
  1016ca:	4469      	add	r1, sp
  1016cc:	600d      	str	r5, [r1, #0]
  1016ce:	2a00      	cmp	r2, #0
  1016d0:	d100      	bne	1016d4 <.text+0x16d4>
  1016d2:	e0ef      	b	1018b4 <.text+0x18b4>
  1016d4:	9805      	ldr	r0, [sp, #20]
  1016d6:	1c11      	mov	r1, r2		(add r1, r2, #0)
  1016d8:	fe32f002 	bl	104340 <_free_r>
  1016dc:	4b7d      	ldr	r3, [pc, #500]	(1018d4 <.text+0x18d4>)
  1016de:	9512      	str	r5, [sp, #72]
  1016e0:	446b      	add	r3, sp
  1016e2:	4698      	mov	r8, r3
  1016e4:	9816      	ldr	r0, [sp, #88]
  1016e6:	4682      	mov	sl, r0
  1016e8:	e62a      	b	101340 <_vfprintf_r+0x114>
  1016ea:	4b78      	ldr	r3, [pc, #480]	(1018cc <.text+0x18cc>)
  1016ec:	24d0      	mov	r4, #208
  1016ee:	00e4      	lsl	r4, r4, #3
  1016f0:	446b      	add	r3, sp
  1016f2:	446c      	add	r4, sp
  1016f4:	681f      	ldr	r7, [r3, #0]
  1016f6:	6825      	ldr	r5, [r4, #0]
  1016f8:	4a78      	ldr	r2, [pc, #480]	(1018dc <.text+0x18dc>)
  1016fa:	446a      	add	r2, sp
  1016fc:	7813      	ldrb	r3, [r2, #0]
  1016fe:	2b00      	cmp	r3, #0
  101700:	d100      	bne	101704 <.text+0x1704>
  101702:	e6e0      	b	1014c6 <_vfprintf_r+0x29a>
  101704:	4871      	ldr	r0, [pc, #452]	(1018cc <.text+0x18cc>)
  101706:	21d0      	mov	r1, #208
  101708:	4643      	mov	r3, r8
  10170a:	00c9      	lsl	r1, r1, #3
  10170c:	601a      	str	r2, [r3, #0]
  10170e:	4644      	mov	r4, r8
  101710:	2301      	mov	r3, #1
  101712:	3701      	add	r7, #1
  101714:	4468      	add	r0, sp
  101716:	3501      	add	r5, #1
  101718:	4469      	add	r1, sp
  10171a:	6063      	str	r3, [r4, #4]
  10171c:	6007      	str	r7, [r0, #0]
  10171e:	600d      	str	r5, [r1, #0]
  101720:	2d07      	cmp	r5, #7
  101722:	dd00      	ble	101726 <.text+0x1726>
  101724:	e1bb      	b	101a9e <.text+0x1a9e>
  101726:	2208      	mov	r2, #8
  101728:	4490      	add	r8, r2
  10172a:	9a06      	ldr	r2, [sp, #24]
  10172c:	2a80      	cmp	r2, #128
  10172e:	d100      	bne	101732 <.text+0x1732>
  101730:	e6ea      	b	101508 <_vfprintf_r+0x2dc>
  101732:	9a10      	ldr	r2, [sp, #64]
  101734:	465b      	mov	r3, fp
  101736:	1ad4      	sub	r4, r2, r3
  101738:	2c00      	cmp	r4, #0
  10173a:	dc00      	bgt	10173e <.text+0x173e>
  10173c:	e751      	b	1015e2 <.text+0x15e2>
  10173e:	2c10      	cmp	r4, #16
  101740:	dc01      	bgt	101746 <.text+0x1746>
  101742:	fda2f000 	bl	10228a <.text+0x228a>
  101746:	4e66      	ldr	r6, [pc, #408]	(1018e0 <.text+0x18e0>)
  101748:	e004      	b	101754 <.text+0x1754>
  10174a:	2308      	mov	r3, #8
  10174c:	3c10      	sub	r4, #16
  10174e:	4498      	add	r8, r3
  101750:	2c10      	cmp	r4, #16
  101752:	dd23      	ble	10179c <.text+0x179c>
  101754:	495d      	ldr	r1, [pc, #372]	(1018cc <.text+0x18cc>)
  101756:	22d0      	mov	r2, #208
  101758:	00d2      	lsl	r2, r2, #3
  10175a:	4640      	mov	r0, r8
  10175c:	2310      	mov	r3, #16
  10175e:	3710      	add	r7, #16
  101760:	4469      	add	r1, sp
  101762:	3501      	add	r5, #1
  101764:	446a      	add	r2, sp
  101766:	6006      	str	r6, [r0, #0]
  101768:	6043      	str	r3, [r0, #4]
  10176a:	600f      	str	r7, [r1, #0]
  10176c:	6015      	str	r5, [r2, #0]
  10176e:	2d07      	cmp	r5, #7
  101770:	ddeb      	ble	10174a <.text+0x174a>
  101772:	4957      	ldr	r1, [pc, #348]	(1018d0 <.text+0x18d0>)
  101774:	4648      	mov	r0, r9
  101776:	4469      	add	r1, sp
  101778:	fd48f7ff 	bl	10120c <__sprint>
  10177c:	2800      	cmp	r0, #0
  10177e:	d000      	beq	101782 <.text+0x1782>
  101780:	e085      	b	10188e <.text+0x188e>
  101782:	4854      	ldr	r0, [pc, #336]	(1018d4 <.text+0x18d4>)
  101784:	4951      	ldr	r1, [pc, #324]	(1018cc <.text+0x18cc>)
  101786:	22d0      	mov	r2, #208
  101788:	00d2      	lsl	r2, r2, #3
  10178a:	4468      	add	r0, sp
  10178c:	4469      	add	r1, sp
  10178e:	446a      	add	r2, sp
  101790:	3c10      	sub	r4, #16
  101792:	4680      	mov	r8, r0
  101794:	680f      	ldr	r7, [r1, #0]
  101796:	6815      	ldr	r5, [r2, #0]
  101798:	2c10      	cmp	r4, #16
  10179a:	dcdb      	bgt	101754 <.text+0x1754>
  10179c:	4643      	mov	r3, r8
  10179e:	193f      	add	r7, r7, r4
  1017a0:	605c      	str	r4, [r3, #4]
  1017a2:	20d0      	mov	r0, #208
  1017a4:	4c49      	ldr	r4, [pc, #292]	(1018cc <.text+0x18cc>)
  1017a6:	00c0      	lsl	r0, r0, #3
  1017a8:	446c      	add	r4, sp
  1017aa:	3501      	add	r5, #1
  1017ac:	4468      	add	r0, sp
  1017ae:	601e      	str	r6, [r3, #0]
  1017b0:	6027      	str	r7, [r4, #0]
  1017b2:	6005      	str	r5, [r0, #0]
  1017b4:	2d07      	cmp	r5, #7
  1017b6:	dd00      	ble	1017ba <.text+0x17ba>
  1017b8:	e15e      	b	101a78 <.text+0x1a78>
  1017ba:	9815      	ldr	r0, [sp, #84]
  1017bc:	2108      	mov	r1, #8
  1017be:	4488      	add	r8, r1
  1017c0:	05c0      	lsl	r0, r0, #23
  1017c2:	d400      	bmi	1017c6 <.text+0x17c6>
  1017c4:	e711      	b	1015ea <.text+0x15ea>
  1017c6:	9a08      	ldr	r2, [sp, #32]
  1017c8:	2a65      	cmp	r2, #101
  1017ca:	dd00      	ble	1017ce <.text+0x17ce>
  1017cc:	e092      	b	1018f4 <.text+0x18f4>
  1017ce:	9c0f      	ldr	r4, [sp, #60]
  1017d0:	2c01      	cmp	r4, #1
  1017d2:	dc01      	bgt	1017d8 <.text+0x17d8>
  1017d4:	fd3ff000 	bl	102256 <.text+0x2256>
  1017d8:	9909      	ldr	r1, [sp, #36]
  1017da:	4a42      	ldr	r2, [pc, #264]	(1018e4 <.text+0x18e4>)
  1017dc:	780b      	ldrb	r3, [r1, #0]
  1017de:	446a      	add	r2, sp
  1017e0:	7013      	strb	r3, [r2, #0]
  1017e2:	483a      	ldr	r0, [pc, #232]	(1018cc <.text+0x18cc>)
  1017e4:	232e      	mov	r3, #46
  1017e6:	21d0      	mov	r1, #208
  1017e8:	7053      	strb	r3, [r2, #1]
  1017ea:	00c9      	lsl	r1, r1, #3
  1017ec:	4643      	mov	r3, r8
  1017ee:	601a      	str	r2, [r3, #0]
  1017f0:	4644      	mov	r4, r8
  1017f2:	2302      	mov	r3, #2
  1017f4:	3702      	add	r7, #2
  1017f6:	4468      	add	r0, sp
  1017f8:	3501      	add	r5, #1
  1017fa:	4469      	add	r1, sp
  1017fc:	6063      	str	r3, [r4, #4]
  1017fe:	6007      	str	r7, [r0, #0]
  101800:	600d      	str	r5, [r1, #0]
  101802:	2d07      	cmp	r5, #7
  101804:	dd01      	ble	10180a <.text+0x180a>
  101806:	fcddf000 	bl	1021c4 <.text+0x21c4>
  10180a:	2208      	mov	r2, #8
  10180c:	4490      	add	r8, r2
  10180e:	9813      	ldr	r0, [sp, #76]
  101810:	9914      	ldr	r1, [sp, #80]
  101812:	4a35      	ldr	r2, [pc, #212]	(1018e8 <.text+0x18e8>)
  101814:	4b35      	ldr	r3, [pc, #212]	(1018ec <.text+0x18ec>)
  101816:	f98df005 	bl	106b34 <__nedf2>
  10181a:	2800      	cmp	r0, #0
  10181c:	d100      	bne	101820 <.text+0x1820>
  10181e:	e1bc      	b	101b9a <.text+0x1b9a>
  101820:	9b09      	ldr	r3, [sp, #36]
  101822:	4641      	mov	r1, r8
  101824:	3301      	add	r3, #1
  101826:	600b      	str	r3, [r1, #0]
  101828:	9b0f      	ldr	r3, [sp, #60]
  10182a:	9a0f      	ldr	r2, [sp, #60]
  10182c:	3b01      	sub	r3, #1
  10182e:	604b      	str	r3, [r1, #4]
  101830:	19d3      	add	r3, r2, r7
  101832:	1e5f      	sub	r7, r3, #1
  101834:	24d0      	mov	r4, #208
  101836:	4b25      	ldr	r3, [pc, #148]	(1018cc <.text+0x18cc>)
  101838:	00e4      	lsl	r4, r4, #3
  10183a:	446b      	add	r3, sp
  10183c:	3501      	add	r5, #1
  10183e:	446c      	add	r4, sp
  101840:	601f      	str	r7, [r3, #0]
  101842:	6025      	str	r5, [r4, #0]
  101844:	2d07      	cmp	r5, #7
  101846:	dd01      	ble	10184c <.text+0x184c>
  101848:	fd53f000 	bl	1022f2 <.text+0x22f2>
  10184c:	2008      	mov	r0, #8
  10184e:	4480      	add	r8, r0
  101850:	980e      	ldr	r0, [sp, #56]
  101852:	4b27      	ldr	r3, [pc, #156]	(1018f0 <.text+0x18f0>)
  101854:	491d      	ldr	r1, [pc, #116]	(1018cc <.text+0x18cc>)
  101856:	22d0      	mov	r2, #208
  101858:	00d2      	lsl	r2, r2, #3
  10185a:	4644      	mov	r4, r8
  10185c:	446b      	add	r3, sp
  10185e:	183f      	add	r7, r7, r0
  101860:	4469      	add	r1, sp
  101862:	3501      	add	r5, #1
  101864:	446a      	add	r2, sp
  101866:	6023      	str	r3, [r4, #0]
  101868:	6060      	str	r0, [r4, #4]
  10186a:	600f      	str	r7, [r1, #0]
  10186c:	6015      	str	r5, [r2, #0]
  10186e:	2d07      	cmp	r5, #7
  101870:	dd00      	ble	101874 <.text+0x1874>
  101872:	e1fc      	b	101c6e <.text+0x1c6e>
  101874:	4642      	mov	r2, r8
  101876:	e6c9      	b	10160c <.text+0x160c>
  101878:	9a07      	ldr	r2, [sp, #28]
  10187a:	1aa6      	sub	r6, r4, r2
  10187c:	e573      	b	101366 <_vfprintf_r+0x13a>
  10187e:	4914      	ldr	r1, [pc, #80]	(1018d0 <.text+0x18d0>)
  101880:	4648      	mov	r0, r9
  101882:	4469      	add	r1, sp
  101884:	fcc2f7ff 	bl	10120c <__sprint>
  101888:	2800      	cmp	r0, #0
  10188a:	d100      	bne	10188e <.text+0x188e>
  10188c:	e719      	b	1016c2 <.text+0x16c2>
  10188e:	9b12      	ldr	r3, [sp, #72]
  101890:	2b00      	cmp	r3, #0
  101892:	d003      	beq	10189c <.text+0x189c>
  101894:	9805      	ldr	r0, [sp, #20]
  101896:	9912      	ldr	r1, [sp, #72]
  101898:	fd52f002 	bl	104340 <_free_r>
  10189c:	464c      	mov	r4, r9
  10189e:	89a3      	ldrh	r3, [r4, #12]
  1018a0:	0658      	lsl	r0, r3, #25
  1018a2:	d400      	bmi	1018a6 <.text+0x18a6>
  1018a4:	e527      	b	1012f6 <_vfprintf_r+0xca>
  1018a6:	2101      	mov	r1, #1
  1018a8:	4249      	neg	r1, r1
  1018aa:	910a      	str	r1, [sp, #40]
  1018ac:	e523      	b	1012f6 <_vfprintf_r+0xca>
  1018ae:	fc39f002 	bl	104124 <__sinit>
  1018b2:	e4d2      	b	10125a <_vfprintf_r+0x2e>
  1018b4:	4c07      	ldr	r4, [pc, #28]	(1018d4 <.text+0x18d4>)
  1018b6:	446c      	add	r4, sp
  1018b8:	46a0      	mov	r8, r4
  1018ba:	e713      	b	1016e4 <.text+0x16e4>
  1018bc:	4648      	mov	r0, r9
  1018be:	fbe1f001 	bl	103084 <__swsetup>
  1018c2:	2800      	cmp	r0, #0
  1018c4:	d1ef      	bne	1018a6 <.text+0x18a6>
  1018c6:	464c      	mov	r4, r9
  1018c8:	89a2      	ldrh	r2, [r4, #12]
  1018ca:	e4cf      	b	10126c <_vfprintf_r+0x40>
  1018cc:	0684      	lsl	r4, r0, #26
  1018ce:	0000      	lsl	r0, r0, #0
  1018d0:	067c      	lsl	r4, r7, #25
  1018d2:	0000      	lsl	r0, r0, #0
  1018d4:	0614      	lsl	r4, r2, #24
  1018d6:	0000      	lsl	r0, r0, #0
  1018d8:	7514      	strb	r4, [r2, #20]
  1018da:	0010      	lsl	r0, r2, #0
  1018dc:	06b3      	lsl	r3, r6, #26
  1018de:	0000      	lsl	r0, r0, #0
  1018e0:	7504      	strb	r4, [r0, #20]
  1018e2:	0010      	lsl	r0, r2, #0
  1018e4:	06b1      	lsl	r1, r6, #26
	...
  1018ee:	0000      	lsl	r0, r0, #0
  1018f0:	0699      	lsl	r1, r3, #26
  1018f2:	0000      	lsl	r0, r0, #0
  1018f4:	9813      	ldr	r0, [sp, #76]
  1018f6:	9914      	ldr	r1, [sp, #80]
  1018f8:	4be5      	ldr	r3, [pc, #916]	(101c90 <.text+0x1c90>)
  1018fa:	4ae4      	ldr	r2, [pc, #912]	(101c8c <.text+0x1c8c>)
  1018fc:	f8eef005 	bl	106adc <__eqdf2>
  101900:	2800      	cmp	r0, #0
  101902:	d000      	beq	101906 <.text+0x1906>
  101904:	e0f9      	b	101afa <.text+0x1afa>
  101906:	4be3      	ldr	r3, [pc, #908]	(101c94 <.text+0x1c94>)
  101908:	48e3      	ldr	r0, [pc, #908]	(101c98 <.text+0x1c98>)
  10190a:	21d0      	mov	r1, #208
  10190c:	4644      	mov	r4, r8
  10190e:	00c9      	lsl	r1, r1, #3
  101910:	6023      	str	r3, [r4, #0]
  101912:	3701      	add	r7, #1
  101914:	2301      	mov	r3, #1
  101916:	4468      	add	r0, sp
  101918:	3501      	add	r5, #1
  10191a:	4469      	add	r1, sp
  10191c:	6063      	str	r3, [r4, #4]
  10191e:	6007      	str	r7, [r0, #0]
  101920:	600d      	str	r5, [r1, #0]
  101922:	2d07      	cmp	r5, #7
  101924:	dd01      	ble	10192a <.text+0x192a>
  101926:	fcbef000 	bl	1022a6 <.text+0x22a6>
  10192a:	4642      	mov	r2, r8
  10192c:	3208      	add	r2, #8
  10192e:	4cdb      	ldr	r4, [pc, #876]	(101c9c <.text+0x1c9c>)
  101930:	446c      	add	r4, sp
  101932:	6823      	ldr	r3, [r4, #0]
  101934:	980f      	ldr	r0, [sp, #60]
  101936:	4298      	cmp	r0, r3
  101938:	dc00      	bgt	10193c <.text+0x193c>
  10193a:	e1c5      	b	101cc8 <.text+0x1cc8>
  10193c:	20d0      	mov	r0, #208
  10193e:	00c0      	lsl	r0, r0, #3
  101940:	4468      	add	r0, sp
  101942:	9b0c      	ldr	r3, [sp, #48]
  101944:	6805      	ldr	r5, [r0, #0]
  101946:	4cd4      	ldr	r4, [pc, #848]	(101c98 <.text+0x1c98>)
  101948:	6013      	str	r3, [r2, #0]
  10194a:	3701      	add	r7, #1
  10194c:	2301      	mov	r3, #1
  10194e:	446c      	add	r4, sp
  101950:	3501      	add	r5, #1
  101952:	6053      	str	r3, [r2, #4]
  101954:	6027      	str	r7, [r4, #0]
  101956:	6005      	str	r5, [r0, #0]
  101958:	2d07      	cmp	r5, #7
  10195a:	dd00      	ble	10195e <.text+0x195e>
  10195c:	e384      	b	102068 <.text+0x2068>
  10195e:	3208      	add	r2, #8
  101960:	9c0f      	ldr	r4, [sp, #60]
  101962:	3c01      	sub	r4, #1
  101964:	2c00      	cmp	r4, #0
  101966:	dc00      	bgt	10196a <.text+0x196a>
  101968:	e651      	b	10160e <.text+0x160e>
  10196a:	2c10      	cmp	r4, #16
  10196c:	dc01      	bgt	101972 <.text+0x1972>
  10196e:	fc3ef000 	bl	1021ee <.text+0x21ee>
  101972:	23d0      	mov	r3, #208
  101974:	00db      	lsl	r3, r3, #3
  101976:	446b      	add	r3, sp
  101978:	681d      	ldr	r5, [r3, #0]
  10197a:	4ec9      	ldr	r6, [pc, #804]	(101ca0 <.text+0x1ca0>)
  10197c:	e005      	b	10198a <.text+0x198a>
  10197e:	3208      	add	r2, #8
  101980:	3c10      	sub	r4, #16
  101982:	2c10      	cmp	r4, #16
  101984:	dc01      	bgt	10198a <.text+0x198a>
  101986:	fc37f000 	bl	1021f8 <.text+0x21f8>
  10198a:	48c3      	ldr	r0, [pc, #780]	(101c98 <.text+0x1c98>)
  10198c:	21d0      	mov	r1, #208
  10198e:	00c9      	lsl	r1, r1, #3
  101990:	2310      	mov	r3, #16
  101992:	3710      	add	r7, #16
  101994:	4468      	add	r0, sp
  101996:	3501      	add	r5, #1
  101998:	4469      	add	r1, sp
  10199a:	6016      	str	r6, [r2, #0]
  10199c:	6053      	str	r3, [r2, #4]
  10199e:	6007      	str	r7, [r0, #0]
  1019a0:	600d      	str	r5, [r1, #0]
  1019a2:	2d07      	cmp	r5, #7
  1019a4:	ddeb      	ble	10197e <.text+0x197e>
  1019a6:	49bf      	ldr	r1, [pc, #764]	(101ca4 <.text+0x1ca4>)
  1019a8:	4648      	mov	r0, r9
  1019aa:	4469      	add	r1, sp
  1019ac:	fc2ef7ff 	bl	10120c <__sprint>
  1019b0:	2800      	cmp	r0, #0
  1019b2:	d000      	beq	1019b6 <.text+0x19b6>
  1019b4:	e76b      	b	10188e <.text+0x188e>
  1019b6:	4bb8      	ldr	r3, [pc, #736]	(101c98 <.text+0x1c98>)
  1019b8:	20d0      	mov	r0, #208
  1019ba:	00c0      	lsl	r0, r0, #3
  1019bc:	4aba      	ldr	r2, [pc, #744]	(101ca8 <.text+0x1ca8>)
  1019be:	446b      	add	r3, sp
  1019c0:	4468      	add	r0, sp
  1019c2:	681f      	ldr	r7, [r3, #0]
  1019c4:	6805      	ldr	r5, [r0, #0]
  1019c6:	446a      	add	r2, sp
  1019c8:	e7da      	b	101980 <.text+0x1980>
  1019ca:	2301      	mov	r3, #1
  1019cc:	425b      	neg	r3, r3
  1019ce:	930a      	str	r3, [sp, #40]
  1019d0:	89a3      	ldrh	r3, [r4, #12]
  1019d2:	065c      	lsl	r4, r3, #25
  1019d4:	d500      	bpl	1019d8 <.text+0x19d8>
  1019d6:	e488      	b	1012ea <_vfprintf_r+0xbe>
  1019d8:	e48d      	b	1012f6 <_vfprintf_r+0xca>
  1019da:	49b2      	ldr	r1, [pc, #712]	(101ca4 <.text+0x1ca4>)
  1019dc:	4648      	mov	r0, r9
  1019de:	4469      	add	r1, sp
  1019e0:	fc14f7ff 	bl	10120c <__sprint>
  1019e4:	2800      	cmp	r0, #0
  1019e6:	d000      	beq	1019ea <.text+0x19ea>
  1019e8:	e751      	b	10188e <.text+0x188e>
  1019ea:	48ab      	ldr	r0, [pc, #684]	(101c98 <.text+0x1c98>)
  1019ec:	4aae      	ldr	r2, [pc, #696]	(101ca8 <.text+0x1ca8>)
  1019ee:	4468      	add	r0, sp
  1019f0:	6807      	ldr	r7, [r0, #0]
  1019f2:	446a      	add	r2, sp
  1019f4:	9b15      	ldr	r3, [sp, #84]
  1019f6:	2101      	mov	r1, #1
  1019f8:	420b      	tst	r3, r1
  1019fa:	d100      	bne	1019fe <.text+0x19fe>
  1019fc:	e607      	b	10160e <.text+0x160e>
  1019fe:	20d0      	mov	r0, #208
  101a00:	00c0      	lsl	r0, r0, #3
  101a02:	4468      	add	r0, sp
  101a04:	6805      	ldr	r5, [r0, #0]
  101a06:	4ca4      	ldr	r4, [pc, #656]	(101c98 <.text+0x1c98>)
  101a08:	4ba8      	ldr	r3, [pc, #672]	(101cac <.text+0x1cac>)
  101a0a:	3701      	add	r7, #1
  101a0c:	446c      	add	r4, sp
  101a0e:	3501      	add	r5, #1
  101a10:	6013      	str	r3, [r2, #0]
  101a12:	6051      	str	r1, [r2, #4]
  101a14:	6027      	str	r7, [r4, #0]
  101a16:	6005      	str	r5, [r0, #0]
  101a18:	2d07      	cmp	r5, #7
  101a1a:	dc00      	bgt	101a1e <.text+0x1a1e>
  101a1c:	e5f6      	b	10160c <.text+0x160c>
  101a1e:	49a1      	ldr	r1, [pc, #644]	(101ca4 <.text+0x1ca4>)
  101a20:	4648      	mov	r0, r9
  101a22:	4469      	add	r1, sp
  101a24:	fbf2f7ff 	bl	10120c <__sprint>
  101a28:	2800      	cmp	r0, #0
  101a2a:	d000      	beq	101a2e <.text+0x1a2e>
  101a2c:	e72f      	b	10188e <.text+0x188e>
  101a2e:	499a      	ldr	r1, [pc, #616]	(101c98 <.text+0x1c98>)
  101a30:	4a9d      	ldr	r2, [pc, #628]	(101ca8 <.text+0x1ca8>)
  101a32:	4469      	add	r1, sp
  101a34:	680f      	ldr	r7, [r1, #0]
  101a36:	446a      	add	r2, sp
  101a38:	e5e9      	b	10160e <.text+0x160e>
  101a3a:	499a      	ldr	r1, [pc, #616]	(101ca4 <.text+0x1ca4>)
  101a3c:	4648      	mov	r0, r9
  101a3e:	4469      	add	r1, sp
  101a40:	fbe4f7ff 	bl	10120c <__sprint>
  101a44:	2800      	cmp	r0, #0
  101a46:	d000      	beq	101a4a <.text+0x1a4a>
  101a48:	e721      	b	10188e <.text+0x188e>
  101a4a:	4893      	ldr	r0, [pc, #588]	(101c98 <.text+0x1c98>)
  101a4c:	21d0      	mov	r1, #208
  101a4e:	4c96      	ldr	r4, [pc, #600]	(101ca8 <.text+0x1ca8>)
  101a50:	00c9      	lsl	r1, r1, #3
  101a52:	4468      	add	r0, sp
  101a54:	4469      	add	r1, sp
  101a56:	446c      	add	r4, sp
  101a58:	6807      	ldr	r7, [r0, #0]
  101a5a:	680d      	ldr	r5, [r1, #0]
  101a5c:	46a0      	mov	r8, r4
  101a5e:	e664      	b	10172a <.text+0x172a>
  101a60:	4990      	ldr	r1, [pc, #576]	(101ca4 <.text+0x1ca4>)
  101a62:	4648      	mov	r0, r9
  101a64:	4469      	add	r1, sp
  101a66:	fbd1f7ff 	bl	10120c <__sprint>
  101a6a:	2800      	cmp	r0, #0
  101a6c:	d000      	beq	101a70 <.text+0x1a70>
  101a6e:	e715      	b	10189c <.text+0x189c>
  101a70:	498d      	ldr	r1, [pc, #564]	(101ca8 <.text+0x1ca8>)
  101a72:	4469      	add	r1, sp
  101a74:	4688      	mov	r8, r1
  101a76:	e48f      	b	101398 <_vfprintf_r+0x16c>
  101a78:	498a      	ldr	r1, [pc, #552]	(101ca4 <.text+0x1ca4>)
  101a7a:	4648      	mov	r0, r9
  101a7c:	4469      	add	r1, sp
  101a7e:	fbc5f7ff 	bl	10120c <__sprint>
  101a82:	2800      	cmp	r0, #0
  101a84:	d000      	beq	101a88 <.text+0x1a88>
  101a86:	e702      	b	10188e <.text+0x188e>
  101a88:	4b83      	ldr	r3, [pc, #524]	(101c98 <.text+0x1c98>)
  101a8a:	24d0      	mov	r4, #208
  101a8c:	4a86      	ldr	r2, [pc, #536]	(101ca8 <.text+0x1ca8>)
  101a8e:	00e4      	lsl	r4, r4, #3
  101a90:	446b      	add	r3, sp
  101a92:	446c      	add	r4, sp
  101a94:	446a      	add	r2, sp
  101a96:	681f      	ldr	r7, [r3, #0]
  101a98:	6825      	ldr	r5, [r4, #0]
  101a9a:	4690      	mov	r8, r2
  101a9c:	e5a1      	b	1015e2 <.text+0x15e2>
  101a9e:	4981      	ldr	r1, [pc, #516]	(101ca4 <.text+0x1ca4>)
  101aa0:	4648      	mov	r0, r9
  101aa2:	4469      	add	r1, sp
  101aa4:	fbb2f7ff 	bl	10120c <__sprint>
  101aa8:	2800      	cmp	r0, #0
  101aaa:	d000      	beq	101aae <.text+0x1aae>
  101aac:	e6ef      	b	10188e <.text+0x188e>
  101aae:	4c7a      	ldr	r4, [pc, #488]	(101c98 <.text+0x1c98>)
  101ab0:	20d0      	mov	r0, #208
  101ab2:	4b7d      	ldr	r3, [pc, #500]	(101ca8 <.text+0x1ca8>)
  101ab4:	00c0      	lsl	r0, r0, #3
  101ab6:	446c      	add	r4, sp
  101ab8:	4468      	add	r0, sp
  101aba:	446b      	add	r3, sp
  101abc:	6827      	ldr	r7, [r4, #0]
  101abe:	6805      	ldr	r5, [r0, #0]
  101ac0:	4698      	mov	r8, r3
  101ac2:	e632      	b	10172a <.text+0x172a>
  101ac4:	4874      	ldr	r0, [pc, #464]	(101c98 <.text+0x1c98>)
  101ac6:	21d0      	mov	r1, #208
  101ac8:	00c9      	lsl	r1, r1, #3
  101aca:	4468      	add	r0, sp
  101acc:	4469      	add	r1, sp
  101ace:	6807      	ldr	r7, [r0, #0]
  101ad0:	680d      	ldr	r5, [r1, #0]
  101ad2:	e611      	b	1016f8 <.text+0x16f8>
  101ad4:	4973      	ldr	r1, [pc, #460]	(101ca4 <.text+0x1ca4>)
  101ad6:	4648      	mov	r0, r9
  101ad8:	4469      	add	r1, sp
  101ada:	fb97f7ff 	bl	10120c <__sprint>
  101ade:	2800      	cmp	r0, #0
  101ae0:	d000      	beq	101ae4 <.text+0x1ae4>
  101ae2:	e6d4      	b	10188e <.text+0x188e>
  101ae4:	496c      	ldr	r1, [pc, #432]	(101c98 <.text+0x1c98>)
  101ae6:	22d0      	mov	r2, #208
  101ae8:	486f      	ldr	r0, [pc, #444]	(101ca8 <.text+0x1ca8>)
  101aea:	00d2      	lsl	r2, r2, #3
  101aec:	4469      	add	r1, sp
  101aee:	446a      	add	r2, sp
  101af0:	4468      	add	r0, sp
  101af2:	680f      	ldr	r7, [r1, #0]
  101af4:	6815      	ldr	r5, [r2, #0]
  101af6:	4680      	mov	r8, r0
  101af8:	e5fe      	b	1016f8 <.text+0x16f8>
  101afa:	4968      	ldr	r1, [pc, #416]	(101c9c <.text+0x1c9c>)
  101afc:	4469      	add	r1, sp
  101afe:	6808      	ldr	r0, [r1, #0]
  101b00:	2800      	cmp	r0, #0
  101b02:	dc01      	bgt	101b08 <.text+0x1b08>
  101b04:	fc2bf000 	bl	10235e <.text+0x235e>
  101b08:	990f      	ldr	r1, [sp, #60]
  101b0a:	4281      	cmp	r1, r0
  101b0c:	dc77      	bgt	101bfe <.text+0x1bfe>
  101b0e:	4643      	mov	r3, r8
  101b10:	19cf      	add	r7, r1, r7
  101b12:	6059      	str	r1, [r3, #4]
  101b14:	4c60      	ldr	r4, [pc, #384]	(101c98 <.text+0x1c98>)
  101b16:	21d0      	mov	r1, #208
  101b18:	9a09      	ldr	r2, [sp, #36]
  101b1a:	00c9      	lsl	r1, r1, #3
  101b1c:	446c      	add	r4, sp
  101b1e:	3501      	add	r5, #1
  101b20:	4469      	add	r1, sp
  101b22:	601a      	str	r2, [r3, #0]
  101b24:	6027      	str	r7, [r4, #0]
  101b26:	600d      	str	r5, [r1, #0]
  101b28:	2d07      	cmp	r5, #7
  101b2a:	dd01      	ble	101b30 <.text+0x1b30>
  101b2c:	fd88f000 	bl	102640 <.text+0x2640>
  101b30:	4642      	mov	r2, r8
  101b32:	3208      	add	r2, #8
  101b34:	990f      	ldr	r1, [sp, #60]
  101b36:	1a44      	sub	r4, r0, r1
  101b38:	2c00      	cmp	r4, #0
  101b3a:	dc00      	bgt	101b3e <.text+0x1b3e>
  101b3c:	e75a      	b	1019f4 <.text+0x19f4>
  101b3e:	2c10      	cmp	r4, #16
  101b40:	dc00      	bgt	101b44 <.text+0x1b44>
  101b42:	e3eb      	b	10231c <.text+0x231c>
  101b44:	23d0      	mov	r3, #208
  101b46:	00db      	lsl	r3, r3, #3
  101b48:	446b      	add	r3, sp
  101b4a:	681d      	ldr	r5, [r3, #0]
  101b4c:	4e54      	ldr	r6, [pc, #336]	(101ca0 <.text+0x1ca0>)
  101b4e:	e004      	b	101b5a <.text+0x1b5a>
  101b50:	3208      	add	r2, #8
  101b52:	3c10      	sub	r4, #16
  101b54:	2c10      	cmp	r4, #16
  101b56:	dc00      	bgt	101b5a <.text+0x1b5a>
  101b58:	e3e5      	b	102326 <.text+0x2326>
  101b5a:	484f      	ldr	r0, [pc, #316]	(101c98 <.text+0x1c98>)
  101b5c:	21d0      	mov	r1, #208
  101b5e:	00c9      	lsl	r1, r1, #3
  101b60:	2310      	mov	r3, #16
  101b62:	3710      	add	r7, #16
  101b64:	4468      	add	r0, sp
  101b66:	3501      	add	r5, #1
  101b68:	4469      	add	r1, sp
  101b6a:	6016      	str	r6, [r2, #0]
  101b6c:	6053      	str	r3, [r2, #4]
  101b6e:	6007      	str	r7, [r0, #0]
  101b70:	600d      	str	r5, [r1, #0]
  101b72:	2d07      	cmp	r5, #7
  101b74:	ddec      	ble	101b50 <.text+0x1b50>
  101b76:	494b      	ldr	r1, [pc, #300]	(101ca4 <.text+0x1ca4>)
  101b78:	4648      	mov	r0, r9
  101b7a:	4469      	add	r1, sp
  101b7c:	fb46f7ff 	bl	10120c <__sprint>
  101b80:	2800      	cmp	r0, #0
  101b82:	d000      	beq	101b86 <.text+0x1b86>
  101b84:	e683      	b	10188e <.text+0x188e>
  101b86:	4b44      	ldr	r3, [pc, #272]	(101c98 <.text+0x1c98>)
  101b88:	20d0      	mov	r0, #208
  101b8a:	00c0      	lsl	r0, r0, #3
  101b8c:	4a46      	ldr	r2, [pc, #280]	(101ca8 <.text+0x1ca8>)
  101b8e:	446b      	add	r3, sp
  101b90:	4468      	add	r0, sp
  101b92:	681f      	ldr	r7, [r3, #0]
  101b94:	6805      	ldr	r5, [r0, #0]
  101b96:	446a      	add	r2, sp
  101b98:	e7db      	b	101b52 <.text+0x1b52>
  101b9a:	9c0f      	ldr	r4, [sp, #60]
  101b9c:	3c01      	sub	r4, #1
  101b9e:	2c00      	cmp	r4, #0
  101ba0:	dc00      	bgt	101ba4 <.text+0x1ba4>
  101ba2:	e655      	b	101850 <.text+0x1850>
  101ba4:	2c10      	cmp	r4, #16
  101ba6:	dc00      	bgt	101baa <.text+0x1baa>
  101ba8:	e2e3      	b	102172 <.text+0x2172>
  101baa:	4e3d      	ldr	r6, [pc, #244]	(101ca0 <.text+0x1ca0>)
  101bac:	e005      	b	101bba <.text+0x1bba>
  101bae:	2308      	mov	r3, #8
  101bb0:	4498      	add	r8, r3
  101bb2:	3c10      	sub	r4, #16
  101bb4:	2c10      	cmp	r4, #16
  101bb6:	dc00      	bgt	101bba <.text+0x1bba>
  101bb8:	e2dc      	b	102174 <.text+0x2174>
  101bba:	4937      	ldr	r1, [pc, #220]	(101c98 <.text+0x1c98>)
  101bbc:	22d0      	mov	r2, #208
  101bbe:	00d2      	lsl	r2, r2, #3
  101bc0:	4640      	mov	r0, r8
  101bc2:	2310      	mov	r3, #16
  101bc4:	3710      	add	r7, #16
  101bc6:	4469      	add	r1, sp
  101bc8:	3501      	add	r5, #1
  101bca:	446a      	add	r2, sp
  101bcc:	6006      	str	r6, [r0, #0]
  101bce:	6043      	str	r3, [r0, #4]
  101bd0:	600f      	str	r7, [r1, #0]
  101bd2:	6015      	str	r5, [r2, #0]
  101bd4:	2d07      	cmp	r5, #7
  101bd6:	ddea      	ble	101bae <.text+0x1bae>
  101bd8:	4932      	ldr	r1, [pc, #200]	(101ca4 <.text+0x1ca4>)
  101bda:	4648      	mov	r0, r9
  101bdc:	4469      	add	r1, sp
  101bde:	fb15f7ff 	bl	10120c <__sprint>
  101be2:	2800      	cmp	r0, #0
  101be4:	d000      	beq	101be8 <.text+0x1be8>
  101be6:	e652      	b	10188e <.text+0x188e>
  101be8:	492b      	ldr	r1, [pc, #172]	(101c98 <.text+0x1c98>)
  101bea:	22d0      	mov	r2, #208
  101bec:	482e      	ldr	r0, [pc, #184]	(101ca8 <.text+0x1ca8>)
  101bee:	00d2      	lsl	r2, r2, #3
  101bf0:	4469      	add	r1, sp
  101bf2:	446a      	add	r2, sp
  101bf4:	4468      	add	r0, sp
  101bf6:	680f      	ldr	r7, [r1, #0]
  101bf8:	6815      	ldr	r5, [r2, #0]
  101bfa:	4680      	mov	r8, r0
  101bfc:	e7d9      	b	101bb2 <.text+0x1bb2>
  101bfe:	4c26      	ldr	r4, [pc, #152]	(101c98 <.text+0x1c98>)
  101c00:	21d0      	mov	r1, #208
  101c02:	9a09      	ldr	r2, [sp, #36]
  101c04:	00c9      	lsl	r1, r1, #3
  101c06:	4643      	mov	r3, r8
  101c08:	183f      	add	r7, r7, r0
  101c0a:	446c      	add	r4, sp
  101c0c:	3501      	add	r5, #1
  101c0e:	4469      	add	r1, sp
  101c10:	601a      	str	r2, [r3, #0]
  101c12:	6058      	str	r0, [r3, #4]
  101c14:	6027      	str	r7, [r4, #0]
  101c16:	600d      	str	r5, [r1, #0]
  101c18:	2d07      	cmp	r5, #7
  101c1a:	dd01      	ble	101c20 <.text+0x1c20>
  101c1c:	fcf6f000 	bl	10260c <.text+0x260c>
  101c20:	4642      	mov	r2, r8
  101c22:	3208      	add	r2, #8
  101c24:	4b21      	ldr	r3, [pc, #132]	(101cac <.text+0x1cac>)
  101c26:	6013      	str	r3, [r2, #0]
  101c28:	2301      	mov	r3, #1
  101c2a:	6053      	str	r3, [r2, #4]
  101c2c:	21d0      	mov	r1, #208
  101c2e:	4b1a      	ldr	r3, [pc, #104]	(101c98 <.text+0x1c98>)
  101c30:	00c9      	lsl	r1, r1, #3
  101c32:	3701      	add	r7, #1
  101c34:	446b      	add	r3, sp
  101c36:	3501      	add	r5, #1
  101c38:	4469      	add	r1, sp
  101c3a:	1c04      	mov	r4, r0		(add r4, r0, #0)
  101c3c:	601f      	str	r7, [r3, #0]
  101c3e:	600d      	str	r5, [r1, #0]
  101c40:	2d07      	cmp	r5, #7
  101c42:	dd01      	ble	101c48 <.text+0x1c48>
  101c44:	fccbf000 	bl	1025de <.text+0x25de>
  101c48:	3208      	add	r2, #8
  101c4a:	9909      	ldr	r1, [sp, #36]
  101c4c:	1863      	add	r3, r4, r1
  101c4e:	9c0f      	ldr	r4, [sp, #60]
  101c50:	6013      	str	r3, [r2, #0]
  101c52:	21d0      	mov	r1, #208
  101c54:	1a23      	sub	r3, r4, r0
  101c56:	4810      	ldr	r0, [pc, #64]	(101c98 <.text+0x1c98>)
  101c58:	00c9      	lsl	r1, r1, #3
  101c5a:	18ff      	add	r7, r7, r3
  101c5c:	4468      	add	r0, sp
  101c5e:	3501      	add	r5, #1
  101c60:	4469      	add	r1, sp
  101c62:	6053      	str	r3, [r2, #4]
  101c64:	6007      	str	r7, [r0, #0]
  101c66:	600d      	str	r5, [r1, #0]
  101c68:	2d07      	cmp	r5, #7
  101c6a:	dc00      	bgt	101c6e <.text+0x1c6e>
  101c6c:	e4ce      	b	10160c <.text+0x160c>
  101c6e:	490d      	ldr	r1, [pc, #52]	(101ca4 <.text+0x1ca4>)
  101c70:	4648      	mov	r0, r9
  101c72:	4469      	add	r1, sp
  101c74:	facaf7ff 	bl	10120c <__sprint>
  101c78:	2800      	cmp	r0, #0
  101c7a:	d000      	beq	101c7e <.text+0x1c7e>
  101c7c:	e607      	b	10188e <.text+0x188e>
  101c7e:	4b06      	ldr	r3, [pc, #24]	(101c98 <.text+0x1c98>)
  101c80:	4a09      	ldr	r2, [pc, #36]	(101ca8 <.text+0x1ca8>)
  101c82:	446b      	add	r3, sp
  101c84:	681f      	ldr	r7, [r3, #0]
  101c86:	446a      	add	r2, sp
  101c88:	e4c1      	b	10160e <.text+0x160e>
	...
  101c92:	0000      	lsl	r0, r0, #0
  101c94:	7718      	strb	r0, [r3, #28]
  101c96:	0010      	lsl	r0, r2, #0
  101c98:	0684      	lsl	r4, r0, #26
  101c9a:	0000      	lsl	r0, r0, #0
  101c9c:	06ac      	lsl	r4, r5, #26
  101c9e:	0000      	lsl	r0, r0, #0
  101ca0:	7504      	strb	r4, [r0, #20]
  101ca2:	0010      	lsl	r0, r2, #0
  101ca4:	067c      	lsl	r4, r7, #25
  101ca6:	0000      	lsl	r0, r0, #0
  101ca8:	0614      	lsl	r4, r2, #24
  101caa:	0000      	lsl	r0, r0, #0
  101cac:	771c      	strb	r4, [r3, #28]
  101cae:	0010      	lsl	r0, r2, #0
  101cb0:	49e3      	ldr	r1, [pc, #908]	(102040 <.text+0x2040>)
  101cb2:	4469      	add	r1, sp
  101cb4:	680b      	ldr	r3, [r1, #0]
  101cb6:	2b00      	cmp	r3, #0
  101cb8:	d000      	beq	101cbc <.text+0x1cbc>
  101cba:	e1e4      	b	102086 <.text+0x2086>
  101cbc:	22d0      	mov	r2, #208
  101cbe:	00d2      	lsl	r2, r2, #3
  101cc0:	2300      	mov	r3, #0
  101cc2:	446a      	add	r2, sp
  101cc4:	6013      	str	r3, [r2, #0]
  101cc6:	e5e9      	b	10189c <.text+0x189c>
  101cc8:	9915      	ldr	r1, [sp, #84]
  101cca:	07c9      	lsl	r1, r1, #31
  101ccc:	d400      	bmi	101cd0 <.text+0x1cd0>
  101cce:	e49e      	b	10160e <.text+0x160e>
  101cd0:	e634      	b	10193c <.text+0x193c>
  101cd2:	9c15      	ldr	r4, [sp, #84]
  101cd4:	2310      	mov	r3, #16
  101cd6:	431c      	orr	r4, r3
  101cd8:	9415      	str	r4, [sp, #84]
  101cda:	9815      	ldr	r0, [sp, #84]
  101cdc:	06c0      	lsl	r0, r0, #27
  101cde:	d500      	bpl	101ce2 <.text+0x1ce2>
  101ce0:	e2a9      	b	102236 <.text+0x2236>
  101ce2:	9b15      	ldr	r3, [sp, #84]
  101ce4:	065b      	lsl	r3, r3, #25
  101ce6:	d400      	bmi	101cea <.text+0x1cea>
  101ce8:	e2a5      	b	102236 <.text+0x2236>
  101cea:	4654      	mov	r4, sl
  101cec:	3404      	add	r4, #4
  101cee:	4650      	mov	r0, sl
  101cf0:	9416      	str	r4, [sp, #88]
  101cf2:	8804      	ldrh	r4, [r0, #0]
  101cf4:	2201      	mov	r2, #1
  101cf6:	49d3      	ldr	r1, [pc, #844]	(102044 <.text+0x2044>)
  101cf8:	2300      	mov	r3, #0
  101cfa:	4469      	add	r1, sp
  101cfc:	700b      	strb	r3, [r1, #0]
  101cfe:	2e00      	cmp	r6, #0
  101d00:	db03      	blt	101d0a <.text+0x1d0a>
  101d02:	9815      	ldr	r0, [sp, #84]
  101d04:	2380      	mov	r3, #128
  101d06:	4398      	bic	r0, r3
  101d08:	9015      	str	r0, [sp, #84]
  101d0a:	2c00      	cmp	r4, #0
  101d0c:	d000      	beq	101d10 <.text+0x1d10>
  101d0e:	e1cf      	b	1020b0 <.text+0x20b0>
  101d10:	2e00      	cmp	r6, #0
  101d12:	d000      	beq	101d16 <.text+0x1d16>
  101d14:	e1cc      	b	1020b0 <.text+0x20b0>
  101d16:	2a00      	cmp	r2, #0
  101d18:	d100      	bne	101d1c <.text+0x1d1c>
  101d1a:	e2b9      	b	102290 <.text+0x2290>
  101d1c:	23b7      	mov	r3, #183
  101d1e:	00db      	lsl	r3, r3, #3
  101d20:	446b      	add	r3, sp
  101d22:	4dc9      	ldr	r5, [pc, #804]	(102048 <.text+0x2048>)
  101d24:	9309      	str	r3, [sp, #36]
  101d26:	446d      	add	r5, sp
  101d28:	9a09      	ldr	r2, [sp, #36]
  101d2a:	24ae      	mov	r4, #174
  101d2c:	1aab      	sub	r3, r5, r2
  101d2e:	0064      	lsl	r4, r4, #1
  101d30:	18e4      	add	r4, r4, r3
  101d32:	46b2      	mov	sl, r6
  101d34:	46a3      	mov	fp, r4
  101d36:	45a2      	cmp	sl, r4
  101d38:	da00      	bge	101d3c <.text+0x1d3c>
  101d3a:	46a2      	mov	sl, r4
  101d3c:	48c3      	ldr	r0, [pc, #780]	(10204c <.text+0x204c>)
  101d3e:	4468      	add	r0, sp
  101d40:	9610      	str	r6, [sp, #64]
  101d42:	9004      	str	r0, [sp, #16]
  101d44:	48bf      	ldr	r0, [pc, #764]	(102044 <.text+0x2044>)
  101d46:	4468      	add	r0, sp
  101d48:	7803      	ldrb	r3, [r0, #0]
  101d4a:	2b00      	cmp	r3, #0
  101d4c:	d101      	bne	101d52 <.text+0x1d52>
  101d4e:	fb5cf7ff 	bl	10140a <_vfprintf_r+0x1de>
  101d52:	2101      	mov	r1, #1
  101d54:	448a      	add	sl, r1
  101d56:	fb5df7ff 	bl	101414 <_vfprintf_r+0x1e8>
  101d5a:	9815      	ldr	r0, [sp, #84]
  101d5c:	2310      	mov	r3, #16
  101d5e:	4318      	orr	r0, r3
  101d60:	9015      	str	r0, [sp, #84]
  101d62:	9915      	ldr	r1, [sp, #84]
  101d64:	06c9      	lsl	r1, r1, #27
  101d66:	d500      	bpl	101d6a <.text+0x1d6a>
  101d68:	e26e      	b	102248 <.text+0x2248>
  101d6a:	9c15      	ldr	r4, [sp, #84]
  101d6c:	0664      	lsl	r4, r4, #25
  101d6e:	d400      	bmi	101d72 <.text+0x1d72>
  101d70:	e26a      	b	102248 <.text+0x2248>
  101d72:	4651      	mov	r1, sl
  101d74:	4650      	mov	r0, sl
  101d76:	880c      	ldrh	r4, [r1, #0]
  101d78:	3004      	add	r0, #4
  101d7a:	2200      	mov	r2, #0
  101d7c:	9016      	str	r0, [sp, #88]
  101d7e:	e7ba      	b	101cf6 <.text+0x1cf6>
  101d80:	9915      	ldr	r1, [sp, #84]
  101d82:	2310      	mov	r3, #16
  101d84:	4319      	orr	r1, r3
  101d86:	9115      	str	r1, [sp, #84]
  101d88:	9a15      	ldr	r2, [sp, #84]
  101d8a:	06d2      	lsl	r2, r2, #27
  101d8c:	d400      	bmi	101d90 <.text+0x1d90>
  101d8e:	e2a4      	b	1022da <.text+0x22da>
  101d90:	4653      	mov	r3, sl
  101d92:	3304      	add	r3, #4
  101d94:	4650      	mov	r0, sl
  101d96:	9316      	str	r3, [sp, #88]
  101d98:	6804      	ldr	r4, [r0, #0]
  101d9a:	2c00      	cmp	r4, #0
  101d9c:	da00      	bge	101da0 <.text+0x1da0>
  101d9e:	e17c      	b	10209a <.text+0x209a>
  101da0:	2201      	mov	r2, #1
  101da2:	e7ac      	b	101cfe <.text+0x1cfe>
  101da4:	4249      	neg	r1, r1
  101da6:	910b      	str	r1, [sp, #44]
  101da8:	469a      	mov	sl, r3
  101daa:	2304      	mov	r3, #4
  101dac:	9a15      	ldr	r2, [sp, #84]
  101dae:	431a      	orr	r2, r3
  101db0:	9215      	str	r2, [sp, #84]
  101db2:	9b07      	ldr	r3, [sp, #28]
  101db4:	781a      	ldrb	r2, [r3, #0]
  101db6:	fb05f7ff 	bl	1013c4 <_vfprintf_r+0x198>
  101dba:	4ca2      	ldr	r4, [pc, #648]	(102044 <.text+0x2044>)
  101dbc:	2300      	mov	r3, #0
  101dbe:	446c      	add	r4, sp
  101dc0:	7023      	strb	r3, [r4, #0]
  101dc2:	4651      	mov	r1, sl
  101dc4:	4650      	mov	r0, sl
  101dc6:	6809      	ldr	r1, [r1, #0]
  101dc8:	3004      	add	r0, #4
  101dca:	9016      	str	r0, [sp, #88]
  101dcc:	9109      	str	r1, [sp, #36]
  101dce:	2900      	cmp	r1, #0
  101dd0:	d101      	bne	101dd6 <.text+0x1dd6>
  101dd2:	fcc0f000 	bl	102756 <.text+0x2756>
  101dd6:	9a08      	ldr	r2, [sp, #32]
  101dd8:	2a53      	cmp	r2, #83
  101dda:	d100      	bne	101dde <.text+0x1dde>
  101ddc:	e392      	b	102504 <.text+0x2504>
  101dde:	9b15      	ldr	r3, [sp, #84]
  101de0:	06db      	lsl	r3, r3, #27
  101de2:	d500      	bpl	101de6 <.text+0x1de6>
  101de4:	e38e      	b	102504 <.text+0x2504>
  101de6:	2e00      	cmp	r6, #0
  101de8:	da01      	bge	101dee <.text+0x1dee>
  101dea:	fdfdf000 	bl	1029e8 <.text+0x29e8>
  101dee:	9809      	ldr	r0, [sp, #36]
  101df0:	2100      	mov	r1, #0
  101df2:	1c32      	mov	r2, r6		(add r2, r6, #0)
  101df4:	f89af003 	bl	104f2c <memchr>
  101df8:	2800      	cmp	r0, #0
  101dfa:	d101      	bne	101e00 <.text+0x1e00>
  101dfc:	fe49f000 	bl	102a92 <.text+0x2a92>
  101e00:	9b09      	ldr	r3, [sp, #36]
  101e02:	1ac3      	sub	r3, r0, r3
  101e04:	469b      	mov	fp, r3
  101e06:	455e      	cmp	r6, fp
  101e08:	da01      	bge	101e0e <.text+0x1e0e>
  101e0a:	fdb9f000 	bl	102980 <.text+0x2980>
  101e0e:	2b00      	cmp	r3, #0
  101e10:	469a      	mov	sl, r3
  101e12:	da01      	bge	101e18 <.text+0x1e18>
  101e14:	2400      	mov	r4, #0
  101e16:	46a2      	mov	sl, r4
  101e18:	498c      	ldr	r1, [pc, #560]	(10204c <.text+0x204c>)
  101e1a:	2000      	mov	r0, #0
  101e1c:	4469      	add	r1, sp
  101e1e:	9010      	str	r0, [sp, #64]
  101e20:	9104      	str	r1, [sp, #16]
  101e22:	e78f      	b	101d44 <.text+0x1d44>
  101e24:	9815      	ldr	r0, [sp, #84]
  101e26:	2310      	mov	r3, #16
  101e28:	4318      	orr	r0, r3
  101e2a:	9015      	str	r0, [sp, #84]
  101e2c:	9907      	ldr	r1, [sp, #28]
  101e2e:	780a      	ldrb	r2, [r1, #0]
  101e30:	fac8f7ff 	bl	1013c4 <_vfprintf_r+0x198>
  101e34:	1c73      	add	r3, r6, #1
  101e36:	d101      	bne	101e3c <.text+0x1e3c>
  101e38:	fc5af000 	bl	1026f0 <.text+0x26f0>
  101e3c:	9c08      	ldr	r4, [sp, #32]
  101e3e:	2c67      	cmp	r4, #103
  101e40:	d101      	bne	101e46 <.text+0x1e46>
  101e42:	fc10f000 	bl	102666 <.text+0x2666>
  101e46:	2c47      	cmp	r4, #71
  101e48:	d101      	bne	101e4e <.text+0x1e4e>
  101e4a:	fc0cf000 	bl	102666 <.text+0x2666>
  101e4e:	9815      	ldr	r0, [sp, #84]
  101e50:	0700      	lsl	r0, r0, #28
  101e52:	d400      	bmi	101e56 <.text+0x1e56>
  101e54:	e32e      	b	1024b4 <.text+0x24b4>
  101e56:	4653      	mov	r3, sl
  101e58:	681a      	ldr	r2, [r3, #0]
  101e5a:	685b      	ldr	r3, [r3, #4]
  101e5c:	4651      	mov	r1, sl
  101e5e:	3108      	add	r1, #8
  101e60:	9213      	str	r2, [sp, #76]
  101e62:	9314      	str	r3, [sp, #80]
  101e64:	9116      	str	r1, [sp, #88]
  101e66:	9813      	ldr	r0, [sp, #76]
  101e68:	9914      	ldr	r1, [sp, #80]
  101e6a:	ffb7f003 	bl	105ddc <isinf>
  101e6e:	2800      	cmp	r0, #0
  101e70:	d101      	bne	101e76 <.text+0x1e76>
  101e72:	fc1cf000 	bl	1026ae <.text+0x26ae>
  101e76:	9813      	ldr	r0, [sp, #76]
  101e78:	9914      	ldr	r1, [sp, #80]
  101e7a:	4a75      	ldr	r2, [pc, #468]	(102050 <.text+0x2050>)
  101e7c:	4b75      	ldr	r3, [pc, #468]	(102054 <.text+0x2054>)
  101e7e:	feddf004 	bl	106c3c <__ltdf2>
  101e82:	2800      	cmp	r0, #0
  101e84:	da01      	bge	101e8a <.text+0x1e8a>
  101e86:	fc71f000 	bl	10276c <.text+0x276c>
  101e8a:	9b08      	ldr	r3, [sp, #32]
  101e8c:	3b45      	sub	r3, #69
  101e8e:	2b02      	cmp	r3, #2
  101e90:	d900      	bls	101e94 <.text+0x1e94>
  101e92:	e3ef      	b	102674 <.text+0x2674>
  101e94:	496d      	ldr	r1, [pc, #436]	(10204c <.text+0x204c>)
  101e96:	2003      	mov	r0, #3
  101e98:	4b6f      	ldr	r3, [pc, #444]	(102058 <.text+0x2058>)
  101e9a:	2400      	mov	r4, #0
  101e9c:	4469      	add	r1, sp
  101e9e:	4683      	mov	fp, r0
  101ea0:	4682      	mov	sl, r0
  101ea2:	9309      	str	r3, [sp, #36]
  101ea4:	9410      	str	r4, [sp, #64]
  101ea6:	9104      	str	r1, [sp, #16]
  101ea8:	e74c      	b	101d44 <.text+0x1d44>
  101eaa:	9a08      	ldr	r2, [sp, #32]
  101eac:	2a43      	cmp	r2, #67
  101eae:	d100      	bne	101eb2 <.text+0x1eb2>
  101eb0:	e2d7      	b	102462 <.text+0x2462>
  101eb2:	9b15      	ldr	r3, [sp, #84]
  101eb4:	06db      	lsl	r3, r3, #27
  101eb6:	d500      	bpl	101eba <.text+0x1eba>
  101eb8:	e2d3      	b	102462 <.text+0x2462>
  101eba:	4d63      	ldr	r5, [pc, #396]	(102048 <.text+0x2048>)
  101ebc:	4652      	mov	r2, sl
  101ebe:	6813      	ldr	r3, [r2, #0]
  101ec0:	4651      	mov	r1, sl
  101ec2:	3104      	add	r1, #4
  101ec4:	446d      	add	r5, sp
  101ec6:	9116      	str	r1, [sp, #88]
  101ec8:	702b      	strb	r3, [r5, #0]
  101eca:	2301      	mov	r3, #1
  101ecc:	469b      	mov	fp, r3
  101ece:	4c5d      	ldr	r4, [pc, #372]	(102044 <.text+0x2044>)
  101ed0:	2300      	mov	r3, #0
  101ed2:	446c      	add	r4, sp
  101ed4:	4658      	mov	r0, fp
  101ed6:	7023      	strb	r3, [r4, #0]
  101ed8:	2800      	cmp	r0, #0
  101eda:	4682      	mov	sl, r0
  101edc:	da00      	bge	101ee0 <.text+0x1ee0>
  101ede:	e0e3      	b	1020a8 <.text+0x20a8>
  101ee0:	9509      	str	r5, [sp, #36]
  101ee2:	fa8df7ff 	bl	101400 <_vfprintf_r+0x1d4>
  101ee6:	4b5d      	ldr	r3, [pc, #372]	(10205c <.text+0x205c>)
  101ee8:	9311      	str	r3, [sp, #68]
  101eea:	9c15      	ldr	r4, [sp, #84]
  101eec:	06e4      	lsl	r4, r4, #27
  101eee:	d400      	bmi	101ef2 <.text+0x1ef2>
  101ef0:	e1e9      	b	1022c6 <.text+0x22c6>
  101ef2:	4650      	mov	r0, sl
  101ef4:	3004      	add	r0, #4
  101ef6:	4651      	mov	r1, sl
  101ef8:	9016      	str	r0, [sp, #88]
  101efa:	680c      	ldr	r4, [r1, #0]
  101efc:	9b15      	ldr	r3, [sp, #84]
  101efe:	07db      	lsl	r3, r3, #31
  101f00:	d400      	bmi	101f04 <.text+0x1f04>
  101f02:	e19f      	b	102244 <.text+0x2244>
  101f04:	2c00      	cmp	r4, #0
  101f06:	d100      	bne	101f0a <.text+0x1f0a>
  101f08:	e19c      	b	102244 <.text+0x2244>
  101f0a:	9815      	ldr	r0, [sp, #84]
  101f0c:	2302      	mov	r3, #2
  101f0e:	4318      	orr	r0, r3
  101f10:	2202      	mov	r2, #2
  101f12:	9015      	str	r0, [sp, #84]
  101f14:	e6ef      	b	101cf6 <.text+0x1cf6>
  101f16:	2200      	mov	r2, #0
  101f18:	0093      	lsl	r3, r2, #2
  101f1a:	9807      	ldr	r0, [sp, #28]
  101f1c:	189b      	add	r3, r3, r2
  101f1e:	9c08      	ldr	r4, [sp, #32]
  101f20:	7800      	ldrb	r0, [r0, #0]
  101f22:	005b      	lsl	r3, r3, #1
  101f24:	18e3      	add	r3, r4, r3
  101f26:	9907      	ldr	r1, [sp, #28]
  101f28:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  101f2a:	1c03      	mov	r3, r0		(add r3, r0, #0)
  101f2c:	3101      	add	r1, #1
  101f2e:	3b30      	sub	r3, #48
  101f30:	3a30      	sub	r2, #48
  101f32:	9008      	str	r0, [sp, #32]
  101f34:	9107      	str	r1, [sp, #28]
  101f36:	2b09      	cmp	r3, #9
  101f38:	d9ee      	bls	101f18 <.text+0x1f18>
  101f3a:	920b      	str	r2, [sp, #44]
  101f3c:	fa46f7ff 	bl	1013cc <_vfprintf_r+0x1a0>
  101f40:	2380      	mov	r3, #128
  101f42:	e733      	b	101dac <.text+0x1dac>
  101f44:	9907      	ldr	r1, [sp, #28]
  101f46:	780b      	ldrb	r3, [r1, #0]
  101f48:	3101      	add	r1, #1
  101f4a:	9107      	str	r1, [sp, #28]
  101f4c:	2b2a      	cmp	r3, #42
  101f4e:	d101      	bne	101f54 <.text+0x1f54>
  101f50:	fe42f000 	bl	102bd8 <.text+0x2bd8>
  101f54:	9308      	str	r3, [sp, #32]
  101f56:	3b30      	sub	r3, #48
  101f58:	2b09      	cmp	r3, #9
  101f5a:	d901      	bls	101f60 <.text+0x1f60>
  101f5c:	fd1df000 	bl	10299a <.text+0x299a>
  101f60:	2200      	mov	r2, #0
  101f62:	0093      	lsl	r3, r2, #2
  101f64:	9807      	ldr	r0, [sp, #28]
  101f66:	189b      	add	r3, r3, r2
  101f68:	9c08      	ldr	r4, [sp, #32]
  101f6a:	7800      	ldrb	r0, [r0, #0]
  101f6c:	005b      	lsl	r3, r3, #1
  101f6e:	191b      	add	r3, r3, r4
  101f70:	9907      	ldr	r1, [sp, #28]
  101f72:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  101f74:	1c03      	mov	r3, r0		(add r3, r0, #0)
  101f76:	3101      	add	r1, #1
  101f78:	3b30      	sub	r3, #48
  101f7a:	3a30      	sub	r2, #48
  101f7c:	9008      	str	r0, [sp, #32]
  101f7e:	9107      	str	r1, [sp, #28]
  101f80:	2b09      	cmp	r3, #9
  101f82:	d9ee      	bls	101f62 <.text+0x1f62>
  101f84:	1e16      	sub	r6, r2, #0
  101f86:	db01      	blt	101f8c <.text+0x1f8c>
  101f88:	fa20f7ff 	bl	1013cc <_vfprintf_r+0x1a0>
  101f8c:	2601      	mov	r6, #1
  101f8e:	4276      	neg	r6, r6
  101f90:	fa1cf7ff 	bl	1013cc <_vfprintf_r+0x1a0>
  101f94:	4a2b      	ldr	r2, [pc, #172]	(102044 <.text+0x2044>)
  101f96:	446a      	add	r2, sp
  101f98:	7813      	ldrb	r3, [r2, #0]
  101f9a:	2b00      	cmp	r3, #0
  101f9c:	d000      	beq	101fa0 <.text+0x1fa0>
  101f9e:	e29f      	b	1024e0 <.text+0x24e0>
  101fa0:	2320      	mov	r3, #32
  101fa2:	7013      	strb	r3, [r2, #0]
  101fa4:	9b07      	ldr	r3, [sp, #28]
  101fa6:	781a      	ldrb	r2, [r3, #0]
  101fa8:	fa0cf7ff 	bl	1013c4 <_vfprintf_r+0x198>
  101fac:	4651      	mov	r1, sl
  101fae:	6809      	ldr	r1, [r1, #0]
  101fb0:	4653      	mov	r3, sl
  101fb2:	3304      	add	r3, #4
  101fb4:	910b      	str	r1, [sp, #44]
  101fb6:	2900      	cmp	r1, #0
  101fb8:	da00      	bge	101fbc <.text+0x1fbc>
  101fba:	e6f3      	b	101da4 <.text+0x1da4>
  101fbc:	469a      	mov	sl, r3
  101fbe:	9b07      	ldr	r3, [sp, #28]
  101fc0:	781a      	ldrb	r2, [r3, #0]
  101fc2:	f9fff7ff 	bl	1013c4 <_vfprintf_r+0x198>
  101fc6:	4c1f      	ldr	r4, [pc, #124]	(102044 <.text+0x2044>)
  101fc8:	232b      	mov	r3, #43
  101fca:	446c      	add	r4, sp
  101fcc:	7023      	strb	r3, [r4, #0]
  101fce:	9807      	ldr	r0, [sp, #28]
  101fd0:	7802      	ldrb	r2, [r0, #0]
  101fd2:	f9f7f7ff 	bl	1013c4 <_vfprintf_r+0x198>
  101fd6:	2301      	mov	r3, #1
  101fd8:	9c15      	ldr	r4, [sp, #84]
  101fda:	431c      	orr	r4, r3
  101fdc:	9415      	str	r4, [sp, #84]
  101fde:	9807      	ldr	r0, [sp, #28]
  101fe0:	7802      	ldrb	r2, [r0, #0]
  101fe2:	f9eff7ff 	bl	1013c4 <_vfprintf_r+0x198>
  101fe6:	491e      	ldr	r1, [pc, #120]	(102060 <.text+0x2060>)
  101fe8:	9111      	str	r1, [sp, #68]
  101fea:	e77e      	b	101eea <.text+0x1eea>
  101fec:	9915      	ldr	r1, [sp, #84]
  101fee:	06c9      	lsl	r1, r1, #27
  101ff0:	d400      	bmi	101ff4 <.text+0x1ff4>
  101ff2:	e279      	b	1024e8 <.text+0x24e8>
  101ff4:	4654      	mov	r4, sl
  101ff6:	4652      	mov	r2, sl
  101ff8:	6823      	ldr	r3, [r4, #0]
  101ffa:	980a      	ldr	r0, [sp, #40]
  101ffc:	3204      	add	r2, #4
  101ffe:	9216      	str	r2, [sp, #88]
  102000:	6018      	str	r0, [r3, #0]
  102002:	fb6ff7ff 	bl	1016e4 <.text+0x16e4>
  102006:	9907      	ldr	r1, [sp, #28]
  102008:	780a      	ldrb	r2, [r1, #0]
  10200a:	2a6c      	cmp	r2, #108
  10200c:	d100      	bne	102010 <.text+0x2010>
  10200e:	e366      	b	1026de <.text+0x26de>
  102010:	9c15      	ldr	r4, [sp, #84]
  102012:	2310      	mov	r3, #16
  102014:	431c      	orr	r4, r3
  102016:	9415      	str	r4, [sp, #84]
  102018:	f9d4f7ff 	bl	1013c4 <_vfprintf_r+0x198>
  10201c:	2308      	mov	r3, #8
  10201e:	e6c5      	b	101dac <.text+0x1dac>
  102020:	9915      	ldr	r1, [sp, #84]
  102022:	4654      	mov	r4, sl
  102024:	3404      	add	r4, #4
  102026:	2302      	mov	r3, #2
  102028:	4650      	mov	r0, sl
  10202a:	4319      	orr	r1, r3
  10202c:	2278      	mov	r2, #120
  10202e:	9416      	str	r4, [sp, #88]
  102030:	4b0b      	ldr	r3, [pc, #44]	(102060 <.text+0x2060>)
  102032:	6804      	ldr	r4, [r0, #0]
  102034:	9208      	str	r2, [sp, #32]
  102036:	2202      	mov	r2, #2
  102038:	9115      	str	r1, [sp, #84]
  10203a:	9311      	str	r3, [sp, #68]
  10203c:	e65b      	b	101cf6 <.text+0x1cf6>
  10203e:	0000      	lsl	r0, r0, #0
  102040:	0684      	lsl	r4, r0, #26
  102042:	0000      	lsl	r0, r0, #0
  102044:	06b3      	lsl	r3, r6, #26
  102046:	0000      	lsl	r0, r0, #0
  102048:	045c      	lsl	r4, r3, #17
  10204a:	0000      	lsl	r0, r0, #0
  10204c:	067c      	lsl	r4, r7, #25
	...
  102056:	0000      	lsl	r0, r0, #0
  102058:	76d8      	strb	r0, [r3, #27]
  10205a:	0010      	lsl	r0, r2, #0
  10205c:	76e4      	strb	r4, [r4, #27]
  10205e:	0010      	lsl	r0, r2, #0
  102060:	76c4      	strb	r4, [r0, #27]
  102062:	0010      	lsl	r0, r2, #0
  102064:	2340      	mov	r3, #64
  102066:	e7b7      	b	101fd8 <.text+0x1fd8>
  102068:	49d7      	ldr	r1, [pc, #860]	(1023c8 <.text+0x23c8>)
  10206a:	4648      	mov	r0, r9
  10206c:	4469      	add	r1, sp
  10206e:	f8cdf7ff 	bl	10120c <__sprint>
  102072:	2800      	cmp	r0, #0
  102074:	d001      	beq	10207a <.text+0x207a>
  102076:	fc0af7ff 	bl	10188e <.text+0x188e>
  10207a:	49d4      	ldr	r1, [pc, #848]	(1023cc <.text+0x23cc>)
  10207c:	4ad4      	ldr	r2, [pc, #848]	(1023d0 <.text+0x23d0>)
  10207e:	4469      	add	r1, sp
  102080:	680f      	ldr	r7, [r1, #0]
  102082:	446a      	add	r2, sp
  102084:	e46c      	b	101960 <.text+0x1960>
  102086:	49d0      	ldr	r1, [pc, #832]	(1023c8 <.text+0x23c8>)
  102088:	4648      	mov	r0, r9
  10208a:	4469      	add	r1, sp
  10208c:	f8bef7ff 	bl	10120c <__sprint>
  102090:	2800      	cmp	r0, #0
  102092:	d001      	beq	102098 <.text+0x2098>
  102094:	fc02f7ff 	bl	10189c <.text+0x189c>
  102098:	e610      	b	101cbc <.text+0x1cbc>
  10209a:	4ace      	ldr	r2, [pc, #824]	(1023d4 <.text+0x23d4>)
  10209c:	232d      	mov	r3, #45
  10209e:	446a      	add	r2, sp
  1020a0:	7013      	strb	r3, [r2, #0]
  1020a2:	4264      	neg	r4, r4
  1020a4:	2201      	mov	r2, #1
  1020a6:	e62a      	b	101cfe <.text+0x1cfe>
  1020a8:	469a      	mov	sl, r3
  1020aa:	9509      	str	r5, [sp, #36]
  1020ac:	f9a8f7ff 	bl	101400 <_vfprintf_r+0x1d4>
  1020b0:	2a01      	cmp	r2, #1
  1020b2:	d041      	beq	102138 <.text+0x2138>
  1020b4:	2a01      	cmp	r2, #1
  1020b6:	d310      	bcc	1020da <.text+0x20da>
  1020b8:	2a02      	cmp	r2, #2
  1020ba:	d02a      	beq	102112 <.text+0x2112>
  1020bc:	4cc6      	ldr	r4, [pc, #792]	(1023d8 <.text+0x23d8>)
  1020be:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1020c0:	f87cf7ff 	bl	1011bc <strlen>
  1020c4:	46b2      	mov	sl, r6
  1020c6:	4683      	mov	fp, r0
  1020c8:	4582      	cmp	sl, r0
  1020ca:	da00      	bge	1020ce <.text+0x20ce>
  1020cc:	4682      	mov	sl, r0
  1020ce:	4abe      	ldr	r2, [pc, #760]	(1023c8 <.text+0x23c8>)
  1020d0:	446a      	add	r2, sp
  1020d2:	9610      	str	r6, [sp, #64]
  1020d4:	9409      	str	r4, [sp, #36]
  1020d6:	9204      	str	r2, [sp, #16]
  1020d8:	e634      	b	101d44 <.text+0x1d44>
  1020da:	22b7      	mov	r2, #183
  1020dc:	00d2      	lsl	r2, r2, #3
  1020de:	446a      	add	r2, sp
  1020e0:	9209      	str	r2, [sp, #36]
  1020e2:	2207      	mov	r2, #7
  1020e4:	9b09      	ldr	r3, [sp, #36]
  1020e6:	3b01      	sub	r3, #1
  1020e8:	9309      	str	r3, [sp, #36]
  1020ea:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1020ec:	4013      	and	r3, r2
  1020ee:	9809      	ldr	r0, [sp, #36]
  1020f0:	3330      	add	r3, #48
  1020f2:	08e4      	lsr	r4, r4, #3
  1020f4:	7003      	strb	r3, [r0, #0]
  1020f6:	2c00      	cmp	r4, #0
  1020f8:	d1f4      	bne	1020e4 <.text+0x20e4>
  1020fa:	9915      	ldr	r1, [sp, #84]
  1020fc:	07c9      	lsl	r1, r1, #31
  1020fe:	d518      	bpl	102132 <.text+0x2132>
  102100:	2b30      	cmp	r3, #48
  102102:	d016      	beq	102132 <.text+0x2132>
  102104:	4db5      	ldr	r5, [pc, #724]	(1023dc <.text+0x23dc>)
  102106:	3801      	sub	r0, #1
  102108:	2330      	mov	r3, #48
  10210a:	446d      	add	r5, sp
  10210c:	9009      	str	r0, [sp, #36]
  10210e:	7003      	strb	r3, [r0, #0]
  102110:	e60a      	b	101d28 <.text+0x1d28>
  102112:	23b7      	mov	r3, #183
  102114:	00db      	lsl	r3, r3, #3
  102116:	446b      	add	r3, sp
  102118:	9309      	str	r3, [sp, #36]
  10211a:	220f      	mov	r2, #15
  10211c:	9809      	ldr	r0, [sp, #36]
  10211e:	3801      	sub	r0, #1
  102120:	9009      	str	r0, [sp, #36]
  102122:	1c23      	mov	r3, r4		(add r3, r4, #0)
  102124:	9911      	ldr	r1, [sp, #68]
  102126:	4013      	and	r3, r2
  102128:	5ccb      	ldrb	r3, [r1, r3]
  10212a:	0924      	lsr	r4, r4, #4
  10212c:	7003      	strb	r3, [r0, #0]
  10212e:	2c00      	cmp	r4, #0
  102130:	d1f4      	bne	10211c <.text+0x211c>
  102132:	4daa      	ldr	r5, [pc, #680]	(1023dc <.text+0x23dc>)
  102134:	446d      	add	r5, sp
  102136:	e5f7      	b	101d28 <.text+0x1d28>
  102138:	2c09      	cmp	r4, #9
  10213a:	d800      	bhi	10213e <.text+0x213e>
  10213c:	e312      	b	102764 <.text+0x2764>
  10213e:	25b7      	mov	r5, #183
  102140:	00ed      	lsl	r5, r5, #3
  102142:	446d      	add	r5, sp
  102144:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102146:	210a      	mov	r1, #10
  102148:	f82ef004 	bl	1061a8 <__umodsi3>
  10214c:	3d01      	sub	r5, #1
  10214e:	3030      	add	r0, #48
  102150:	7028      	strb	r0, [r5, #0]
  102152:	210a      	mov	r1, #10
  102154:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102156:	ff8ff003 	bl	106078 <__aeabi_uidiv>
  10215a:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10215c:	2809      	cmp	r0, #9
  10215e:	d8f1      	bhi	102144 <.text+0x2144>
  102160:	3d01      	sub	r5, #1
  102162:	9509      	str	r5, [sp, #36]
  102164:	4d9d      	ldr	r5, [pc, #628]	(1023dc <.text+0x23dc>)
  102166:	1c23      	mov	r3, r4		(add r3, r4, #0)
  102168:	9a09      	ldr	r2, [sp, #36]
  10216a:	3330      	add	r3, #48
  10216c:	446d      	add	r5, sp
  10216e:	7013      	strb	r3, [r2, #0]
  102170:	e5da      	b	101d28 <.text+0x1d28>
  102172:	4e9b      	ldr	r6, [pc, #620]	(1023e0 <.text+0x23e0>)
  102174:	4643      	mov	r3, r8
  102176:	193f      	add	r7, r7, r4
  102178:	605c      	str	r4, [r3, #4]
  10217a:	20d0      	mov	r0, #208
  10217c:	4c93      	ldr	r4, [pc, #588]	(1023cc <.text+0x23cc>)
  10217e:	00c0      	lsl	r0, r0, #3
  102180:	446c      	add	r4, sp
  102182:	3501      	add	r5, #1
  102184:	4468      	add	r0, sp
  102186:	601e      	str	r6, [r3, #0]
  102188:	6027      	str	r7, [r4, #0]
  10218a:	6005      	str	r5, [r0, #0]
  10218c:	2d07      	cmp	r5, #7
  10218e:	dd00      	ble	102192 <.text+0x2192>
  102190:	e152      	b	102438 <.text+0x2438>
  102192:	2108      	mov	r1, #8
  102194:	4488      	add	r8, r1
  102196:	fb5bf7ff 	bl	101850 <.text+0x1850>
  10219a:	498b      	ldr	r1, [pc, #556]	(1023c8 <.text+0x23c8>)
  10219c:	4648      	mov	r0, r9
  10219e:	4469      	add	r1, sp
  1021a0:	f834f7ff 	bl	10120c <__sprint>
  1021a4:	2800      	cmp	r0, #0
  1021a6:	d001      	beq	1021ac <.text+0x21ac>
  1021a8:	fb71f7ff 	bl	10188e <.text+0x188e>
  1021ac:	4887      	ldr	r0, [pc, #540]	(1023cc <.text+0x23cc>)
  1021ae:	21d0      	mov	r1, #208
  1021b0:	4c87      	ldr	r4, [pc, #540]	(1023d0 <.text+0x23d0>)
  1021b2:	00c9      	lsl	r1, r1, #3
  1021b4:	4468      	add	r0, sp
  1021b6:	4469      	add	r1, sp
  1021b8:	446c      	add	r4, sp
  1021ba:	6807      	ldr	r7, [r0, #0]
  1021bc:	680d      	ldr	r5, [r1, #0]
  1021be:	46a0      	mov	r8, r4
  1021c0:	fab7f7ff 	bl	101732 <.text+0x1732>
  1021c4:	4980      	ldr	r1, [pc, #512]	(1023c8 <.text+0x23c8>)
  1021c6:	4648      	mov	r0, r9
  1021c8:	4469      	add	r1, sp
  1021ca:	f81ff7ff 	bl	10120c <__sprint>
  1021ce:	2800      	cmp	r0, #0
  1021d0:	d001      	beq	1021d6 <.text+0x21d6>
  1021d2:	fb5cf7ff 	bl	10188e <.text+0x188e>
  1021d6:	4c7d      	ldr	r4, [pc, #500]	(1023cc <.text+0x23cc>)
  1021d8:	20d0      	mov	r0, #208
  1021da:	4b7d      	ldr	r3, [pc, #500]	(1023d0 <.text+0x23d0>)
  1021dc:	00c0      	lsl	r0, r0, #3
  1021de:	446c      	add	r4, sp
  1021e0:	4468      	add	r0, sp
  1021e2:	446b      	add	r3, sp
  1021e4:	6827      	ldr	r7, [r4, #0]
  1021e6:	6805      	ldr	r5, [r0, #0]
  1021e8:	4698      	mov	r8, r3
  1021ea:	fb10f7ff 	bl	10180e <.text+0x180e>
  1021ee:	21d0      	mov	r1, #208
  1021f0:	00c9      	lsl	r1, r1, #3
  1021f2:	4469      	add	r1, sp
  1021f4:	680d      	ldr	r5, [r1, #0]
  1021f6:	4e7a      	ldr	r6, [pc, #488]	(1023e0 <.text+0x23e0>)
  1021f8:	193f      	add	r7, r7, r4
  1021fa:	6054      	str	r4, [r2, #4]
  1021fc:	4b73      	ldr	r3, [pc, #460]	(1023cc <.text+0x23cc>)
  1021fe:	24d0      	mov	r4, #208
  102200:	00e4      	lsl	r4, r4, #3
  102202:	446b      	add	r3, sp
  102204:	3501      	add	r5, #1
  102206:	446c      	add	r4, sp
  102208:	6016      	str	r6, [r2, #0]
  10220a:	601f      	str	r7, [r3, #0]
  10220c:	6025      	str	r5, [r4, #0]
  10220e:	2d07      	cmp	r5, #7
  102210:	dc01      	bgt	102216 <.text+0x2216>
  102212:	f9fbf7ff 	bl	10160c <.text+0x160c>
  102216:	496c      	ldr	r1, [pc, #432]	(1023c8 <.text+0x23c8>)
  102218:	4648      	mov	r0, r9
  10221a:	4469      	add	r1, sp
  10221c:	fff6f7fe 	bl	10120c <__sprint>
  102220:	2800      	cmp	r0, #0
  102222:	d001      	beq	102228 <.text+0x2228>
  102224:	fb33f7ff 	bl	10188e <.text+0x188e>
  102228:	4868      	ldr	r0, [pc, #416]	(1023cc <.text+0x23cc>)
  10222a:	4a69      	ldr	r2, [pc, #420]	(1023d0 <.text+0x23d0>)
  10222c:	4468      	add	r0, sp
  10222e:	6807      	ldr	r7, [r0, #0]
  102230:	446a      	add	r2, sp
  102232:	f9ecf7ff 	bl	10160e <.text+0x160e>
  102236:	4651      	mov	r1, sl
  102238:	3104      	add	r1, #4
  10223a:	9116      	str	r1, [sp, #88]
  10223c:	4652      	mov	r2, sl
  10223e:	6814      	ldr	r4, [r2, #0]
  102240:	2201      	mov	r2, #1
  102242:	e558      	b	101cf6 <.text+0x1cf6>
  102244:	2202      	mov	r2, #2
  102246:	e556      	b	101cf6 <.text+0x1cf6>
  102248:	4652      	mov	r2, sl
  10224a:	3204      	add	r2, #4
  10224c:	9216      	str	r2, [sp, #88]
  10224e:	4653      	mov	r3, sl
  102250:	681c      	ldr	r4, [r3, #0]
  102252:	2200      	mov	r2, #0
  102254:	e54f      	b	101cf6 <.text+0x1cf6>
  102256:	9815      	ldr	r0, [sp, #84]
  102258:	2301      	mov	r3, #1
  10225a:	4218      	tst	r0, r3
  10225c:	d001      	beq	102262 <.text+0x2262>
  10225e:	fabbf7ff 	bl	1017d8 <.text+0x17d8>
  102262:	4641      	mov	r1, r8
  102264:	604b      	str	r3, [r1, #4]
  102266:	4a59      	ldr	r2, [pc, #356]	(1023cc <.text+0x23cc>)
  102268:	23d0      	mov	r3, #208
  10226a:	9809      	ldr	r0, [sp, #36]
  10226c:	00db      	lsl	r3, r3, #3
  10226e:	3701      	add	r7, #1
  102270:	446a      	add	r2, sp
  102272:	3501      	add	r5, #1
  102274:	446b      	add	r3, sp
  102276:	6008      	str	r0, [r1, #0]
  102278:	6017      	str	r7, [r2, #0]
  10227a:	601d      	str	r5, [r3, #0]
  10227c:	2d07      	cmp	r5, #7
  10227e:	dd00      	ble	102282 <.text+0x2282>
  102280:	e239      	b	1026f6 <.text+0x26f6>
  102282:	2408      	mov	r4, #8
  102284:	44a0      	add	r8, r4
  102286:	fae3f7ff 	bl	101850 <.text+0x1850>
  10228a:	4e55      	ldr	r6, [pc, #340]	(1023e0 <.text+0x23e0>)
  10228c:	fa86f7ff 	bl	10179c <.text+0x179c>
  102290:	9c15      	ldr	r4, [sp, #84]
  102292:	07e4      	lsl	r4, r4, #31
  102294:	d500      	bpl	102298 <.text+0x2298>
  102296:	e0fe      	b	102496 <.text+0x2496>
  102298:	20b7      	mov	r0, #183
  10229a:	4d50      	ldr	r5, [pc, #320]	(1023dc <.text+0x23dc>)
  10229c:	00c0      	lsl	r0, r0, #3
  10229e:	4468      	add	r0, sp
  1022a0:	446d      	add	r5, sp
  1022a2:	9009      	str	r0, [sp, #36]
  1022a4:	e540      	b	101d28 <.text+0x1d28>
  1022a6:	4948      	ldr	r1, [pc, #288]	(1023c8 <.text+0x23c8>)
  1022a8:	4648      	mov	r0, r9
  1022aa:	4469      	add	r1, sp
  1022ac:	ffaef7fe 	bl	10120c <__sprint>
  1022b0:	2800      	cmp	r0, #0
  1022b2:	d001      	beq	1022b8 <.text+0x22b8>
  1022b4:	faebf7ff 	bl	10188e <.text+0x188e>
  1022b8:	4b44      	ldr	r3, [pc, #272]	(1023cc <.text+0x23cc>)
  1022ba:	4a45      	ldr	r2, [pc, #276]	(1023d0 <.text+0x23d0>)
  1022bc:	446b      	add	r3, sp
  1022be:	681f      	ldr	r7, [r3, #0]
  1022c0:	446a      	add	r2, sp
  1022c2:	fb34f7ff 	bl	10192e <.text+0x192e>
  1022c6:	9a15      	ldr	r2, [sp, #84]
  1022c8:	0652      	lsl	r2, r2, #25
  1022ca:	d400      	bmi	1022ce <.text+0x22ce>
  1022cc:	e0ec      	b	1024a8 <.text+0x24a8>
  1022ce:	4650      	mov	r0, sl
  1022d0:	4653      	mov	r3, sl
  1022d2:	8804      	ldrh	r4, [r0, #0]
  1022d4:	3304      	add	r3, #4
  1022d6:	9316      	str	r3, [sp, #88]
  1022d8:	e610      	b	101efc <.text+0x1efc>
  1022da:	9915      	ldr	r1, [sp, #84]
  1022dc:	0649      	lsl	r1, r1, #25
  1022de:	d400      	bmi	1022e2 <.text+0x22e2>
  1022e0:	e0f1      	b	1024c6 <.text+0x24c6>
  1022e2:	4654      	mov	r4, sl
  1022e4:	6823      	ldr	r3, [r4, #0]
  1022e6:	4652      	mov	r2, sl
  1022e8:	041b      	lsl	r3, r3, #16
  1022ea:	3204      	add	r2, #4
  1022ec:	141c      	asr	r4, r3, #16
  1022ee:	9216      	str	r2, [sp, #88]
  1022f0:	e553      	b	101d9a <.text+0x1d9a>
  1022f2:	4935      	ldr	r1, [pc, #212]	(1023c8 <.text+0x23c8>)
  1022f4:	4648      	mov	r0, r9
  1022f6:	4469      	add	r1, sp
  1022f8:	ff88f7fe 	bl	10120c <__sprint>
  1022fc:	2800      	cmp	r0, #0
  1022fe:	d001      	beq	102304 <.text+0x2304>
  102300:	fac5f7ff 	bl	10188e <.text+0x188e>
  102304:	4a31      	ldr	r2, [pc, #196]	(1023cc <.text+0x23cc>)
  102306:	23d0      	mov	r3, #208
  102308:	4931      	ldr	r1, [pc, #196]	(1023d0 <.text+0x23d0>)
  10230a:	00db      	lsl	r3, r3, #3
  10230c:	446a      	add	r2, sp
  10230e:	446b      	add	r3, sp
  102310:	4469      	add	r1, sp
  102312:	6817      	ldr	r7, [r2, #0]
  102314:	681d      	ldr	r5, [r3, #0]
  102316:	4688      	mov	r8, r1
  102318:	fa9af7ff 	bl	101850 <.text+0x1850>
  10231c:	21d0      	mov	r1, #208
  10231e:	00c9      	lsl	r1, r1, #3
  102320:	4469      	add	r1, sp
  102322:	680d      	ldr	r5, [r1, #0]
  102324:	4e2e      	ldr	r6, [pc, #184]	(1023e0 <.text+0x23e0>)
  102326:	193f      	add	r7, r7, r4
  102328:	6054      	str	r4, [r2, #4]
  10232a:	4b28      	ldr	r3, [pc, #160]	(1023cc <.text+0x23cc>)
  10232c:	24d0      	mov	r4, #208
  10232e:	00e4      	lsl	r4, r4, #3
  102330:	446b      	add	r3, sp
  102332:	3501      	add	r5, #1
  102334:	446c      	add	r4, sp
  102336:	6016      	str	r6, [r2, #0]
  102338:	601f      	str	r7, [r3, #0]
  10233a:	6025      	str	r5, [r4, #0]
  10233c:	2d07      	cmp	r5, #7
  10233e:	dd01      	ble	102344 <.text+0x2344>
  102340:	fb4bf7ff 	bl	1019da <.text+0x19da>
  102344:	3208      	add	r2, #8
  102346:	fb55f7ff 	bl	1019f4 <.text+0x19f4>
  10234a:	4b20      	ldr	r3, [pc, #128]	(1023cc <.text+0x23cc>)
  10234c:	20d0      	mov	r0, #208
  10234e:	00c0      	lsl	r0, r0, #3
  102350:	446b      	add	r3, sp
  102352:	4468      	add	r0, sp
  102354:	681f      	ldr	r7, [r3, #0]
  102356:	6805      	ldr	r5, [r0, #0]
  102358:	4e22      	ldr	r6, [pc, #136]	(1023e4 <.text+0x23e4>)
  10235a:	f89df7ff 	bl	101498 <_vfprintf_r+0x26c>
  10235e:	4b22      	ldr	r3, [pc, #136]	(1023e8 <.text+0x23e8>)
  102360:	4642      	mov	r2, r8
  102362:	6013      	str	r3, [r2, #0]
  102364:	2301      	mov	r3, #1
  102366:	6053      	str	r3, [r2, #4]
  102368:	24d0      	mov	r4, #208
  10236a:	4b18      	ldr	r3, [pc, #96]	(1023cc <.text+0x23cc>)
  10236c:	00e4      	lsl	r4, r4, #3
  10236e:	3701      	add	r7, #1
  102370:	446b      	add	r3, sp
  102372:	3501      	add	r5, #1
  102374:	446c      	add	r4, sp
  102376:	601f      	str	r7, [r3, #0]
  102378:	6025      	str	r5, [r4, #0]
  10237a:	2d07      	cmp	r5, #7
  10237c:	dd00      	ble	102380 <.text+0x2380>
  10237e:	e1cf      	b	102720 <.text+0x2720>
  102380:	3208      	add	r2, #8
  102382:	2800      	cmp	r0, #0
  102384:	d104      	bne	102390 <.text+0x2390>
  102386:	9b0f      	ldr	r3, [sp, #60]
  102388:	2b00      	cmp	r3, #0
  10238a:	d101      	bne	102390 <.text+0x2390>
  10238c:	f93ff7ff 	bl	10160e <.text+0x160e>
  102390:	2301      	mov	r3, #1
  102392:	6053      	str	r3, [r2, #4]
  102394:	23d0      	mov	r3, #208
  102396:	00db      	lsl	r3, r3, #3
  102398:	446b      	add	r3, sp
  10239a:	681d      	ldr	r5, [r3, #0]
  10239c:	490b      	ldr	r1, [pc, #44]	(1023cc <.text+0x23cc>)
  10239e:	9c0c      	ldr	r4, [sp, #48]
  1023a0:	3701      	add	r7, #1
  1023a2:	4469      	add	r1, sp
  1023a4:	3501      	add	r5, #1
  1023a6:	6014      	str	r4, [r2, #0]
  1023a8:	600f      	str	r7, [r1, #0]
  1023aa:	601d      	str	r5, [r3, #0]
  1023ac:	2d07      	cmp	r5, #7
  1023ae:	dd00      	ble	1023b2 <.text+0x23b2>
  1023b0:	e1e2      	b	102778 <.text+0x2778>
  1023b2:	3208      	add	r2, #8
  1023b4:	4244      	neg	r4, r0
  1023b6:	2c00      	cmp	r4, #0
  1023b8:	dc00      	bgt	1023bc <.text+0x23bc>
  1023ba:	e0ef      	b	10259c <.text+0x259c>
  1023bc:	2c10      	cmp	r4, #16
  1023be:	dc00      	bgt	1023c2 <.text+0x23c2>
  1023c0:	e164      	b	10268c <.text+0x268c>
  1023c2:	4e07      	ldr	r6, [pc, #28]	(1023e0 <.text+0x23e0>)
  1023c4:	e017      	b	1023f6 <.text+0x23f6>
  1023c6:	0000      	lsl	r0, r0, #0
  1023c8:	067c      	lsl	r4, r7, #25
  1023ca:	0000      	lsl	r0, r0, #0
  1023cc:	0684      	lsl	r4, r0, #26
  1023ce:	0000      	lsl	r0, r0, #0
  1023d0:	0614      	lsl	r4, r2, #24
  1023d2:	0000      	lsl	r0, r0, #0
  1023d4:	06b3      	lsl	r3, r6, #26
  1023d6:	0000      	lsl	r0, r0, #0
  1023d8:	76f8      	strb	r0, [r7, #27]
  1023da:	0010      	lsl	r0, r2, #0
  1023dc:	045c      	lsl	r4, r3, #17
  1023de:	0000      	lsl	r0, r0, #0
  1023e0:	7504      	strb	r4, [r0, #20]
  1023e2:	0010      	lsl	r0, r2, #0
  1023e4:	7514      	strb	r4, [r2, #20]
  1023e6:	0010      	lsl	r0, r2, #0
  1023e8:	7718      	strb	r0, [r3, #28]
  1023ea:	0010      	lsl	r0, r2, #0
  1023ec:	3208      	add	r2, #8
  1023ee:	3c10      	sub	r4, #16
  1023f0:	2c10      	cmp	r4, #16
  1023f2:	dc00      	bgt	1023f6 <.text+0x23f6>
  1023f4:	e14b      	b	10268e <.text+0x268e>
  1023f6:	2310      	mov	r3, #16
  1023f8:	6053      	str	r3, [r2, #4]
  1023fa:	20d0      	mov	r0, #208
  1023fc:	4be9      	ldr	r3, [pc, #932]	(1027a4 <.text+0x27a4>)
  1023fe:	00c0      	lsl	r0, r0, #3
  102400:	3710      	add	r7, #16
  102402:	446b      	add	r3, sp
  102404:	3501      	add	r5, #1
  102406:	4468      	add	r0, sp
  102408:	6016      	str	r6, [r2, #0]
  10240a:	601f      	str	r7, [r3, #0]
  10240c:	6005      	str	r5, [r0, #0]
  10240e:	2d07      	cmp	r5, #7
  102410:	ddec      	ble	1023ec <.text+0x23ec>
  102412:	49e5      	ldr	r1, [pc, #916]	(1027a8 <.text+0x27a8>)
  102414:	4648      	mov	r0, r9
  102416:	4469      	add	r1, sp
  102418:	fef8f7fe 	bl	10120c <__sprint>
  10241c:	2800      	cmp	r0, #0
  10241e:	d001      	beq	102424 <.text+0x2424>
  102420:	fa35f7ff 	bl	10188e <.text+0x188e>
  102424:	49df      	ldr	r1, [pc, #892]	(1027a4 <.text+0x27a4>)
  102426:	23d0      	mov	r3, #208
  102428:	00db      	lsl	r3, r3, #3
  10242a:	4ae0      	ldr	r2, [pc, #896]	(1027ac <.text+0x27ac>)
  10242c:	4469      	add	r1, sp
  10242e:	446b      	add	r3, sp
  102430:	680f      	ldr	r7, [r1, #0]
  102432:	681d      	ldr	r5, [r3, #0]
  102434:	446a      	add	r2, sp
  102436:	e7da      	b	1023ee <.text+0x23ee>
  102438:	49db      	ldr	r1, [pc, #876]	(1027a8 <.text+0x27a8>)
  10243a:	4648      	mov	r0, r9
  10243c:	4469      	add	r1, sp
  10243e:	fee5f7fe 	bl	10120c <__sprint>
  102442:	2800      	cmp	r0, #0
  102444:	d001      	beq	10244a <.text+0x244a>
  102446:	fa22f7ff 	bl	10188e <.text+0x188e>
  10244a:	4bd6      	ldr	r3, [pc, #856]	(1027a4 <.text+0x27a4>)
  10244c:	24d0      	mov	r4, #208
  10244e:	4ad7      	ldr	r2, [pc, #860]	(1027ac <.text+0x27ac>)
  102450:	00e4      	lsl	r4, r4, #3
  102452:	446b      	add	r3, sp
  102454:	446c      	add	r4, sp
  102456:	446a      	add	r2, sp
  102458:	681f      	ldr	r7, [r3, #0]
  10245a:	6825      	ldr	r5, [r4, #0]
  10245c:	4690      	mov	r8, r2
  10245e:	f9f7f7ff 	bl	101850 <.text+0x1850>
  102462:	24d2      	mov	r4, #210
  102464:	00e4      	lsl	r4, r4, #3
  102466:	446c      	add	r4, sp
  102468:	4dd1      	ldr	r5, [pc, #836]	(1027b0 <.text+0x27b0>)
  10246a:	2100      	mov	r1, #0
  10246c:	2208      	mov	r2, #8
  10246e:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102470:	fe32f002 	bl	1050d8 <memset>
  102474:	446d      	add	r5, sp
  102476:	4650      	mov	r0, sl
  102478:	6802      	ldr	r2, [r0, #0]
  10247a:	1c29      	mov	r1, r5		(add r1, r5, #0)
  10247c:	9805      	ldr	r0, [sp, #20]
  10247e:	1c23      	mov	r3, r4		(add r3, r4, #0)
  102480:	fbf4f000 	bl	102c6c <_wcrtomb_r>
  102484:	1c01      	mov	r1, r0		(add r1, r0, #0)
  102486:	4683      	mov	fp, r0
  102488:	3101      	add	r1, #1
  10248a:	d100      	bne	10248e <.text+0x248e>
  10248c:	e33d      	b	102b0a <.text+0x2b0a>
  10248e:	4652      	mov	r2, sl
  102490:	3204      	add	r2, #4
  102492:	9216      	str	r2, [sp, #88]
  102494:	e51b      	b	101ece <.text+0x1ece>
  102496:	4dc6      	ldr	r5, [pc, #792]	(1027b0 <.text+0x27b0>)
  102498:	49c6      	ldr	r1, [pc, #792]	(1027b4 <.text+0x27b4>)
  10249a:	4bc7      	ldr	r3, [pc, #796]	(1027b8 <.text+0x27b8>)
  10249c:	446d      	add	r5, sp
  10249e:	2230      	mov	r2, #48
  1024a0:	4469      	add	r1, sp
  1024a2:	54ea      	strb	r2, [r5, r3]
  1024a4:	9109      	str	r1, [sp, #36]
  1024a6:	e43f      	b	101d28 <.text+0x1d28>
  1024a8:	4652      	mov	r2, sl
  1024aa:	4651      	mov	r1, sl
  1024ac:	6814      	ldr	r4, [r2, #0]
  1024ae:	3104      	add	r1, #4
  1024b0:	9116      	str	r1, [sp, #88]
  1024b2:	e523      	b	101efc <.text+0x1efc>
  1024b4:	4651      	mov	r1, sl
  1024b6:	4654      	mov	r4, sl
  1024b8:	6808      	ldr	r0, [r1, #0]
  1024ba:	6849      	ldr	r1, [r1, #4]
  1024bc:	3408      	add	r4, #8
  1024be:	9416      	str	r4, [sp, #88]
  1024c0:	9013      	str	r0, [sp, #76]
  1024c2:	9114      	str	r1, [sp, #80]
  1024c4:	e4cf      	b	101e66 <.text+0x1e66>
  1024c6:	4651      	mov	r1, sl
  1024c8:	4650      	mov	r0, sl
  1024ca:	680c      	ldr	r4, [r1, #0]
  1024cc:	3004      	add	r0, #4
  1024ce:	9016      	str	r0, [sp, #88]
  1024d0:	e463      	b	101d9a <.text+0x1d9a>
  1024d2:	21d0      	mov	r1, #208
  1024d4:	00c9      	lsl	r1, r1, #3
  1024d6:	4469      	add	r1, sp
  1024d8:	680d      	ldr	r5, [r1, #0]
  1024da:	4eb8      	ldr	r6, [pc, #736]	(1027bc <.text+0x27bc>)
  1024dc:	f8cff7ff 	bl	10167e <.text+0x167e>
  1024e0:	9c07      	ldr	r4, [sp, #28]
  1024e2:	7822      	ldrb	r2, [r4, #0]
  1024e4:	ff6ef7fe 	bl	1013c4 <_vfprintf_r+0x198>
  1024e8:	9915      	ldr	r1, [sp, #84]
  1024ea:	0649      	lsl	r1, r1, #25
  1024ec:	d400      	bmi	1024f0 <.text+0x24f0>
  1024ee:	e129      	b	102744 <.text+0x2744>
  1024f0:	4654      	mov	r4, sl
  1024f2:	4668      	mov	r0, sp
  1024f4:	4652      	mov	r2, sl
  1024f6:	6823      	ldr	r3, [r4, #0]
  1024f8:	8d00      	ldrh	r0, [r0, #40]
  1024fa:	3204      	add	r2, #4
  1024fc:	9216      	str	r2, [sp, #88]
  1024fe:	8018      	strh	r0, [r3, #0]
  102500:	f8f0f7ff 	bl	1016e4 <.text+0x16e4>
  102504:	20d5      	mov	r0, #213
  102506:	27d1      	mov	r7, #209
  102508:	9c09      	ldr	r4, [sp, #36]
  10250a:	00c0      	lsl	r0, r0, #3
  10250c:	00ff      	lsl	r7, r7, #3
  10250e:	4468      	add	r0, sp
  102510:	446f      	add	r7, sp
  102512:	6004      	str	r4, [r0, #0]
  102514:	2100      	mov	r1, #0
  102516:	1c38      	mov	r0, r7		(add r0, r7, #0)
  102518:	2208      	mov	r2, #8
  10251a:	fdddf002 	bl	1050d8 <memset>
  10251e:	2e00      	cmp	r6, #0
  102520:	da00      	bge	102524 <.text+0x2524>
  102522:	e2df      	b	102ae4 <.text+0x2ae4>
  102524:	4aa2      	ldr	r2, [pc, #648]	(1027b0 <.text+0x27b0>)
  102526:	2100      	mov	r1, #0
  102528:	446a      	add	r2, sp
  10252a:	468b      	mov	fp, r1
  10252c:	2400      	mov	r4, #0
  10252e:	4692      	mov	sl, r2
  102530:	e000      	b	102534 <.text+0x2534>
  102532:	4683      	mov	fp, r0
  102534:	20d5      	mov	r0, #213
  102536:	00c0      	lsl	r0, r0, #3
  102538:	4468      	add	r0, sp
  10253a:	6803      	ldr	r3, [r0, #0]
  10253c:	591a      	ldr	r2, [r3, r4]
  10253e:	2a00      	cmp	r2, #0
  102540:	d00e      	beq	102560 <.text+0x2560>
  102542:	4651      	mov	r1, sl
  102544:	9805      	ldr	r0, [sp, #20]
  102546:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  102548:	fb90f000 	bl	102c6c <_wcrtomb_r>
  10254c:	1c41      	add	r1, r0, #1
  10254e:	d100      	bne	102552 <.text+0x2552>
  102550:	e2db      	b	102b0a <.text+0x2b0a>
  102552:	4458      	add	r0, fp
  102554:	4286      	cmp	r6, r0
  102556:	db03      	blt	102560 <.text+0x2560>
  102558:	3404      	add	r4, #4
  10255a:	4286      	cmp	r6, r0
  10255c:	d1e9      	bne	102532 <.text+0x2532>
  10255e:	46b3      	mov	fp, r6
  102560:	465b      	mov	r3, fp
  102562:	2b00      	cmp	r3, #0
  102564:	d000      	beq	102568 <.text+0x2568>
  102566:	e1e0      	b	10292a <.text+0x292a>
  102568:	488f      	ldr	r0, [pc, #572]	(1027a8 <.text+0x27a8>)
  10256a:	2400      	mov	r4, #0
  10256c:	4468      	add	r0, sp
  10256e:	46a2      	mov	sl, r4
  102570:	9410      	str	r4, [sp, #64]
  102572:	9004      	str	r0, [sp, #16]
  102574:	fbe6f7ff 	bl	101d44 <.text+0x1d44>
  102578:	498b      	ldr	r1, [pc, #556]	(1027a8 <.text+0x27a8>)
  10257a:	4648      	mov	r0, r9
  10257c:	4469      	add	r1, sp
  10257e:	fe45f7fe 	bl	10120c <__sprint>
  102582:	2800      	cmp	r0, #0
  102584:	d001      	beq	10258a <.text+0x258a>
  102586:	f982f7ff 	bl	10188e <.text+0x188e>
  10258a:	4986      	ldr	r1, [pc, #536]	(1027a4 <.text+0x27a4>)
  10258c:	23d0      	mov	r3, #208
  10258e:	00db      	lsl	r3, r3, #3
  102590:	4a86      	ldr	r2, [pc, #536]	(1027ac <.text+0x27ac>)
  102592:	4469      	add	r1, sp
  102594:	446b      	add	r3, sp
  102596:	680f      	ldr	r7, [r1, #0]
  102598:	681d      	ldr	r5, [r3, #0]
  10259a:	446a      	add	r2, sp
  10259c:	980f      	ldr	r0, [sp, #60]
  10259e:	4981      	ldr	r1, [pc, #516]	(1027a4 <.text+0x27a4>)
  1025a0:	23d0      	mov	r3, #208
  1025a2:	9c09      	ldr	r4, [sp, #36]
  1025a4:	00db      	lsl	r3, r3, #3
  1025a6:	19c7      	add	r7, r0, r7
  1025a8:	4469      	add	r1, sp
  1025aa:	3501      	add	r5, #1
  1025ac:	446b      	add	r3, sp
  1025ae:	6014      	str	r4, [r2, #0]
  1025b0:	6050      	str	r0, [r2, #4]
  1025b2:	600f      	str	r7, [r1, #0]
  1025b4:	601d      	str	r5, [r3, #0]
  1025b6:	2d07      	cmp	r5, #7
  1025b8:	dc01      	bgt	1025be <.text+0x25be>
  1025ba:	f827f7ff 	bl	10160c <.text+0x160c>
  1025be:	497a      	ldr	r1, [pc, #488]	(1027a8 <.text+0x27a8>)
  1025c0:	4648      	mov	r0, r9
  1025c2:	4469      	add	r1, sp
  1025c4:	fe22f7fe 	bl	10120c <__sprint>
  1025c8:	2800      	cmp	r0, #0
  1025ca:	d001      	beq	1025d0 <.text+0x25d0>
  1025cc:	f95ff7ff 	bl	10188e <.text+0x188e>
  1025d0:	4c74      	ldr	r4, [pc, #464]	(1027a4 <.text+0x27a4>)
  1025d2:	4a76      	ldr	r2, [pc, #472]	(1027ac <.text+0x27ac>)
  1025d4:	446c      	add	r4, sp
  1025d6:	6827      	ldr	r7, [r4, #0]
  1025d8:	446a      	add	r2, sp
  1025da:	f818f7ff 	bl	10160e <.text+0x160e>
  1025de:	4972      	ldr	r1, [pc, #456]	(1027a8 <.text+0x27a8>)
  1025e0:	4648      	mov	r0, r9
  1025e2:	4469      	add	r1, sp
  1025e4:	fe12f7fe 	bl	10120c <__sprint>
  1025e8:	2800      	cmp	r0, #0
  1025ea:	d001      	beq	1025f0 <.text+0x25f0>
  1025ec:	f94ff7ff 	bl	10188e <.text+0x188e>
  1025f0:	4b6c      	ldr	r3, [pc, #432]	(1027a4 <.text+0x27a4>)
  1025f2:	20d0      	mov	r0, #208
  1025f4:	4972      	ldr	r1, [pc, #456]	(1027c0 <.text+0x27c0>)
  1025f6:	00c0      	lsl	r0, r0, #3
  1025f8:	4468      	add	r0, sp
  1025fa:	4a6c      	ldr	r2, [pc, #432]	(1027ac <.text+0x27ac>)
  1025fc:	446b      	add	r3, sp
  1025fe:	4469      	add	r1, sp
  102600:	6805      	ldr	r5, [r0, #0]
  102602:	681f      	ldr	r7, [r3, #0]
  102604:	6808      	ldr	r0, [r1, #0]
  102606:	446a      	add	r2, sp
  102608:	fb1ff7ff 	bl	101c4a <.text+0x1c4a>
  10260c:	4966      	ldr	r1, [pc, #408]	(1027a8 <.text+0x27a8>)
  10260e:	4648      	mov	r0, r9
  102610:	4469      	add	r1, sp
  102612:	fdfbf7fe 	bl	10120c <__sprint>
  102616:	2800      	cmp	r0, #0
  102618:	d001      	beq	10261e <.text+0x261e>
  10261a:	f938f7ff 	bl	10188e <.text+0x188e>
  10261e:	4b61      	ldr	r3, [pc, #388]	(1027a4 <.text+0x27a4>)
  102620:	24d0      	mov	r4, #208
  102622:	4967      	ldr	r1, [pc, #412]	(1027c0 <.text+0x27c0>)
  102624:	00e4      	lsl	r4, r4, #3
  102626:	4a61      	ldr	r2, [pc, #388]	(1027ac <.text+0x27ac>)
  102628:	446b      	add	r3, sp
  10262a:	446c      	add	r4, sp
  10262c:	4469      	add	r1, sp
  10262e:	681f      	ldr	r7, [r3, #0]
  102630:	6825      	ldr	r5, [r4, #0]
  102632:	6808      	ldr	r0, [r1, #0]
  102634:	446a      	add	r2, sp
  102636:	faf5f7ff 	bl	101c24 <.text+0x1c24>
  10263a:	4e62      	ldr	r6, [pc, #392]	(1027c4 <.text+0x27c4>)
  10263c:	ffb9f7fe 	bl	1015b2 <.text+0x15b2>
  102640:	4959      	ldr	r1, [pc, #356]	(1027a8 <.text+0x27a8>)
  102642:	4648      	mov	r0, r9
  102644:	4469      	add	r1, sp
  102646:	fde1f7fe 	bl	10120c <__sprint>
  10264a:	2800      	cmp	r0, #0
  10264c:	d001      	beq	102652 <.text+0x2652>
  10264e:	f91ef7ff 	bl	10188e <.text+0x188e>
  102652:	4b54      	ldr	r3, [pc, #336]	(1027a4 <.text+0x27a4>)
  102654:	4c5a      	ldr	r4, [pc, #360]	(1027c0 <.text+0x27c0>)
  102656:	4a55      	ldr	r2, [pc, #340]	(1027ac <.text+0x27ac>)
  102658:	446b      	add	r3, sp
  10265a:	446c      	add	r4, sp
  10265c:	681f      	ldr	r7, [r3, #0]
  10265e:	6820      	ldr	r0, [r4, #0]
  102660:	446a      	add	r2, sp
  102662:	fa67f7ff 	bl	101b34 <.text+0x1b34>
  102666:	2e00      	cmp	r6, #0
  102668:	d001      	beq	10266e <.text+0x266e>
  10266a:	fbf0f7ff 	bl	101e4e <.text+0x1e4e>
  10266e:	2601      	mov	r6, #1
  102670:	fbedf7ff 	bl	101e4e <.text+0x1e4e>
  102674:	4954      	ldr	r1, [pc, #336]	(1027c8 <.text+0x27c8>)
  102676:	4c4c      	ldr	r4, [pc, #304]	(1027a8 <.text+0x27a8>)
  102678:	2303      	mov	r3, #3
  10267a:	2200      	mov	r2, #0
  10267c:	446c      	add	r4, sp
  10267e:	469b      	mov	fp, r3
  102680:	469a      	mov	sl, r3
  102682:	9109      	str	r1, [sp, #36]
  102684:	9210      	str	r2, [sp, #64]
  102686:	9404      	str	r4, [sp, #16]
  102688:	fb5cf7ff 	bl	101d44 <.text+0x1d44>
  10268c:	4e4d      	ldr	r6, [pc, #308]	(1027c4 <.text+0x27c4>)
  10268e:	193f      	add	r7, r7, r4
  102690:	6054      	str	r4, [r2, #4]
  102692:	20d0      	mov	r0, #208
  102694:	4c43      	ldr	r4, [pc, #268]	(1027a4 <.text+0x27a4>)
  102696:	00c0      	lsl	r0, r0, #3
  102698:	446c      	add	r4, sp
  10269a:	3501      	add	r5, #1
  10269c:	4468      	add	r0, sp
  10269e:	6016      	str	r6, [r2, #0]
  1026a0:	6027      	str	r7, [r4, #0]
  1026a2:	6005      	str	r5, [r0, #0]
  1026a4:	2d07      	cmp	r5, #7
  1026a6:	dd00      	ble	1026aa <.text+0x26aa>
  1026a8:	e766      	b	102578 <.text+0x2578>
  1026aa:	3208      	add	r2, #8
  1026ac:	e776      	b	10259c <.text+0x259c>
  1026ae:	9813      	ldr	r0, [sp, #76]
  1026b0:	9914      	ldr	r1, [sp, #80]
  1026b2:	fba5f003 	bl	105e00 <isnan>
  1026b6:	2800      	cmp	r0, #0
  1026b8:	d100      	bne	1026bc <.text+0x26bc>
  1026ba:	e08d      	b	1027d8 <.text+0x27d8>
  1026bc:	9b08      	ldr	r3, [sp, #32]
  1026be:	3b45      	sub	r3, #69
  1026c0:	2b02      	cmp	r3, #2
  1026c2:	d900      	bls	1026c6 <.text+0x26c6>
  1026c4:	e1a8      	b	102a18 <.text+0x2a18>
  1026c6:	4838      	ldr	r0, [pc, #224]	(1027a8 <.text+0x27a8>)
  1026c8:	2403      	mov	r4, #3
  1026ca:	4a40      	ldr	r2, [pc, #256]	(1027cc <.text+0x27cc>)
  1026cc:	2300      	mov	r3, #0
  1026ce:	4468      	add	r0, sp
  1026d0:	46a3      	mov	fp, r4
  1026d2:	46a2      	mov	sl, r4
  1026d4:	9209      	str	r2, [sp, #36]
  1026d6:	9310      	str	r3, [sp, #64]
  1026d8:	9004      	str	r0, [sp, #16]
  1026da:	fb33f7ff 	bl	101d44 <.text+0x1d44>
  1026de:	9a15      	ldr	r2, [sp, #84]
  1026e0:	2310      	mov	r3, #16
  1026e2:	3101      	add	r1, #1
  1026e4:	431a      	orr	r2, r3
  1026e6:	9107      	str	r1, [sp, #28]
  1026e8:	9215      	str	r2, [sp, #84]
  1026ea:	780a      	ldrb	r2, [r1, #0]
  1026ec:	fe6af7fe 	bl	1013c4 <_vfprintf_r+0x198>
  1026f0:	2606      	mov	r6, #6
  1026f2:	fbacf7ff 	bl	101e4e <.text+0x1e4e>
  1026f6:	492c      	ldr	r1, [pc, #176]	(1027a8 <.text+0x27a8>)
  1026f8:	4648      	mov	r0, r9
  1026fa:	4469      	add	r1, sp
  1026fc:	fd86f7fe 	bl	10120c <__sprint>
  102700:	2800      	cmp	r0, #0
  102702:	d001      	beq	102708 <.text+0x2708>
  102704:	f8c3f7ff 	bl	10188e <.text+0x188e>
  102708:	4926      	ldr	r1, [pc, #152]	(1027a4 <.text+0x27a4>)
  10270a:	22d0      	mov	r2, #208
  10270c:	4827      	ldr	r0, [pc, #156]	(1027ac <.text+0x27ac>)
  10270e:	00d2      	lsl	r2, r2, #3
  102710:	4469      	add	r1, sp
  102712:	446a      	add	r2, sp
  102714:	4468      	add	r0, sp
  102716:	680f      	ldr	r7, [r1, #0]
  102718:	6815      	ldr	r5, [r2, #0]
  10271a:	4680      	mov	r8, r0
  10271c:	f898f7ff 	bl	101850 <.text+0x1850>
  102720:	4921      	ldr	r1, [pc, #132]	(1027a8 <.text+0x27a8>)
  102722:	4648      	mov	r0, r9
  102724:	4469      	add	r1, sp
  102726:	fd71f7fe 	bl	10120c <__sprint>
  10272a:	2800      	cmp	r0, #0
  10272c:	d001      	beq	102732 <.text+0x2732>
  10272e:	f8aef7ff 	bl	10188e <.text+0x188e>
  102732:	481c      	ldr	r0, [pc, #112]	(1027a4 <.text+0x27a4>)
  102734:	4922      	ldr	r1, [pc, #136]	(1027c0 <.text+0x27c0>)
  102736:	4468      	add	r0, sp
  102738:	4a1c      	ldr	r2, [pc, #112]	(1027ac <.text+0x27ac>)
  10273a:	4469      	add	r1, sp
  10273c:	6807      	ldr	r7, [r0, #0]
  10273e:	6808      	ldr	r0, [r1, #0]
  102740:	446a      	add	r2, sp
  102742:	e61e      	b	102382 <.text+0x2382>
  102744:	4652      	mov	r2, sl
  102746:	4651      	mov	r1, sl
  102748:	6813      	ldr	r3, [r2, #0]
  10274a:	9c0a      	ldr	r4, [sp, #40]
  10274c:	3104      	add	r1, #4
  10274e:	9116      	str	r1, [sp, #88]
  102750:	601c      	str	r4, [r3, #0]
  102752:	ffc7f7fe 	bl	1016e4 <.text+0x16e4>
  102756:	2406      	mov	r4, #6
  102758:	4b1d      	ldr	r3, [pc, #116]	(1027d0 <.text+0x27d0>)
  10275a:	46a3      	mov	fp, r4
  10275c:	46a2      	mov	sl, r4
  10275e:	9309      	str	r3, [sp, #36]
  102760:	fe4ef7fe 	bl	101400 <_vfprintf_r+0x1d4>
  102764:	4913      	ldr	r1, [pc, #76]	(1027b4 <.text+0x27b4>)
  102766:	4469      	add	r1, sp
  102768:	9109      	str	r1, [sp, #36]
  10276a:	e4fb      	b	102164 <.text+0x2164>
  10276c:	4a19      	ldr	r2, [pc, #100]	(1027d4 <.text+0x27d4>)
  10276e:	232d      	mov	r3, #45
  102770:	446a      	add	r2, sp
  102772:	7013      	strb	r3, [r2, #0]
  102774:	fb89f7ff 	bl	101e8a <.text+0x1e8a>
  102778:	490b      	ldr	r1, [pc, #44]	(1027a8 <.text+0x27a8>)
  10277a:	4648      	mov	r0, r9
  10277c:	4469      	add	r1, sp
  10277e:	fd45f7fe 	bl	10120c <__sprint>
  102782:	2800      	cmp	r0, #0
  102784:	d001      	beq	10278a <.text+0x278a>
  102786:	f882f7ff 	bl	10188e <.text+0x188e>
  10278a:	4c06      	ldr	r4, [pc, #24]	(1027a4 <.text+0x27a4>)
  10278c:	20d0      	mov	r0, #208
  10278e:	490c      	ldr	r1, [pc, #48]	(1027c0 <.text+0x27c0>)
  102790:	00c0      	lsl	r0, r0, #3
  102792:	4468      	add	r0, sp
  102794:	4a05      	ldr	r2, [pc, #20]	(1027ac <.text+0x27ac>)
  102796:	446c      	add	r4, sp
  102798:	4469      	add	r1, sp
  10279a:	6805      	ldr	r5, [r0, #0]
  10279c:	6827      	ldr	r7, [r4, #0]
  10279e:	6808      	ldr	r0, [r1, #0]
  1027a0:	446a      	add	r2, sp
  1027a2:	e607      	b	1023b4 <.text+0x23b4>
  1027a4:	0684      	lsl	r4, r0, #26
  1027a6:	0000      	lsl	r0, r0, #0
  1027a8:	067c      	lsl	r4, r7, #25
  1027aa:	0000      	lsl	r0, r0, #0
  1027ac:	0614      	lsl	r4, r2, #24
  1027ae:	0000      	lsl	r0, r0, #0
  1027b0:	045c      	lsl	r4, r3, #17
  1027b2:	0000      	lsl	r0, r0, #0
  1027b4:	05b7      	lsl	r7, r6, #22
  1027b6:	0000      	lsl	r0, r0, #0
  1027b8:	015b      	lsl	r3, r3, #5
  1027ba:	0000      	lsl	r0, r0, #0
  1027bc:	7514      	strb	r4, [r2, #20]
  1027be:	0010      	lsl	r0, r2, #0
  1027c0:	06ac      	lsl	r4, r5, #26
  1027c2:	0000      	lsl	r0, r0, #0
  1027c4:	7504      	strb	r4, [r0, #20]
  1027c6:	0010      	lsl	r0, r2, #0
  1027c8:	7714      	strb	r4, [r2, #28]
  1027ca:	0010      	lsl	r0, r2, #0
  1027cc:	76dc      	strb	r4, [r3, #27]
  1027ce:	0010      	lsl	r0, r2, #0
  1027d0:	7720      	strb	r0, [r4, #28]
  1027d2:	0010      	lsl	r0, r2, #0
  1027d4:	06b3      	lsl	r3, r6, #26
  1027d6:	0000      	lsl	r0, r0, #0
  1027d8:	9815      	ldr	r0, [sp, #84]
  1027da:	2380      	mov	r3, #128
  1027dc:	005b      	lsl	r3, r3, #1
  1027de:	9908      	ldr	r1, [sp, #32]
  1027e0:	4318      	orr	r0, r3
  1027e2:	9015      	str	r0, [sp, #84]
  1027e4:	2966      	cmp	r1, #102
  1027e6:	d100      	bne	1027ea <.text+0x27ea>
  1027e8:	e179      	b	102ade <.text+0x2ade>
  1027ea:	9a08      	ldr	r2, [sp, #32]
  1027ec:	2a65      	cmp	r2, #101
  1027ee:	d100      	bne	1027f2 <.text+0x27f2>
  1027f0:	e171      	b	102ad6 <.text+0x2ad6>
  1027f2:	2a45      	cmp	r2, #69
  1027f4:	d100      	bne	1027f8 <.text+0x27f8>
  1027f6:	e16e      	b	102ad6 <.text+0x2ad6>
  1027f8:	46b2      	mov	sl, r6
  1027fa:	2702      	mov	r7, #2
  1027fc:	9b13      	ldr	r3, [sp, #76]
  1027fe:	9c14      	ldr	r4, [sp, #80]
  102800:	2b00      	cmp	r3, #0
  102802:	da00      	bge	102806 <.text+0x2806>
  102804:	e10a      	b	102a1c <.text+0x2a1c>
  102806:	2000      	mov	r0, #0
  102808:	900d      	str	r0, [sp, #52]
  10280a:	1c25      	mov	r5, r4		(add r5, r4, #0)
  10280c:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  10280e:	4bce      	ldr	r3, [pc, #824]	(102b48 <.text+0x2b48>)
  102810:	446b      	add	r3, sp
  102812:	9301      	str	r3, [sp, #4]
  102814:	4bcd      	ldr	r3, [pc, #820]	(102b4c <.text+0x2b4c>)
  102816:	446b      	add	r3, sp
  102818:	9302      	str	r3, [sp, #8]
  10281a:	23d4      	mov	r3, #212
  10281c:	00db      	lsl	r3, r3, #3
  10281e:	4651      	mov	r1, sl
  102820:	446b      	add	r3, sp
  102822:	9100      	str	r1, [sp, #0]
  102824:	9303      	str	r3, [sp, #12]
  102826:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  102828:	9805      	ldr	r0, [sp, #20]
  10282a:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10282c:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  10282e:	fd21f000 	bl	103274 <_dtoa_r>
  102832:	9a08      	ldr	r2, [sp, #32]
  102834:	9009      	str	r0, [sp, #36]
  102836:	2a67      	cmp	r2, #103
  102838:	d100      	bne	10283c <.text+0x283c>
  10283a:	e0cc      	b	1029d6 <.text+0x29d6>
  10283c:	2a47      	cmp	r2, #71
  10283e:	d100      	bne	102842 <.text+0x2842>
  102840:	e0c9      	b	1029d6 <.text+0x29d6>
  102842:	9f09      	ldr	r7, [sp, #36]
  102844:	9808      	ldr	r0, [sp, #32]
  102846:	4457      	add	r7, sl
  102848:	2866      	cmp	r0, #102
  10284a:	d100      	bne	10284e <.text+0x284e>
  10284c:	e101      	b	102a52 <.text+0x2a52>
  10284e:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102850:	1c29      	mov	r1, r5		(add r1, r5, #0)
  102852:	4abf      	ldr	r2, [pc, #764]	(102b50 <.text+0x2b50>)
  102854:	4bbf      	ldr	r3, [pc, #764]	(102b54 <.text+0x2b54>)
  102856:	f941f004 	bl	106adc <__eqdf2>
  10285a:	2800      	cmp	r0, #0
  10285c:	d000      	beq	102860 <.text+0x2860>
  10285e:	e0e6      	b	102a2e <.text+0x2a2e>
  102860:	22d4      	mov	r2, #212
  102862:	00d2      	lsl	r2, r2, #3
  102864:	446a      	add	r2, sp
  102866:	6017      	str	r7, [r2, #0]
  102868:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  10286a:	9a09      	ldr	r2, [sp, #36]
  10286c:	1a9f      	sub	r7, r3, r2
  10286e:	9b08      	ldr	r3, [sp, #32]
  102870:	2b67      	cmp	r3, #103
  102872:	d100      	bne	102876 <.text+0x2876>
  102874:	e094      	b	1029a0 <.text+0x29a0>
  102876:	2b47      	cmp	r3, #71
  102878:	d100      	bne	10287c <.text+0x287c>
  10287a:	e091      	b	1029a0 <.text+0x29a0>
  10287c:	9c08      	ldr	r4, [sp, #32]
  10287e:	2c65      	cmp	r4, #101
  102880:	dd00      	ble	102884 <.text+0x2884>
  102882:	e0ff      	b	102a84 <.text+0x2a84>
  102884:	49b0      	ldr	r1, [pc, #704]	(102b48 <.text+0x2b48>)
  102886:	4469      	add	r1, sp
  102888:	0623      	lsl	r3, r4, #24
  10288a:	6808      	ldr	r0, [r1, #0]
  10288c:	0e1b      	lsr	r3, r3, #24
  10288e:	4aae      	ldr	r2, [pc, #696]	(102b48 <.text+0x2b48>)
  102890:	4eb1      	ldr	r6, [pc, #708]	(102b58 <.text+0x2b58>)
  102892:	3801      	sub	r0, #1
  102894:	446a      	add	r2, sp
  102896:	446e      	add	r6, sp
  102898:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10289a:	6010      	str	r0, [r2, #0]
  10289c:	7033      	strb	r3, [r6, #0]
  10289e:	2800      	cmp	r0, #0
  1028a0:	da00      	bge	1028a4 <.text+0x28a4>
  1028a2:	e0eb      	b	102a7c <.text+0x2a7c>
  1028a4:	232b      	mov	r3, #43
  1028a6:	7073      	strb	r3, [r6, #1]
  1028a8:	2c09      	cmp	r4, #9
  1028aa:	dc00      	bgt	1028ae <.text+0x28ae>
  1028ac:	e0db      	b	102a66 <.text+0x2a66>
  1028ae:	4bab      	ldr	r3, [pc, #684]	(102b5c <.text+0x2b5c>)
  1028b0:	446b      	add	r3, sp
  1028b2:	9304      	str	r3, [sp, #16]
  1028b4:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  1028b6:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1028b8:	210a      	mov	r1, #10
  1028ba:	fcd9f003 	bl	106270 <__modsi3>
  1028be:	3d01      	sub	r5, #1
  1028c0:	3030      	add	r0, #48
  1028c2:	7028      	strb	r0, [r5, #0]
  1028c4:	210a      	mov	r1, #10
  1028c6:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1028c8:	fc1cf003 	bl	106104 <__aeabi_idiv>
  1028cc:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1028ce:	2809      	cmp	r0, #9
  1028d0:	dcf1      	bgt	1028b6 <.text+0x28b6>
  1028d2:	1c03      	mov	r3, r0		(add r3, r0, #0)
  1028d4:	1e6a      	sub	r2, r5, #1
  1028d6:	3330      	add	r3, #48
  1028d8:	7013      	strb	r3, [r2, #0]
  1028da:	9c04      	ldr	r4, [sp, #16]
  1028dc:	42a2      	cmp	r2, r4
  1028de:	d300      	bcc	1028e2 <.text+0x28e2>
  1028e0:	e11b      	b	102b1a <.text+0x2b1a>
  1028e2:	499f      	ldr	r1, [pc, #636]	(102b60 <.text+0x2b60>)
  1028e4:	4469      	add	r1, sp
  1028e6:	7813      	ldrb	r3, [r2, #0]
  1028e8:	700b      	strb	r3, [r1, #0]
  1028ea:	9804      	ldr	r0, [sp, #16]
  1028ec:	3201      	add	r2, #1
  1028ee:	3101      	add	r1, #1
  1028f0:	4282      	cmp	r2, r0
  1028f2:	d3f8      	bcc	1028e6 <.text+0x28e6>
  1028f4:	1b89      	sub	r1, r1, r6
  1028f6:	910e      	str	r1, [sp, #56]
  1028f8:	19c9      	add	r1, r1, r7
  1028fa:	468b      	mov	fp, r1
  1028fc:	2f01      	cmp	r7, #1
  1028fe:	dc00      	bgt	102902 <.text+0x2902>
  102900:	e0de      	b	102ac0 <.text+0x2ac0>
  102902:	2001      	mov	r0, #1
  102904:	4458      	add	r0, fp
  102906:	4682      	mov	sl, r0
  102908:	4683      	mov	fp, r0
  10290a:	2800      	cmp	r0, #0
  10290c:	da00      	bge	102910 <.text+0x2910>
  10290e:	e155      	b	102bbc <.text+0x2bbc>
  102910:	9c0d      	ldr	r4, [sp, #52]
  102912:	2c00      	cmp	r4, #0
  102914:	d177      	bne	102a06 <.text+0x2a06>
  102916:	4658      	mov	r0, fp
  102918:	2800      	cmp	r0, #0
  10291a:	4682      	mov	sl, r0
  10291c:	da00      	bge	102920 <.text+0x2920>
  10291e:	e147      	b	102bb0 <.text+0x2bb0>
  102920:	2200      	mov	r2, #0
  102922:	970f      	str	r7, [sp, #60]
  102924:	9210      	str	r2, [sp, #64]
  102926:	fa0df7ff 	bl	101d44 <.text+0x1d44>
  10292a:	4659      	mov	r1, fp
  10292c:	3101      	add	r1, #1
  10292e:	9805      	ldr	r0, [sp, #20]
  102930:	f860f002 	bl	1049f4 <_malloc_r>
  102934:	2800      	cmp	r0, #0
  102936:	d100      	bne	10293a <.text+0x293a>
  102938:	e0fe      	b	102b38 <.text+0x2b38>
  10293a:	9012      	str	r0, [sp, #72]
  10293c:	2100      	mov	r1, #0
  10293e:	2208      	mov	r2, #8
  102940:	1c38      	mov	r0, r7		(add r0, r7, #0)
  102942:	fbc9f002 	bl	1050d8 <memset>
  102946:	22d5      	mov	r2, #213
  102948:	00d2      	lsl	r2, r2, #3
  10294a:	9805      	ldr	r0, [sp, #20]
  10294c:	9912      	ldr	r1, [sp, #72]
  10294e:	446a      	add	r2, sp
  102950:	465b      	mov	r3, fp
  102952:	9700      	str	r7, [sp, #0]
  102954:	f9b4f000 	bl	102cc0 <_wcsrtombs_r>
  102958:	4583      	cmp	fp, r0
  10295a:	d000      	beq	10295e <.text+0x295e>
  10295c:	e134      	b	102bc8 <.text+0x2bc8>
  10295e:	9912      	ldr	r1, [sp, #72]
  102960:	2300      	mov	r3, #0
  102962:	465a      	mov	r2, fp
  102964:	548b      	strb	r3, [r1, r2]
  102966:	2a00      	cmp	r2, #0
  102968:	4692      	mov	sl, r2
  10296a:	da00      	bge	10296e <.text+0x296e>
  10296c:	469a      	mov	sl, r3
  10296e:	487b      	ldr	r0, [pc, #492]	(102b5c <.text+0x2b5c>)
  102970:	9b12      	ldr	r3, [sp, #72]
  102972:	2400      	mov	r4, #0
  102974:	4468      	add	r0, sp
  102976:	9309      	str	r3, [sp, #36]
  102978:	9410      	str	r4, [sp, #64]
  10297a:	9004      	str	r0, [sp, #16]
  10297c:	f9e2f7ff 	bl	101d44 <.text+0x1d44>
  102980:	2e00      	cmp	r6, #0
  102982:	46b2      	mov	sl, r6
  102984:	da01      	bge	10298a <.text+0x298a>
  102986:	2200      	mov	r2, #0
  102988:	4692      	mov	sl, r2
  10298a:	4c74      	ldr	r4, [pc, #464]	(102b5c <.text+0x2b5c>)
  10298c:	2300      	mov	r3, #0
  10298e:	446c      	add	r4, sp
  102990:	46b3      	mov	fp, r6
  102992:	9310      	str	r3, [sp, #64]
  102994:	9404      	str	r4, [sp, #16]
  102996:	f9d5f7ff 	bl	101d44 <.text+0x1d44>
  10299a:	2600      	mov	r6, #0
  10299c:	fd16f7fe 	bl	1013cc <_vfprintf_r+0x1a0>
  1029a0:	4c69      	ldr	r4, [pc, #420]	(102b48 <.text+0x2b48>)
  1029a2:	446c      	add	r4, sp
  1029a4:	6820      	ldr	r0, [r4, #0]
  1029a6:	1d01      	add	r1, r0, #4
  1029a8:	dc00      	bgt	1029ac <.text+0x29ac>
  1029aa:	e081      	b	102ab0 <.text+0x2ab0>
  1029ac:	4286      	cmp	r6, r0
  1029ae:	db7f      	blt	102ab0 <.text+0x2ab0>
  1029b0:	2367      	mov	r3, #103
  1029b2:	9308      	str	r3, [sp, #32]
  1029b4:	4683      	mov	fp, r0
  1029b6:	455f      	cmp	r7, fp
  1029b8:	dc6e      	bgt	102a98 <.text+0x2a98>
  1029ba:	9815      	ldr	r0, [sp, #84]
  1029bc:	07c0      	lsl	r0, r0, #31
  1029be:	d500      	bpl	1029c2 <.text+0x29c2>
  1029c0:	e0ae      	b	102b20 <.text+0x2b20>
  1029c2:	4659      	mov	r1, fp
  1029c4:	2900      	cmp	r1, #0
  1029c6:	468a      	mov	sl, r1
  1029c8:	da01      	bge	1029ce <.text+0x29ce>
  1029ca:	2200      	mov	r2, #0
  1029cc:	4692      	mov	sl, r2
  1029ce:	4b63      	ldr	r3, [pc, #396]	(102b5c <.text+0x2b5c>)
  1029d0:	446b      	add	r3, sp
  1029d2:	9304      	str	r3, [sp, #16]
  1029d4:	e79c      	b	102910 <.text+0x2910>
  1029d6:	9b15      	ldr	r3, [sp, #84]
  1029d8:	07db      	lsl	r3, r3, #31
  1029da:	d500      	bpl	1029de <.text+0x29de>
  1029dc:	e731      	b	102842 <.text+0x2842>
  1029de:	21d4      	mov	r1, #212
  1029e0:	00c9      	lsl	r1, r1, #3
  1029e2:	4469      	add	r1, sp
  1029e4:	680b      	ldr	r3, [r1, #0]
  1029e6:	e740      	b	10286a <.text+0x286a>
  1029e8:	9809      	ldr	r0, [sp, #36]
  1029ea:	fbe7f7fe 	bl	1011bc <strlen>
  1029ee:	4682      	mov	sl, r0
  1029f0:	4683      	mov	fp, r0
  1029f2:	2800      	cmp	r0, #0
  1029f4:	da00      	bge	1029f8 <.text+0x29f8>
  1029f6:	e0de      	b	102bb6 <.text+0x2bb6>
  1029f8:	4a58      	ldr	r2, [pc, #352]	(102b5c <.text+0x2b5c>)
  1029fa:	2100      	mov	r1, #0
  1029fc:	446a      	add	r2, sp
  1029fe:	9110      	str	r1, [sp, #64]
  102a00:	9204      	str	r2, [sp, #16]
  102a02:	f99ff7ff 	bl	101d44 <.text+0x1d44>
  102a06:	4c57      	ldr	r4, [pc, #348]	(102b64 <.text+0x2b64>)
  102a08:	232d      	mov	r3, #45
  102a0a:	446c      	add	r4, sp
  102a0c:	2000      	mov	r0, #0
  102a0e:	7023      	strb	r3, [r4, #0]
  102a10:	970f      	str	r7, [sp, #60]
  102a12:	9010      	str	r0, [sp, #64]
  102a14:	f99df7ff 	bl	101d52 <.text+0x1d52>
  102a18:	4953      	ldr	r1, [pc, #332]	(102b68 <.text+0x2b68>)
  102a1a:	e62c      	b	102676 <.text+0x2676>
  102a1c:	9914      	ldr	r1, [sp, #80]
  102a1e:	9a13      	ldr	r2, [sp, #76]
  102a20:	2380      	mov	r3, #128
  102a22:	061b      	lsl	r3, r3, #24
  102a24:	202d      	mov	r0, #45
  102a26:	18d4      	add	r4, r2, r3
  102a28:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  102a2a:	900d      	str	r0, [sp, #52]
  102a2c:	e6ef      	b	10280e <.text+0x280e>
  102a2e:	24d4      	mov	r4, #212
  102a30:	00e4      	lsl	r4, r4, #3
  102a32:	446c      	add	r4, sp
  102a34:	6823      	ldr	r3, [r4, #0]
  102a36:	429f      	cmp	r7, r3
  102a38:	d800      	bhi	102a3c <.text+0x2a3c>
  102a3a:	e716      	b	10286a <.text+0x286a>
  102a3c:	2130      	mov	r1, #48
  102a3e:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  102a40:	20d4      	mov	r0, #212
  102a42:	00c0      	lsl	r0, r0, #3
  102a44:	7019      	strb	r1, [r3, #0]
  102a46:	4468      	add	r0, sp
  102a48:	3301      	add	r3, #1
  102a4a:	6003      	str	r3, [r0, #0]
  102a4c:	4293      	cmp	r3, r2
  102a4e:	d1f7      	bne	102a40 <.text+0x2a40>
  102a50:	e70b      	b	10286a <.text+0x286a>
  102a52:	9909      	ldr	r1, [sp, #36]
  102a54:	780b      	ldrb	r3, [r1, #0]
  102a56:	2b30      	cmp	r3, #48
  102a58:	d100      	bne	102a5c <.text+0x2a5c>
  102a5a:	e099      	b	102b90 <.text+0x2b90>
  102a5c:	493a      	ldr	r1, [pc, #232]	(102b48 <.text+0x2b48>)
  102a5e:	4469      	add	r1, sp
  102a60:	6808      	ldr	r0, [r1, #0]
  102a62:	183f      	add	r7, r7, r0
  102a64:	e6f3      	b	10284e <.text+0x284e>
  102a66:	2330      	mov	r3, #48
  102a68:	4940      	ldr	r1, [pc, #256]	(102b6c <.text+0x2b6c>)
  102a6a:	4a3c      	ldr	r2, [pc, #240]	(102b5c <.text+0x2b5c>)
  102a6c:	70b3      	strb	r3, [r6, #2]
  102a6e:	1c23      	mov	r3, r4		(add r3, r4, #0)
  102a70:	3330      	add	r3, #48
  102a72:	446a      	add	r2, sp
  102a74:	4469      	add	r1, sp
  102a76:	70f3      	strb	r3, [r6, #3]
  102a78:	9204      	str	r2, [sp, #16]
  102a7a:	e73b      	b	1028f4 <.text+0x28f4>
  102a7c:	232d      	mov	r3, #45
  102a7e:	4244      	neg	r4, r0
  102a80:	7073      	strb	r3, [r6, #1]
  102a82:	e711      	b	1028a8 <.text+0x28a8>
  102a84:	9a08      	ldr	r2, [sp, #32]
  102a86:	2a66      	cmp	r2, #102
  102a88:	d072      	beq	102b70 <.text+0x2b70>
  102a8a:	4c2f      	ldr	r4, [pc, #188]	(102b48 <.text+0x2b48>)
  102a8c:	446c      	add	r4, sp
  102a8e:	6820      	ldr	r0, [r4, #0]
  102a90:	e790      	b	1029b4 <.text+0x29b4>
  102a92:	46b2      	mov	sl, r6
  102a94:	46b3      	mov	fp, r6
  102a96:	e7af      	b	1029f8 <.text+0x29f8>
  102a98:	2800      	cmp	r0, #0
  102a9a:	dd4a      	ble	102b32 <.text+0x2b32>
  102a9c:	2001      	mov	r0, #1
  102a9e:	19c0      	add	r0, r0, r7
  102aa0:	4682      	mov	sl, r0
  102aa2:	4683      	mov	fp, r0
  102aa4:	2800      	cmp	r0, #0
  102aa6:	db41      	blt	102b2c <.text+0x2b2c>
  102aa8:	492c      	ldr	r1, [pc, #176]	(102b5c <.text+0x2b5c>)
  102aaa:	4469      	add	r1, sp
  102aac:	9104      	str	r1, [sp, #16]
  102aae:	e72f      	b	102910 <.text+0x2910>
  102ab0:	9a08      	ldr	r2, [sp, #32]
  102ab2:	2a67      	cmp	r2, #103
  102ab4:	d100      	bne	102ab8 <.text+0x2ab8>
  102ab6:	e084      	b	102bc2 <.text+0x2bc2>
  102ab8:	2245      	mov	r2, #69
  102aba:	2345      	mov	r3, #69
  102abc:	9208      	str	r2, [sp, #32]
  102abe:	e6e6      	b	10288e <.text+0x288e>
  102ac0:	9b15      	ldr	r3, [sp, #84]
  102ac2:	07db      	lsl	r3, r3, #31
  102ac4:	d500      	bpl	102ac8 <.text+0x2ac8>
  102ac6:	e71c      	b	102902 <.text+0x2902>
  102ac8:	2900      	cmp	r1, #0
  102aca:	468a      	mov	sl, r1
  102acc:	db00      	blt	102ad0 <.text+0x2ad0>
  102ace:	e71f      	b	102910 <.text+0x2910>
  102ad0:	2400      	mov	r4, #0
  102ad2:	46a2      	mov	sl, r4
  102ad4:	e71c      	b	102910 <.text+0x2910>
  102ad6:	1c73      	add	r3, r6, #1
  102ad8:	469a      	mov	sl, r3
  102ada:	2702      	mov	r7, #2
  102adc:	e68e      	b	1027fc <.text+0x27fc>
  102ade:	46b2      	mov	sl, r6
  102ae0:	2703      	mov	r7, #3
  102ae2:	e68b      	b	1027fc <.text+0x27fc>
  102ae4:	22d5      	mov	r2, #213
  102ae6:	00d2      	lsl	r2, r2, #3
  102ae8:	446a      	add	r2, sp
  102aea:	9805      	ldr	r0, [sp, #20]
  102aec:	2100      	mov	r1, #0
  102aee:	2300      	mov	r3, #0
  102af0:	9700      	str	r7, [sp, #0]
  102af2:	f8e5f000 	bl	102cc0 <_wcsrtombs_r>
  102af6:	1c02      	mov	r2, r0		(add r2, r0, #0)
  102af8:	4683      	mov	fp, r0
  102afa:	3201      	add	r2, #1
  102afc:	d005      	beq	102b0a <.text+0x2b0a>
  102afe:	22d5      	mov	r2, #213
  102b00:	9909      	ldr	r1, [sp, #36]
  102b02:	00d2      	lsl	r2, r2, #3
  102b04:	446a      	add	r2, sp
  102b06:	6011      	str	r1, [r2, #0]
  102b08:	e52a      	b	102560 <.text+0x2560>
  102b0a:	464c      	mov	r4, r9
  102b0c:	89a3      	ldrh	r3, [r4, #12]
  102b0e:	2240      	mov	r2, #64
  102b10:	4313      	orr	r3, r2
  102b12:	4648      	mov	r0, r9
  102b14:	8183      	strh	r3, [r0, #12]
  102b16:	fec1f7fe 	bl	10189c <.text+0x189c>
  102b1a:	4911      	ldr	r1, [pc, #68]	(102b60 <.text+0x2b60>)
  102b1c:	4469      	add	r1, sp
  102b1e:	e6e9      	b	1028f4 <.text+0x28f4>
  102b20:	2401      	mov	r4, #1
  102b22:	445c      	add	r4, fp
  102b24:	46a2      	mov	sl, r4
  102b26:	46a3      	mov	fp, r4
  102b28:	2c00      	cmp	r4, #0
  102b2a:	dabd      	bge	102aa8 <.text+0x2aa8>
  102b2c:	2000      	mov	r0, #0
  102b2e:	4682      	mov	sl, r0
  102b30:	e7ba      	b	102aa8 <.text+0x2aa8>
  102b32:	2302      	mov	r3, #2
  102b34:	1a18      	sub	r0, r3, r0
  102b36:	e7b2      	b	102a9e <.text+0x2a9e>
  102b38:	4649      	mov	r1, r9
  102b3a:	898b      	ldrh	r3, [r1, #12]
  102b3c:	2240      	mov	r2, #64
  102b3e:	4313      	orr	r3, r2
  102b40:	464a      	mov	r2, r9
  102b42:	8193      	strh	r3, [r2, #12]
  102b44:	feaaf7fe 	bl	10189c <.text+0x189c>
  102b48:	06ac      	lsl	r4, r5, #26
  102b4a:	0000      	lsl	r0, r0, #0
  102b4c:	06a4      	lsl	r4, r4, #26
	...
  102b56:	0000      	lsl	r0, r0, #0
  102b58:	0699      	lsl	r1, r3, #26
  102b5a:	0000      	lsl	r0, r0, #0
  102b5c:	067c      	lsl	r4, r7, #25
  102b5e:	0000      	lsl	r0, r0, #0
  102b60:	069b      	lsl	r3, r3, #26
  102b62:	0000      	lsl	r0, r0, #0
  102b64:	06b3      	lsl	r3, r6, #26
  102b66:	0000      	lsl	r0, r0, #0
  102b68:	76e0      	strb	r0, [r4, #27]
  102b6a:	0010      	lsl	r0, r2, #0
  102b6c:	069d      	lsl	r5, r3, #26
  102b6e:	0000      	lsl	r0, r0, #0
  102b70:	4b32      	ldr	r3, [pc, #200]	(102c3c <.text+0x2c3c>)
  102b72:	446b      	add	r3, sp
  102b74:	681b      	ldr	r3, [r3, #0]
  102b76:	469b      	mov	fp, r3
  102b78:	2b00      	cmp	r3, #0
  102b7a:	dd47      	ble	102c0c <.text+0x2c0c>
  102b7c:	2e00      	cmp	r6, #0
  102b7e:	d13a      	bne	102bf6 <.text+0x2bf6>
  102b80:	9c15      	ldr	r4, [sp, #84]
  102b82:	07e4      	lsl	r4, r4, #31
  102b84:	d437      	bmi	102bf6 <.text+0x2bf6>
  102b86:	482e      	ldr	r0, [pc, #184]	(102c40 <.text+0x2c40>)
  102b88:	469a      	mov	sl, r3
  102b8a:	4468      	add	r0, sp
  102b8c:	9004      	str	r0, [sp, #16]
  102b8e:	e6bf      	b	102910 <.text+0x2910>
  102b90:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102b92:	1c29      	mov	r1, r5		(add r1, r5, #0)
  102b94:	4a2b      	ldr	r2, [pc, #172]	(102c44 <.text+0x2c44>)
  102b96:	4b2c      	ldr	r3, [pc, #176]	(102c48 <.text+0x2c48>)
  102b98:	ffccf003 	bl	106b34 <__nedf2>
  102b9c:	2800      	cmp	r0, #0
  102b9e:	d100      	bne	102ba2 <.text+0x2ba2>
  102ba0:	e75c      	b	102a5c <.text+0x2a5c>
  102ba2:	2301      	mov	r3, #1
  102ba4:	4652      	mov	r2, sl
  102ba6:	1a98      	sub	r0, r3, r2
  102ba8:	4b24      	ldr	r3, [pc, #144]	(102c3c <.text+0x2c3c>)
  102baa:	446b      	add	r3, sp
  102bac:	6018      	str	r0, [r3, #0]
  102bae:	e755      	b	102a5c <.text+0x2a5c>
  102bb0:	2100      	mov	r1, #0
  102bb2:	468a      	mov	sl, r1
  102bb4:	e6b4      	b	102920 <.text+0x2920>
  102bb6:	2000      	mov	r0, #0
  102bb8:	4682      	mov	sl, r0
  102bba:	e71d      	b	1029f8 <.text+0x29f8>
  102bbc:	2100      	mov	r1, #0
  102bbe:	468a      	mov	sl, r1
  102bc0:	e6a6      	b	102910 <.text+0x2910>
  102bc2:	2365      	mov	r3, #101
  102bc4:	9308      	str	r3, [sp, #32]
  102bc6:	e662      	b	10288e <.text+0x288e>
  102bc8:	464c      	mov	r4, r9
  102bca:	89a3      	ldrh	r3, [r4, #12]
  102bcc:	2240      	mov	r2, #64
  102bce:	4313      	orr	r3, r2
  102bd0:	4648      	mov	r0, r9
  102bd2:	8183      	strh	r3, [r0, #12]
  102bd4:	fe5ef7fe 	bl	101894 <.text+0x1894>
  102bd8:	4652      	mov	r2, sl
  102bda:	6816      	ldr	r6, [r2, #0]
  102bdc:	4653      	mov	r3, sl
  102bde:	3304      	add	r3, #4
  102be0:	2e00      	cmp	r6, #0
  102be2:	db01      	blt	102be8 <.text+0x2be8>
  102be4:	f9eaf7ff 	bl	101fbc <.text+0x1fbc>
  102be8:	9907      	ldr	r1, [sp, #28]
  102bea:	2601      	mov	r6, #1
  102bec:	780a      	ldrb	r2, [r1, #0]
  102bee:	469a      	mov	sl, r3
  102bf0:	4276      	neg	r6, r6
  102bf2:	fbe7f7fe 	bl	1013c4 <_vfprintf_r+0x198>
  102bf6:	465b      	mov	r3, fp
  102bf8:	3301      	add	r3, #1
  102bfa:	18f6      	add	r6, r6, r3
  102bfc:	46b2      	mov	sl, r6
  102bfe:	46b3      	mov	fp, r6
  102c00:	2e00      	cmp	r6, #0
  102c02:	db15      	blt	102c30 <.text+0x2c30>
  102c04:	4a0e      	ldr	r2, [pc, #56]	(102c40 <.text+0x2c40>)
  102c06:	446a      	add	r2, sp
  102c08:	9204      	str	r2, [sp, #16]
  102c0a:	e681      	b	102910 <.text+0x2910>
  102c0c:	2e00      	cmp	r6, #0
  102c0e:	d109      	bne	102c24 <.text+0x2c24>
  102c10:	9b15      	ldr	r3, [sp, #84]
  102c12:	07db      	lsl	r3, r3, #31
  102c14:	d406      	bmi	102c24 <.text+0x2c24>
  102c16:	480a      	ldr	r0, [pc, #40]	(102c40 <.text+0x2c40>)
  102c18:	2401      	mov	r4, #1
  102c1a:	4468      	add	r0, sp
  102c1c:	46a3      	mov	fp, r4
  102c1e:	46a2      	mov	sl, r4
  102c20:	9004      	str	r0, [sp, #16]
  102c22:	e675      	b	102910 <.text+0x2910>
  102c24:	3602      	add	r6, #2
  102c26:	46b2      	mov	sl, r6
  102c28:	46b3      	mov	fp, r6
  102c2a:	2e00      	cmp	r6, #0
  102c2c:	db00      	blt	102c30 <.text+0x2c30>
  102c2e:	e6ce      	b	1029ce <.text+0x29ce>
  102c30:	4a03      	ldr	r2, [pc, #12]	(102c40 <.text+0x2c40>)
  102c32:	2100      	mov	r1, #0
  102c34:	446a      	add	r2, sp
  102c36:	468a      	mov	sl, r1
  102c38:	9204      	str	r2, [sp, #16]
  102c3a:	e669      	b	102910 <.text+0x2910>
  102c3c:	06ac      	lsl	r4, r5, #26
  102c3e:	0000      	lsl	r0, r0, #0
  102c40:	067c      	lsl	r4, r7, #25
	...

00102c4c <vfprintf>:
  102c4c:	b530      	push	{r4, r5, lr}
  102c4e:	1c13      	mov	r3, r2		(add r3, r2, #0)
  102c50:	4a05      	ldr	r2, [pc, #20]	(102c68 <.text+0x2c68>)
  102c52:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  102c54:	1c04      	mov	r4, r0		(add r4, r0, #0)
  102c56:	1c21      	mov	r1, r4		(add r1, r4, #0)
  102c58:	6810      	ldr	r0, [r2, #0]
  102c5a:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  102c5c:	fae6f7fe 	bl	10122c <_vfprintf_r>
  102c60:	bc30      	pop	{r4, r5}
  102c62:	bc02      	pop	{r1}
  102c64:	4708      	bx	r1
  102c66:	0000      	lsl	r0, r0, #0
  102c68:	0008      	lsl	r0, r1, #0
  102c6a:	0020      	lsl	r0, r4, #0

00102c6c <_wcrtomb_r>:
  102c6c:	b530      	push	{r4, r5, lr}
  102c6e:	b083      	sub	sp, #12
  102c70:	1c05      	mov	r5, r0		(add r5, r0, #0)
  102c72:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  102c74:	2900      	cmp	r1, #0
  102c76:	d00d      	beq	102c94 <_wcrtomb_r+0x28>
  102c78:	f8a8f000 	bl	102dcc <_wctomb_r>
  102c7c:	1c43      	add	r3, r0, #1
  102c7e:	d105      	bne	102c8c <_wcrtomb_r+0x20>
  102c80:	2300      	mov	r3, #0
  102c82:	6023      	str	r3, [r4, #0]
  102c84:	238a      	mov	r3, #138
  102c86:	2001      	mov	r0, #1
  102c88:	602b      	str	r3, [r5, #0]
  102c8a:	4240      	neg	r0, r0
  102c8c:	b003      	add	sp, #12
  102c8e:	bc30      	pop	{r4, r5}
  102c90:	bc02      	pop	{r1}
  102c92:	4708      	bx	r1
  102c94:	4669      	mov	r1, sp
  102c96:	3102      	add	r1, #2
  102c98:	2200      	mov	r2, #0
  102c9a:	f897f000 	bl	102dcc <_wctomb_r>
  102c9e:	e7ed      	b	102c7c <_wcrtomb_r+0x10>

00102ca0 <wcrtomb>:
  102ca0:	b530      	push	{r4, r5, lr}
  102ca2:	1c13      	mov	r3, r2		(add r3, r2, #0)
  102ca4:	4a05      	ldr	r2, [pc, #20]	(102cbc <.text+0x2cbc>)
  102ca6:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  102ca8:	1c04      	mov	r4, r0		(add r4, r0, #0)
  102caa:	1c21      	mov	r1, r4		(add r1, r4, #0)
  102cac:	6810      	ldr	r0, [r2, #0]
  102cae:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  102cb0:	ffdcf7ff 	bl	102c6c <_wcrtomb_r>
  102cb4:	bc30      	pop	{r4, r5}
  102cb6:	bc02      	pop	{r1}
  102cb8:	4708      	bx	r1
  102cba:	0000      	lsl	r0, r0, #0
  102cbc:	0008      	lsl	r0, r1, #0
  102cbe:	0020      	lsl	r0, r4, #0

00102cc0 <_wcsrtombs_r>:
  102cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
  102cc2:	465f      	mov	r7, fp
  102cc4:	4656      	mov	r6, sl
  102cc6:	464d      	mov	r5, r9
  102cc8:	4644      	mov	r4, r8
  102cca:	b4f0      	push	{r4, r5, r6, r7}
  102ccc:	b086      	sub	sp, #24
  102cce:	9002      	str	r0, [sp, #8]
  102cd0:	468b      	mov	fp, r1
  102cd2:	9201      	str	r2, [sp, #4]
  102cd4:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  102cd6:	9f0f      	ldr	r7, [sp, #60]
  102cd8:	2900      	cmp	r1, #0
  102cda:	d047      	beq	102d6c <_wcsrtombs_r+0xac>
  102cdc:	6811      	ldr	r1, [r2, #0]
  102cde:	4688      	mov	r8, r1
  102ce0:	2b00      	cmp	r3, #0
  102ce2:	d052      	beq	102d8a <_wcsrtombs_r+0xca>
  102ce4:	2200      	mov	r2, #0
  102ce6:	9200      	str	r2, [sp, #0]
  102ce8:	465c      	mov	r4, fp
  102cea:	683a      	ldr	r2, [r7, #0]
  102cec:	687b      	ldr	r3, [r7, #4]
  102cee:	4646      	mov	r6, r8
  102cf0:	4669      	mov	r1, sp
  102cf2:	4691      	mov	r9, r2
  102cf4:	469a      	mov	sl, r3
  102cf6:	310e      	add	r1, #14
  102cf8:	6832      	ldr	r2, [r6, #0]
  102cfa:	9802      	ldr	r0, [sp, #8]
  102cfc:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  102cfe:	ffb5f7ff 	bl	102c6c <_wcrtomb_r>
  102d02:	1c41      	add	r1, r0, #1
  102d04:	d038      	beq	102d78 <_wcsrtombs_r+0xb8>
  102d06:	9a00      	ldr	r2, [sp, #0]
  102d08:	1a2b      	sub	r3, r5, r0
  102d0a:	4293      	cmp	r3, r2
  102d0c:	d320      	bcc	102d50 <_wcsrtombs_r+0x90>
  102d0e:	42a8      	cmp	r0, r5
  102d10:	d21e      	bcs	102d50 <_wcsrtombs_r+0x90>
  102d12:	1812      	add	r2, r2, r0
  102d14:	465b      	mov	r3, fp
  102d16:	9200      	str	r2, [sp, #0]
  102d18:	2b00      	cmp	r3, #0
  102d1a:	d00f      	beq	102d3c <_wcsrtombs_r+0x7c>
  102d1c:	2800      	cmp	r0, #0
  102d1e:	dd09      	ble	102d34 <_wcsrtombs_r+0x74>
  102d20:	2200      	mov	r2, #0
  102d22:	260e      	mov	r6, #14
  102d24:	18b6      	add	r6, r6, r2
  102d26:	4669      	mov	r1, sp
  102d28:	5c73      	ldrb	r3, [r6, r1]
  102d2a:	3201      	add	r2, #1
  102d2c:	7023      	strb	r3, [r4, #0]
  102d2e:	3401      	add	r4, #1
  102d30:	4290      	cmp	r0, r2
  102d32:	d1f6      	bne	102d22 <_wcsrtombs_r+0x62>
  102d34:	9a01      	ldr	r2, [sp, #4]
  102d36:	6813      	ldr	r3, [r2, #0]
  102d38:	3304      	add	r3, #4
  102d3a:	6013      	str	r3, [r2, #0]
  102d3c:	4646      	mov	r6, r8
  102d3e:	6833      	ldr	r3, [r6, #0]
  102d40:	2b00      	cmp	r3, #0
  102d42:	d025      	beq	102d90 <_wcsrtombs_r+0xd0>
  102d44:	9a00      	ldr	r2, [sp, #0]
  102d46:	42aa      	cmp	r2, r5
  102d48:	d206      	bcs	102d58 <_wcsrtombs_r+0x98>
  102d4a:	2304      	mov	r3, #4
  102d4c:	4498      	add	r8, r3
  102d4e:	e7cc      	b	102cea <_wcsrtombs_r+0x2a>
  102d50:	464e      	mov	r6, r9
  102d52:	4651      	mov	r1, sl
  102d54:	603e      	str	r6, [r7, #0]
  102d56:	6079      	str	r1, [r7, #4]
  102d58:	9800      	ldr	r0, [sp, #0]
  102d5a:	b006      	add	sp, #24
  102d5c:	bc3c      	pop	{r2, r3, r4, r5}
  102d5e:	4690      	mov	r8, r2
  102d60:	4699      	mov	r9, r3
  102d62:	46a2      	mov	sl, r4
  102d64:	46ab      	mov	fp, r5
  102d66:	bcf0      	pop	{r4, r5, r6, r7}
  102d68:	bc02      	pop	{r1}
  102d6a:	4708      	bx	r1
  102d6c:	9901      	ldr	r1, [sp, #4]
  102d6e:	6809      	ldr	r1, [r1, #0]
  102d70:	2501      	mov	r5, #1
  102d72:	4688      	mov	r8, r1
  102d74:	426d      	neg	r5, r5
  102d76:	e7b5      	b	102ce4 <_wcsrtombs_r+0x24>
  102d78:	9e02      	ldr	r6, [sp, #8]
  102d7a:	238a      	mov	r3, #138
  102d7c:	2101      	mov	r1, #1
  102d7e:	6033      	str	r3, [r6, #0]
  102d80:	4249      	neg	r1, r1
  102d82:	2300      	mov	r3, #0
  102d84:	603b      	str	r3, [r7, #0]
  102d86:	9100      	str	r1, [sp, #0]
  102d88:	e7e6      	b	102d58 <_wcsrtombs_r+0x98>
  102d8a:	2600      	mov	r6, #0
  102d8c:	9600      	str	r6, [sp, #0]
  102d8e:	e7e3      	b	102d58 <_wcsrtombs_r+0x98>
  102d90:	4659      	mov	r1, fp
  102d92:	2900      	cmp	r1, #0
  102d94:	d001      	beq	102d9a <_wcsrtombs_r+0xda>
  102d96:	9a01      	ldr	r2, [sp, #4]
  102d98:	6013      	str	r3, [r2, #0]
  102d9a:	603b      	str	r3, [r7, #0]
  102d9c:	9b00      	ldr	r3, [sp, #0]
  102d9e:	3b01      	sub	r3, #1
  102da0:	9300      	str	r3, [sp, #0]
  102da2:	e7d9      	b	102d58 <_wcsrtombs_r+0x98>

00102da4 <wcsrtombs>:
  102da4:	b570      	push	{r4, r5, r6, lr}
  102da6:	1c16      	mov	r6, r2		(add r6, r2, #0)
  102da8:	4a07      	ldr	r2, [pc, #28]	(102dc8 <.text+0x2dc8>)
  102daa:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  102dac:	b081      	sub	sp, #4
  102dae:	1c04      	mov	r4, r0		(add r4, r0, #0)
  102db0:	1c21      	mov	r1, r4		(add r1, r4, #0)
  102db2:	6810      	ldr	r0, [r2, #0]
  102db4:	9300      	str	r3, [sp, #0]
  102db6:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  102db8:	1c33      	mov	r3, r6		(add r3, r6, #0)
  102dba:	ff81f7ff 	bl	102cc0 <_wcsrtombs_r>
  102dbe:	b001      	add	sp, #4
  102dc0:	bc70      	pop	{r4, r5, r6}
  102dc2:	bc02      	pop	{r1}
  102dc4:	4708      	bx	r1
  102dc6:	0000      	lsl	r0, r0, #0
  102dc8:	0008      	lsl	r0, r1, #0
  102dca:	0020      	lsl	r0, r4, #0

00102dcc <_wctomb_r>:
  102dcc:	b5f0      	push	{r4, r5, r6, r7, lr}
  102dce:	4c9e      	ldr	r4, [pc, #632]	(103048 <.text+0x3048>)
  102dd0:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102dd2:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  102dd4:	1c15      	mov	r5, r2		(add r5, r2, #0)
  102dd6:	1c1f      	mov	r7, r3		(add r7, r3, #0)
  102dd8:	f9f0f7fe 	bl	1011bc <strlen>
  102ddc:	2801      	cmp	r0, #1
  102dde:	d91d      	bls	102e1c <_wctomb_r+0x50>
  102de0:	499a      	ldr	r1, [pc, #616]	(10304c <.text+0x304c>)
  102de2:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102de4:	f886f003 	bl	105ef4 <strcmp>
  102de8:	2800      	cmp	r0, #0
  102dea:	d11e      	bne	102e2a <_wctomb_r+0x5e>
  102dec:	2e00      	cmp	r6, #0
  102dee:	d03b      	beq	102e68 <_wctomb_r+0x9c>
  102df0:	2d7f      	cmp	r5, #127
  102df2:	dd15      	ble	102e20 <_wctomb_r+0x54>
  102df4:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  102df6:	4b96      	ldr	r3, [pc, #600]	(103050 <.text+0x3050>)
  102df8:	3a80      	sub	r2, #128
  102dfa:	429a      	cmp	r2, r3
  102dfc:	d860      	bhi	102ec0 <_wctomb_r+0xf4>
  102dfe:	056a      	lsl	r2, r5, #21
  102e00:	2340      	mov	r3, #64
  102e02:	425b      	neg	r3, r3
  102e04:	0ed2      	lsr	r2, r2, #27
  102e06:	431a      	orr	r2, r3
  102e08:	7032      	strb	r2, [r6, #0]
  102e0a:	233f      	mov	r3, #63
  102e0c:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  102e0e:	401a      	and	r2, r3
  102e10:	2380      	mov	r3, #128
  102e12:	425b      	neg	r3, r3
  102e14:	431a      	orr	r2, r3
  102e16:	2002      	mov	r0, #2
  102e18:	7072      	strb	r2, [r6, #1]
  102e1a:	e003      	b	102e24 <_wctomb_r+0x58>
  102e1c:	2e00      	cmp	r6, #0
  102e1e:	d023      	beq	102e68 <_wctomb_r+0x9c>
  102e20:	7035      	strb	r5, [r6, #0]
  102e22:	2001      	mov	r0, #1
  102e24:	bcf0      	pop	{r4, r5, r6, r7}
  102e26:	bc02      	pop	{r1}
  102e28:	4708      	bx	r1
  102e2a:	498a      	ldr	r1, [pc, #552]	(103054 <.text+0x3054>)
  102e2c:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102e2e:	f861f003 	bl	105ef4 <strcmp>
  102e32:	2800      	cmp	r0, #0
  102e34:	d11a      	bne	102e6c <_wctomb_r+0xa0>
  102e36:	2e00      	cmp	r6, #0
  102e38:	d016      	beq	102e68 <_wctomb_r+0x9c>
  102e3a:	042b      	lsl	r3, r5, #16
  102e3c:	0e1a      	lsr	r2, r3, #24
  102e3e:	2a00      	cmp	r2, #0
  102e40:	d0ee      	beq	102e20 <_wctomb_r+0x54>
  102e42:	1c13      	mov	r3, r2		(add r3, r2, #0)
  102e44:	337f      	add	r3, #127
  102e46:	061b      	lsl	r3, r3, #24
  102e48:	0e1b      	lsr	r3, r3, #24
  102e4a:	2b1e      	cmp	r3, #30
  102e4c:	d865      	bhi	102f1a <_wctomb_r+0x14e>
  102e4e:	20c0      	mov	r0, #192
  102e50:	062b      	lsl	r3, r5, #24
  102e52:	0600      	lsl	r0, r0, #24
  102e54:	0e19      	lsr	r1, r3, #24
  102e56:	181b      	add	r3, r3, r0
  102e58:	0e1b      	lsr	r3, r3, #24
  102e5a:	2b3e      	cmp	r3, #62
  102e5c:	d900      	bls	102e60 <_wctomb_r+0x94>
  102e5e:	e0af      	b	102fc0 <_wctomb_r+0x1f4>
  102e60:	2002      	mov	r0, #2
  102e62:	7032      	strb	r2, [r6, #0]
  102e64:	7071      	strb	r1, [r6, #1]
  102e66:	e7dd      	b	102e24 <_wctomb_r+0x58>
  102e68:	2000      	mov	r0, #0
  102e6a:	e7db      	b	102e24 <_wctomb_r+0x58>
  102e6c:	497a      	ldr	r1, [pc, #488]	(103058 <.text+0x3058>)
  102e6e:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102e70:	f840f003 	bl	105ef4 <strcmp>
  102e74:	2800      	cmp	r0, #0
  102e76:	d10f      	bne	102e98 <_wctomb_r+0xcc>
  102e78:	2e00      	cmp	r6, #0
  102e7a:	d0f5      	beq	102e68 <_wctomb_r+0x9c>
  102e7c:	042b      	lsl	r3, r5, #16
  102e7e:	0e19      	lsr	r1, r3, #24
  102e80:	2900      	cmp	r1, #0
  102e82:	d0cd      	beq	102e20 <_wctomb_r+0x54>
  102e84:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  102e86:	335f      	add	r3, #95
  102e88:	061b      	lsl	r3, r3, #24
  102e8a:	0e1b      	lsr	r3, r3, #24
  102e8c:	2b5d      	cmp	r3, #93
  102e8e:	d800      	bhi	102e92 <_wctomb_r+0xc6>
  102e90:	e09c      	b	102fcc <_wctomb_r+0x200>
  102e92:	2001      	mov	r0, #1
  102e94:	4240      	neg	r0, r0
  102e96:	e7c5      	b	102e24 <_wctomb_r+0x58>
  102e98:	4970      	ldr	r1, [pc, #448]	(10305c <.text+0x305c>)
  102e9a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  102e9c:	f82af003 	bl	105ef4 <strcmp>
  102ea0:	2800      	cmp	r0, #0
  102ea2:	d1bb      	bne	102e1c <_wctomb_r+0x50>
  102ea4:	2e00      	cmp	r6, #0
  102ea6:	d0bc      	beq	102e22 <_wctomb_r+0x56>
  102ea8:	062b      	lsl	r3, r5, #24
  102eaa:	0e1c      	lsr	r4, r3, #24
  102eac:	042b      	lsl	r3, r5, #16
  102eae:	0e19      	lsr	r1, r3, #24
  102eb0:	2900      	cmp	r1, #0
  102eb2:	d139      	bne	102f28 <_wctomb_r+0x15c>
  102eb4:	683b      	ldr	r3, [r7, #0]
  102eb6:	2b00      	cmp	r3, #0
  102eb8:	d123      	bne	102f02 <_wctomb_r+0x136>
  102eba:	2001      	mov	r0, #1
  102ebc:	7034      	strb	r4, [r6, #0]
  102ebe:	e7b1      	b	102e24 <_wctomb_r+0x58>
  102ec0:	4867      	ldr	r0, [pc, #412]	(103060 <.text+0x3060>)
  102ec2:	4b68      	ldr	r3, [pc, #416]	(103064 <.text+0x3064>)
  102ec4:	182a      	add	r2, r5, r0
  102ec6:	429a      	cmp	r2, r3
  102ec8:	d962      	bls	102f90 <_wctomb_r+0x1c4>
  102eca:	4867      	ldr	r0, [pc, #412]	(103068 <.text+0x3068>)
  102ecc:	4b67      	ldr	r3, [pc, #412]	(10306c <.text+0x306c>)
  102ece:	182a      	add	r2, r5, r0
  102ed0:	429a      	cmp	r2, r3
  102ed2:	d83c      	bhi	102f4e <_wctomb_r+0x182>
  102ed4:	02ea      	lsl	r2, r5, #11
  102ed6:	2310      	mov	r3, #16
  102ed8:	425b      	neg	r3, r3
  102eda:	0f52      	lsr	r2, r2, #29
  102edc:	431a      	orr	r2, r3
  102ede:	7032      	strb	r2, [r6, #0]
  102ee0:	03ab      	lsl	r3, r5, #14
  102ee2:	2280      	mov	r2, #128
  102ee4:	4252      	neg	r2, r2
  102ee6:	0e9b      	lsr	r3, r3, #26
  102ee8:	4313      	orr	r3, r2
  102eea:	7073      	strb	r3, [r6, #1]
  102eec:	052b      	lsl	r3, r5, #20
  102eee:	0e9b      	lsr	r3, r3, #26
  102ef0:	1c71      	add	r1, r6, #1
  102ef2:	4313      	orr	r3, r2
  102ef4:	704b      	strb	r3, [r1, #1]
  102ef6:	233f      	mov	r3, #63
  102ef8:	402b      	and	r3, r5
  102efa:	4313      	orr	r3, r2
  102efc:	2004      	mov	r0, #4
  102efe:	708b      	strb	r3, [r1, #2]
  102f00:	e790      	b	102e24 <_wctomb_r+0x58>
  102f02:	231b      	mov	r3, #27
  102f04:	6039      	str	r1, [r7, #0]
  102f06:	1c72      	add	r2, r6, #1
  102f08:	7033      	strb	r3, [r6, #0]
  102f0a:	2328      	mov	r3, #40
  102f0c:	7073      	strb	r3, [r6, #1]
  102f0e:	2004      	mov	r0, #4
  102f10:	2342      	mov	r3, #66
  102f12:	1c96      	add	r6, r2, #2
  102f14:	7053      	strb	r3, [r2, #1]
  102f16:	7034      	strb	r4, [r6, #0]
  102f18:	e784      	b	102e24 <_wctomb_r+0x58>
  102f1a:	1c13      	mov	r3, r2		(add r3, r2, #0)
  102f1c:	3320      	add	r3, #32
  102f1e:	061b      	lsl	r3, r3, #24
  102f20:	0e1b      	lsr	r3, r3, #24
  102f22:	2b0f      	cmp	r3, #15
  102f24:	d993      	bls	102e4e <_wctomb_r+0x82>
  102f26:	e7b4      	b	102e92 <_wctomb_r+0xc6>
  102f28:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  102f2a:	3b21      	sub	r3, #33
  102f2c:	061b      	lsl	r3, r3, #24
  102f2e:	0e1b      	lsr	r3, r3, #24
  102f30:	2b5d      	cmp	r3, #93
  102f32:	d8ae      	bhi	102e92 <_wctomb_r+0xc6>
  102f34:	1c23      	mov	r3, r4		(add r3, r4, #0)
  102f36:	3b21      	sub	r3, #33
  102f38:	061b      	lsl	r3, r3, #24
  102f3a:	0e1b      	lsr	r3, r3, #24
  102f3c:	2b5d      	cmp	r3, #93
  102f3e:	d8a8      	bhi	102e92 <_wctomb_r+0xc6>
  102f40:	683b      	ldr	r3, [r7, #0]
  102f42:	2b00      	cmp	r3, #0
  102f44:	d04f      	beq	102fe6 <_wctomb_r+0x21a>
  102f46:	2002      	mov	r0, #2
  102f48:	7031      	strb	r1, [r6, #0]
  102f4a:	7074      	strb	r4, [r6, #1]
  102f4c:	e76a      	b	102e24 <_wctomb_r+0x58>
  102f4e:	4b48      	ldr	r3, [pc, #288]	(103070 <.text+0x3070>)
  102f50:	18ea      	add	r2, r5, r3
  102f52:	4b48      	ldr	r3, [pc, #288]	(103074 <.text+0x3074>)
  102f54:	429a      	cmp	r2, r3
  102f56:	d852      	bhi	102ffe <_wctomb_r+0x232>
  102f58:	01aa      	lsl	r2, r5, #6
  102f5a:	2308      	mov	r3, #8
  102f5c:	425b      	neg	r3, r3
  102f5e:	0f92      	lsr	r2, r2, #30
  102f60:	431a      	orr	r2, r3
  102f62:	7032      	strb	r2, [r6, #0]
  102f64:	022b      	lsl	r3, r5, #8
  102f66:	2280      	mov	r2, #128
  102f68:	4252      	neg	r2, r2
  102f6a:	0e9b      	lsr	r3, r3, #26
  102f6c:	4313      	orr	r3, r2
  102f6e:	7073      	strb	r3, [r6, #1]
  102f70:	03ab      	lsl	r3, r5, #14
  102f72:	0e9b      	lsr	r3, r3, #26
  102f74:	1c71      	add	r1, r6, #1
  102f76:	4313      	orr	r3, r2
  102f78:	704b      	strb	r3, [r1, #1]
  102f7a:	052b      	lsl	r3, r5, #20
  102f7c:	0e9b      	lsr	r3, r3, #26
  102f7e:	1c48      	add	r0, r1, #1
  102f80:	4313      	orr	r3, r2
  102f82:	7043      	strb	r3, [r0, #1]
  102f84:	233f      	mov	r3, #63
  102f86:	402b      	and	r3, r5
  102f88:	4313      	orr	r3, r2
  102f8a:	7083      	strb	r3, [r0, #2]
  102f8c:	2005      	mov	r0, #5
  102f8e:	e749      	b	102e24 <_wctomb_r+0x58>
  102f90:	4b39      	ldr	r3, [pc, #228]	(103078 <.text+0x3078>)
  102f92:	18ea      	add	r2, r5, r3
  102f94:	4b39      	ldr	r3, [pc, #228]	(10307c <.text+0x307c>)
  102f96:	429a      	cmp	r2, r3
  102f98:	d800      	bhi	102f9c <_wctomb_r+0x1d0>
  102f9a:	e77a      	b	102e92 <_wctomb_r+0xc6>
  102f9c:	042a      	lsl	r2, r5, #16
  102f9e:	2320      	mov	r3, #32
  102fa0:	425b      	neg	r3, r3
  102fa2:	0f12      	lsr	r2, r2, #28
  102fa4:	431a      	orr	r2, r3
  102fa6:	7032      	strb	r2, [r6, #0]
  102fa8:	052b      	lsl	r3, r5, #20
  102faa:	2280      	mov	r2, #128
  102fac:	4252      	neg	r2, r2
  102fae:	0e9b      	lsr	r3, r3, #26
  102fb0:	4313      	orr	r3, r2
  102fb2:	7073      	strb	r3, [r6, #1]
  102fb4:	233f      	mov	r3, #63
  102fb6:	402b      	and	r3, r5
  102fb8:	4313      	orr	r3, r2
  102fba:	2003      	mov	r0, #3
  102fbc:	70b3      	strb	r3, [r6, #2]
  102fbe:	e731      	b	102e24 <_wctomb_r+0x58>
  102fc0:	2380      	mov	r3, #128
  102fc2:	404b      	eor	r3, r1
  102fc4:	2b7c      	cmp	r3, #124
  102fc6:	d800      	bhi	102fca <_wctomb_r+0x1fe>
  102fc8:	e74a      	b	102e60 <_wctomb_r+0x94>
  102fca:	e762      	b	102e92 <_wctomb_r+0xc6>
  102fcc:	20be      	mov	r0, #190
  102fce:	062b      	lsl	r3, r5, #24
  102fd0:	05c0      	lsl	r0, r0, #23
  102fd2:	0e1a      	lsr	r2, r3, #24
  102fd4:	181b      	add	r3, r3, r0
  102fd6:	0e1b      	lsr	r3, r3, #24
  102fd8:	2b5d      	cmp	r3, #93
  102fda:	d900      	bls	102fde <_wctomb_r+0x212>
  102fdc:	e759      	b	102e92 <_wctomb_r+0xc6>
  102fde:	2002      	mov	r0, #2
  102fe0:	7031      	strb	r1, [r6, #0]
  102fe2:	7072      	strb	r2, [r6, #1]
  102fe4:	e71e      	b	102e24 <_wctomb_r+0x58>
  102fe6:	2301      	mov	r3, #1
  102fe8:	603b      	str	r3, [r7, #0]
  102fea:	231b      	mov	r3, #27
  102fec:	7033      	strb	r3, [r6, #0]
  102fee:	1c72      	add	r2, r6, #1
  102ff0:	2324      	mov	r3, #36
  102ff2:	7073      	strb	r3, [r6, #1]
  102ff4:	2005      	mov	r0, #5
  102ff6:	2342      	mov	r3, #66
  102ff8:	1c96      	add	r6, r2, #2
  102ffa:	7053      	strb	r3, [r2, #1]
  102ffc:	e7a4      	b	102f48 <_wctomb_r+0x17c>
  102ffe:	4b20      	ldr	r3, [pc, #128]	(103080 <.text+0x3080>)
  103000:	429d      	cmp	r5, r3
  103002:	dc00      	bgt	103006 <_wctomb_r+0x23a>
  103004:	e745      	b	102e92 <_wctomb_r+0xc6>
  103006:	006a      	lsl	r2, r5, #1
  103008:	2304      	mov	r3, #4
  10300a:	425b      	neg	r3, r3
  10300c:	0fd2      	lsr	r2, r2, #31
  10300e:	431a      	orr	r2, r3
  103010:	7032      	strb	r2, [r6, #0]
  103012:	00ab      	lsl	r3, r5, #2
  103014:	2280      	mov	r2, #128
  103016:	4252      	neg	r2, r2
  103018:	0e9b      	lsr	r3, r3, #26
  10301a:	4313      	orr	r3, r2
  10301c:	7073      	strb	r3, [r6, #1]
  10301e:	022b      	lsl	r3, r5, #8
  103020:	0e9b      	lsr	r3, r3, #26
  103022:	1c71      	add	r1, r6, #1
  103024:	4313      	orr	r3, r2
  103026:	704b      	strb	r3, [r1, #1]
  103028:	03ab      	lsl	r3, r5, #14
  10302a:	0e9b      	lsr	r3, r3, #26
  10302c:	1c48      	add	r0, r1, #1
  10302e:	4313      	orr	r3, r2
  103030:	7043      	strb	r3, [r0, #1]
  103032:	052b      	lsl	r3, r5, #20
  103034:	0e9b      	lsr	r3, r3, #26
  103036:	1c41      	add	r1, r0, #1
  103038:	4313      	orr	r3, r2
  10303a:	704b      	strb	r3, [r1, #1]
  10303c:	233f      	mov	r3, #63
  10303e:	402b      	and	r3, r5
  103040:	4313      	orr	r3, r2
  103042:	2006      	mov	r0, #6
  103044:	708b      	strb	r3, [r1, #2]
  103046:	e6ed      	b	102e24 <_wctomb_r+0x58>
  103048:	0410      	lsl	r0, r2, #16
  10304a:	0020      	lsl	r0, r4, #0
  10304c:	7728      	strb	r0, [r5, #28]
  10304e:	0010      	lsl	r0, r2, #0
  103050:	077f      	lsl	r7, r7, #29
  103052:	0000      	lsl	r0, r0, #0
  103054:	7730      	strb	r0, [r6, #28]
  103056:	0010      	lsl	r0, r2, #0
  103058:	7738      	strb	r0, [r7, #28]
  10305a:	0010      	lsl	r0, r2, #0
  10305c:	7740      	strb	r0, [r0, #29]
  10305e:	0010      	lsl	r0, r2, #0
  103060:	f800      	second half of BL instruction 0xf800
  103062:	ffff      	second half of BL instruction 0xffff
  103064:	0000f7ff 	blx	102068 <.text+0x2068>
  103068:	0000      	lsl	r0, r0, #0
  10306a:	ffff      	second half of BL instruction 0xffff
  10306c:	ffff      	second half of BL instruction 0xffff
  10306e:	001e      	lsl	r6, r3, #0
  103070:	0000      	lsl	r0, r0, #0
  103072:	ffe0      	second half of BL instruction 0xffe0
  103074:	ffff      	second half of BL instruction 0xffff
  103076:	03df      	lsl	r7, r3, #15
  103078:	2800      	cmp	r0, #0
  10307a:	ffff      	second half of BL instruction 0xffff
  10307c:	07ff      	lsl	r7, r7, #31
  10307e:	0000      	lsl	r0, r0, #0
  103080:	ffff      	second half of BL instruction 0xffff
  103082:	03ff      	lsl	r7, r7, #15

00103084 <__swsetup>:
  103084:	b570      	push	{r4, r5, r6, lr}
  103086:	4d26      	ldr	r5, [pc, #152]	(103120 <.text+0x3120>)
  103088:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10308a:	6828      	ldr	r0, [r5, #0]
  10308c:	2800      	cmp	r0, #0
  10308e:	d002      	beq	103096 <__swsetup+0x12>
  103090:	6b83      	ldr	r3, [r0, #56]
  103092:	2b00      	cmp	r3, #0
  103094:	d01b      	beq	1030ce <__swsetup+0x4a>
  103096:	89a2      	ldrh	r2, [r4, #12]
  103098:	2308      	mov	r3, #8
  10309a:	1c16      	mov	r6, r2		(add r6, r2, #0)
  10309c:	401e      	and	r6, r3
  10309e:	d01d      	beq	1030dc <__swsetup+0x58>
  1030a0:	6921      	ldr	r1, [r4, #16]
  1030a2:	2900      	cmp	r1, #0
  1030a4:	d016      	beq	1030d4 <__swsetup+0x50>
  1030a6:	89a3      	ldrh	r3, [r4, #12]
  1030a8:	07da      	lsl	r2, r3, #31
  1030aa:	d405      	bmi	1030b8 <__swsetup+0x34>
  1030ac:	079a      	lsl	r2, r3, #30
  1030ae:	d50c      	bpl	1030ca <__swsetup+0x46>
  1030b0:	2300      	mov	r3, #0
  1030b2:	2000      	mov	r0, #0
  1030b4:	60a3      	str	r3, [r4, #8]
  1030b6:	e005      	b	1030c4 <__swsetup+0x40>
  1030b8:	2300      	mov	r3, #0
  1030ba:	60a3      	str	r3, [r4, #8]
  1030bc:	6963      	ldr	r3, [r4, #20]
  1030be:	425b      	neg	r3, r3
  1030c0:	61a3      	str	r3, [r4, #24]
  1030c2:	2000      	mov	r0, #0
  1030c4:	bc70      	pop	{r4, r5, r6}
  1030c6:	bc02      	pop	{r1}
  1030c8:	4708      	bx	r1
  1030ca:	6963      	ldr	r3, [r4, #20]
  1030cc:	e7f1      	b	1030b2 <__swsetup+0x2e>
  1030ce:	f829f001 	bl	104124 <__sinit>
  1030d2:	e7e0      	b	103096 <__swsetup+0x12>
  1030d4:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1030d6:	fc1ff001 	bl	104918 <__smakebuf>
  1030da:	e7e4      	b	1030a6 <__swsetup+0x22>
  1030dc:	06d3      	lsl	r3, r2, #27
  1030de:	d51b      	bpl	103118 <__swsetup+0x94>
  1030e0:	0753      	lsl	r3, r2, #29
  1030e2:	d517      	bpl	103114 <__swsetup+0x90>
  1030e4:	6b21      	ldr	r1, [r4, #48]
  1030e6:	2900      	cmp	r1, #0
  1030e8:	d008      	beq	1030fc <__swsetup+0x78>
  1030ea:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1030ec:	3340      	add	r3, #64
  1030ee:	4299      	cmp	r1, r3
  1030f0:	d003      	beq	1030fa <__swsetup+0x76>
  1030f2:	6828      	ldr	r0, [r5, #0]
  1030f4:	f924f001 	bl	104340 <_free_r>
  1030f8:	89a2      	ldrh	r2, [r4, #12]
  1030fa:	6326      	str	r6, [r4, #48]
  1030fc:	2324      	mov	r3, #36
  1030fe:	439a      	bic	r2, r3
  103100:	81a2      	strh	r2, [r4, #12]
  103102:	6921      	ldr	r1, [r4, #16]
  103104:	2300      	mov	r3, #0
  103106:	6063      	str	r3, [r4, #4]
  103108:	6021      	str	r1, [r4, #0]
  10310a:	89a2      	ldrh	r2, [r4, #12]
  10310c:	2308      	mov	r3, #8
  10310e:	4313      	orr	r3, r2
  103110:	81a3      	strh	r3, [r4, #12]
  103112:	e7c6      	b	1030a2 <__swsetup+0x1e>
  103114:	6921      	ldr	r1, [r4, #16]
  103116:	e7f9      	b	10310c <__swsetup+0x88>
  103118:	2001      	mov	r0, #1
  10311a:	4240      	neg	r0, r0
  10311c:	e7d2      	b	1030c4 <__swsetup+0x40>
  10311e:	0000      	lsl	r0, r0, #0
  103120:	0008      	lsl	r0, r1, #0
  103122:	0020      	lsl	r0, r4, #0

00103124 <quorem>:
  103124:	b5f0      	push	{r4, r5, r6, r7, lr}
  103126:	465f      	mov	r7, fp
  103128:	4656      	mov	r6, sl
  10312a:	464d      	mov	r5, r9
  10312c:	4644      	mov	r4, r8
  10312e:	b4f0      	push	{r4, r5, r6, r7}
  103130:	690a      	ldr	r2, [r1, #16]
  103132:	6903      	ldr	r3, [r0, #16]
  103134:	b085      	sub	sp, #20
  103136:	9001      	str	r0, [sp, #4]
  103138:	9100      	str	r1, [sp, #0]
  10313a:	429a      	cmp	r2, r3
  10313c:	dd00      	ble	103140 <quorem+0x1c>
  10313e:	e095      	b	10326c <quorem+0x148>
  103140:	3a01      	sub	r2, #1
  103142:	0093      	lsl	r3, r2, #2
  103144:	4690      	mov	r8, r2
  103146:	9a01      	ldr	r2, [sp, #4]
  103148:	9f00      	ldr	r7, [sp, #0]
  10314a:	3214      	add	r2, #20
  10314c:	4692      	mov	sl, r2
  10314e:	3714      	add	r7, #20
  103150:	18f9      	add	r1, r7, r3
  103152:	4453      	add	r3, sl
  103154:	9304      	str	r3, [sp, #16]
  103156:	4689      	mov	r9, r1
  103158:	681b      	ldr	r3, [r3, #0]
  10315a:	6809      	ldr	r1, [r1, #0]
  10315c:	1c18      	mov	r0, r3		(add r0, r3, #0)
  10315e:	3101      	add	r1, #1
  103160:	9302      	str	r3, [sp, #8]
  103162:	ff89f002 	bl	106078 <__aeabi_uidiv>
  103166:	4683      	mov	fp, r0
  103168:	2800      	cmp	r0, #0
  10316a:	d143      	bne	1031f4 <quorem+0xd0>
  10316c:	9801      	ldr	r0, [sp, #4]
  10316e:	9900      	ldr	r1, [sp, #0]
  103170:	f84ef002 	bl	105210 <__mcmp>
  103174:	2800      	cmp	r0, #0
  103176:	db26      	blt	1031c6 <quorem+0xa2>
  103178:	2301      	mov	r3, #1
  10317a:	2600      	mov	r6, #0
  10317c:	4d3c      	ldr	r5, [pc, #240]	(103270 <.text+0x3270>)
  10317e:	449b      	add	fp, r3
  103180:	4654      	mov	r4, sl
  103182:	46b4      	mov	ip, r6
  103184:	cf04      	ldmia	r7!,{r2}
  103186:	1c11      	mov	r1, r2		(add r1, r2, #0)
  103188:	4029      	and	r1, r5
  10318a:	4461      	add	r1, ip
  10318c:	0c0b      	lsr	r3, r1, #16
  10318e:	0c12      	lsr	r2, r2, #16
  103190:	18d2      	add	r2, r2, r3
  103192:	0c13      	lsr	r3, r2, #16
  103194:	469c      	mov	ip, r3
  103196:	6823      	ldr	r3, [r4, #0]
  103198:	1c18      	mov	r0, r3		(add r0, r3, #0)
  10319a:	4028      	and	r0, r5
  10319c:	4029      	and	r1, r5
  10319e:	1a40      	sub	r0, r0, r1
  1031a0:	1980      	add	r0, r0, r6
  1031a2:	402a      	and	r2, r5
  1031a4:	0c1b      	lsr	r3, r3, #16
  1031a6:	1a9b      	sub	r3, r3, r2
  1031a8:	1402      	asr	r2, r0, #16
  1031aa:	189b      	add	r3, r3, r2
  1031ac:	8063      	strh	r3, [r4, #2]
  1031ae:	8020      	strh	r0, [r4, #0]
  1031b0:	141e      	asr	r6, r3, #16
  1031b2:	3404      	add	r4, #4
  1031b4:	45b9      	cmp	r9, r7
  1031b6:	d2e5      	bcs	103184 <quorem+0x60>
  1031b8:	4641      	mov	r1, r8
  1031ba:	008b      	lsl	r3, r1, #2
  1031bc:	4651      	mov	r1, sl
  1031be:	18ca      	add	r2, r1, r3
  1031c0:	6813      	ldr	r3, [r2, #0]
  1031c2:	2b00      	cmp	r3, #0
  1031c4:	d00f      	beq	1031e6 <quorem+0xc2>
  1031c6:	4658      	mov	r0, fp
  1031c8:	b005      	add	sp, #20
  1031ca:	bc3c      	pop	{r2, r3, r4, r5}
  1031cc:	4690      	mov	r8, r2
  1031ce:	4699      	mov	r9, r3
  1031d0:	46a2      	mov	sl, r4
  1031d2:	46ab      	mov	fp, r5
  1031d4:	bcf0      	pop	{r4, r5, r6, r7}
  1031d6:	bc02      	pop	{r1}
  1031d8:	4708      	bx	r1
  1031da:	6813      	ldr	r3, [r2, #0]
  1031dc:	2b00      	cmp	r3, #0
  1031de:	d105      	bne	1031ec <quorem+0xc8>
  1031e0:	2301      	mov	r3, #1
  1031e2:	425b      	neg	r3, r3
  1031e4:	4498      	add	r8, r3
  1031e6:	3a04      	sub	r2, #4
  1031e8:	4592      	cmp	sl, r2
  1031ea:	d3f6      	bcc	1031da <quorem+0xb6>
  1031ec:	9a01      	ldr	r2, [sp, #4]
  1031ee:	4641      	mov	r1, r8
  1031f0:	6111      	str	r1, [r2, #16]
  1031f2:	e7e8      	b	1031c6 <quorem+0xa2>
  1031f4:	2100      	mov	r1, #0
  1031f6:	9103      	str	r1, [sp, #12]
  1031f8:	4e1d      	ldr	r6, [pc, #116]	(103270 <.text+0x3270>)
  1031fa:	4654      	mov	r4, sl
  1031fc:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  1031fe:	468c      	mov	ip, r1
  103200:	cd08      	ldmia	r5!,{r3}
  103202:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  103204:	4032      	and	r2, r6
  103206:	1c11      	mov	r1, r2		(add r1, r2, #0)
  103208:	465a      	mov	r2, fp
  10320a:	434a      	mul	r2, r1
  10320c:	0c1b      	lsr	r3, r3, #16
  10320e:	4659      	mov	r1, fp
  103210:	4359      	mul	r1, r3
  103212:	4462      	add	r2, ip
  103214:	0c13      	lsr	r3, r2, #16
  103216:	18c9      	add	r1, r1, r3
  103218:	0c0b      	lsr	r3, r1, #16
  10321a:	469c      	mov	ip, r3
  10321c:	6823      	ldr	r3, [r4, #0]
  10321e:	1c18      	mov	r0, r3		(add r0, r3, #0)
  103220:	4032      	and	r2, r6
  103222:	4030      	and	r0, r6
  103224:	1a80      	sub	r0, r0, r2
  103226:	9a03      	ldr	r2, [sp, #12]
  103228:	4031      	and	r1, r6
  10322a:	1880      	add	r0, r0, r2
  10322c:	0c1b      	lsr	r3, r3, #16
  10322e:	1a5b      	sub	r3, r3, r1
  103230:	1402      	asr	r2, r0, #16
  103232:	189b      	add	r3, r3, r2
  103234:	1419      	asr	r1, r3, #16
  103236:	8063      	strh	r3, [r4, #2]
  103238:	8020      	strh	r0, [r4, #0]
  10323a:	9103      	str	r1, [sp, #12]
  10323c:	3404      	add	r4, #4
  10323e:	45a9      	cmp	r9, r5
  103240:	d2de      	bcs	103200 <quorem+0xdc>
  103242:	9a02      	ldr	r2, [sp, #8]
  103244:	2a00      	cmp	r2, #0
  103246:	d191      	bne	10316c <quorem+0x48>
  103248:	9a04      	ldr	r2, [sp, #16]
  10324a:	3a04      	sub	r2, #4
  10324c:	4592      	cmp	sl, r2
  10324e:	d306      	bcc	10325e <quorem+0x13a>
  103250:	e008      	b	103264 <quorem+0x140>
  103252:	2301      	mov	r3, #1
  103254:	425b      	neg	r3, r3
  103256:	3a04      	sub	r2, #4
  103258:	4498      	add	r8, r3
  10325a:	4592      	cmp	sl, r2
  10325c:	d202      	bcs	103264 <quorem+0x140>
  10325e:	6813      	ldr	r3, [r2, #0]
  103260:	2b00      	cmp	r3, #0
  103262:	d0f6      	beq	103252 <quorem+0x12e>
  103264:	9a01      	ldr	r2, [sp, #4]
  103266:	4641      	mov	r1, r8
  103268:	6111      	str	r1, [r2, #16]
  10326a:	e77f      	b	10316c <quorem+0x48>
  10326c:	2000      	mov	r0, #0
  10326e:	e7ab      	b	1031c8 <quorem+0xa4>
  103270:	ffff      	second half of BL instruction 0xffff
	...

00103274 <_dtoa_r>:
  103274:	b5f0      	push	{r4, r5, r6, r7, lr}
  103276:	465f      	mov	r7, fp
  103278:	4656      	mov	r6, sl
  10327a:	464d      	mov	r5, r9
  10327c:	4644      	mov	r4, r8
  10327e:	b4f0      	push	{r4, r5, r6, r7}
  103280:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  103282:	6c01      	ldr	r1, [r0, #64]
  103284:	b0a0      	sub	sp, #128
  103286:	4683      	mov	fp, r0
  103288:	9301      	str	r3, [sp, #4]
  10328a:	9c2b      	ldr	r4, [sp, #172]
  10328c:	1c17      	mov	r7, r2		(add r7, r2, #0)
  10328e:	2900      	cmp	r1, #0
  103290:	d00a      	beq	1032a8 <_dtoa_r+0x34>
  103292:	6c43      	ldr	r3, [r0, #68]
  103294:	604b      	str	r3, [r1, #4]
  103296:	6c42      	ldr	r2, [r0, #68]
  103298:	2301      	mov	r3, #1
  10329a:	4093      	lsl	r3, r2
  10329c:	608b      	str	r3, [r1, #8]
  10329e:	ff51f001 	bl	105144 <_Bfree>
  1032a2:	2300      	mov	r3, #0
  1032a4:	4659      	mov	r1, fp
  1032a6:	640b      	str	r3, [r1, #64]
  1032a8:	1e32      	sub	r2, r6, #0
  1032aa:	da00      	bge	1032ae <_dtoa_r+0x3a>
  1032ac:	e0a5      	b	1033fa <_dtoa_r+0x186>
  1032ae:	2300      	mov	r3, #0
  1032b0:	6023      	str	r3, [r4, #0]
  1032b2:	4ac6      	ldr	r2, [pc, #792]	(1035cc <.text+0x35cc>)
  1032b4:	1c33      	mov	r3, r6		(add r3, r6, #0)
  1032b6:	4013      	and	r3, r2
  1032b8:	1c34      	mov	r4, r6		(add r4, r6, #0)
  1032ba:	4293      	cmp	r3, r2
  1032bc:	d100      	bne	1032c0 <_dtoa_r+0x4c>
  1032be:	e08b      	b	1033d8 <_dtoa_r+0x164>
  1032c0:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1032c2:	1c39      	mov	r1, r7		(add r1, r7, #0)
  1032c4:	4ac2      	ldr	r2, [pc, #776]	(1035d0 <.text+0x35d0>)
  1032c6:	4bc3      	ldr	r3, [pc, #780]	(1035d4 <.text+0x35d4>)
  1032c8:	9602      	str	r6, [sp, #8]
  1032ca:	9703      	str	r7, [sp, #12]
  1032cc:	fc32f003 	bl	106b34 <__nedf2>
  1032d0:	2800      	cmp	r0, #0
  1032d2:	d113      	bne	1032fc <_dtoa_r+0x88>
  1032d4:	9d2a      	ldr	r5, [sp, #168]
  1032d6:	992c      	ldr	r1, [sp, #176]
  1032d8:	2301      	mov	r3, #1
  1032da:	602b      	str	r3, [r5, #0]
  1032dc:	2900      	cmp	r1, #0
  1032de:	d100      	bne	1032e2 <_dtoa_r+0x6e>
  1032e0:	e36c      	b	1039bc <.text+0x39bc>
  1032e2:	4bbd      	ldr	r3, [pc, #756]	(1035d8 <.text+0x35d8>)
  1032e4:	9a2c      	ldr	r2, [sp, #176]
  1032e6:	6013      	str	r3, [r2, #0]
  1032e8:	1e58      	sub	r0, r3, #1
  1032ea:	b020      	add	sp, #128
  1032ec:	bc3c      	pop	{r2, r3, r4, r5}
  1032ee:	4690      	mov	r8, r2
  1032f0:	4699      	mov	r9, r3
  1032f2:	46a2      	mov	sl, r4
  1032f4:	46ab      	mov	fp, r5
  1032f6:	bcf0      	pop	{r4, r5, r6, r7}
  1032f8:	bc02      	pop	{r1}
  1032fa:	4708      	bx	r1
  1032fc:	ab1f      	add	r3, sp, #124
  1032fe:	9300      	str	r3, [sp, #0]
  103300:	4658      	mov	r0, fp
  103302:	ab1e      	add	r3, sp, #120
  103304:	9902      	ldr	r1, [sp, #8]
  103306:	9a03      	ldr	r2, [sp, #12]
  103308:	f8a6f002 	bl	105458 <_d2b>
  10330c:	0073      	lsl	r3, r6, #1
  10330e:	0d5d      	lsr	r5, r3, #21
  103310:	900e      	str	r0, [sp, #56]
  103312:	2d00      	cmp	r5, #0
  103314:	d100      	bne	103318 <_dtoa_r+0xa4>
  103316:	e07f      	b	103418 <_dtoa_r+0x1a4>
  103318:	9802      	ldr	r0, [sp, #8]
  10331a:	9903      	ldr	r1, [sp, #12]
  10331c:	4baf      	ldr	r3, [pc, #700]	(1035dc <.text+0x35dc>)
  10331e:	4003      	and	r3, r0
  103320:	1c18      	mov	r0, r3		(add r0, r3, #0)
  103322:	4baf      	ldr	r3, [pc, #700]	(1035e0 <.text+0x35e0>)
  103324:	4aaf      	ldr	r2, [pc, #700]	(1035e4 <.text+0x35e4>)
  103326:	195b      	add	r3, r3, r5
  103328:	2400      	mov	r4, #0
  10332a:	9d1f      	ldr	r5, [sp, #124]
  10332c:	940d      	str	r4, [sp, #52]
  10332e:	4310      	orr	r0, r2
  103330:	4698      	mov	r8, r3
  103332:	46aa      	mov	sl, r5
  103334:	4aac      	ldr	r2, [pc, #688]	(1035e8 <.text+0x35e8>)
  103336:	4bad      	ldr	r3, [pc, #692]	(1035ec <.text+0x35ec>)
  103338:	f960f003 	bl	1065fc <__subdf3>
  10333c:	4aac      	ldr	r2, [pc, #688]	(1035f0 <.text+0x35f0>)
  10333e:	4bad      	ldr	r3, [pc, #692]	(1035f4 <.text+0x35f4>)
  103340:	f9b4f003 	bl	1066ac <__muldf3>
  103344:	4aac      	ldr	r2, [pc, #688]	(1035f8 <.text+0x35f8>)
  103346:	4bad      	ldr	r3, [pc, #692]	(1035fc <.text+0x35fc>)
  103348:	f978f003 	bl	10663c <__adddf3>
  10334c:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10334e:	4640      	mov	r0, r8
  103350:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  103352:	fc97f003 	bl	106c84 <__floatsidf>
  103356:	4aaa      	ldr	r2, [pc, #680]	(103600 <.text+0x3600>)
  103358:	4baa      	ldr	r3, [pc, #680]	(103604 <.text+0x3604>)
  10335a:	f9a7f003 	bl	1066ac <__muldf3>
  10335e:	1c02      	mov	r2, r0		(add r2, r0, #0)
  103360:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  103362:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103364:	1c29      	mov	r1, r5		(add r1, r5, #0)
  103366:	f969f003 	bl	10663c <__adddf3>
  10336a:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10336c:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10336e:	fce7f003 	bl	106d40 <__fixdfsi>
  103372:	1c29      	mov	r1, r5		(add r1, r5, #0)
  103374:	9009      	str	r0, [sp, #36]
  103376:	4a96      	ldr	r2, [pc, #600]	(1035d0 <.text+0x35d0>)
  103378:	4b96      	ldr	r3, [pc, #600]	(1035d4 <.text+0x35d4>)
  10337a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10337c:	fc5ef003 	bl	106c3c <__ltdf2>
  103380:	2800      	cmp	r0, #0
  103382:	da01      	bge	103388 <_dtoa_r+0x114>
  103384:	fbfbf000 	bl	103b7e <.text+0x3b7e>
  103388:	9909      	ldr	r1, [sp, #36]
  10338a:	2916      	cmp	r1, #22
  10338c:	d800      	bhi	103390 <_dtoa_r+0x11c>
  10338e:	e1c6      	b	10371e <.text+0x371e>
  103390:	2201      	mov	r2, #1
  103392:	920a      	str	r2, [sp, #40]
  103394:	4654      	mov	r4, sl
  103396:	4645      	mov	r5, r8
  103398:	1b63      	sub	r3, r4, r5
  10339a:	1e5a      	sub	r2, r3, #1
  10339c:	d501      	bpl	1033a2 <_dtoa_r+0x12e>
  10339e:	fbe8f000 	bl	103b72 <.text+0x3b72>
  1033a2:	2100      	mov	r1, #0
  1033a4:	9105      	str	r1, [sp, #20]
  1033a6:	4691      	mov	r9, r2
  1033a8:	9b09      	ldr	r3, [sp, #36]
  1033aa:	2b00      	cmp	r3, #0
  1033ac:	da01      	bge	1033b2 <_dtoa_r+0x13e>
  1033ae:	fbf8f000 	bl	103ba2 <.text+0x3ba2>
  1033b2:	2400      	mov	r4, #0
  1033b4:	930c      	str	r3, [sp, #48]
  1033b6:	9406      	str	r4, [sp, #24]
  1033b8:	4499      	add	r9, r3
  1033ba:	9c01      	ldr	r4, [sp, #4]
  1033bc:	2c09      	cmp	r4, #9
  1033be:	d84e      	bhi	10345e <_dtoa_r+0x1ea>
  1033c0:	2c05      	cmp	r4, #5
  1033c2:	dd00      	ble	1033c6 <_dtoa_r+0x152>
  1033c4:	e2c6      	b	103954 <.text+0x3954>
  1033c6:	2501      	mov	r5, #1
  1033c8:	9901      	ldr	r1, [sp, #4]
  1033ca:	2905      	cmp	r1, #5
  1033cc:	d900      	bls	1033d0 <_dtoa_r+0x15c>
  1033ce:	e2a9      	b	103924 <.text+0x3924>
  1033d0:	4a8d      	ldr	r2, [pc, #564]	(103608 <.text+0x3608>)
  1033d2:	008b      	lsl	r3, r1, #2
  1033d4:	589b      	ldr	r3, [r3, r2]
  1033d6:	469f      	mov	pc, r3
  1033d8:	4b8c      	ldr	r3, [pc, #560]	(10360c <.text+0x360c>)
  1033da:	9a2a      	ldr	r2, [sp, #168]
  1033dc:	6013      	str	r3, [r2, #0]
  1033de:	2f00      	cmp	r7, #0
  1033e0:	d011      	beq	103406 <_dtoa_r+0x192>
  1033e2:	488b      	ldr	r0, [pc, #556]	(103610 <.text+0x3610>)
  1033e4:	9b2c      	ldr	r3, [sp, #176]
  1033e6:	2b00      	cmp	r3, #0
  1033e8:	d100      	bne	1033ec <_dtoa_r+0x178>
  1033ea:	e77e      	b	1032ea <_dtoa_r+0x76>
  1033ec:	78c3      	ldrb	r3, [r0, #3]
  1033ee:	1cc2      	add	r2, r0, #3
  1033f0:	2b00      	cmp	r3, #0
  1033f2:	d10d      	bne	103410 <_dtoa_r+0x19c>
  1033f4:	9c2c      	ldr	r4, [sp, #176]
  1033f6:	6022      	str	r2, [r4, #0]
  1033f8:	e777      	b	1032ea <_dtoa_r+0x76>
  1033fa:	2301      	mov	r3, #1
  1033fc:	6023      	str	r3, [r4, #0]
  1033fe:	4b85      	ldr	r3, [pc, #532]	(103614 <.text+0x3614>)
  103400:	1c16      	mov	r6, r2		(add r6, r2, #0)
  103402:	401e      	and	r6, r3
  103404:	e755      	b	1032b2 <_dtoa_r+0x3e>
  103406:	4b75      	ldr	r3, [pc, #468]	(1035dc <.text+0x35dc>)
  103408:	421e      	tst	r6, r3
  10340a:	d1ea      	bne	1033e2 <_dtoa_r+0x16e>
  10340c:	4882      	ldr	r0, [pc, #520]	(103618 <.text+0x3618>)
  10340e:	e7e9      	b	1033e4 <_dtoa_r+0x170>
  103410:	9c2c      	ldr	r4, [sp, #176]
  103412:	3205      	add	r2, #5
  103414:	6022      	str	r2, [r4, #0]
  103416:	e768      	b	1032ea <_dtoa_r+0x76>
  103418:	991f      	ldr	r1, [sp, #124]
  10341a:	4a80      	ldr	r2, [pc, #512]	(10361c <.text+0x361c>)
  10341c:	468a      	mov	sl, r1
  10341e:	9b1e      	ldr	r3, [sp, #120]
  103420:	4452      	add	r2, sl
  103422:	18d5      	add	r5, r2, r3
  103424:	2d20      	cmp	r5, #32
  103426:	dc00      	bgt	10342a <_dtoa_r+0x1b6>
  103428:	e277      	b	10391a <.text+0x391a>
  10342a:	2240      	mov	r2, #64
  10342c:	1b52      	sub	r2, r2, r5
  10342e:	4094      	lsl	r4, r2
  103430:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  103432:	1c22      	mov	r2, r4		(add r2, r4, #0)
  103434:	3b20      	sub	r3, #32
  103436:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  103438:	40dc      	lsr	r4, r3
  10343a:	1c23      	mov	r3, r4		(add r3, r4, #0)
  10343c:	1c14      	mov	r4, r2		(add r4, r2, #0)
  10343e:	431c      	orr	r4, r3
  103440:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103442:	fc1ff003 	bl	106c84 <__floatsidf>
  103446:	2c00      	cmp	r4, #0
  103448:	da01      	bge	10344e <_dtoa_r+0x1da>
  10344a:	fc79f000 	bl	103d40 <.text+0x3d40>
  10344e:	4b74      	ldr	r3, [pc, #464]	(103620 <.text+0x3620>)
  103450:	4a74      	ldr	r2, [pc, #464]	(103624 <.text+0x3624>)
  103452:	195b      	add	r3, r3, r5
  103454:	2401      	mov	r4, #1
  103456:	1880      	add	r0, r0, r2
  103458:	4698      	mov	r8, r3
  10345a:	940d      	str	r4, [sp, #52]
  10345c:	e76a      	b	103334 <_dtoa_r+0xc0>
  10345e:	2400      	mov	r4, #0
  103460:	9401      	str	r4, [sp, #4]
  103462:	2501      	mov	r5, #1
  103464:	2201      	mov	r2, #1
  103466:	4252      	neg	r2, r2
  103468:	2100      	mov	r1, #0
  10346a:	2301      	mov	r3, #1
  10346c:	9129      	str	r1, [sp, #164]
  10346e:	9208      	str	r2, [sp, #32]
  103470:	9207      	str	r2, [sp, #28]
  103472:	930b      	str	r3, [sp, #44]
  103474:	1c14      	mov	r4, r2		(add r4, r2, #0)
  103476:	2300      	mov	r3, #0
  103478:	465a      	mov	r2, fp
  10347a:	6453      	str	r3, [r2, #68]
  10347c:	465b      	mov	r3, fp
  10347e:	6c59      	ldr	r1, [r3, #68]
  103480:	4658      	mov	r0, fp
  103482:	ffbbf001 	bl	1053fc <_Balloc>
  103486:	4659      	mov	r1, fp
  103488:	9016      	str	r0, [sp, #88]
  10348a:	6408      	str	r0, [r1, #64]
  10348c:	2c0e      	cmp	r4, #14
  10348e:	d900      	bls	103492 <_dtoa_r+0x21e>
  103490:	e07f      	b	103592 <_dtoa_r+0x31e>
  103492:	2d00      	cmp	r5, #0
  103494:	d100      	bne	103498 <_dtoa_r+0x224>
  103496:	e07c      	b	103592 <_dtoa_r+0x31e>
  103498:	9a09      	ldr	r2, [sp, #36]
  10349a:	2a00      	cmp	r2, #0
  10349c:	dc00      	bgt	1034a0 <_dtoa_r+0x22c>
  10349e:	e307      	b	103ab0 <.text+0x3ab0>
  1034a0:	9b09      	ldr	r3, [sp, #36]
  1034a2:	210f      	mov	r1, #15
  1034a4:	4a60      	ldr	r2, [pc, #384]	(103628 <.text+0x3628>)
  1034a6:	400b      	and	r3, r1
  1034a8:	00db      	lsl	r3, r3, #3
  1034aa:	189b      	add	r3, r3, r2
  1034ac:	681c      	ldr	r4, [r3, #0]
  1034ae:	685d      	ldr	r5, [r3, #4]
  1034b0:	9412      	str	r4, [sp, #72]
  1034b2:	9513      	str	r5, [sp, #76]
  1034b4:	9d09      	ldr	r5, [sp, #36]
  1034b6:	112c      	asr	r4, r5, #4
  1034b8:	06e2      	lsl	r2, r4, #27
  1034ba:	d501      	bpl	1034c0 <_dtoa_r+0x24c>
  1034bc:	fc6df000 	bl	103d9a <.text+0x3d9a>
  1034c0:	2302      	mov	r3, #2
  1034c2:	469a      	mov	sl, r3
  1034c4:	2c00      	cmp	r4, #0
  1034c6:	d013      	beq	1034f0 <_dtoa_r+0x27c>
  1034c8:	2101      	mov	r1, #1
  1034ca:	4d58      	ldr	r5, [pc, #352]	(10362c <.text+0x362c>)
  1034cc:	4688      	mov	r8, r1
  1034ce:	4642      	mov	r2, r8
  1034d0:	4214      	tst	r4, r2
  1034d2:	d009      	beq	1034e8 <_dtoa_r+0x274>
  1034d4:	2301      	mov	r3, #1
  1034d6:	9812      	ldr	r0, [sp, #72]
  1034d8:	9913      	ldr	r1, [sp, #76]
  1034da:	449a      	add	sl, r3
  1034dc:	682a      	ldr	r2, [r5, #0]
  1034de:	686b      	ldr	r3, [r5, #4]
  1034e0:	f8e4f003 	bl	1066ac <__muldf3>
  1034e4:	9012      	str	r0, [sp, #72]
  1034e6:	9113      	str	r1, [sp, #76]
  1034e8:	1064      	asr	r4, r4, #1
  1034ea:	3508      	add	r5, #8
  1034ec:	2c00      	cmp	r4, #0
  1034ee:	d1ee      	bne	1034ce <_dtoa_r+0x25a>
  1034f0:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1034f2:	1c39      	mov	r1, r7		(add r1, r7, #0)
  1034f4:	9a12      	ldr	r2, [sp, #72]
  1034f6:	9b13      	ldr	r3, [sp, #76]
  1034f8:	fa2ef003 	bl	106958 <__divdf3>
  1034fc:	1c06      	mov	r6, r0		(add r6, r0, #0)
  1034fe:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  103500:	9d0a      	ldr	r5, [sp, #40]
  103502:	2d00      	cmp	r5, #0
  103504:	d009      	beq	10351a <_dtoa_r+0x2a6>
  103506:	1c30      	mov	r0, r6		(add r0, r6, #0)
  103508:	1c39      	mov	r1, r7		(add r1, r7, #0)
  10350a:	4a49      	ldr	r2, [pc, #292]	(103630 <.text+0x3630>)
  10350c:	4b49      	ldr	r3, [pc, #292]	(103634 <.text+0x3634>)
  10350e:	fb95f003 	bl	106c3c <__ltdf2>
  103512:	2800      	cmp	r0, #0
  103514:	da01      	bge	10351a <_dtoa_r+0x2a6>
  103516:	fd28f000 	bl	103f6a <.text+0x3f6a>
  10351a:	4650      	mov	r0, sl
  10351c:	9614      	str	r6, [sp, #80]
  10351e:	9715      	str	r7, [sp, #84]
  103520:	fbb0f003 	bl	106c84 <__floatsidf>
  103524:	9a14      	ldr	r2, [sp, #80]
  103526:	9b15      	ldr	r3, [sp, #84]
  103528:	f8c0f003 	bl	1066ac <__muldf3>
  10352c:	4a42      	ldr	r2, [pc, #264]	(103638 <.text+0x3638>)
  10352e:	4b43      	ldr	r3, [pc, #268]	(10363c <.text+0x363c>)
  103530:	f884f003 	bl	10663c <__adddf3>
  103534:	4b42      	ldr	r3, [pc, #264]	(103640 <.text+0x3640>)
  103536:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  103538:	9907      	ldr	r1, [sp, #28]
  10353a:	18c4      	add	r4, r0, r3
  10353c:	2900      	cmp	r1, #0
  10353e:	d000      	beq	103542 <_dtoa_r+0x2ce>
  103540:	e362      	b	103c08 <.text+0x3c08>
  103542:	4a40      	ldr	r2, [pc, #256]	(103644 <.text+0x3644>)
  103544:	4b40      	ldr	r3, [pc, #256]	(103648 <.text+0x3648>)
  103546:	9814      	ldr	r0, [sp, #80]
  103548:	9915      	ldr	r1, [sp, #84]
  10354a:	f857f003 	bl	1065fc <__subdf3>
  10354e:	1c22      	mov	r2, r4		(add r2, r4, #0)
  103550:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  103552:	1c06      	mov	r6, r0		(add r6, r0, #0)
  103554:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  103556:	fb19f003 	bl	106b8c <__gtdf2>
  10355a:	2800      	cmp	r0, #0
  10355c:	dd01      	ble	103562 <_dtoa_r+0x2ee>
  10355e:	fc68f000 	bl	103e32 <.text+0x3e32>
  103562:	2180      	mov	r1, #128
  103564:	0609      	lsl	r1, r1, #24
  103566:	1862      	add	r2, r4, r1
  103568:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  10356a:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10356c:	1c39      	mov	r1, r7		(add r1, r7, #0)
  10356e:	fb65f003 	bl	106c3c <__ltdf2>
  103572:	2800      	cmp	r0, #0
  103574:	da0b      	bge	10358e <_dtoa_r+0x31a>
  103576:	2400      	mov	r4, #0
  103578:	9410      	str	r4, [sp, #64]
  10357a:	9411      	str	r4, [sp, #68]
  10357c:	9d29      	ldr	r5, [sp, #164]
  10357e:	9910      	ldr	r1, [sp, #64]
  103580:	9f16      	ldr	r7, [sp, #88]
  103582:	43ed      	mvn	r5, r5
  103584:	2200      	mov	r2, #0
  103586:	468a      	mov	sl, r1
  103588:	9509      	str	r5, [sp, #36]
  10358a:	920f      	str	r2, [sp, #60]
  10358c:	e24e      	b	103a2c <.text+0x3a2c>
  10358e:	9e02      	ldr	r6, [sp, #8]
  103590:	9f03      	ldr	r7, [sp, #12]
  103592:	9b1e      	ldr	r3, [sp, #120]
  103594:	2b00      	cmp	r3, #0
  103596:	da00      	bge	10359a <_dtoa_r+0x326>
  103598:	e0d1      	b	10373e <.text+0x373e>
  10359a:	9a09      	ldr	r2, [sp, #36]
  10359c:	2a0e      	cmp	r2, #14
  10359e:	dd00      	ble	1035a2 <_dtoa_r+0x32e>
  1035a0:	e0cd      	b	10373e <.text+0x373e>
  1035a2:	9c09      	ldr	r4, [sp, #36]
  1035a4:	4a20      	ldr	r2, [pc, #128]	(103628 <.text+0x3628>)
  1035a6:	00e3      	lsl	r3, r4, #3
  1035a8:	189b      	add	r3, r3, r2
  1035aa:	6819      	ldr	r1, [r3, #0]
  1035ac:	685a      	ldr	r2, [r3, #4]
  1035ae:	911b      	str	r1, [sp, #108]
  1035b0:	921c      	str	r2, [sp, #112]
  1035b2:	9a29      	ldr	r2, [sp, #164]
  1035b4:	2a00      	cmp	r2, #0
  1035b6:	da01      	bge	1035bc <_dtoa_r+0x348>
  1035b8:	fc23f000 	bl	103e02 <.text+0x3e02>
  1035bc:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  1035be:	9907      	ldr	r1, [sp, #28]
  1035c0:	9f16      	ldr	r7, [sp, #88]
  1035c2:	19c9      	add	r1, r1, r7
  1035c4:	1c34      	mov	r4, r6		(add r4, r6, #0)
  1035c6:	4688      	mov	r8, r1
  1035c8:	e04c      	b	103664 <.text+0x3664>
  1035ca:	0000      	lsl	r0, r0, #0
  1035cc:	0000      	lsl	r0, r0, #0
  1035ce:	7ff0      	ldrb	r0, [r6, #31]
	...
  1035d8:	7719      	strb	r1, [r3, #28]
  1035da:	0010      	lsl	r0, r2, #0
  1035dc:	ffff      	second half of BL instruction 0xffff
  1035de:	000f      	lsl	r7, r1, #0
  1035e0:	fc01      	second half of BL instruction 0xfc01
  1035e2:	ffff      	second half of BL instruction 0xffff
  1035e4:	0000      	lsl	r0, r0, #0
  1035e6:	3ff0      	sub	r7, #240
  1035e8:	0000      	lsl	r0, r0, #0
  1035ea:	3ff8      	sub	r7, #248
  1035ec:	0000      	lsl	r0, r0, #0
  1035ee:	0000      	lsl	r0, r0, #0
  1035f0:	87a7      	strh	r7, [r4, #60]
  1035f2:	3fd2      	sub	r7, #210
  1035f4:	4361      	mul	r1, r4
  1035f6:	636f      	str	r7, [r5, #52]
  1035f8:	8a28      	ldrh	r0, [r5, #16]
  1035fa:	3fc6      	sub	r7, #198
  1035fc:	c8b3      	ldmia	r0!,{r0, r1, r4, r5, r7}
  1035fe:	8b60      	ldrh	r0, [r4, #26]
  103600:	4413      	add	r3, r2
  103602:	3fd3      	sub	r7, #211
  103604:	79fb      	ldrb	r3, [r7, #7]
  103606:	509f      	str	r7, [r3, r2]
  103608:	7524      	strb	r4, [r4, #20]
  10360a:	0010      	lsl	r0, r2, #0
  10360c:	270f      	mov	r7, #15
  10360e:	0000      	lsl	r0, r0, #0
  103610:	7754      	strb	r4, [r2, #29]
  103612:	0010      	lsl	r0, r2, #0
  103614:	ffff      	second half of BL instruction 0xffff
  103616:	7fff      	ldrb	r7, [r7, #31]
  103618:	7748      	strb	r0, [r1, #29]
  10361a:	0010      	lsl	r0, r2, #0
  10361c:	0432      	lsl	r2, r6, #16
  10361e:	0000      	lsl	r0, r0, #0
  103620:	fbcd      	second half of BL instruction 0xfbcd
  103622:	ffff      	second half of BL instruction 0xffff
  103624:	0000      	lsl	r0, r0, #0
  103626:	fe10      	second half of BL instruction 0xfe10
  103628:	7574      	strb	r4, [r6, #21]
  10362a:	0010      	lsl	r0, r2, #0
  10362c:	763c      	strb	r4, [r7, #24]
  10362e:	0010      	lsl	r0, r2, #0
  103630:	0000      	lsl	r0, r0, #0
  103632:	3ff0      	sub	r7, #240
  103634:	0000      	lsl	r0, r0, #0
  103636:	0000      	lsl	r0, r0, #0
  103638:	0000      	lsl	r0, r0, #0
  10363a:	401c      	and	r4, r3
  10363c:	0000      	lsl	r0, r0, #0
  10363e:	0000      	lsl	r0, r0, #0
  103640:	0000      	lsl	r0, r0, #0
  103642:	fcc0      	second half of BL instruction 0xfcc0
  103644:	0000      	lsl	r0, r0, #0
  103646:	4014      	and	r4, r2
  103648:	0000      	lsl	r0, r0, #0
  10364a:	0000      	lsl	r0, r0, #0
  10364c:	4bc9      	ldr	r3, [pc, #804]	(103974 <.text+0x3974>)
  10364e:	4ac8      	ldr	r2, [pc, #800]	(103970 <.text+0x3970>)
  103650:	f82cf003 	bl	1066ac <__muldf3>
  103654:	4ac8      	ldr	r2, [pc, #800]	(103978 <.text+0x3978>)
  103656:	4bc9      	ldr	r3, [pc, #804]	(10397c <.text+0x397c>)
  103658:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10365a:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10365c:	fa6af003 	bl	106b34 <__nedf2>
  103660:	2800      	cmp	r0, #0
  103662:	d04b      	beq	1036fc <.text+0x36fc>
  103664:	9a1b      	ldr	r2, [sp, #108]
  103666:	9b1c      	ldr	r3, [sp, #112]
  103668:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10366a:	1c29      	mov	r1, r5		(add r1, r5, #0)
  10366c:	f974f003 	bl	106958 <__divdf3>
  103670:	fb66f003 	bl	106d40 <__fixdfsi>
  103674:	1c06      	mov	r6, r0		(add r6, r0, #0)
  103676:	fb05f003 	bl	106c84 <__floatsidf>
  10367a:	1c02      	mov	r2, r0		(add r2, r0, #0)
  10367c:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  10367e:	981b      	ldr	r0, [sp, #108]
  103680:	991c      	ldr	r1, [sp, #112]
  103682:	f813f003 	bl	1066ac <__muldf3>
  103686:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  103688:	1c02      	mov	r2, r0		(add r2, r0, #0)
  10368a:	1c29      	mov	r1, r5		(add r1, r5, #0)
  10368c:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10368e:	ffb5f002 	bl	1065fc <__subdf3>
  103692:	1c33      	mov	r3, r6		(add r3, r6, #0)
  103694:	3330      	add	r3, #48
  103696:	703b      	strb	r3, [r7, #0]
  103698:	3701      	add	r7, #1
  10369a:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10369c:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10369e:	45b8      	cmp	r8, r7
  1036a0:	d1d4      	bne	10364c <.text+0x364c>
  1036a2:	1c22      	mov	r2, r4		(add r2, r4, #0)
  1036a4:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  1036a6:	ffc9f002 	bl	10663c <__adddf3>
  1036aa:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1036ac:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  1036ae:	1c22      	mov	r2, r4		(add r2, r4, #0)
  1036b0:	981b      	ldr	r0, [sp, #108]
  1036b2:	991c      	ldr	r1, [sp, #112]
  1036b4:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  1036b6:	fac1f003 	bl	106c3c <__ltdf2>
  1036ba:	2800      	cmp	r0, #0
  1036bc:	db09      	blt	1036d2 <.text+0x36d2>
  1036be:	981b      	ldr	r0, [sp, #108]
  1036c0:	991c      	ldr	r1, [sp, #112]
  1036c2:	1c22      	mov	r2, r4		(add r2, r4, #0)
  1036c4:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  1036c6:	fa09f003 	bl	106adc <__eqdf2>
  1036ca:	2800      	cmp	r0, #0
  1036cc:	d116      	bne	1036fc <.text+0x36fc>
  1036ce:	07f3      	lsl	r3, r6, #31
  1036d0:	d514      	bpl	1036fc <.text+0x36fc>
  1036d2:	9909      	ldr	r1, [sp, #36]
  1036d4:	911d      	str	r1, [sp, #116]
  1036d6:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  1036d8:	3a01      	sub	r2, #1
  1036da:	7813      	ldrb	r3, [r2, #0]
  1036dc:	2b39      	cmp	r3, #57
  1036de:	d108      	bne	1036f2 <.text+0x36f2>
  1036e0:	9c16      	ldr	r4, [sp, #88]
  1036e2:	42a2      	cmp	r2, r4
  1036e4:	d1f8      	bne	1036d8 <.text+0x36d8>
  1036e6:	9d1d      	ldr	r5, [sp, #116]
  1036e8:	2330      	mov	r3, #48
  1036ea:	3501      	add	r5, #1
  1036ec:	951d      	str	r5, [sp, #116]
  1036ee:	7023      	strb	r3, [r4, #0]
  1036f0:	7813      	ldrb	r3, [r2, #0]
  1036f2:	3301      	add	r3, #1
  1036f4:	7013      	strb	r3, [r2, #0]
  1036f6:	1c57      	add	r7, r2, #1
  1036f8:	9a1d      	ldr	r2, [sp, #116]
  1036fa:	9209      	str	r2, [sp, #36]
  1036fc:	4658      	mov	r0, fp
  1036fe:	990e      	ldr	r1, [sp, #56]
  103700:	fd20f001 	bl	105144 <_Bfree>
  103704:	2300      	mov	r3, #0
  103706:	703b      	strb	r3, [r7, #0]
  103708:	9b09      	ldr	r3, [sp, #36]
  10370a:	9c2a      	ldr	r4, [sp, #168]
  10370c:	9d2c      	ldr	r5, [sp, #176]
  10370e:	3301      	add	r3, #1
  103710:	6023      	str	r3, [r4, #0]
  103712:	2d00      	cmp	r5, #0
  103714:	d100      	bne	103718 <.text+0x3718>
  103716:	e33d      	b	103d94 <.text+0x3d94>
  103718:	9816      	ldr	r0, [sp, #88]
  10371a:	602f      	str	r7, [r5, #0]
  10371c:	e5e5      	b	1032ea <_dtoa_r+0x76>
  10371e:	9c09      	ldr	r4, [sp, #36]
  103720:	4b97      	ldr	r3, [pc, #604]	(103980 <.text+0x3980>)
  103722:	00e2      	lsl	r2, r4, #3
  103724:	18d2      	add	r2, r2, r3
  103726:	9802      	ldr	r0, [sp, #8]
  103728:	9903      	ldr	r1, [sp, #12]
  10372a:	6853      	ldr	r3, [r2, #4]
  10372c:	6812      	ldr	r2, [r2, #0]
  10372e:	fa85f003 	bl	106c3c <__ltdf2>
  103732:	2800      	cmp	r0, #0
  103734:	da00      	bge	103738 <.text+0x3738>
  103736:	e0ea      	b	10390e <.text+0x390e>
  103738:	2500      	mov	r5, #0
  10373a:	950a      	str	r5, [sp, #40]
  10373c:	e62a      	b	103394 <_dtoa_r+0x120>
  10373e:	9c0b      	ldr	r4, [sp, #44]
  103740:	2c00      	cmp	r4, #0
  103742:	d000      	beq	103746 <.text+0x3746>
  103744:	e11e      	b	103984 <.text+0x3984>
  103746:	9906      	ldr	r1, [sp, #24]
  103748:	2200      	mov	r2, #0
  10374a:	9d05      	ldr	r5, [sp, #20]
  10374c:	9210      	str	r2, [sp, #64]
  10374e:	4688      	mov	r8, r1
  103750:	2d00      	cmp	r5, #0
  103752:	dd0d      	ble	103770 <.text+0x3770>
  103754:	4649      	mov	r1, r9
  103756:	2900      	cmp	r1, #0
  103758:	dd0a      	ble	103770 <.text+0x3770>
  10375a:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  10375c:	454d      	cmp	r5, r9
  10375e:	dd00      	ble	103762 <.text+0x3762>
  103760:	e17a      	b	103a58 <.text+0x3a58>
  103762:	9a05      	ldr	r2, [sp, #20]
  103764:	464c      	mov	r4, r9
  103766:	1ad2      	sub	r2, r2, r3
  103768:	1ae4      	sub	r4, r4, r3
  10376a:	9205      	str	r2, [sp, #20]
  10376c:	1aed      	sub	r5, r5, r3
  10376e:	46a1      	mov	r9, r4
  103770:	9906      	ldr	r1, [sp, #24]
  103772:	2900      	cmp	r1, #0
  103774:	dd1d      	ble	1037b2 <.text+0x37b2>
  103776:	9a0b      	ldr	r2, [sp, #44]
  103778:	2a00      	cmp	r2, #0
  10377a:	d100      	bne	10377e <.text+0x377e>
  10377c:	e23d      	b	103bfa <.text+0x3bfa>
  10377e:	4643      	mov	r3, r8
  103780:	2b00      	cmp	r3, #0
  103782:	dd10      	ble	1037a6 <.text+0x37a6>
  103784:	9910      	ldr	r1, [sp, #64]
  103786:	4642      	mov	r2, r8
  103788:	4658      	mov	r0, fp
  10378a:	f8a5f002 	bl	1058d8 <_pow5mult>
  10378e:	9010      	str	r0, [sp, #64]
  103790:	9910      	ldr	r1, [sp, #64]
  103792:	9a0e      	ldr	r2, [sp, #56]
  103794:	4658      	mov	r0, fp
  103796:	ff9df001 	bl	1056d4 <_multiply>
  10379a:	990e      	ldr	r1, [sp, #56]
  10379c:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10379e:	4658      	mov	r0, fp
  1037a0:	fcd0f001 	bl	105144 <_Bfree>
  1037a4:	940e      	str	r4, [sp, #56]
  1037a6:	9c06      	ldr	r4, [sp, #24]
  1037a8:	4641      	mov	r1, r8
  1037aa:	1a62      	sub	r2, r4, r1
  1037ac:	2a00      	cmp	r2, #0
  1037ae:	d000      	beq	1037b2 <.text+0x37b2>
  1037b0:	e16d      	b	103a8e <.text+0x3a8e>
  1037b2:	4658      	mov	r0, fp
  1037b4:	2101      	mov	r1, #1
  1037b6:	f835f002 	bl	105824 <_i2b>
  1037ba:	9a0c      	ldr	r2, [sp, #48]
  1037bc:	9011      	str	r0, [sp, #68]
  1037be:	2a00      	cmp	r2, #0
  1037c0:	dd04      	ble	1037cc <.text+0x37cc>
  1037c2:	4658      	mov	r0, fp
  1037c4:	9911      	ldr	r1, [sp, #68]
  1037c6:	f887f002 	bl	1058d8 <_pow5mult>
  1037ca:	9011      	str	r0, [sp, #68]
  1037cc:	9b01      	ldr	r3, [sp, #4]
  1037ce:	2b01      	cmp	r3, #1
  1037d0:	dc00      	bgt	1037d4 <.text+0x37d4>
  1037d2:	e14a      	b	103a6a <.text+0x3a6a>
  1037d4:	2400      	mov	r4, #0
  1037d6:	9a0c      	ldr	r2, [sp, #48]
  1037d8:	2a00      	cmp	r2, #0
  1037da:	d000      	beq	1037de <.text+0x37de>
  1037dc:	e203      	b	103be6 <.text+0x3be6>
  1037de:	2301      	mov	r3, #1
  1037e0:	4649      	mov	r1, r9
  1037e2:	18ca      	add	r2, r1, r3
  1037e4:	231f      	mov	r3, #31
  1037e6:	401a      	and	r2, r3
  1037e8:	d000      	beq	1037ec <.text+0x37ec>
  1037ea:	e0b8      	b	10395e <.text+0x395e>
  1037ec:	221c      	mov	r2, #28
  1037ee:	9b05      	ldr	r3, [sp, #20]
  1037f0:	189b      	add	r3, r3, r2
  1037f2:	9305      	str	r3, [sp, #20]
  1037f4:	18ad      	add	r5, r5, r2
  1037f6:	4491      	add	r9, r2
  1037f8:	9905      	ldr	r1, [sp, #20]
  1037fa:	2900      	cmp	r1, #0
  1037fc:	dd05      	ble	10380a <.text+0x380a>
  1037fe:	4658      	mov	r0, fp
  103800:	990e      	ldr	r1, [sp, #56]
  103802:	9a05      	ldr	r2, [sp, #20]
  103804:	ff10f001 	bl	105628 <_lshift>
  103808:	900e      	str	r0, [sp, #56]
  10380a:	464a      	mov	r2, r9
  10380c:	2a00      	cmp	r2, #0
  10380e:	dd04      	ble	10381a <.text+0x381a>
  103810:	4658      	mov	r0, fp
  103812:	9911      	ldr	r1, [sp, #68]
  103814:	ff08f001 	bl	105628 <_lshift>
  103818:	9011      	str	r0, [sp, #68]
  10381a:	9b0a      	ldr	r3, [sp, #40]
  10381c:	2b00      	cmp	r3, #0
  10381e:	d000      	beq	103822 <.text+0x3822>
  103820:	e1c9      	b	103bb6 <.text+0x3bb6>
  103822:	9a07      	ldr	r2, [sp, #28]
  103824:	2a00      	cmp	r2, #0
  103826:	dc00      	bgt	10382a <.text+0x382a>
  103828:	e290      	b	103d4c <.text+0x3d4c>
  10382a:	9b0b      	ldr	r3, [sp, #44]
  10382c:	2b00      	cmp	r3, #0
  10382e:	d100      	bne	103832 <.text+0x3832>
  103830:	e0c6      	b	1039c0 <.text+0x39c0>
  103832:	2d00      	cmp	r5, #0
  103834:	dd05      	ble	103842 <.text+0x3842>
  103836:	4658      	mov	r0, fp
  103838:	9910      	ldr	r1, [sp, #64]
  10383a:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  10383c:	fef4f001 	bl	105628 <_lshift>
  103840:	9010      	str	r0, [sp, #64]
  103842:	2c00      	cmp	r4, #0
  103844:	d000      	beq	103848 <.text+0x3848>
  103846:	e2f8      	b	103e3a <.text+0x3e3a>
  103848:	9c10      	ldr	r4, [sp, #64]
  10384a:	46a2      	mov	sl, r4
  10384c:	2301      	mov	r3, #1
  10384e:	9910      	ldr	r1, [sp, #64]
  103850:	403b      	and	r3, r7
  103852:	9304      	str	r3, [sp, #16]
  103854:	910f      	str	r1, [sp, #60]
  103856:	9f16      	ldr	r7, [sp, #88]
  103858:	9911      	ldr	r1, [sp, #68]
  10385a:	980e      	ldr	r0, [sp, #56]
  10385c:	fc62f7ff 	bl	103124 <quorem>
  103860:	2230      	mov	r2, #48
  103862:	4681      	mov	r9, r0
  103864:	444a      	add	r2, r9
  103866:	990f      	ldr	r1, [sp, #60]
  103868:	980e      	ldr	r0, [sp, #56]
  10386a:	4690      	mov	r8, r2
  10386c:	fcd0f001 	bl	105210 <__mcmp>
  103870:	9911      	ldr	r1, [sp, #68]
  103872:	1c06      	mov	r6, r0		(add r6, r0, #0)
  103874:	4652      	mov	r2, sl
  103876:	4658      	mov	r0, fp
  103878:	fe62f001 	bl	105540 <__mdiff>
  10387c:	68c3      	ldr	r3, [r0, #12]
  10387e:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103880:	2b00      	cmp	r3, #0
  103882:	d000      	beq	103886 <.text+0x3886>
  103884:	e166      	b	103b54 <.text+0x3b54>
  103886:	1c21      	mov	r1, r4		(add r1, r4, #0)
  103888:	980e      	ldr	r0, [sp, #56]
  10388a:	fcc1f001 	bl	105210 <__mcmp>
  10388e:	1c21      	mov	r1, r4		(add r1, r4, #0)
  103890:	1c05      	mov	r5, r0		(add r5, r0, #0)
  103892:	4658      	mov	r0, fp
  103894:	fc56f001 	bl	105144 <_Bfree>
  103898:	2d00      	cmp	r5, #0
  10389a:	d106      	bne	1038aa <.text+0x38aa>
  10389c:	9b01      	ldr	r3, [sp, #4]
  10389e:	2b00      	cmp	r3, #0
  1038a0:	d103      	bne	1038aa <.text+0x38aa>
  1038a2:	9c04      	ldr	r4, [sp, #16]
  1038a4:	2c00      	cmp	r4, #0
  1038a6:	d100      	bne	1038aa <.text+0x38aa>
  1038a8:	e39e      	b	103fe8 <.text+0x3fe8>
  1038aa:	2e00      	cmp	r6, #0
  1038ac:	da00      	bge	1038b0 <.text+0x38b0>
  1038ae:	e290      	b	103dd2 <.text+0x3dd2>
  1038b0:	2e00      	cmp	r6, #0
  1038b2:	d106      	bne	1038c2 <.text+0x38c2>
  1038b4:	9b01      	ldr	r3, [sp, #4]
  1038b6:	2b00      	cmp	r3, #0
  1038b8:	d103      	bne	1038c2 <.text+0x38c2>
  1038ba:	9c04      	ldr	r4, [sp, #16]
  1038bc:	2c00      	cmp	r4, #0
  1038be:	d100      	bne	1038c2 <.text+0x38c2>
  1038c0:	e287      	b	103dd2 <.text+0x3dd2>
  1038c2:	2d00      	cmp	r5, #0
  1038c4:	dd00      	ble	1038c8 <.text+0x38c8>
  1038c6:	e334      	b	103f32 <.text+0x3f32>
  1038c8:	4645      	mov	r5, r8
  1038ca:	703d      	strb	r5, [r7, #0]
  1038cc:	9916      	ldr	r1, [sp, #88]
  1038ce:	9a07      	ldr	r2, [sp, #28]
  1038d0:	3701      	add	r7, #1
  1038d2:	188b      	add	r3, r1, r2
  1038d4:	429f      	cmp	r7, r3
  1038d6:	d100      	bne	1038da <.text+0x38da>
  1038d8:	e08d      	b	1039f6 <.text+0x39f6>
  1038da:	2300      	mov	r3, #0
  1038dc:	4658      	mov	r0, fp
  1038de:	990e      	ldr	r1, [sp, #56]
  1038e0:	220a      	mov	r2, #10
  1038e2:	ffabf001 	bl	10583c <_multadd>
  1038e6:	9b0f      	ldr	r3, [sp, #60]
  1038e8:	900e      	str	r0, [sp, #56]
  1038ea:	4553      	cmp	r3, sl
  1038ec:	d100      	bne	1038f0 <.text+0x38f0>
  1038ee:	e137      	b	103b60 <.text+0x3b60>
  1038f0:	990f      	ldr	r1, [sp, #60]
  1038f2:	220a      	mov	r2, #10
  1038f4:	2300      	mov	r3, #0
  1038f6:	4658      	mov	r0, fp
  1038f8:	ffa0f001 	bl	10583c <_multadd>
  1038fc:	4651      	mov	r1, sl
  1038fe:	900f      	str	r0, [sp, #60]
  103900:	220a      	mov	r2, #10
  103902:	4658      	mov	r0, fp
  103904:	2300      	mov	r3, #0
  103906:	ff99f001 	bl	10583c <_multadd>
  10390a:	4682      	mov	sl, r0
  10390c:	e7a4      	b	103858 <.text+0x3858>
  10390e:	9909      	ldr	r1, [sp, #36]
  103910:	2200      	mov	r2, #0
  103912:	3901      	sub	r1, #1
  103914:	9109      	str	r1, [sp, #36]
  103916:	920a      	str	r2, [sp, #40]
  103918:	e53c      	b	103394 <_dtoa_r+0x120>
  10391a:	2320      	mov	r3, #32
  10391c:	1b5b      	sub	r3, r3, r5
  10391e:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  103920:	409c      	lsl	r4, r3
  103922:	e58d      	b	103440 <_dtoa_r+0x1cc>
  103924:	2101      	mov	r1, #1
  103926:	4249      	neg	r1, r1
  103928:	2201      	mov	r2, #1
  10392a:	9108      	str	r1, [sp, #32]
  10392c:	9107      	str	r1, [sp, #28]
  10392e:	920b      	str	r2, [sp, #44]
  103930:	2300      	mov	r3, #0
  103932:	465c      	mov	r4, fp
  103934:	4641      	mov	r1, r8
  103936:	6463      	str	r3, [r4, #68]
  103938:	2917      	cmp	r1, #23
  10393a:	d909      	bls	103950 <.text+0x3950>
  10393c:	2204      	mov	r2, #4
  10393e:	2100      	mov	r1, #0
  103940:	0052      	lsl	r2, r2, #1
  103942:	1c13      	mov	r3, r2		(add r3, r2, #0)
  103944:	3314      	add	r3, #20
  103946:	3101      	add	r1, #1
  103948:	4543      	cmp	r3, r8
  10394a:	d9f9      	bls	103940 <.text+0x3940>
  10394c:	465a      	mov	r2, fp
  10394e:	6451      	str	r1, [r2, #68]
  103950:	9c07      	ldr	r4, [sp, #28]
  103952:	e593      	b	10347c <_dtoa_r+0x208>
  103954:	9d01      	ldr	r5, [sp, #4]
  103956:	3d04      	sub	r5, #4
  103958:	9501      	str	r5, [sp, #4]
  10395a:	2500      	mov	r5, #0
  10395c:	e534      	b	1033c8 <_dtoa_r+0x154>
  10395e:	2320      	mov	r3, #32
  103960:	1a9a      	sub	r2, r3, r2
  103962:	2a04      	cmp	r2, #4
  103964:	dc7a      	bgt	103a5c <.text+0x3a5c>
  103966:	2a03      	cmp	r2, #3
  103968:	dd00      	ble	10396c <.text+0x396c>
  10396a:	e745      	b	1037f8 <.text+0x37f8>
  10396c:	321c      	add	r2, #28
  10396e:	e73e      	b	1037ee <.text+0x37ee>
  103970:	0000      	lsl	r0, r0, #0
  103972:	4024      	and	r4, r4
	...
  103980:	7574      	strb	r4, [r6, #21]
  103982:	0010      	lsl	r0, r2, #0
  103984:	9c01      	ldr	r4, [sp, #4]
  103986:	2c01      	cmp	r4, #1
  103988:	dc00      	bgt	10398c <.text+0x398c>
  10398a:	e0ba      	b	103b02 <.text+0x3b02>
  10398c:	9a07      	ldr	r2, [sp, #28]
  10398e:	9d06      	ldr	r5, [sp, #24]
  103990:	3a01      	sub	r2, #1
  103992:	4295      	cmp	r5, r2
  103994:	da00      	bge	103998 <.text+0x3998>
  103996:	e20e      	b	103db6 <.text+0x3db6>
  103998:	1aad      	sub	r5, r5, r2
  10399a:	46a8      	mov	r8, r5
  10399c:	9c07      	ldr	r4, [sp, #28]
  10399e:	2c00      	cmp	r4, #0
  1039a0:	da00      	bge	1039a4 <.text+0x39a4>
  1039a2:	e2ce      	b	103f42 <.text+0x3f42>
  1039a4:	9d05      	ldr	r5, [sp, #20]
  1039a6:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1039a8:	9c05      	ldr	r4, [sp, #20]
  1039aa:	4658      	mov	r0, fp
  1039ac:	18e4      	add	r4, r4, r3
  1039ae:	2101      	mov	r1, #1
  1039b0:	9405      	str	r4, [sp, #20]
  1039b2:	4499      	add	r9, r3
  1039b4:	ff36f001 	bl	105824 <_i2b>
  1039b8:	9010      	str	r0, [sp, #64]
  1039ba:	e6c9      	b	103750 <.text+0x3750>
  1039bc:	48d4      	ldr	r0, [pc, #848]	(103d10 <.text+0x3d10>)
  1039be:	e494      	b	1032ea <_dtoa_r+0x76>
  1039c0:	2400      	mov	r4, #0
  1039c2:	e006      	b	1039d2 <.text+0x39d2>
  1039c4:	4658      	mov	r0, fp
  1039c6:	990e      	ldr	r1, [sp, #56]
  1039c8:	220a      	mov	r2, #10
  1039ca:	2300      	mov	r3, #0
  1039cc:	ff36f001 	bl	10583c <_multadd>
  1039d0:	900e      	str	r0, [sp, #56]
  1039d2:	980e      	ldr	r0, [sp, #56]
  1039d4:	9911      	ldr	r1, [sp, #68]
  1039d6:	fba5f7ff 	bl	103124 <quorem>
  1039da:	9d16      	ldr	r5, [sp, #88]
  1039dc:	3030      	add	r0, #48
  1039de:	5560      	strb	r0, [r4, r5]
  1039e0:	9a07      	ldr	r2, [sp, #28]
  1039e2:	3401      	add	r4, #1
  1039e4:	4680      	mov	r8, r0
  1039e6:	42a2      	cmp	r2, r4
  1039e8:	dcec      	bgt	1039c4 <.text+0x39c4>
  1039ea:	9916      	ldr	r1, [sp, #88]
  1039ec:	9a10      	ldr	r2, [sp, #64]
  1039ee:	2300      	mov	r3, #0
  1039f0:	930f      	str	r3, [sp, #60]
  1039f2:	190f      	add	r7, r1, r4
  1039f4:	4692      	mov	sl, r2
  1039f6:	990e      	ldr	r1, [sp, #56]
  1039f8:	4658      	mov	r0, fp
  1039fa:	2201      	mov	r2, #1
  1039fc:	fe14f001 	bl	105628 <_lshift>
  103a00:	9911      	ldr	r1, [sp, #68]
  103a02:	900e      	str	r0, [sp, #56]
  103a04:	fc04f001 	bl	105210 <__mcmp>
  103a08:	2800      	cmp	r0, #0
  103a0a:	dd46      	ble	103a9a <.text+0x3a9a>
  103a0c:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  103a0e:	3a01      	sub	r2, #1
  103a10:	7813      	ldrb	r3, [r2, #0]
  103a12:	2b39      	cmp	r3, #57
  103a14:	d000      	beq	103a18 <.text+0x3a18>
  103a16:	e1d8      	b	103dca <.text+0x3dca>
  103a18:	9c16      	ldr	r4, [sp, #88]
  103a1a:	4294      	cmp	r4, r2
  103a1c:	d1f7      	bne	103a0e <.text+0x3a0e>
  103a1e:	9d09      	ldr	r5, [sp, #36]
  103a20:	2331      	mov	r3, #49
  103a22:	3501      	add	r5, #1
  103a24:	9509      	str	r5, [sp, #36]
  103a26:	1c27      	mov	r7, r4		(add r7, r4, #0)
  103a28:	7023      	strb	r3, [r4, #0]
  103a2a:	3701      	add	r7, #1
  103a2c:	9911      	ldr	r1, [sp, #68]
  103a2e:	4658      	mov	r0, fp
  103a30:	fb88f001 	bl	105144 <_Bfree>
  103a34:	4651      	mov	r1, sl
  103a36:	2900      	cmp	r1, #0
  103a38:	d100      	bne	103a3c <.text+0x3a3c>
  103a3a:	e65f      	b	1036fc <.text+0x36fc>
  103a3c:	9a0f      	ldr	r2, [sp, #60]
  103a3e:	2a00      	cmp	r2, #0
  103a40:	d005      	beq	103a4e <.text+0x3a4e>
  103a42:	4552      	cmp	r2, sl
  103a44:	d003      	beq	103a4e <.text+0x3a4e>
  103a46:	4658      	mov	r0, fp
  103a48:	1c11      	mov	r1, r2		(add r1, r2, #0)
  103a4a:	fb7bf001 	bl	105144 <_Bfree>
  103a4e:	4658      	mov	r0, fp
  103a50:	4651      	mov	r1, sl
  103a52:	fb77f001 	bl	105144 <_Bfree>
  103a56:	e651      	b	1036fc <.text+0x36fc>
  103a58:	464b      	mov	r3, r9
  103a5a:	e682      	b	103762 <.text+0x3762>
  103a5c:	1f13      	sub	r3, r2, #4
  103a5e:	9a05      	ldr	r2, [sp, #20]
  103a60:	18ed      	add	r5, r5, r3
  103a62:	18d2      	add	r2, r2, r3
  103a64:	4499      	add	r9, r3
  103a66:	9205      	str	r2, [sp, #20]
  103a68:	e6c6      	b	1037f8 <.text+0x37f8>
  103a6a:	2f00      	cmp	r7, #0
  103a6c:	d000      	beq	103a70 <.text+0x3a70>
  103a6e:	e6b1      	b	1037d4 <.text+0x37d4>
  103a70:	4ba8      	ldr	r3, [pc, #672]	(103d14 <.text+0x3d14>)
  103a72:	421e      	tst	r6, r3
  103a74:	d000      	beq	103a78 <.text+0x3a78>
  103a76:	e6ad      	b	1037d4 <.text+0x37d4>
  103a78:	4ba7      	ldr	r3, [pc, #668]	(103d18 <.text+0x3d18>)
  103a7a:	421e      	tst	r6, r3
  103a7c:	d100      	bne	103a80 <.text+0x3a80>
  103a7e:	e6a9      	b	1037d4 <.text+0x37d4>
  103a80:	9c05      	ldr	r4, [sp, #20]
  103a82:	2101      	mov	r1, #1
  103a84:	3401      	add	r4, #1
  103a86:	9405      	str	r4, [sp, #20]
  103a88:	4489      	add	r9, r1
  103a8a:	2401      	mov	r4, #1
  103a8c:	e6a3      	b	1037d6 <.text+0x37d6>
  103a8e:	4658      	mov	r0, fp
  103a90:	990e      	ldr	r1, [sp, #56]
  103a92:	ff21f001 	bl	1058d8 <_pow5mult>
  103a96:	900e      	str	r0, [sp, #56]
  103a98:	e68b      	b	1037b2 <.text+0x37b2>
  103a9a:	2800      	cmp	r0, #0
  103a9c:	d102      	bne	103aa4 <.text+0x3aa4>
  103a9e:	4643      	mov	r3, r8
  103aa0:	07db      	lsl	r3, r3, #31
  103aa2:	d4b3      	bmi	103a0c <.text+0x3a0c>
  103aa4:	3f01      	sub	r7, #1
  103aa6:	783b      	ldrb	r3, [r7, #0]
  103aa8:	2b30      	cmp	r3, #48
  103aaa:	d0fb      	beq	103aa4 <.text+0x3aa4>
  103aac:	3701      	add	r7, #1
  103aae:	e7bd      	b	103a2c <.text+0x3a2c>
  103ab0:	9d09      	ldr	r5, [sp, #36]
  103ab2:	426c      	neg	r4, r5
  103ab4:	2c00      	cmp	r4, #0
  103ab6:	d100      	bne	103aba <.text+0x3aba>
  103ab8:	e24c      	b	103f54 <.text+0x3f54>
  103aba:	230f      	mov	r3, #15
  103abc:	4a97      	ldr	r2, [pc, #604]	(103d1c <.text+0x3d1c>)
  103abe:	4023      	and	r3, r4
  103ac0:	00db      	lsl	r3, r3, #3
  103ac2:	189b      	add	r3, r3, r2
  103ac4:	9802      	ldr	r0, [sp, #8]
  103ac6:	9903      	ldr	r1, [sp, #12]
  103ac8:	681a      	ldr	r2, [r3, #0]
  103aca:	685b      	ldr	r3, [r3, #4]
  103acc:	fdeef002 	bl	1066ac <__muldf3>
  103ad0:	1124      	asr	r4, r4, #4
  103ad2:	1c06      	mov	r6, r0		(add r6, r0, #0)
  103ad4:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  103ad6:	2c00      	cmp	r4, #0
  103ad8:	d100      	bne	103adc <.text+0x3adc>
  103ada:	e23b      	b	103f54 <.text+0x3f54>
  103adc:	2202      	mov	r2, #2
  103ade:	4d90      	ldr	r5, [pc, #576]	(103d20 <.text+0x3d20>)
  103ae0:	4692      	mov	sl, r2
  103ae2:	2601      	mov	r6, #1
  103ae4:	4234      	tst	r4, r6
  103ae6:	d005      	beq	103af4 <.text+0x3af4>
  103ae8:	2301      	mov	r3, #1
  103aea:	449a      	add	sl, r3
  103aec:	682a      	ldr	r2, [r5, #0]
  103aee:	686b      	ldr	r3, [r5, #4]
  103af0:	fddcf002 	bl	1066ac <__muldf3>
  103af4:	1064      	asr	r4, r4, #1
  103af6:	3508      	add	r5, #8
  103af8:	2c00      	cmp	r4, #0
  103afa:	d1f3      	bne	103ae4 <.text+0x3ae4>
  103afc:	1c06      	mov	r6, r0		(add r6, r0, #0)
  103afe:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  103b00:	e4fe      	b	103500 <_dtoa_r+0x28c>
  103b02:	9d0d      	ldr	r5, [sp, #52]
  103b04:	2d00      	cmp	r5, #0
  103b06:	d100      	bne	103b0a <.text+0x3b0a>
  103b08:	e228      	b	103f5c <.text+0x3f5c>
  103b0a:	4986      	ldr	r1, [pc, #536]	(103d24 <.text+0x3d24>)
  103b0c:	9a06      	ldr	r2, [sp, #24]
  103b0e:	9d05      	ldr	r5, [sp, #20]
  103b10:	185b      	add	r3, r3, r1
  103b12:	4690      	mov	r8, r2
  103b14:	e748      	b	1039a8 <.text+0x39a8>
  103b16:	2400      	mov	r4, #0
  103b18:	940b      	str	r4, [sp, #44]
  103b1a:	9929      	ldr	r1, [sp, #164]
  103b1c:	2900      	cmp	r1, #0
  103b1e:	dc00      	bgt	103b22 <.text+0x3b22>
  103b20:	e253      	b	103fca <.text+0x3fca>
  103b22:	4688      	mov	r8, r1
  103b24:	9108      	str	r1, [sp, #32]
  103b26:	9107      	str	r1, [sp, #28]
  103b28:	e702      	b	103930 <.text+0x3930>
  103b2a:	2201      	mov	r2, #1
  103b2c:	920b      	str	r2, [sp, #44]
  103b2e:	9b29      	ldr	r3, [sp, #164]
  103b30:	9c09      	ldr	r4, [sp, #36]
  103b32:	3301      	add	r3, #1
  103b34:	18e4      	add	r4, r4, r3
  103b36:	46a0      	mov	r8, r4
  103b38:	4641      	mov	r1, r8
  103b3a:	3c01      	sub	r4, #1
  103b3c:	9408      	str	r4, [sp, #32]
  103b3e:	2900      	cmp	r1, #0
  103b40:	dc00      	bgt	103b44 <.text+0x3b44>
  103b42:	e23e      	b	103fc2 <.text+0x3fc2>
  103b44:	9107      	str	r1, [sp, #28]
  103b46:	e6f3      	b	103930 <.text+0x3930>
  103b48:	2200      	mov	r2, #0
  103b4a:	920b      	str	r2, [sp, #44]
  103b4c:	e7ef      	b	103b2e <.text+0x3b2e>
  103b4e:	2301      	mov	r3, #1
  103b50:	930b      	str	r3, [sp, #44]
  103b52:	e7e2      	b	103b1a <.text+0x3b1a>
  103b54:	4658      	mov	r0, fp
  103b56:	1c21      	mov	r1, r4		(add r1, r4, #0)
  103b58:	faf4f001 	bl	105144 <_Bfree>
  103b5c:	2501      	mov	r5, #1
  103b5e:	e6a4      	b	1038aa <.text+0x38aa>
  103b60:	4651      	mov	r1, sl
  103b62:	4658      	mov	r0, fp
  103b64:	220a      	mov	r2, #10
  103b66:	2300      	mov	r3, #0
  103b68:	fe68f001 	bl	10583c <_multadd>
  103b6c:	4682      	mov	sl, r0
  103b6e:	900f      	str	r0, [sp, #60]
  103b70:	e672      	b	103858 <.text+0x3858>
  103b72:	4252      	neg	r2, r2
  103b74:	9205      	str	r2, [sp, #20]
  103b76:	2200      	mov	r2, #0
  103b78:	4691      	mov	r9, r2
  103b7a:	fc15f7ff 	bl	1033a8 <_dtoa_r+0x134>
  103b7e:	9809      	ldr	r0, [sp, #36]
  103b80:	f880f003 	bl	106c84 <__floatsidf>
  103b84:	1c02      	mov	r2, r0		(add r2, r0, #0)
  103b86:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  103b88:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103b8a:	1c29      	mov	r1, r5		(add r1, r5, #0)
  103b8c:	ffd2f002 	bl	106b34 <__nedf2>
  103b90:	2800      	cmp	r0, #0
  103b92:	d101      	bne	103b98 <.text+0x3b98>
  103b94:	fbf8f7ff 	bl	103388 <_dtoa_r+0x114>
  103b98:	9d09      	ldr	r5, [sp, #36]
  103b9a:	3d01      	sub	r5, #1
  103b9c:	9509      	str	r5, [sp, #36]
  103b9e:	fbf3f7ff 	bl	103388 <_dtoa_r+0x114>
  103ba2:	9d05      	ldr	r5, [sp, #20]
  103ba4:	9909      	ldr	r1, [sp, #36]
  103ba6:	2300      	mov	r3, #0
  103ba8:	1a6d      	sub	r5, r5, r1
  103baa:	424a      	neg	r2, r1
  103bac:	9505      	str	r5, [sp, #20]
  103bae:	9206      	str	r2, [sp, #24]
  103bb0:	930c      	str	r3, [sp, #48]
  103bb2:	fc02f7ff 	bl	1033ba <_dtoa_r+0x146>
  103bb6:	980e      	ldr	r0, [sp, #56]
  103bb8:	9911      	ldr	r1, [sp, #68]
  103bba:	fb29f001 	bl	105210 <__mcmp>
  103bbe:	2800      	cmp	r0, #0
  103bc0:	db00      	blt	103bc4 <.text+0x3bc4>
  103bc2:	e62e      	b	103822 <.text+0x3822>
  103bc4:	9909      	ldr	r1, [sp, #36]
  103bc6:	3901      	sub	r1, #1
  103bc8:	9109      	str	r1, [sp, #36]
  103bca:	220a      	mov	r2, #10
  103bcc:	4658      	mov	r0, fp
  103bce:	990e      	ldr	r1, [sp, #56]
  103bd0:	2300      	mov	r3, #0
  103bd2:	fe33f001 	bl	10583c <_multadd>
  103bd6:	9a0b      	ldr	r2, [sp, #44]
  103bd8:	900e      	str	r0, [sp, #56]
  103bda:	2a00      	cmp	r2, #0
  103bdc:	d000      	beq	103be0 <.text+0x3be0>
  103bde:	e20f      	b	104000 <.text+0x4000>
  103be0:	9b08      	ldr	r3, [sp, #32]
  103be2:	9307      	str	r3, [sp, #28]
  103be4:	e61d      	b	103822 <.text+0x3822>
  103be6:	9911      	ldr	r1, [sp, #68]
  103be8:	690b      	ldr	r3, [r1, #16]
  103bea:	009b      	lsl	r3, r3, #2
  103bec:	185b      	add	r3, r3, r1
  103bee:	6918      	ldr	r0, [r3, #16]
  103bf0:	fab4f001 	bl	10515c <_hi0bits>
  103bf4:	2320      	mov	r3, #32
  103bf6:	1a1b      	sub	r3, r3, r0
  103bf8:	e5f2      	b	1037e0 <.text+0x37e0>
  103bfa:	4658      	mov	r0, fp
  103bfc:	990e      	ldr	r1, [sp, #56]
  103bfe:	9a06      	ldr	r2, [sp, #24]
  103c00:	fe6af001 	bl	1058d8 <_pow5mult>
  103c04:	900e      	str	r0, [sp, #56]
  103c06:	e5d4      	b	1037b2 <.text+0x37b2>
  103c08:	9b09      	ldr	r3, [sp, #36]
  103c0a:	9a07      	ldr	r2, [sp, #28]
  103c0c:	931d      	str	r3, [sp, #116]
  103c0e:	4690      	mov	r8, r2
  103c10:	990b      	ldr	r1, [sp, #44]
  103c12:	2900      	cmp	r1, #0
  103c14:	d100      	bne	103c18 <.text+0x3c18>
  103c16:	e125      	b	103e64 <.text+0x3e64>
  103c18:	4a40      	ldr	r2, [pc, #256]	(103d1c <.text+0x3d1c>)
  103c1a:	4641      	mov	r1, r8
  103c1c:	00cb      	lsl	r3, r1, #3
  103c1e:	189b      	add	r3, r3, r2
  103c20:	3b08      	sub	r3, #8
  103c22:	681a      	ldr	r2, [r3, #0]
  103c24:	685b      	ldr	r3, [r3, #4]
  103c26:	4840      	ldr	r0, [pc, #256]	(103d28 <.text+0x3d28>)
  103c28:	4940      	ldr	r1, [pc, #256]	(103d2c <.text+0x3d2c>)
  103c2a:	fe95f002 	bl	106958 <__divdf3>
  103c2e:	1c22      	mov	r2, r4		(add r2, r4, #0)
  103c30:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  103c32:	fce3f002 	bl	1065fc <__subdf3>
  103c36:	1c35      	mov	r5, r6		(add r5, r6, #0)
  103c38:	9019      	str	r0, [sp, #100]
  103c3a:	911a      	str	r1, [sp, #104]
  103c3c:	1c39      	mov	r1, r7		(add r1, r7, #0)
  103c3e:	1c28      	mov	r0, r5		(add r0, r5, #0)
  103c40:	f87ef003 	bl	106d40 <__fixdfsi>
  103c44:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103c46:	f81df003 	bl	106c84 <__floatsidf>
  103c4a:	1c02      	mov	r2, r0		(add r2, r0, #0)
  103c4c:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  103c4e:	1c28      	mov	r0, r5		(add r0, r5, #0)
  103c50:	1c39      	mov	r1, r7		(add r1, r7, #0)
  103c52:	fcd3f002 	bl	1065fc <__subdf3>
  103c56:	9a16      	ldr	r2, [sp, #88]
  103c58:	3430      	add	r4, #48
  103c5a:	1c05      	mov	r5, r0		(add r5, r0, #0)
  103c5c:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  103c5e:	7014      	strb	r4, [r2, #0]
  103c60:	1c17      	mov	r7, r2		(add r7, r2, #0)
  103c62:	9819      	ldr	r0, [sp, #100]
  103c64:	991a      	ldr	r1, [sp, #104]
  103c66:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103c68:	1c33      	mov	r3, r6		(add r3, r6, #0)
  103c6a:	3701      	add	r7, #1
  103c6c:	ff8ef002 	bl	106b8c <__gtdf2>
  103c70:	2800      	cmp	r0, #0
  103c72:	dc4a      	bgt	103d0a <.text+0x3d0a>
  103c74:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103c76:	1c33      	mov	r3, r6		(add r3, r6, #0)
  103c78:	482d      	ldr	r0, [pc, #180]	(103d30 <.text+0x3d30>)
  103c7a:	492e      	ldr	r1, [pc, #184]	(103d34 <.text+0x3d34>)
  103c7c:	fcbef002 	bl	1065fc <__subdf3>
  103c80:	1c02      	mov	r2, r0		(add r2, r0, #0)
  103c82:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  103c84:	9819      	ldr	r0, [sp, #100]
  103c86:	991a      	ldr	r1, [sp, #104]
  103c88:	ff80f002 	bl	106b8c <__gtdf2>
  103c8c:	2800      	cmp	r0, #0
  103c8e:	dd00      	ble	103c92 <.text+0x3c92>
  103c90:	e521      	b	1036d6 <.text+0x36d6>
  103c92:	4643      	mov	r3, r8
  103c94:	2b01      	cmp	r3, #1
  103c96:	dc12      	bgt	103cbe <.text+0x3cbe>
  103c98:	e479      	b	10358e <_dtoa_r+0x31a>
  103c9a:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103c9c:	1c33      	mov	r3, r6		(add r3, r6, #0)
  103c9e:	4824      	ldr	r0, [pc, #144]	(103d30 <.text+0x3d30>)
  103ca0:	4924      	ldr	r1, [pc, #144]	(103d34 <.text+0x3d34>)
  103ca2:	fcabf002 	bl	1065fc <__subdf3>
  103ca6:	9a19      	ldr	r2, [sp, #100]
  103ca8:	9b1a      	ldr	r3, [sp, #104]
  103caa:	ffc7f002 	bl	106c3c <__ltdf2>
  103cae:	2800      	cmp	r0, #0
  103cb0:	da00      	bge	103cb4 <.text+0x3cb4>
  103cb2:	e510      	b	1036d6 <.text+0x36d6>
  103cb4:	9b16      	ldr	r3, [sp, #88]
  103cb6:	4443      	add	r3, r8
  103cb8:	429f      	cmp	r7, r3
  103cba:	d100      	bne	103cbe <.text+0x3cbe>
  103cbc:	e467      	b	10358e <_dtoa_r+0x31a>
  103cbe:	9819      	ldr	r0, [sp, #100]
  103cc0:	991a      	ldr	r1, [sp, #104]
  103cc2:	4a1d      	ldr	r2, [pc, #116]	(103d38 <.text+0x3d38>)
  103cc4:	4b1d      	ldr	r3, [pc, #116]	(103d3c <.text+0x3d3c>)
  103cc6:	fcf1f002 	bl	1066ac <__muldf3>
  103cca:	4a1b      	ldr	r2, [pc, #108]	(103d38 <.text+0x3d38>)
  103ccc:	4b1b      	ldr	r3, [pc, #108]	(103d3c <.text+0x3d3c>)
  103cce:	9019      	str	r0, [sp, #100]
  103cd0:	911a      	str	r1, [sp, #104]
  103cd2:	1c28      	mov	r0, r5		(add r0, r5, #0)
  103cd4:	1c31      	mov	r1, r6		(add r1, r6, #0)
  103cd6:	fce9f002 	bl	1066ac <__muldf3>
  103cda:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  103cdc:	1c05      	mov	r5, r0		(add r5, r0, #0)
  103cde:	f82ff003 	bl	106d40 <__fixdfsi>
  103ce2:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103ce4:	ffcef002 	bl	106c84 <__floatsidf>
  103ce8:	1c02      	mov	r2, r0		(add r2, r0, #0)
  103cea:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  103cec:	1c28      	mov	r0, r5		(add r0, r5, #0)
  103cee:	1c31      	mov	r1, r6		(add r1, r6, #0)
  103cf0:	fc84f002 	bl	1065fc <__subdf3>
  103cf4:	3430      	add	r4, #48
  103cf6:	703c      	strb	r4, [r7, #0]
  103cf8:	9a19      	ldr	r2, [sp, #100]
  103cfa:	9b1a      	ldr	r3, [sp, #104]
  103cfc:	1c05      	mov	r5, r0		(add r5, r0, #0)
  103cfe:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  103d00:	3701      	add	r7, #1
  103d02:	ff9bf002 	bl	106c3c <__ltdf2>
  103d06:	2800      	cmp	r0, #0
  103d08:	dac7      	bge	103c9a <.text+0x3c9a>
  103d0a:	9b1d      	ldr	r3, [sp, #116]
  103d0c:	9309      	str	r3, [sp, #36]
  103d0e:	e4f5      	b	1036fc <.text+0x36fc>
  103d10:	7718      	strb	r0, [r3, #28]
  103d12:	0010      	lsl	r0, r2, #0
  103d14:	ffff      	second half of BL instruction 0xffff
  103d16:	000f      	lsl	r7, r1, #0
  103d18:	0000      	lsl	r0, r0, #0
  103d1a:	7ff0      	ldrb	r0, [r6, #31]
  103d1c:	7574      	strb	r4, [r6, #21]
  103d1e:	0010      	lsl	r0, r2, #0
  103d20:	763c      	strb	r4, [r7, #24]
  103d22:	0010      	lsl	r0, r2, #0
  103d24:	0433      	lsl	r3, r6, #16
  103d26:	0000      	lsl	r0, r0, #0
  103d28:	0000      	lsl	r0, r0, #0
  103d2a:	3fe0      	sub	r7, #224
  103d2c:	0000      	lsl	r0, r0, #0
  103d2e:	0000      	lsl	r0, r0, #0
  103d30:	0000      	lsl	r0, r0, #0
  103d32:	3ff0      	sub	r7, #240
  103d34:	0000      	lsl	r0, r0, #0
  103d36:	0000      	lsl	r0, r0, #0
  103d38:	0000      	lsl	r0, r0, #0
  103d3a:	4024      	and	r4, r4
  103d3c:	0000      	lsl	r0, r0, #0
  103d3e:	0000      	lsl	r0, r0, #0
  103d40:	4bb6      	ldr	r3, [pc, #728]	(10401c <.text+0x401c>)
  103d42:	4ab5      	ldr	r2, [pc, #724]	(104018 <.text+0x4018>)
  103d44:	fc7af002 	bl	10663c <__adddf3>
  103d48:	fb81f7ff 	bl	10344e <_dtoa_r+0x1da>
  103d4c:	9b01      	ldr	r3, [sp, #4]
  103d4e:	2b02      	cmp	r3, #2
  103d50:	dc00      	bgt	103d54 <.text+0x3d54>
  103d52:	e56a      	b	10382a <.text+0x382a>
  103d54:	2a00      	cmp	r2, #0
  103d56:	d001      	beq	103d5c <.text+0x3d5c>
  103d58:	fc10f7ff 	bl	10357c <_dtoa_r+0x308>
  103d5c:	9911      	ldr	r1, [sp, #68]
  103d5e:	4658      	mov	r0, fp
  103d60:	2205      	mov	r2, #5
  103d62:	2300      	mov	r3, #0
  103d64:	fd6af001 	bl	10583c <_multadd>
  103d68:	9011      	str	r0, [sp, #68]
  103d6a:	9911      	ldr	r1, [sp, #68]
  103d6c:	980e      	ldr	r0, [sp, #56]
  103d6e:	fa4ff001 	bl	105210 <__mcmp>
  103d72:	2800      	cmp	r0, #0
  103d74:	dc01      	bgt	103d7a <.text+0x3d7a>
  103d76:	fc01f7ff 	bl	10357c <_dtoa_r+0x308>
  103d7a:	9c16      	ldr	r4, [sp, #88]
  103d7c:	2331      	mov	r3, #49
  103d7e:	7023      	strb	r3, [r4, #0]
  103d80:	9d09      	ldr	r5, [sp, #36]
  103d82:	9910      	ldr	r1, [sp, #64]
  103d84:	1c27      	mov	r7, r4		(add r7, r4, #0)
  103d86:	3501      	add	r5, #1
  103d88:	2200      	mov	r2, #0
  103d8a:	3701      	add	r7, #1
  103d8c:	468a      	mov	sl, r1
  103d8e:	9509      	str	r5, [sp, #36]
  103d90:	920f      	str	r2, [sp, #60]
  103d92:	e64b      	b	103a2c <.text+0x3a2c>
  103d94:	9816      	ldr	r0, [sp, #88]
  103d96:	faa8f7ff 	bl	1032ea <_dtoa_r+0x76>
  103d9a:	4ba1      	ldr	r3, [pc, #644]	(104020 <.text+0x4020>)
  103d9c:	400c      	and	r4, r1
  103d9e:	6a1a      	ldr	r2, [r3, #32]
  103da0:	6a5b      	ldr	r3, [r3, #36]
  103da2:	9802      	ldr	r0, [sp, #8]
  103da4:	9903      	ldr	r1, [sp, #12]
  103da6:	fdd7f002 	bl	106958 <__divdf3>
  103daa:	2503      	mov	r5, #3
  103dac:	1c06      	mov	r6, r0		(add r6, r0, #0)
  103dae:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  103db0:	46aa      	mov	sl, r5
  103db2:	fb87f7ff 	bl	1034c4 <_dtoa_r+0x250>
  103db6:	9906      	ldr	r1, [sp, #24]
  103db8:	1a53      	sub	r3, r2, r1
  103dba:	9a0c      	ldr	r2, [sp, #48]
  103dbc:	18c9      	add	r1, r1, r3
  103dbe:	18d2      	add	r2, r2, r3
  103dc0:	2300      	mov	r3, #0
  103dc2:	4698      	mov	r8, r3
  103dc4:	920c      	str	r2, [sp, #48]
  103dc6:	9106      	str	r1, [sp, #24]
  103dc8:	e5e8      	b	10399c <.text+0x399c>
  103dca:	3301      	add	r3, #1
  103dcc:	1c57      	add	r7, r2, #1
  103dce:	7013      	strb	r3, [r2, #0]
  103dd0:	e62c      	b	103a2c <.text+0x3a2c>
  103dd2:	2d00      	cmp	r5, #0
  103dd4:	dd11      	ble	103dfa <.text+0x3dfa>
  103dd6:	990e      	ldr	r1, [sp, #56]
  103dd8:	4658      	mov	r0, fp
  103dda:	2201      	mov	r2, #1
  103ddc:	fc24f001 	bl	105628 <_lshift>
  103de0:	9911      	ldr	r1, [sp, #68]
  103de2:	900e      	str	r0, [sp, #56]
  103de4:	fa14f001 	bl	105210 <__mcmp>
  103de8:	2800      	cmp	r0, #0
  103dea:	dc00      	bgt	103dee <.text+0x3dee>
  103dec:	e0f4      	b	103fd8 <.text+0x3fd8>
  103dee:	2101      	mov	r1, #1
  103df0:	4488      	add	r8, r1
  103df2:	4642      	mov	r2, r8
  103df4:	2a3a      	cmp	r2, #58
  103df6:	d100      	bne	103dfa <.text+0x3dfa>
  103df8:	e0a8      	b	103f4c <.text+0x3f4c>
  103dfa:	4643      	mov	r3, r8
  103dfc:	703b      	strb	r3, [r7, #0]
  103dfe:	3701      	add	r7, #1
  103e00:	e614      	b	103a2c <.text+0x3a2c>
  103e02:	9b07      	ldr	r3, [sp, #28]
  103e04:	2b00      	cmp	r3, #0
  103e06:	dd01      	ble	103e0c <.text+0x3e0c>
  103e08:	fbd8f7ff 	bl	1035bc <_dtoa_r+0x348>
  103e0c:	9a07      	ldr	r2, [sp, #28]
  103e0e:	2a00      	cmp	r2, #0
  103e10:	d001      	beq	103e16 <.text+0x3e16>
  103e12:	fbb0f7ff 	bl	103576 <_dtoa_r+0x302>
  103e16:	4a83      	ldr	r2, [pc, #524]	(104024 <.text+0x4024>)
  103e18:	4b83      	ldr	r3, [pc, #524]	(104028 <.text+0x4028>)
  103e1a:	981b      	ldr	r0, [sp, #108]
  103e1c:	991c      	ldr	r1, [sp, #112]
  103e1e:	fc45f002 	bl	1066ac <__muldf3>
  103e22:	1c32      	mov	r2, r6		(add r2, r6, #0)
  103e24:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  103e26:	feddf002 	bl	106be4 <__gedf2>
  103e2a:	2800      	cmp	r0, #0
  103e2c:	db01      	blt	103e32 <.text+0x3e32>
  103e2e:	fba2f7ff 	bl	103576 <_dtoa_r+0x302>
  103e32:	2300      	mov	r3, #0
  103e34:	9310      	str	r3, [sp, #64]
  103e36:	9311      	str	r3, [sp, #68]
  103e38:	e79f      	b	103d7a <.text+0x3d7a>
  103e3a:	9d10      	ldr	r5, [sp, #64]
  103e3c:	4658      	mov	r0, fp
  103e3e:	6869      	ldr	r1, [r5, #4]
  103e40:	fadcf001 	bl	1053fc <_Balloc>
  103e44:	692a      	ldr	r2, [r5, #16]
  103e46:	1c29      	mov	r1, r5		(add r1, r5, #0)
  103e48:	0092      	lsl	r2, r2, #2
  103e4a:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103e4c:	310c      	add	r1, #12
  103e4e:	3208      	add	r2, #8
  103e50:	300c      	add	r0, #12
  103e52:	f8c9f001 	bl	104fe8 <memcpy>
  103e56:	4658      	mov	r0, fp
  103e58:	1c21      	mov	r1, r4		(add r1, r4, #0)
  103e5a:	2201      	mov	r2, #1
  103e5c:	fbe4f001 	bl	105628 <_lshift>
  103e60:	4682      	mov	sl, r0
  103e62:	e4f3      	b	10384c <.text+0x384c>
  103e64:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103e66:	4a71      	ldr	r2, [pc, #452]	(10402c <.text+0x402c>)
  103e68:	4644      	mov	r4, r8
  103e6a:	00e3      	lsl	r3, r4, #3
  103e6c:	189b      	add	r3, r3, r2
  103e6e:	3b08      	sub	r3, #8
  103e70:	681a      	ldr	r2, [r3, #0]
  103e72:	685b      	ldr	r3, [r3, #4]
  103e74:	1c29      	mov	r1, r5		(add r1, r5, #0)
  103e76:	fc19f002 	bl	1066ac <__muldf3>
  103e7a:	1c35      	mov	r5, r6		(add r5, r6, #0)
  103e7c:	9017      	str	r0, [sp, #92]
  103e7e:	9118      	str	r1, [sp, #96]
  103e80:	1c39      	mov	r1, r7		(add r1, r7, #0)
  103e82:	1c28      	mov	r0, r5		(add r0, r5, #0)
  103e84:	ff5cf002 	bl	106d40 <__fixdfsi>
  103e88:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103e8a:	fefbf002 	bl	106c84 <__floatsidf>
  103e8e:	1c02      	mov	r2, r0		(add r2, r0, #0)
  103e90:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  103e92:	1c28      	mov	r0, r5		(add r0, r5, #0)
  103e94:	1c39      	mov	r1, r7		(add r1, r7, #0)
  103e96:	fbb1f002 	bl	1065fc <__subdf3>
  103e9a:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  103e9c:	9916      	ldr	r1, [sp, #88]
  103e9e:	3430      	add	r4, #48
  103ea0:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  103ea2:	4642      	mov	r2, r8
  103ea4:	1c05      	mov	r5, r0		(add r5, r0, #0)
  103ea6:	700c      	strb	r4, [r1, #0]
  103ea8:	3701      	add	r7, #1
  103eaa:	2a01      	cmp	r2, #1
  103eac:	d01c      	beq	103ee8 <.text+0x3ee8>
  103eae:	2701      	mov	r7, #1
  103eb0:	4a5f      	ldr	r2, [pc, #380]	(104030 <.text+0x4030>)
  103eb2:	4b60      	ldr	r3, [pc, #384]	(104034 <.text+0x4034>)
  103eb4:	1c28      	mov	r0, r5		(add r0, r5, #0)
  103eb6:	1c31      	mov	r1, r6		(add r1, r6, #0)
  103eb8:	fbf8f002 	bl	1066ac <__muldf3>
  103ebc:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  103ebe:	1c05      	mov	r5, r0		(add r5, r0, #0)
  103ec0:	ff3ef002 	bl	106d40 <__fixdfsi>
  103ec4:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103ec6:	feddf002 	bl	106c84 <__floatsidf>
  103eca:	1c02      	mov	r2, r0		(add r2, r0, #0)
  103ecc:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  103ece:	1c28      	mov	r0, r5		(add r0, r5, #0)
  103ed0:	1c31      	mov	r1, r6		(add r1, r6, #0)
  103ed2:	fb93f002 	bl	1065fc <__subdf3>
  103ed6:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  103ed8:	9916      	ldr	r1, [sp, #88]
  103eda:	3430      	add	r4, #48
  103edc:	547c      	strb	r4, [r7, r1]
  103ede:	3701      	add	r7, #1
  103ee0:	1c05      	mov	r5, r0		(add r5, r0, #0)
  103ee2:	4547      	cmp	r7, r8
  103ee4:	d1e4      	bne	103eb0 <.text+0x3eb0>
  103ee6:	19cf      	add	r7, r1, r7
  103ee8:	4a53      	ldr	r2, [pc, #332]	(104038 <.text+0x4038>)
  103eea:	4b54      	ldr	r3, [pc, #336]	(10403c <.text+0x403c>)
  103eec:	9817      	ldr	r0, [sp, #92]
  103eee:	9918      	ldr	r1, [sp, #96]
  103ef0:	fba4f002 	bl	10663c <__adddf3>
  103ef4:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103ef6:	1c33      	mov	r3, r6		(add r3, r6, #0)
  103ef8:	fea0f002 	bl	106c3c <__ltdf2>
  103efc:	2800      	cmp	r0, #0
  103efe:	da01      	bge	103f04 <.text+0x3f04>
  103f00:	fbe9f7ff 	bl	1036d6 <.text+0x36d6>
  103f04:	9a17      	ldr	r2, [sp, #92]
  103f06:	9b18      	ldr	r3, [sp, #96]
  103f08:	484b      	ldr	r0, [pc, #300]	(104038 <.text+0x4038>)
  103f0a:	494c      	ldr	r1, [pc, #304]	(10403c <.text+0x403c>)
  103f0c:	fb76f002 	bl	1065fc <__subdf3>
  103f10:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  103f12:	1c33      	mov	r3, r6		(add r3, r6, #0)
  103f14:	fe3af002 	bl	106b8c <__gtdf2>
  103f18:	2800      	cmp	r0, #0
  103f1a:	dc01      	bgt	103f20 <.text+0x3f20>
  103f1c:	fb37f7ff 	bl	10358e <_dtoa_r+0x31a>
  103f20:	3f01      	sub	r7, #1
  103f22:	783b      	ldrb	r3, [r7, #0]
  103f24:	2b30      	cmp	r3, #48
  103f26:	d0fb      	beq	103f20 <.text+0x3f20>
  103f28:	9b1d      	ldr	r3, [sp, #116]
  103f2a:	3701      	add	r7, #1
  103f2c:	9309      	str	r3, [sp, #36]
  103f2e:	fbe5f7ff 	bl	1036fc <.text+0x36fc>
  103f32:	4644      	mov	r4, r8
  103f34:	2c39      	cmp	r4, #57
  103f36:	d009      	beq	103f4c <.text+0x3f4c>
  103f38:	4643      	mov	r3, r8
  103f3a:	3301      	add	r3, #1
  103f3c:	703b      	strb	r3, [r7, #0]
  103f3e:	3701      	add	r7, #1
  103f40:	e574      	b	103a2c <.text+0x3a2c>
  103f42:	9905      	ldr	r1, [sp, #20]
  103f44:	9a07      	ldr	r2, [sp, #28]
  103f46:	2300      	mov	r3, #0
  103f48:	1a8d      	sub	r5, r1, r2
  103f4a:	e52d      	b	1039a8 <.text+0x39a8>
  103f4c:	2339      	mov	r3, #57
  103f4e:	703b      	strb	r3, [r7, #0]
  103f50:	3701      	add	r7, #1
  103f52:	e55b      	b	103a0c <.text+0x3a0c>
  103f54:	2402      	mov	r4, #2
  103f56:	46a2      	mov	sl, r4
  103f58:	fad2f7ff 	bl	103500 <_dtoa_r+0x28c>
  103f5c:	9a1f      	ldr	r2, [sp, #124]
  103f5e:	9c06      	ldr	r4, [sp, #24]
  103f60:	2336      	mov	r3, #54
  103f62:	9d05      	ldr	r5, [sp, #20]
  103f64:	1a9b      	sub	r3, r3, r2
  103f66:	46a0      	mov	r8, r4
  103f68:	e51e      	b	1039a8 <.text+0x39a8>
  103f6a:	9907      	ldr	r1, [sp, #28]
  103f6c:	2900      	cmp	r1, #0
  103f6e:	dc01      	bgt	103f74 <.text+0x3f74>
  103f70:	fad3f7ff 	bl	10351a <_dtoa_r+0x2a6>
  103f74:	9a08      	ldr	r2, [sp, #32]
  103f76:	2a00      	cmp	r2, #0
  103f78:	dc01      	bgt	103f7e <.text+0x3f7e>
  103f7a:	fb08f7ff 	bl	10358e <_dtoa_r+0x31a>
  103f7e:	9b09      	ldr	r3, [sp, #36]
  103f80:	3b01      	sub	r3, #1
  103f82:	931d      	str	r3, [sp, #116]
  103f84:	1c30      	mov	r0, r6		(add r0, r6, #0)
  103f86:	4a2a      	ldr	r2, [pc, #168]	(104030 <.text+0x4030>)
  103f88:	4b2a      	ldr	r3, [pc, #168]	(104034 <.text+0x4034>)
  103f8a:	1c39      	mov	r1, r7		(add r1, r7, #0)
  103f8c:	fb8ef002 	bl	1066ac <__muldf3>
  103f90:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103f92:	1c06      	mov	r6, r0		(add r6, r0, #0)
  103f94:	4650      	mov	r0, sl
  103f96:	3001      	add	r0, #1
  103f98:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  103f9a:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  103f9c:	fe72f002 	bl	106c84 <__floatsidf>
  103fa0:	1c02      	mov	r2, r0		(add r2, r0, #0)
  103fa2:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  103fa4:	1c20      	mov	r0, r4		(add r0, r4, #0)
  103fa6:	1c29      	mov	r1, r5		(add r1, r5, #0)
  103fa8:	fb80f002 	bl	1066ac <__muldf3>
  103fac:	4a24      	ldr	r2, [pc, #144]	(104040 <.text+0x4040>)
  103fae:	4b25      	ldr	r3, [pc, #148]	(104044 <.text+0x4044>)
  103fb0:	fb44f002 	bl	10663c <__adddf3>
  103fb4:	9a08      	ldr	r2, [sp, #32]
  103fb6:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  103fb8:	4923      	ldr	r1, [pc, #140]	(104048 <.text+0x4048>)
  103fba:	1c04      	mov	r4, r0		(add r4, r0, #0)
  103fbc:	1864      	add	r4, r4, r1
  103fbe:	4690      	mov	r8, r2
  103fc0:	e626      	b	103c10 <.text+0x3c10>
  103fc2:	4644      	mov	r4, r8
  103fc4:	9107      	str	r1, [sp, #28]
  103fc6:	fa56f7ff 	bl	103476 <_dtoa_r+0x202>
  103fca:	2101      	mov	r1, #1
  103fcc:	2401      	mov	r4, #1
  103fce:	9129      	str	r1, [sp, #164]
  103fd0:	9107      	str	r1, [sp, #28]
  103fd2:	9108      	str	r1, [sp, #32]
  103fd4:	fa4ff7ff 	bl	103476 <_dtoa_r+0x202>
  103fd8:	2800      	cmp	r0, #0
  103fda:	d000      	beq	103fde <.text+0x3fde>
  103fdc:	e70d      	b	103dfa <.text+0x3dfa>
  103fde:	4645      	mov	r5, r8
  103fe0:	07ed      	lsl	r5, r5, #31
  103fe2:	d400      	bmi	103fe6 <.text+0x3fe6>
  103fe4:	e709      	b	103dfa <.text+0x3dfa>
  103fe6:	e702      	b	103dee <.text+0x3dee>
  103fe8:	4645      	mov	r5, r8
  103fea:	2d39      	cmp	r5, #57
  103fec:	d0ae      	beq	103f4c <.text+0x3f4c>
  103fee:	2e00      	cmp	r6, #0
  103ff0:	dd02      	ble	103ff8 <.text+0x3ff8>
  103ff2:	2131      	mov	r1, #49
  103ff4:	4449      	add	r1, r9
  103ff6:	4688      	mov	r8, r1
  103ff8:	4642      	mov	r2, r8
  103ffa:	703a      	strb	r2, [r7, #0]
  103ffc:	3701      	add	r7, #1
  103ffe:	e515      	b	103a2c <.text+0x3a2c>
  104000:	9910      	ldr	r1, [sp, #64]
  104002:	4658      	mov	r0, fp
  104004:	220a      	mov	r2, #10
  104006:	2300      	mov	r3, #0
  104008:	fc18f001 	bl	10583c <_multadd>
  10400c:	9908      	ldr	r1, [sp, #32]
  10400e:	9010      	str	r0, [sp, #64]
  104010:	9107      	str	r1, [sp, #28]
  104012:	fc06f7ff 	bl	103822 <.text+0x3822>
  104016:	0000      	lsl	r0, r0, #0
  104018:	0000      	lsl	r0, r0, #0
  10401a:	41f0      	ror	r0, r6
  10401c:	0000      	lsl	r0, r0, #0
  10401e:	0000      	lsl	r0, r0, #0
  104020:	763c      	strb	r4, [r7, #24]
  104022:	0010      	lsl	r0, r2, #0
  104024:	0000      	lsl	r0, r0, #0
  104026:	4014      	and	r4, r2
  104028:	0000      	lsl	r0, r0, #0
  10402a:	0000      	lsl	r0, r0, #0
  10402c:	7574      	strb	r4, [r6, #21]
  10402e:	0010      	lsl	r0, r2, #0
  104030:	0000      	lsl	r0, r0, #0
  104032:	4024      	and	r4, r4
  104034:	0000      	lsl	r0, r0, #0
  104036:	0000      	lsl	r0, r0, #0
  104038:	0000      	lsl	r0, r0, #0
  10403a:	3fe0      	sub	r7, #224
  10403c:	0000      	lsl	r0, r0, #0
  10403e:	0000      	lsl	r0, r0, #0
  104040:	0000      	lsl	r0, r0, #0
  104042:	401c      	and	r4, r3
  104044:	0000      	lsl	r0, r0, #0
  104046:	0000      	lsl	r0, r0, #0
  104048:	0000      	lsl	r0, r0, #0
  10404a:	fcc0      	second half of BL instruction 0xfcc0

0010404c <fflush>:
  10404c:	b570      	push	{r4, r5, r6, lr}
  10404e:	1c06      	mov	r6, r0		(add r6, r0, #0)
  104050:	2800      	cmp	r0, #0
  104052:	d034      	beq	1040be <fflush+0x72>
  104054:	4b1d      	ldr	r3, [pc, #116]	(1040cc <.text+0x40cc>)
  104056:	6818      	ldr	r0, [r3, #0]
  104058:	2800      	cmp	r0, #0
  10405a:	d002      	beq	104062 <fflush+0x16>
  10405c:	6b83      	ldr	r3, [r0, #56]
  10405e:	2b00      	cmp	r3, #0
  104060:	d02a      	beq	1040b8 <fflush+0x6c>
  104062:	230c      	mov	r3, #12
  104064:	5ef2      	ldrsh	r2, [r6, r3]
  104066:	0713      	lsl	r3, r2, #28
  104068:	d520      	bpl	1040ac <fflush+0x60>
  10406a:	6935      	ldr	r5, [r6, #16]
  10406c:	2d00      	cmp	r5, #0
  10406e:	d01d      	beq	1040ac <fflush+0x60>
  104070:	6833      	ldr	r3, [r6, #0]
  104072:	1b5c      	sub	r4, r3, r5
  104074:	2303      	mov	r3, #3
  104076:	6035      	str	r5, [r6, #0]
  104078:	421a      	tst	r2, r3
  10407a:	d01b      	beq	1040b4 <fflush+0x68>
  10407c:	2300      	mov	r3, #0
  10407e:	60b3      	str	r3, [r6, #8]
  104080:	2c00      	cmp	r4, #0
  104082:	dc04      	bgt	10408e <fflush+0x42>
  104084:	e012      	b	1040ac <fflush+0x60>
  104086:	1a24      	sub	r4, r4, r0
  104088:	2c00      	cmp	r4, #0
  10408a:	dd0f      	ble	1040ac <fflush+0x60>
  10408c:	182d      	add	r5, r5, r0
  10408e:	69f0      	ldr	r0, [r6, #28]
  104090:	6a73      	ldr	r3, [r6, #36]
  104092:	1c29      	mov	r1, r5		(add r1, r5, #0)
  104094:	1c22      	mov	r2, r4		(add r2, r4, #0)
  104096:	f81ff000 	bl	1040d8 <.text+0x40d8>
  10409a:	2800      	cmp	r0, #0
  10409c:	dcf3      	bgt	104086 <fflush+0x3a>
  10409e:	89b3      	ldrh	r3, [r6, #12]
  1040a0:	2240      	mov	r2, #64
  1040a2:	2001      	mov	r0, #1
  1040a4:	4313      	orr	r3, r2
  1040a6:	4240      	neg	r0, r0
  1040a8:	81b3      	strh	r3, [r6, #12]
  1040aa:	e000      	b	1040ae <fflush+0x62>
  1040ac:	2000      	mov	r0, #0
  1040ae:	bc70      	pop	{r4, r5, r6}
  1040b0:	bc02      	pop	{r1}
  1040b2:	4708      	bx	r1
  1040b4:	6973      	ldr	r3, [r6, #20]
  1040b6:	e7e2      	b	10407e <fflush+0x32>
  1040b8:	f834f000 	bl	104124 <__sinit>
  1040bc:	e7d1      	b	104062 <fflush+0x16>
  1040be:	4b04      	ldr	r3, [pc, #16]	(1040d0 <.text+0x40d0>)
  1040c0:	4904      	ldr	r1, [pc, #16]	(1040d4 <.text+0x40d4>)
  1040c2:	6818      	ldr	r0, [r3, #0]
  1040c4:	fba8f000 	bl	104818 <_fwalk>
  1040c8:	e7f1      	b	1040ae <fflush+0x62>
  1040ca:	0000      	lsl	r0, r0, #0
  1040cc:	0008      	lsl	r0, r1, #0
  1040ce:	0020      	lsl	r0, r4, #0
  1040d0:	753c      	strb	r4, [r7, #20]
  1040d2:	0010      	lsl	r0, r2, #0
  1040d4:	404d      	eor	r5, r1
  1040d6:	0010      	lsl	r0, r2, #0
  1040d8:	4718      	bx	r3
  1040da:	46c0      	nop			(mov r8, r8)

001040dc <std>:
  1040dc:	2300      	mov	r3, #0
  1040de:	6003      	str	r3, [r0, #0]
  1040e0:	6043      	str	r3, [r0, #4]
  1040e2:	6083      	str	r3, [r0, #8]
  1040e4:	6103      	str	r3, [r0, #16]
  1040e6:	6143      	str	r3, [r0, #20]
  1040e8:	6183      	str	r3, [r0, #24]
  1040ea:	4b06      	ldr	r3, [pc, #24]	(104104 <.text+0x4104>)
  1040ec:	6203      	str	r3, [r0, #32]
  1040ee:	4b06      	ldr	r3, [pc, #24]	(104108 <.text+0x4108>)
  1040f0:	6243      	str	r3, [r0, #36]
  1040f2:	4b06      	ldr	r3, [pc, #24]	(10410c <.text+0x410c>)
  1040f4:	6283      	str	r3, [r0, #40]
  1040f6:	4b06      	ldr	r3, [pc, #24]	(104110 <.text+0x4110>)
  1040f8:	8181      	strh	r1, [r0, #12]
  1040fa:	81c2      	strh	r2, [r0, #14]
  1040fc:	61c0      	str	r0, [r0, #28]
  1040fe:	62c3      	str	r3, [r0, #44]
  104100:	4770      	bx	lr
  104102:	0000      	lsl	r0, r0, #0
  104104:	5ebd      	ldrsh	r5, [r7, r2]
  104106:	0010      	lsl	r0, r2, #0
  104108:	5e75      	ldrsh	r5, [r6, r1]
  10410a:	0010      	lsl	r0, r2, #0
  10410c:	5e35      	ldrsh	r5, [r6, r0]
  10410e:	0010      	lsl	r0, r2, #0
  104110:	5e1d      	ldrsh	r5, [r3, r0]
  104112:	0010      	lsl	r0, r2, #0

00104114 <__sfp_lock_acquire>:
  104114:	4770      	bx	lr
	...

00104118 <__sfp_lock_release>:
  104118:	4770      	bx	lr
	...

0010411c <__sinit_lock_acquire>:
  10411c:	4770      	bx	lr
	...

00104120 <__sinit_lock_release>:
  104120:	4770      	bx	lr
	...

00104124 <__sinit>:
  104124:	b510      	push	{r4, lr}
  104126:	6b82      	ldr	r2, [r0, #56]
  104128:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10412a:	2a00      	cmp	r2, #0
  10412c:	d122      	bne	104174 <__sinit+0x50>
  10412e:	4b13      	ldr	r3, [pc, #76]	(10417c <.text+0x417c>)
  104130:	63c3      	str	r3, [r0, #60]
  104132:	2301      	mov	r3, #1
  104134:	6383      	str	r3, [r0, #56]
  104136:	23b8      	mov	r3, #184
  104138:	009b      	lsl	r3, r3, #2
  10413a:	50c2      	str	r2, [r0, r3]
  10413c:	23b9      	mov	r3, #185
  10413e:	009b      	lsl	r3, r3, #2
  104140:	2203      	mov	r2, #3
  104142:	21bb      	mov	r1, #187
  104144:	50c2      	str	r2, [r0, r3]
  104146:	0089      	lsl	r1, r1, #2
  104148:	23ba      	mov	r3, #186
  10414a:	1842      	add	r2, r0, r1
  10414c:	009b      	lsl	r3, r3, #2
  10414e:	50c2      	str	r2, [r0, r3]
  104150:	2104      	mov	r1, #4
  104152:	6840      	ldr	r0, [r0, #4]
  104154:	2200      	mov	r2, #0
  104156:	1c23      	mov	r3, r4		(add r3, r4, #0)
  104158:	ffc0f7ff 	bl	1040dc <std>
  10415c:	68a0      	ldr	r0, [r4, #8]
  10415e:	2109      	mov	r1, #9
  104160:	2201      	mov	r2, #1
  104162:	1c23      	mov	r3, r4		(add r3, r4, #0)
  104164:	ffbaf7ff 	bl	1040dc <std>
  104168:	68e0      	ldr	r0, [r4, #12]
  10416a:	210a      	mov	r1, #10
  10416c:	2202      	mov	r2, #2
  10416e:	1c23      	mov	r3, r4		(add r3, r4, #0)
  104170:	ffb4f7ff 	bl	1040dc <std>
  104174:	bc10      	pop	{r4}
  104176:	bc01      	pop	{r0}
  104178:	4700      	bx	r0
  10417a:	0000      	lsl	r0, r0, #0
  10417c:	41b9      	sbc	r1, r7
  10417e:	0010      	lsl	r0, r2, #0

00104180 <__fp_lock>:
  104180:	2000      	mov	r0, #0
  104182:	4770      	bx	lr

00104184 <__fp_unlock>:
  104184:	2000      	mov	r0, #0
  104186:	4770      	bx	lr

00104188 <__fp_unlock_all>:
  104188:	b500      	push	{lr}
  10418a:	4b03      	ldr	r3, [pc, #12]	(104198 <.text+0x4198>)
  10418c:	4903      	ldr	r1, [pc, #12]	(10419c <.text+0x419c>)
  10418e:	6818      	ldr	r0, [r3, #0]
  104190:	fb42f000 	bl	104818 <_fwalk>
  104194:	bc01      	pop	{r0}
  104196:	4700      	bx	r0
  104198:	0008      	lsl	r0, r1, #0
  10419a:	0020      	lsl	r0, r4, #0
  10419c:	4185      	sbc	r5, r0
  10419e:	0010      	lsl	r0, r2, #0

001041a0 <__fp_lock_all>:
  1041a0:	b500      	push	{lr}
  1041a2:	4b03      	ldr	r3, [pc, #12]	(1041b0 <.text+0x41b0>)
  1041a4:	4903      	ldr	r1, [pc, #12]	(1041b4 <.text+0x41b4>)
  1041a6:	6818      	ldr	r0, [r3, #0]
  1041a8:	fb36f000 	bl	104818 <_fwalk>
  1041ac:	bc01      	pop	{r0}
  1041ae:	4700      	bx	r0
  1041b0:	0008      	lsl	r0, r1, #0
  1041b2:	0020      	lsl	r0, r4, #0
  1041b4:	4181      	sbc	r1, r0
  1041b6:	0010      	lsl	r0, r2, #0

001041b8 <_cleanup_r>:
  1041b8:	b500      	push	{lr}
  1041ba:	4902      	ldr	r1, [pc, #8]	(1041c4 <.text+0x41c4>)
  1041bc:	fb2cf000 	bl	104818 <_fwalk>
  1041c0:	bc01      	pop	{r0}
  1041c2:	4700      	bx	r0
  1041c4:	6061      	str	r1, [r4, #4]
  1041c6:	0010      	lsl	r0, r2, #0

001041c8 <_cleanup>:
  1041c8:	b500      	push	{lr}
  1041ca:	4b03      	ldr	r3, [pc, #12]	(1041d8 <.text+0x41d8>)
  1041cc:	6818      	ldr	r0, [r3, #0]
  1041ce:	fff3f7ff 	bl	1041b8 <_cleanup_r>
  1041d2:	bc01      	pop	{r0}
  1041d4:	4700      	bx	r0
  1041d6:	0000      	lsl	r0, r0, #0
  1041d8:	753c      	strb	r4, [r7, #20]
  1041da:	0010      	lsl	r0, r2, #0

001041dc <__sfmoreglue>:
  1041dc:	b570      	push	{r4, r5, r6, lr}
  1041de:	235c      	mov	r3, #92
  1041e0:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  1041e2:	435e      	mul	r6, r3
  1041e4:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  1041e6:	1c31      	mov	r1, r6		(add r1, r6, #0)
  1041e8:	310c      	add	r1, #12
  1041ea:	fc03f000 	bl	1049f4 <_malloc_r>
  1041ee:	2800      	cmp	r0, #0
  1041f0:	d00d      	beq	10420e <__sfmoreglue+0x32>
  1041f2:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1041f4:	2300      	mov	r3, #0
  1041f6:	300c      	add	r0, #12
  1041f8:	6023      	str	r3, [r4, #0]
  1041fa:	6065      	str	r5, [r4, #4]
  1041fc:	60a0      	str	r0, [r4, #8]
  1041fe:	2100      	mov	r1, #0
  104200:	1c32      	mov	r2, r6		(add r2, r6, #0)
  104202:	ff69f000 	bl	1050d8 <memset>
  104206:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104208:	bc70      	pop	{r4, r5, r6}
  10420a:	bc02      	pop	{r1}
  10420c:	4708      	bx	r1
  10420e:	2400      	mov	r4, #0
  104210:	e7f9      	b	104206 <__sfmoreglue+0x2a>
	...

00104214 <__sfp>:
  104214:	b570      	push	{r4, r5, r6, lr}
  104216:	4b21      	ldr	r3, [pc, #132]	(10429c <.text+0x429c>)
  104218:	681c      	ldr	r4, [r3, #0]
  10421a:	6ba3      	ldr	r3, [r4, #56]
  10421c:	1c05      	mov	r5, r0		(add r5, r0, #0)
  10421e:	2b00      	cmp	r3, #0
  104220:	d02c      	beq	10427c <__sfp+0x68>
  104222:	22b8      	mov	r2, #184
  104224:	0092      	lsl	r2, r2, #2
  104226:	18a4      	add	r4, r4, r2
  104228:	6863      	ldr	r3, [r4, #4]
  10422a:	68a0      	ldr	r0, [r4, #8]
  10422c:	1e59      	sub	r1, r3, #1
  10422e:	d40d      	bmi	10424c <__sfp+0x38>
  104230:	260c      	mov	r6, #12
  104232:	5f83      	ldrsh	r3, [r0, r6]
  104234:	2b00      	cmp	r3, #0
  104236:	d00e      	beq	104256 <__sfp+0x42>
  104238:	2200      	mov	r2, #0
  10423a:	e005      	b	104248 <__sfp+0x34>
  10423c:	305c      	add	r0, #92
  10423e:	260c      	mov	r6, #12
  104240:	5f83      	ldrsh	r3, [r0, r6]
  104242:	3201      	add	r2, #1
  104244:	2b00      	cmp	r3, #0
  104246:	d006      	beq	104256 <__sfp+0x42>
  104248:	428a      	cmp	r2, r1
  10424a:	d1f7      	bne	10423c <__sfp+0x28>
  10424c:	6820      	ldr	r0, [r4, #0]
  10424e:	2800      	cmp	r0, #0
  104250:	d018      	beq	104284 <__sfp+0x70>
  104252:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104254:	e7e8      	b	104228 <__sfp+0x14>
  104256:	2301      	mov	r3, #1
  104258:	425b      	neg	r3, r3
  10425a:	81c3      	strh	r3, [r0, #14]
  10425c:	2301      	mov	r3, #1
  10425e:	8183      	strh	r3, [r0, #12]
  104260:	2300      	mov	r3, #0
  104262:	6003      	str	r3, [r0, #0]
  104264:	6083      	str	r3, [r0, #8]
  104266:	6043      	str	r3, [r0, #4]
  104268:	6103      	str	r3, [r0, #16]
  10426a:	6143      	str	r3, [r0, #20]
  10426c:	6183      	str	r3, [r0, #24]
  10426e:	6303      	str	r3, [r0, #48]
  104270:	6343      	str	r3, [r0, #52]
  104272:	6443      	str	r3, [r0, #68]
  104274:	6483      	str	r3, [r0, #72]
  104276:	bc70      	pop	{r4, r5, r6}
  104278:	bc02      	pop	{r1}
  10427a:	4708      	bx	r1
  10427c:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10427e:	ff51f7ff 	bl	104124 <__sinit>
  104282:	e7ce      	b	104222 <__sfp+0xe>
  104284:	1c28      	mov	r0, r5		(add r0, r5, #0)
  104286:	2104      	mov	r1, #4
  104288:	ffa8f7ff 	bl	1041dc <__sfmoreglue>
  10428c:	6020      	str	r0, [r4, #0]
  10428e:	2800      	cmp	r0, #0
  104290:	d1df      	bne	104252 <__sfp+0x3e>
  104292:	230c      	mov	r3, #12
  104294:	2000      	mov	r0, #0
  104296:	602b      	str	r3, [r5, #0]
  104298:	e7ed      	b	104276 <__sfp+0x62>
  10429a:	0000      	lsl	r0, r0, #0
  10429c:	753c      	strb	r4, [r7, #20]
  10429e:	0010      	lsl	r0, r2, #0

001042a0 <_malloc_trim_r>:
  1042a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  1042a2:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  1042a4:	1c06      	mov	r6, r0		(add r6, r0, #0)
  1042a6:	ff49f000 	bl	10513c <__malloc_lock>
  1042aa:	4f21      	ldr	r7, [pc, #132]	(104330 <.text+0x4330>)
  1042ac:	68bb      	ldr	r3, [r7, #8]
  1042ae:	685a      	ldr	r2, [r3, #4]
  1042b0:	2303      	mov	r3, #3
  1042b2:	1c15      	mov	r5, r2		(add r5, r2, #0)
  1042b4:	439d      	bic	r5, r3
  1042b6:	4b1f      	ldr	r3, [pc, #124]	(104334 <.text+0x4334>)
  1042b8:	1b2c      	sub	r4, r5, r4
  1042ba:	18e4      	add	r4, r4, r3
  1042bc:	0b24      	lsr	r4, r4, #12
  1042be:	3c01      	sub	r4, #1
  1042c0:	0324      	lsl	r4, r4, #12
  1042c2:	3310      	add	r3, #16
  1042c4:	429c      	cmp	r4, r3
  1042c6:	dd07      	ble	1042d8 <_malloc_trim_r+0x38>
  1042c8:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1042ca:	2100      	mov	r1, #0
  1042cc:	ffdef002 	bl	10728c <___sbrk_r_from_thumb>
  1042d0:	68bb      	ldr	r3, [r7, #8]
  1042d2:	18eb      	add	r3, r5, r3
  1042d4:	4298      	cmp	r0, r3
  1042d6:	d006      	beq	1042e6 <_malloc_trim_r+0x46>
  1042d8:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1042da:	ff31f000 	bl	105140 <__malloc_unlock>
  1042de:	2000      	mov	r0, #0
  1042e0:	bcf0      	pop	{r4, r5, r6, r7}
  1042e2:	bc02      	pop	{r1}
  1042e4:	4708      	bx	r1
  1042e6:	4261      	neg	r1, r4
  1042e8:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1042ea:	ffcff002 	bl	10728c <___sbrk_r_from_thumb>
  1042ee:	3001      	add	r0, #1
  1042f0:	d00d      	beq	10430e <_malloc_trim_r+0x6e>
  1042f2:	2201      	mov	r2, #1
  1042f4:	1b2b      	sub	r3, r5, r4
  1042f6:	4313      	orr	r3, r2
  1042f8:	68b9      	ldr	r1, [r7, #8]
  1042fa:	4a0f      	ldr	r2, [pc, #60]	(104338 <.text+0x4338>)
  1042fc:	604b      	str	r3, [r1, #4]
  1042fe:	6813      	ldr	r3, [r2, #0]
  104300:	1b1b      	sub	r3, r3, r4
  104302:	1c30      	mov	r0, r6		(add r0, r6, #0)
  104304:	6013      	str	r3, [r2, #0]
  104306:	ff1bf000 	bl	105140 <__malloc_unlock>
  10430a:	2001      	mov	r0, #1
  10430c:	e7e8      	b	1042e0 <_malloc_trim_r+0x40>
  10430e:	2100      	mov	r1, #0
  104310:	1c30      	mov	r0, r6		(add r0, r6, #0)
  104312:	ffbbf002 	bl	10728c <___sbrk_r_from_thumb>
  104316:	68bc      	ldr	r4, [r7, #8]
  104318:	1b01      	sub	r1, r0, r4
  10431a:	290f      	cmp	r1, #15
  10431c:	dddc      	ble	1042d8 <_malloc_trim_r+0x38>
  10431e:	4b07      	ldr	r3, [pc, #28]	(10433c <.text+0x433c>)
  104320:	681b      	ldr	r3, [r3, #0]
  104322:	4a05      	ldr	r2, [pc, #20]	(104338 <.text+0x4338>)
  104324:	1ac3      	sub	r3, r0, r3
  104326:	6013      	str	r3, [r2, #0]
  104328:	2301      	mov	r3, #1
  10432a:	430b      	orr	r3, r1
  10432c:	6063      	str	r3, [r4, #4]
  10432e:	e7d3      	b	1042d8 <_malloc_trim_r+0x38>
  104330:	041c      	lsl	r4, r3, #16
  104332:	0020      	lsl	r0, r4, #0
  104334:	0fef      	lsr	r7, r5, #31
  104336:	0000      	lsl	r0, r0, #0
  104338:	0854      	lsr	r4, r2, #1
  10433a:	0020      	lsl	r0, r4, #0
  10433c:	0828      	lsr	r0, r5, #0
  10433e:	0020      	lsl	r0, r4, #0

00104340 <_free_r>:
  104340:	b5f0      	push	{r4, r5, r6, r7, lr}
  104342:	4657      	mov	r7, sl
  104344:	4646      	mov	r6, r8
  104346:	b4c0      	push	{r6, r7}
  104348:	4680      	mov	r8, r0
  10434a:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  10434c:	2900      	cmp	r1, #0
  10434e:	d031      	beq	1043b4 <_free_r+0x74>
  104350:	1c25      	mov	r5, r4		(add r5, r4, #0)
  104352:	3d08      	sub	r5, #8
  104354:	fef2f000 	bl	10513c <__malloc_lock>
  104358:	686c      	ldr	r4, [r5, #4]
  10435a:	2701      	mov	r7, #1
  10435c:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10435e:	43b9      	bic	r1, r7
  104360:	1868      	add	r0, r5, r1
  104362:	6843      	ldr	r3, [r0, #4]
  104364:	2203      	mov	r2, #3
  104366:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  104368:	4396      	bic	r6, r2
  10436a:	4a62      	ldr	r2, [pc, #392]	(1044f4 <.text+0x44f4>)
  10436c:	6893      	ldr	r3, [r2, #8]
  10436e:	4694      	mov	ip, r2
  104370:	4692      	mov	sl, r2
  104372:	4298      	cmp	r0, r3
  104374:	d066      	beq	104444 <_free_r+0x104>
  104376:	6046      	str	r6, [r0, #4]
  104378:	423c      	tst	r4, r7
  10437a:	d10b      	bne	104394 <_free_r+0x54>
  10437c:	682b      	ldr	r3, [r5, #0]
  10437e:	1aed      	sub	r5, r5, r3
  104380:	18c9      	add	r1, r1, r3
  104382:	68aa      	ldr	r2, [r5, #8]
  104384:	4663      	mov	r3, ip
  104386:	3308      	add	r3, #8
  104388:	429a      	cmp	r2, r3
  10438a:	d100      	bne	10438e <_free_r+0x4e>
  10438c:	e07b      	b	104486 <_free_r+0x146>
  10438e:	68eb      	ldr	r3, [r5, #12]
  104390:	60d3      	str	r3, [r2, #12]
  104392:	609a      	str	r2, [r3, #8]
  104394:	2400      	mov	r4, #0
  104396:	1983      	add	r3, r0, r6
  104398:	685b      	ldr	r3, [r3, #4]
  10439a:	2701      	mov	r7, #1
  10439c:	423b      	tst	r3, r7
  10439e:	d00f      	beq	1043c0 <_free_r+0x80>
  1043a0:	2001      	mov	r0, #1
  1043a2:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1043a4:	4303      	orr	r3, r0
  1043a6:	606b      	str	r3, [r5, #4]
  1043a8:	5149      	str	r1, [r1, r5]
  1043aa:	2c00      	cmp	r4, #0
  1043ac:	d01a      	beq	1043e4 <_free_r+0xa4>
  1043ae:	4640      	mov	r0, r8
  1043b0:	fec6f000 	bl	105140 <__malloc_unlock>
  1043b4:	bc0c      	pop	{r2, r3}
  1043b6:	4690      	mov	r8, r2
  1043b8:	469a      	mov	sl, r3
  1043ba:	bcf0      	pop	{r4, r5, r6, r7}
  1043bc:	bc01      	pop	{r0}
  1043be:	4700      	bx	r0
  1043c0:	1989      	add	r1, r1, r6
  1043c2:	2c00      	cmp	r4, #0
  1043c4:	d129      	bne	10441a <_free_r+0xda>
  1043c6:	4653      	mov	r3, sl
  1043c8:	6882      	ldr	r2, [r0, #8]
  1043ca:	3308      	add	r3, #8
  1043cc:	429a      	cmp	r2, r3
  1043ce:	d062      	beq	104496 <_free_r+0x156>
  1043d0:	68c3      	ldr	r3, [r0, #12]
  1043d2:	2001      	mov	r0, #1
  1043d4:	60d3      	str	r3, [r2, #12]
  1043d6:	609a      	str	r2, [r3, #8]
  1043d8:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  1043da:	4303      	orr	r3, r0
  1043dc:	606b      	str	r3, [r5, #4]
  1043de:	5149      	str	r1, [r1, r5]
  1043e0:	2c00      	cmp	r4, #0
  1043e2:	d1e4      	bne	1043ae <_free_r+0x6e>
  1043e4:	4b44      	ldr	r3, [pc, #272]	(1044f8 <.text+0x44f8>)
  1043e6:	4299      	cmp	r1, r3
  1043e8:	d919      	bls	10441e <_free_r+0xde>
  1043ea:	0a4a      	lsr	r2, r1, #9
  1043ec:	2a00      	cmp	r2, #0
  1043ee:	d142      	bne	104476 <_free_r+0x136>
  1043f0:	08cb      	lsr	r3, r1, #3
  1043f2:	00da      	lsl	r2, r3, #3
  1043f4:	4650      	mov	r0, sl
  1043f6:	1814      	add	r4, r2, r0
  1043f8:	68a0      	ldr	r0, [r4, #8]
  1043fa:	4284      	cmp	r4, r0
  1043fc:	d054      	beq	1044a8 <_free_r+0x168>
  1043fe:	6843      	ldr	r3, [r0, #4]
  104400:	2203      	mov	r2, #3
  104402:	4393      	bic	r3, r2
  104404:	4299      	cmp	r1, r3
  104406:	d202      	bcs	10440e <_free_r+0xce>
  104408:	6880      	ldr	r0, [r0, #8]
  10440a:	4284      	cmp	r4, r0
  10440c:	d1f7      	bne	1043fe <_free_r+0xbe>
  10440e:	68c4      	ldr	r4, [r0, #12]
  104410:	60ec      	str	r4, [r5, #12]
  104412:	60a8      	str	r0, [r5, #8]
  104414:	60c5      	str	r5, [r0, #12]
  104416:	60a5      	str	r5, [r4, #8]
  104418:	e7c9      	b	1043ae <_free_r+0x6e>
  10441a:	6882      	ldr	r2, [r0, #8]
  10441c:	e7d8      	b	1043d0 <_free_r+0x90>
  10441e:	08c9      	lsr	r1, r1, #3
  104420:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  104422:	2900      	cmp	r1, #0
  104424:	db35      	blt	104492 <_free_r+0x152>
  104426:	1092      	asr	r2, r2, #2
  104428:	4090      	lsl	r0, r2
  10442a:	1c02      	mov	r2, r0		(add r2, r0, #0)
  10442c:	4660      	mov	r0, ip
  10442e:	6843      	ldr	r3, [r0, #4]
  104430:	4313      	orr	r3, r2
  104432:	6043      	str	r3, [r0, #4]
  104434:	00cb      	lsl	r3, r1, #3
  104436:	4453      	add	r3, sl
  104438:	689a      	ldr	r2, [r3, #8]
  10443a:	60eb      	str	r3, [r5, #12]
  10443c:	60aa      	str	r2, [r5, #8]
  10443e:	60d5      	str	r5, [r2, #12]
  104440:	609d      	str	r5, [r3, #8]
  104442:	e7b4      	b	1043ae <_free_r+0x6e>
  104444:	1989      	add	r1, r1, r6
  104446:	423c      	tst	r4, r7
  104448:	d106      	bne	104458 <_free_r+0x118>
  10444a:	682b      	ldr	r3, [r5, #0]
  10444c:	1aed      	sub	r5, r5, r3
  10444e:	68ea      	ldr	r2, [r5, #12]
  104450:	18c9      	add	r1, r1, r3
  104452:	68ab      	ldr	r3, [r5, #8]
  104454:	60da      	str	r2, [r3, #12]
  104456:	6093      	str	r3, [r2, #8]
  104458:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  10445a:	433b      	orr	r3, r7
  10445c:	606b      	str	r3, [r5, #4]
  10445e:	4663      	mov	r3, ip
  104460:	609d      	str	r5, [r3, #8]
  104462:	4b26      	ldr	r3, [pc, #152]	(1044fc <.text+0x44fc>)
  104464:	681b      	ldr	r3, [r3, #0]
  104466:	4299      	cmp	r1, r3
  104468:	d3a1      	bcc	1043ae <_free_r+0x6e>
  10446a:	4b25      	ldr	r3, [pc, #148]	(104500 <.text+0x4500>)
  10446c:	4640      	mov	r0, r8
  10446e:	6819      	ldr	r1, [r3, #0]
  104470:	ff16f7ff 	bl	1042a0 <_malloc_trim_r>
  104474:	e79b      	b	1043ae <_free_r+0x6e>
  104476:	2a04      	cmp	r2, #4
  104478:	d907      	bls	10448a <_free_r+0x14a>
  10447a:	2a14      	cmp	r2, #20
  10447c:	d81e      	bhi	1044bc <_free_r+0x17c>
  10447e:	1c13      	mov	r3, r2		(add r3, r2, #0)
  104480:	335b      	add	r3, #91
  104482:	00da      	lsl	r2, r3, #3
  104484:	e7b6      	b	1043f4 <_free_r+0xb4>
  104486:	2401      	mov	r4, #1
  104488:	e785      	b	104396 <_free_r+0x56>
  10448a:	098b      	lsr	r3, r1, #6
  10448c:	3338      	add	r3, #56
  10448e:	00da      	lsl	r2, r3, #3
  104490:	e7b0      	b	1043f4 <_free_r+0xb4>
  104492:	1cca      	add	r2, r1, #3
  104494:	e7c7      	b	104426 <_free_r+0xe6>
  104496:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  104498:	433b      	orr	r3, r7
  10449a:	60d5      	str	r5, [r2, #12]
  10449c:	6095      	str	r5, [r2, #8]
  10449e:	60ea      	str	r2, [r5, #12]
  1044a0:	60aa      	str	r2, [r5, #8]
  1044a2:	606b      	str	r3, [r5, #4]
  1044a4:	5149      	str	r1, [r1, r5]
  1044a6:	e782      	b	1043ae <_free_r+0x6e>
  1044a8:	2b00      	cmp	r3, #0
  1044aa:	db15      	blt	1044d8 <_free_r+0x198>
  1044ac:	109b      	asr	r3, r3, #2
  1044ae:	4661      	mov	r1, ip
  1044b0:	2201      	mov	r2, #1
  1044b2:	409a      	lsl	r2, r3
  1044b4:	684b      	ldr	r3, [r1, #4]
  1044b6:	4313      	orr	r3, r2
  1044b8:	604b      	str	r3, [r1, #4]
  1044ba:	e7a9      	b	104410 <_free_r+0xd0>
  1044bc:	2a54      	cmp	r2, #84
  1044be:	d803      	bhi	1044c8 <_free_r+0x188>
  1044c0:	0b0b      	lsr	r3, r1, #12
  1044c2:	336e      	add	r3, #110
  1044c4:	00da      	lsl	r2, r3, #3
  1044c6:	e795      	b	1043f4 <_free_r+0xb4>
  1044c8:	23aa      	mov	r3, #170
  1044ca:	005b      	lsl	r3, r3, #1
  1044cc:	429a      	cmp	r2, r3
  1044ce:	d805      	bhi	1044dc <_free_r+0x19c>
  1044d0:	0bcb      	lsr	r3, r1, #15
  1044d2:	3377      	add	r3, #119
  1044d4:	00da      	lsl	r2, r3, #3
  1044d6:	e78d      	b	1043f4 <_free_r+0xb4>
  1044d8:	3303      	add	r3, #3
  1044da:	e7e7      	b	1044ac <_free_r+0x16c>
  1044dc:	4b09      	ldr	r3, [pc, #36]	(104504 <.text+0x4504>)
  1044de:	429a      	cmp	r2, r3
  1044e0:	d903      	bls	1044ea <_free_r+0x1aa>
  1044e2:	22fc      	mov	r2, #252
  1044e4:	237e      	mov	r3, #126
  1044e6:	0092      	lsl	r2, r2, #2
  1044e8:	e784      	b	1043f4 <_free_r+0xb4>
  1044ea:	0c8b      	lsr	r3, r1, #18
  1044ec:	337c      	add	r3, #124
  1044ee:	00da      	lsl	r2, r3, #3
  1044f0:	e780      	b	1043f4 <_free_r+0xb4>
  1044f2:	0000      	lsl	r0, r0, #0
  1044f4:	041c      	lsl	r4, r3, #16
  1044f6:	0020      	lsl	r0, r4, #0
  1044f8:	01ff      	lsl	r7, r7, #7
  1044fa:	0000      	lsl	r0, r0, #0
  1044fc:	0824      	lsr	r4, r4, #0
  1044fe:	0020      	lsl	r0, r4, #0
  104500:	0848      	lsr	r0, r1, #1
  104502:	0020      	lsl	r0, r4, #0
  104504:	0554      	lsl	r4, r2, #21
	...

00104508 <__sfvwrite>:
  104508:	b5f0      	push	{r4, r5, r6, r7, lr}
  10450a:	465f      	mov	r7, fp
  10450c:	4656      	mov	r6, sl
  10450e:	464d      	mov	r5, r9
  104510:	4644      	mov	r4, r8
  104512:	b4f0      	push	{r4, r5, r6, r7}
  104514:	688b      	ldr	r3, [r1, #8]
  104516:	b082      	sub	sp, #8
  104518:	1c06      	mov	r6, r0		(add r6, r0, #0)
  10451a:	4689      	mov	r9, r1
  10451c:	2b00      	cmp	r3, #0
  10451e:	d02d      	beq	10457c <__sfvwrite+0x74>
  104520:	8981      	ldrh	r1, [r0, #12]
  104522:	070a      	lsl	r2, r1, #28
  104524:	d400      	bmi	104528 <__sfvwrite+0x20>
  104526:	e12e      	b	104786 <__sfvwrite+0x27e>
  104528:	6903      	ldr	r3, [r0, #16]
  10452a:	2b00      	cmp	r3, #0
  10452c:	d100      	bne	104530 <__sfvwrite+0x28>
  10452e:	e12a      	b	104786 <__sfvwrite+0x27e>
  104530:	464b      	mov	r3, r9
  104532:	681b      	ldr	r3, [r3, #0]
  104534:	469a      	mov	sl, r3
  104536:	078a      	lsl	r2, r1, #30
  104538:	d52a      	bpl	104590 <__sfvwrite+0x88>
  10453a:	2400      	mov	r4, #0
  10453c:	2500      	mov	r5, #0
  10453e:	2c00      	cmp	r4, #0
  104540:	d016      	beq	104570 <__sfvwrite+0x68>
  104542:	2380      	mov	r3, #128
  104544:	00db      	lsl	r3, r3, #3
  104546:	69f0      	ldr	r0, [r6, #28]
  104548:	1c22      	mov	r2, r4		(add r2, r4, #0)
  10454a:	429c      	cmp	r4, r3
  10454c:	d900      	bls	104550 <__sfvwrite+0x48>
  10454e:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  104550:	6a73      	ldr	r3, [r6, #36]
  104552:	1c29      	mov	r1, r5		(add r1, r5, #0)
  104554:	f922f000 	bl	10479c <.text+0x479c>
  104558:	2800      	cmp	r0, #0
  10455a:	dd5b      	ble	104614 <__sfvwrite+0x10c>
  10455c:	464a      	mov	r2, r9
  10455e:	6893      	ldr	r3, [r2, #8]
  104560:	1a1b      	sub	r3, r3, r0
  104562:	6093      	str	r3, [r2, #8]
  104564:	2b00      	cmp	r3, #0
  104566:	d009      	beq	10457c <__sfvwrite+0x74>
  104568:	1a24      	sub	r4, r4, r0
  10456a:	182d      	add	r5, r5, r0
  10456c:	2c00      	cmp	r4, #0
  10456e:	d1e8      	bne	104542 <__sfvwrite+0x3a>
  104570:	4653      	mov	r3, sl
  104572:	2208      	mov	r2, #8
  104574:	681d      	ldr	r5, [r3, #0]
  104576:	685c      	ldr	r4, [r3, #4]
  104578:	4492      	add	sl, r2
  10457a:	e7e0      	b	10453e <__sfvwrite+0x36>
  10457c:	2000      	mov	r0, #0
  10457e:	b002      	add	sp, #8
  104580:	bc3c      	pop	{r2, r3, r4, r5}
  104582:	4690      	mov	r8, r2
  104584:	4699      	mov	r9, r3
  104586:	46a2      	mov	sl, r4
  104588:	46ab      	mov	fp, r5
  10458a:	bcf0      	pop	{r4, r5, r6, r7}
  10458c:	bc02      	pop	{r1}
  10458e:	4708      	bx	r1
  104590:	07cb      	lsl	r3, r1, #31
  104592:	d546      	bpl	104622 <__sfvwrite+0x11a>
  104594:	2700      	mov	r7, #0
  104596:	9701      	str	r7, [sp, #4]
  104598:	46bb      	mov	fp, r7
  10459a:	46b8      	mov	r8, r7
  10459c:	2f00      	cmp	r7, #0
  10459e:	d02a      	beq	1045f6 <__sfvwrite+0xee>
  1045a0:	9b01      	ldr	r3, [sp, #4]
  1045a2:	2b00      	cmp	r3, #0
  1045a4:	d100      	bne	1045a8 <__sfvwrite+0xa0>
  1045a6:	e09d      	b	1046e4 <__sfvwrite+0x1dc>
  1045a8:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  1045aa:	4547      	cmp	r7, r8
  1045ac:	d900      	bls	1045b0 <__sfvwrite+0xa8>
  1045ae:	4645      	mov	r5, r8
  1045b0:	6830      	ldr	r0, [r6, #0]
  1045b2:	6933      	ldr	r3, [r6, #16]
  1045b4:	68b1      	ldr	r1, [r6, #8]
  1045b6:	6972      	ldr	r2, [r6, #20]
  1045b8:	4298      	cmp	r0, r3
  1045ba:	d903      	bls	1045c4 <__sfvwrite+0xbc>
  1045bc:	188c      	add	r4, r1, r2
  1045be:	42a5      	cmp	r5, r4
  1045c0:	dd00      	ble	1045c4 <__sfvwrite+0xbc>
  1045c2:	e0ab      	b	10471c <__sfvwrite+0x214>
  1045c4:	4295      	cmp	r5, r2
  1045c6:	db75      	blt	1046b4 <__sfvwrite+0x1ac>
  1045c8:	69f0      	ldr	r0, [r6, #28]
  1045ca:	6a73      	ldr	r3, [r6, #36]
  1045cc:	4659      	mov	r1, fp
  1045ce:	f8e5f000 	bl	10479c <.text+0x479c>
  1045d2:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1045d4:	2800      	cmp	r0, #0
  1045d6:	dd1d      	ble	104614 <__sfvwrite+0x10c>
  1045d8:	4642      	mov	r2, r8
  1045da:	1b12      	sub	r2, r2, r4
  1045dc:	4690      	mov	r8, r2
  1045de:	2a00      	cmp	r2, #0
  1045e0:	d078      	beq	1046d4 <__sfvwrite+0x1cc>
  1045e2:	464a      	mov	r2, r9
  1045e4:	6893      	ldr	r3, [r2, #8]
  1045e6:	1b1b      	sub	r3, r3, r4
  1045e8:	6093      	str	r3, [r2, #8]
  1045ea:	2b00      	cmp	r3, #0
  1045ec:	d0c6      	beq	10457c <__sfvwrite+0x74>
  1045ee:	1b3f      	sub	r7, r7, r4
  1045f0:	44a3      	add	fp, r4
  1045f2:	2f00      	cmp	r7, #0
  1045f4:	d1d4      	bne	1045a0 <__sfvwrite+0x98>
  1045f6:	4653      	mov	r3, sl
  1045f8:	681b      	ldr	r3, [r3, #0]
  1045fa:	4652      	mov	r2, sl
  1045fc:	469b      	mov	fp, r3
  1045fe:	6857      	ldr	r7, [r2, #4]
  104600:	2308      	mov	r3, #8
  104602:	2200      	mov	r2, #0
  104604:	449a      	add	sl, r3
  104606:	9201      	str	r2, [sp, #4]
  104608:	e7c8      	b	10459c <__sfvwrite+0x94>
  10460a:	9a00      	ldr	r2, [sp, #0]
  10460c:	6931      	ldr	r1, [r6, #16]
  10460e:	6810      	ldr	r0, [r2, #0]
  104610:	fe96f7ff 	bl	104340 <_free_r>
  104614:	89b3      	ldrh	r3, [r6, #12]
  104616:	2240      	mov	r2, #64
  104618:	4313      	orr	r3, r2
  10461a:	81b3      	strh	r3, [r6, #12]
  10461c:	2001      	mov	r0, #1
  10461e:	4240      	neg	r0, r0
  104620:	e7ad      	b	10457e <__sfvwrite+0x76>
  104622:	4b5d      	ldr	r3, [pc, #372]	(104798 <.text+0x4798>)
  104624:	2700      	mov	r7, #0
  104626:	9300      	str	r3, [sp, #0]
  104628:	46bb      	mov	fp, r7
  10462a:	2f00      	cmp	r7, #0
  10462c:	d025      	beq	10467a <__sfvwrite+0x172>
  10462e:	68b4      	ldr	r4, [r6, #8]
  104630:	058b      	lsl	r3, r1, #22
  104632:	d52a      	bpl	10468a <__sfvwrite+0x182>
  104634:	1c22      	mov	r2, r4		(add r2, r4, #0)
  104636:	42a7      	cmp	r7, r4
  104638:	d902      	bls	104640 <__sfvwrite+0x138>
  10463a:	060b      	lsl	r3, r1, #24
  10463c:	d500      	bpl	104640 <__sfvwrite+0x138>
  10463e:	e089      	b	104754 <__sfvwrite+0x24c>
  104640:	4297      	cmp	r7, r2
  104642:	d201      	bcs	104648 <__sfvwrite+0x140>
  104644:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  104646:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  104648:	6830      	ldr	r0, [r6, #0]
  10464a:	4659      	mov	r1, fp
  10464c:	fcfef000 	bl	10504c <memmove>
  104650:	68b3      	ldr	r3, [r6, #8]
  104652:	1b1b      	sub	r3, r3, r4
  104654:	60b3      	str	r3, [r6, #8]
  104656:	6833      	ldr	r3, [r6, #0]
  104658:	191b      	add	r3, r3, r4
  10465a:	6033      	str	r3, [r6, #0]
  10465c:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  10465e:	46b8      	mov	r8, r7
  104660:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  104662:	464a      	mov	r2, r9
  104664:	6893      	ldr	r3, [r2, #8]
  104666:	1b1b      	sub	r3, r3, r4
  104668:	6093      	str	r3, [r2, #8]
  10466a:	2b00      	cmp	r3, #0
  10466c:	d100      	bne	104670 <__sfvwrite+0x168>
  10466e:	e785      	b	10457c <__sfvwrite+0x74>
  104670:	1b7f      	sub	r7, r7, r5
  104672:	44c3      	add	fp, r8
  104674:	89b1      	ldrh	r1, [r6, #12]
  104676:	2f00      	cmp	r7, #0
  104678:	d1d9      	bne	10462e <__sfvwrite+0x126>
  10467a:	4652      	mov	r2, sl
  10467c:	6812      	ldr	r2, [r2, #0]
  10467e:	4653      	mov	r3, sl
  104680:	4693      	mov	fp, r2
  104682:	685f      	ldr	r7, [r3, #4]
  104684:	2208      	mov	r2, #8
  104686:	4492      	add	sl, r2
  104688:	e7cf      	b	10462a <__sfvwrite+0x122>
  10468a:	6830      	ldr	r0, [r6, #0]
  10468c:	6933      	ldr	r3, [r6, #16]
  10468e:	4298      	cmp	r0, r3
  104690:	d902      	bls	104698 <__sfvwrite+0x190>
  104692:	1c25      	mov	r5, r4		(add r5, r4, #0)
  104694:	42af      	cmp	r7, r5
  104696:	d84f      	bhi	104738 <__sfvwrite+0x230>
  104698:	6972      	ldr	r2, [r6, #20]
  10469a:	4297      	cmp	r7, r2
  10469c:	d330      	bcc	104700 <__sfvwrite+0x1f8>
  10469e:	69f0      	ldr	r0, [r6, #28]
  1046a0:	6a73      	ldr	r3, [r6, #36]
  1046a2:	4659      	mov	r1, fp
  1046a4:	f87af000 	bl	10479c <.text+0x479c>
  1046a8:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1046aa:	2800      	cmp	r0, #0
  1046ac:	ddb2      	ble	104614 <__sfvwrite+0x10c>
  1046ae:	1c05      	mov	r5, r0		(add r5, r0, #0)
  1046b0:	4680      	mov	r8, r0
  1046b2:	e7d6      	b	104662 <__sfvwrite+0x15a>
  1046b4:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  1046b6:	4659      	mov	r1, fp
  1046b8:	fcc8f000 	bl	10504c <memmove>
  1046bc:	68b3      	ldr	r3, [r6, #8]
  1046be:	1b5b      	sub	r3, r3, r5
  1046c0:	60b3      	str	r3, [r6, #8]
  1046c2:	6833      	ldr	r3, [r6, #0]
  1046c4:	4642      	mov	r2, r8
  1046c6:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  1046c8:	195b      	add	r3, r3, r5
  1046ca:	1b12      	sub	r2, r2, r4
  1046cc:	6033      	str	r3, [r6, #0]
  1046ce:	4690      	mov	r8, r2
  1046d0:	2a00      	cmp	r2, #0
  1046d2:	d186      	bne	1045e2 <__sfvwrite+0xda>
  1046d4:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1046d6:	fcb9f7ff 	bl	10404c <fflush>
  1046da:	2800      	cmp	r0, #0
  1046dc:	d19a      	bne	104614 <__sfvwrite+0x10c>
  1046de:	2300      	mov	r3, #0
  1046e0:	9301      	str	r3, [sp, #4]
  1046e2:	e77e      	b	1045e2 <__sfvwrite+0xda>
  1046e4:	4658      	mov	r0, fp
  1046e6:	210a      	mov	r1, #10
  1046e8:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  1046ea:	fc1ff000 	bl	104f2c <memchr>
  1046ee:	2800      	cmp	r0, #0
  1046f0:	d044      	beq	10477c <__sfvwrite+0x274>
  1046f2:	465a      	mov	r2, fp
  1046f4:	1a83      	sub	r3, r0, r2
  1046f6:	3301      	add	r3, #1
  1046f8:	4698      	mov	r8, r3
  1046fa:	2301      	mov	r3, #1
  1046fc:	9301      	str	r3, [sp, #4]
  1046fe:	e753      	b	1045a8 <__sfvwrite+0xa0>
  104700:	4659      	mov	r1, fp
  104702:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  104704:	fca2f000 	bl	10504c <memmove>
  104708:	68b3      	ldr	r3, [r6, #8]
  10470a:	1bdb      	sub	r3, r3, r7
  10470c:	60b3      	str	r3, [r6, #8]
  10470e:	6833      	ldr	r3, [r6, #0]
  104710:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  104712:	19db      	add	r3, r3, r7
  104714:	1c3d      	mov	r5, r7		(add r5, r7, #0)
  104716:	46b8      	mov	r8, r7
  104718:	6033      	str	r3, [r6, #0]
  10471a:	e7a2      	b	104662 <__sfvwrite+0x15a>
  10471c:	4659      	mov	r1, fp
  10471e:	1c22      	mov	r2, r4		(add r2, r4, #0)
  104720:	fc94f000 	bl	10504c <memmove>
  104724:	6833      	ldr	r3, [r6, #0]
  104726:	191b      	add	r3, r3, r4
  104728:	6033      	str	r3, [r6, #0]
  10472a:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10472c:	fc8ef7ff 	bl	10404c <fflush>
  104730:	2800      	cmp	r0, #0
  104732:	d100      	bne	104736 <__sfvwrite+0x22e>
  104734:	e750      	b	1045d8 <__sfvwrite+0xd0>
  104736:	e76d      	b	104614 <__sfvwrite+0x10c>
  104738:	4659      	mov	r1, fp
  10473a:	1c22      	mov	r2, r4		(add r2, r4, #0)
  10473c:	fc86f000 	bl	10504c <memmove>
  104740:	6833      	ldr	r3, [r6, #0]
  104742:	191b      	add	r3, r3, r4
  104744:	6033      	str	r3, [r6, #0]
  104746:	1c30      	mov	r0, r6		(add r0, r6, #0)
  104748:	46a0      	mov	r8, r4
  10474a:	fc7ff7ff 	bl	10404c <fflush>
  10474e:	2800      	cmp	r0, #0
  104750:	d087      	beq	104662 <__sfvwrite+0x15a>
  104752:	e75f      	b	104614 <__sfvwrite+0x10c>
  104754:	6931      	ldr	r1, [r6, #16]
  104756:	6833      	ldr	r3, [r6, #0]
  104758:	9a00      	ldr	r2, [sp, #0]
  10475a:	1a5c      	sub	r4, r3, r1
  10475c:	193d      	add	r5, r7, r4
  10475e:	6810      	ldr	r0, [r2, #0]
  104760:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  104762:	f94ff001 	bl	105a04 <_realloc_r>
  104766:	2800      	cmp	r0, #0
  104768:	d100      	bne	10476c <__sfvwrite+0x264>
  10476a:	e74e      	b	10460a <__sfvwrite+0x102>
  10476c:	1903      	add	r3, r0, r4
  10476e:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  104770:	1c3c      	mov	r4, r7		(add r4, r7, #0)
  104772:	6130      	str	r0, [r6, #16]
  104774:	6033      	str	r3, [r6, #0]
  104776:	6175      	str	r5, [r6, #20]
  104778:	60b7      	str	r7, [r6, #8]
  10477a:	e761      	b	104640 <__sfvwrite+0x138>
  10477c:	1c7a      	add	r2, r7, #1
  10477e:	2301      	mov	r3, #1
  104780:	4690      	mov	r8, r2
  104782:	9301      	str	r3, [sp, #4]
  104784:	e710      	b	1045a8 <__sfvwrite+0xa0>
  104786:	1c30      	mov	r0, r6		(add r0, r6, #0)
  104788:	fc7cf7fe 	bl	103084 <__swsetup>
  10478c:	2800      	cmp	r0, #0
  10478e:	d000      	beq	104792 <__sfvwrite+0x28a>
  104790:	e744      	b	10461c <__sfvwrite+0x114>
  104792:	89b1      	ldrh	r1, [r6, #12]
  104794:	e6cc      	b	104530 <__sfvwrite+0x28>
  104796:	0000      	lsl	r0, r0, #0
  104798:	0008      	lsl	r0, r1, #0
  10479a:	0020      	lsl	r0, r4, #0
  10479c:	4718      	bx	r3
  10479e:	46c0      	nop			(mov r8, r8)

001047a0 <_fwalk_reent>:
  1047a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  1047a2:	4657      	mov	r7, sl
  1047a4:	464e      	mov	r6, r9
  1047a6:	4645      	mov	r5, r8
  1047a8:	b4e0      	push	{r5, r6, r7}
  1047aa:	27b8      	mov	r7, #184
  1047ac:	4680      	mov	r8, r0
  1047ae:	00bf      	lsl	r7, r7, #2
  1047b0:	4447      	add	r7, r8
  1047b2:	468a      	mov	sl, r1
  1047b4:	fcaef7ff 	bl	104114 <__sfp_lock_acquire>
  1047b8:	2f00      	cmp	r7, #0
  1047ba:	d02a      	beq	104812 <_fwalk_reent+0x72>
  1047bc:	2300      	mov	r3, #0
  1047be:	4699      	mov	r9, r3
  1047c0:	687b      	ldr	r3, [r7, #4]
  1047c2:	68ba      	ldr	r2, [r7, #8]
  1047c4:	1e5e      	sub	r6, r3, #1
  1047c6:	d417      	bmi	1047f8 <_fwalk_reent+0x58>
  1047c8:	1c14      	mov	r4, r2		(add r4, r2, #0)
  1047ca:	340c      	add	r4, #12
  1047cc:	2500      	mov	r5, #0
  1047ce:	e000      	b	1047d2 <_fwalk_reent+0x32>
  1047d0:	3501      	add	r5, #1
  1047d2:	2200      	mov	r2, #0
  1047d4:	5ea3      	ldrsh	r3, [r4, r2]
  1047d6:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1047d8:	390c      	sub	r1, #12
  1047da:	2b00      	cmp	r3, #0
  1047dc:	d009      	beq	1047f2 <_fwalk_reent+0x52>
  1047de:	2202      	mov	r2, #2
  1047e0:	5ea3      	ldrsh	r3, [r4, r2]
  1047e2:	3301      	add	r3, #1
  1047e4:	d005      	beq	1047f2 <_fwalk_reent+0x52>
  1047e6:	4640      	mov	r0, r8
  1047e8:	f850f000 	bl	10488c <_fwalk+0x74>
  1047ec:	464b      	mov	r3, r9
  1047ee:	4303      	orr	r3, r0
  1047f0:	4699      	mov	r9, r3
  1047f2:	345c      	add	r4, #92
  1047f4:	42ae      	cmp	r6, r5
  1047f6:	d1eb      	bne	1047d0 <_fwalk_reent+0x30>
  1047f8:	683f      	ldr	r7, [r7, #0]
  1047fa:	2f00      	cmp	r7, #0
  1047fc:	d1e0      	bne	1047c0 <_fwalk_reent+0x20>
  1047fe:	fc8bf7ff 	bl	104118 <__sfp_lock_release>
  104802:	4648      	mov	r0, r9
  104804:	bc1c      	pop	{r2, r3, r4}
  104806:	4690      	mov	r8, r2
  104808:	4699      	mov	r9, r3
  10480a:	46a2      	mov	sl, r4
  10480c:	bcf0      	pop	{r4, r5, r6, r7}
  10480e:	bc02      	pop	{r1}
  104810:	4708      	bx	r1
  104812:	2200      	mov	r2, #0
  104814:	4691      	mov	r9, r2
  104816:	e7f2      	b	1047fe <_fwalk_reent+0x5e>

00104818 <_fwalk>:
  104818:	b5f0      	push	{r4, r5, r6, r7, lr}
  10481a:	4657      	mov	r7, sl
  10481c:	4646      	mov	r6, r8
  10481e:	b4c0      	push	{r6, r7}
  104820:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104822:	4688      	mov	r8, r1
  104824:	fc76f7ff 	bl	104114 <__sfp_lock_acquire>
  104828:	22b8      	mov	r2, #184
  10482a:	0092      	lsl	r2, r2, #2
  10482c:	18a7      	add	r7, r4, r2
  10482e:	2f00      	cmp	r7, #0
  104830:	d028      	beq	104884 <_fwalk+0x6c>
  104832:	2200      	mov	r2, #0
  104834:	4692      	mov	sl, r2
  104836:	687b      	ldr	r3, [r7, #4]
  104838:	68ba      	ldr	r2, [r7, #8]
  10483a:	1e5e      	sub	r6, r3, #1
  10483c:	d416      	bmi	10486c <_fwalk+0x54>
  10483e:	1c14      	mov	r4, r2		(add r4, r2, #0)
  104840:	340c      	add	r4, #12
  104842:	2500      	mov	r5, #0
  104844:	e000      	b	104848 <_fwalk+0x30>
  104846:	3501      	add	r5, #1
  104848:	2200      	mov	r2, #0
  10484a:	5ea3      	ldrsh	r3, [r4, r2]
  10484c:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10484e:	380c      	sub	r0, #12
  104850:	2b00      	cmp	r3, #0
  104852:	d008      	beq	104866 <_fwalk+0x4e>
  104854:	2202      	mov	r2, #2
  104856:	5ea3      	ldrsh	r3, [r4, r2]
  104858:	3301      	add	r3, #1
  10485a:	d004      	beq	104866 <_fwalk+0x4e>
  10485c:	f815f000 	bl	10488a <_fwalk+0x72>
  104860:	4653      	mov	r3, sl
  104862:	4303      	orr	r3, r0
  104864:	469a      	mov	sl, r3
  104866:	345c      	add	r4, #92
  104868:	42ae      	cmp	r6, r5
  10486a:	d1ec      	bne	104846 <_fwalk+0x2e>
  10486c:	683f      	ldr	r7, [r7, #0]
  10486e:	2f00      	cmp	r7, #0
  104870:	d1e1      	bne	104836 <_fwalk+0x1e>
  104872:	fc51f7ff 	bl	104118 <__sfp_lock_release>
  104876:	4650      	mov	r0, sl
  104878:	bc0c      	pop	{r2, r3}
  10487a:	4690      	mov	r8, r2
  10487c:	469a      	mov	sl, r3
  10487e:	bcf0      	pop	{r4, r5, r6, r7}
  104880:	bc02      	pop	{r1}
  104882:	4708      	bx	r1
  104884:	2300      	mov	r3, #0
  104886:	469a      	mov	sl, r3
  104888:	e7f3      	b	104872 <_fwalk+0x5a>
  10488a:	4740      	bx	r8
  10488c:	4750      	bx	sl
  10488e:	46c0      	nop			(mov r8, r8)

00104890 <__locale_charset>:
  104890:	4b01      	ldr	r3, [pc, #4]	(104898 <.text+0x4898>)
  104892:	6818      	ldr	r0, [r3, #0]
  104894:	4770      	bx	lr
  104896:	0000      	lsl	r0, r0, #0
  104898:	7570      	strb	r0, [r6, #21]
  10489a:	0010      	lsl	r0, r2, #0

0010489c <_localeconv_r>:
  10489c:	4800      	ldr	r0, [pc, #0]	(1048a0 <.text+0x48a0>)
  10489e:	4770      	bx	lr
  1048a0:	7540      	strb	r0, [r0, #21]
  1048a2:	0010      	lsl	r0, r2, #0

001048a4 <localeconv>:
  1048a4:	b500      	push	{lr}
  1048a6:	4b03      	ldr	r3, [pc, #12]	(1048b4 <.text+0x48b4>)
  1048a8:	6818      	ldr	r0, [r3, #0]
  1048aa:	fff7f7ff 	bl	10489c <_localeconv_r>
  1048ae:	bc02      	pop	{r1}
  1048b0:	4708      	bx	r1
  1048b2:	0000      	lsl	r0, r0, #0
  1048b4:	0008      	lsl	r0, r1, #0
  1048b6:	0020      	lsl	r0, r4, #0

001048b8 <_setlocale_r>:
  1048b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  1048ba:	1c06      	mov	r6, r0		(add r6, r0, #0)
  1048bc:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  1048be:	1c14      	mov	r4, r2		(add r4, r2, #0)
  1048c0:	2a00      	cmp	r2, #0
  1048c2:	d00c      	beq	1048de <_setlocale_r+0x26>
  1048c4:	4d0b      	ldr	r5, [pc, #44]	(1048f4 <.text+0x48f4>)
  1048c6:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1048c8:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1048ca:	fb13f001 	bl	105ef4 <strcmp>
  1048ce:	2800      	cmp	r0, #0
  1048d0:	d107      	bne	1048e2 <_setlocale_r+0x2a>
  1048d2:	6337      	str	r7, [r6, #48]
  1048d4:	6374      	str	r4, [r6, #52]
  1048d6:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1048d8:	bcf0      	pop	{r4, r5, r6, r7}
  1048da:	bc02      	pop	{r1}
  1048dc:	4708      	bx	r1
  1048de:	4805      	ldr	r0, [pc, #20]	(1048f4 <.text+0x48f4>)
  1048e0:	e7fa      	b	1048d8 <_setlocale_r+0x20>
  1048e2:	4905      	ldr	r1, [pc, #20]	(1048f8 <.text+0x48f8>)
  1048e4:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1048e6:	fb05f001 	bl	105ef4 <strcmp>
  1048ea:	2800      	cmp	r0, #0
  1048ec:	d0f1      	beq	1048d2 <_setlocale_r+0x1a>
  1048ee:	2000      	mov	r0, #0
  1048f0:	e7f2      	b	1048d8 <_setlocale_r+0x20>
  1048f2:	0000      	lsl	r0, r0, #0
  1048f4:	7758      	strb	r0, [r3, #29]
  1048f6:	0010      	lsl	r0, r2, #0
  1048f8:	76c0      	strb	r0, [r0, #27]
  1048fa:	0010      	lsl	r0, r2, #0

001048fc <setlocale>:
  1048fc:	b510      	push	{r4, lr}
  1048fe:	4b05      	ldr	r3, [pc, #20]	(104914 <.text+0x4914>)
  104900:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104902:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  104904:	6818      	ldr	r0, [r3, #0]
  104906:	1c21      	mov	r1, r4		(add r1, r4, #0)
  104908:	ffd6f7ff 	bl	1048b8 <_setlocale_r>
  10490c:	bc10      	pop	{r4}
  10490e:	bc02      	pop	{r1}
  104910:	4708      	bx	r1
  104912:	0000      	lsl	r0, r0, #0
  104914:	0008      	lsl	r0, r1, #0
  104916:	0020      	lsl	r0, r4, #0

00104918 <__smakebuf>:
  104918:	b5f0      	push	{r4, r5, r6, r7, lr}
  10491a:	8982      	ldrh	r2, [r0, #12]
  10491c:	b08f      	sub	sp, #60
  10491e:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104920:	0793      	lsl	r3, r2, #30
  104922:	d440      	bmi	1049a6 <__smakebuf+0x8e>
  104924:	89c3      	ldrh	r3, [r0, #14]
  104926:	041b      	lsl	r3, r3, #16
  104928:	1419      	asr	r1, r3, #16
  10492a:	2900      	cmp	r1, #0
  10492c:	db45      	blt	1049ba <__smakebuf+0xa2>
  10492e:	4e2e      	ldr	r6, [pc, #184]	(1049e8 <.text+0x49e8>)
  104930:	466a      	mov	r2, sp
  104932:	6830      	ldr	r0, [r6, #0]
  104934:	fcaef002 	bl	107294 <___fstat_r_from_thumb>
  104938:	2800      	cmp	r0, #0
  10493a:	db52      	blt	1049e2 <__smakebuf+0xca>
  10493c:	23f0      	mov	r3, #240
  10493e:	9a01      	ldr	r2, [sp, #4]
  104940:	021b      	lsl	r3, r3, #8
  104942:	401a      	and	r2, r3
  104944:	2380      	mov	r3, #128
  104946:	019b      	lsl	r3, r3, #6
  104948:	2700      	mov	r7, #0
  10494a:	429a      	cmp	r2, r3
  10494c:	d03c      	beq	1049c8 <__smakebuf+0xb0>
  10494e:	2380      	mov	r3, #128
  104950:	021b      	lsl	r3, r3, #8
  104952:	429a      	cmp	r2, r3
  104954:	d03a      	beq	1049cc <__smakebuf+0xb4>
  104956:	89a3      	ldrh	r3, [r4, #12]
  104958:	2280      	mov	r2, #128
  10495a:	0112      	lsl	r2, r2, #4
  10495c:	4313      	orr	r3, r2
  10495e:	81a3      	strh	r3, [r4, #12]
  104960:	2580      	mov	r5, #128
  104962:	00ed      	lsl	r5, r5, #3
  104964:	6830      	ldr	r0, [r6, #0]
  104966:	1c29      	mov	r1, r5		(add r1, r5, #0)
  104968:	f844f000 	bl	1049f4 <_malloc_r>
  10496c:	2800      	cmp	r0, #0
  10496e:	d016      	beq	10499e <__smakebuf+0x86>
  104970:	6832      	ldr	r2, [r6, #0]
  104972:	4b1e      	ldr	r3, [pc, #120]	(1049ec <.text+0x49ec>)
  104974:	63d3      	str	r3, [r2, #60]
  104976:	89a3      	ldrh	r3, [r4, #12]
  104978:	2280      	mov	r2, #128
  10497a:	4313      	orr	r3, r2
  10497c:	81a3      	strh	r3, [r4, #12]
  10497e:	6020      	str	r0, [r4, #0]
  104980:	6120      	str	r0, [r4, #16]
  104982:	6165      	str	r5, [r4, #20]
  104984:	2f00      	cmp	r7, #0
  104986:	d014      	beq	1049b2 <__smakebuf+0x9a>
  104988:	230e      	mov	r3, #14
  10498a:	5ee0      	ldrsh	r0, [r4, r3]
  10498c:	fc86f002 	bl	10729c <__isatty_from_thumb>
  104990:	2800      	cmp	r0, #0
  104992:	d00e      	beq	1049b2 <__smakebuf+0x9a>
  104994:	89a3      	ldrh	r3, [r4, #12]
  104996:	2201      	mov	r2, #1
  104998:	4313      	orr	r3, r2
  10499a:	81a3      	strh	r3, [r4, #12]
  10499c:	e009      	b	1049b2 <__smakebuf+0x9a>
  10499e:	89a3      	ldrh	r3, [r4, #12]
  1049a0:	2202      	mov	r2, #2
  1049a2:	4313      	orr	r3, r2
  1049a4:	81a3      	strh	r3, [r4, #12]
  1049a6:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1049a8:	3343      	add	r3, #67
  1049aa:	6023      	str	r3, [r4, #0]
  1049ac:	6123      	str	r3, [r4, #16]
  1049ae:	2301      	mov	r3, #1
  1049b0:	6163      	str	r3, [r4, #20]
  1049b2:	b00f      	add	sp, #60
  1049b4:	bcf0      	pop	{r4, r5, r6, r7}
  1049b6:	bc01      	pop	{r0}
  1049b8:	4700      	bx	r0
  1049ba:	4e0b      	ldr	r6, [pc, #44]	(1049e8 <.text+0x49e8>)
  1049bc:	2380      	mov	r3, #128
  1049be:	011b      	lsl	r3, r3, #4
  1049c0:	4313      	orr	r3, r2
  1049c2:	2700      	mov	r7, #0
  1049c4:	81a3      	strh	r3, [r4, #12]
  1049c6:	e7cb      	b	104960 <__smakebuf+0x48>
  1049c8:	2701      	mov	r7, #1
  1049ca:	e7c0      	b	10494e <__smakebuf+0x36>
  1049cc:	4a08      	ldr	r2, [pc, #32]	(1049f0 <.text+0x49f0>)
  1049ce:	6aa3      	ldr	r3, [r4, #40]
  1049d0:	4293      	cmp	r3, r2
  1049d2:	d1c0      	bne	104956 <__smakebuf+0x3e>
  1049d4:	89a3      	ldrh	r3, [r4, #12]
  1049d6:	2280      	mov	r2, #128
  1049d8:	00d2      	lsl	r2, r2, #3
  1049da:	4313      	orr	r3, r2
  1049dc:	81a3      	strh	r3, [r4, #12]
  1049de:	64e2      	str	r2, [r4, #76]
  1049e0:	e7be      	b	104960 <__smakebuf+0x48>
  1049e2:	89a2      	ldrh	r2, [r4, #12]
  1049e4:	e7ea      	b	1049bc <__smakebuf+0xa4>
  1049e6:	0000      	lsl	r0, r0, #0
  1049e8:	0008      	lsl	r0, r1, #0
  1049ea:	0020      	lsl	r0, r4, #0
  1049ec:	41b9      	sbc	r1, r7
  1049ee:	0010      	lsl	r0, r2, #0
  1049f0:	5e35      	ldrsh	r5, [r6, r0]
  1049f2:	0010      	lsl	r0, r2, #0

001049f4 <_malloc_r>:
  1049f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  1049f6:	465f      	mov	r7, fp
  1049f8:	4656      	mov	r6, sl
  1049fa:	464d      	mov	r5, r9
  1049fc:	4644      	mov	r4, r8
  1049fe:	b4f0      	push	{r4, r5, r6, r7}
  104a00:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  104a02:	320b      	add	r2, #11
  104a04:	b082      	sub	sp, #8
  104a06:	1c07      	mov	r7, r0		(add r7, r0, #0)
  104a08:	2a16      	cmp	r2, #22
  104a0a:	d80e      	bhi	104a2a <_malloc_r+0x36>
  104a0c:	2610      	mov	r6, #16
  104a0e:	42b1      	cmp	r1, r6
  104a10:	d912      	bls	104a38 <_malloc_r+0x44>
  104a12:	230c      	mov	r3, #12
  104a14:	603b      	str	r3, [r7, #0]
  104a16:	2000      	mov	r0, #0
  104a18:	b002      	add	sp, #8
  104a1a:	bc3c      	pop	{r2, r3, r4, r5}
  104a1c:	4690      	mov	r8, r2
  104a1e:	4699      	mov	r9, r3
  104a20:	46a2      	mov	sl, r4
  104a22:	46ab      	mov	fp, r5
  104a24:	bcf0      	pop	{r4, r5, r6, r7}
  104a26:	bc02      	pop	{r1}
  104a28:	4708      	bx	r1
  104a2a:	2307      	mov	r3, #7
  104a2c:	1c16      	mov	r6, r2		(add r6, r2, #0)
  104a2e:	439e      	bic	r6, r3
  104a30:	2e00      	cmp	r6, #0
  104a32:	dbee      	blt	104a12 <_malloc_r+0x1e>
  104a34:	42b1      	cmp	r1, r6
  104a36:	d8ec      	bhi	104a12 <_malloc_r+0x1e>
  104a38:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104a3a:	fb7ff000 	bl	10513c <__malloc_lock>
  104a3e:	4bbb      	ldr	r3, [pc, #748]	(104d2c <.text+0x4d2c>)
  104a40:	429e      	cmp	r6, r3
  104a42:	d93a      	bls	104aba <_malloc_r+0xc6>
  104a44:	0a72      	lsr	r2, r6, #9
  104a46:	2a00      	cmp	r2, #0
  104a48:	d153      	bne	104af2 <_malloc_r+0xfe>
  104a4a:	08f5      	lsr	r5, r6, #3
  104a4c:	00eb      	lsl	r3, r5, #3
  104a4e:	4ab8      	ldr	r2, [pc, #736]	(104d30 <.text+0x4d30>)
  104a50:	1898      	add	r0, r3, r2
  104a52:	68c4      	ldr	r4, [r0, #12]
  104a54:	4694      	mov	ip, r2
  104a56:	4690      	mov	r8, r2
  104a58:	42a0      	cmp	r0, r4
  104a5a:	d105      	bne	104a68 <_malloc_r+0x74>
  104a5c:	e00c      	b	104a78 <_malloc_r+0x84>
  104a5e:	2b00      	cmp	r3, #0
  104a60:	da38      	bge	104ad4 <_malloc_r+0xe0>
  104a62:	68e4      	ldr	r4, [r4, #12]
  104a64:	42a0      	cmp	r0, r4
  104a66:	d007      	beq	104a78 <_malloc_r+0x84>
  104a68:	6862      	ldr	r2, [r4, #4]
  104a6a:	2303      	mov	r3, #3
  104a6c:	1c11      	mov	r1, r2		(add r1, r2, #0)
  104a6e:	4399      	bic	r1, r3
  104a70:	1b8b      	sub	r3, r1, r6
  104a72:	2b0f      	cmp	r3, #15
  104a74:	ddf3      	ble	104a5e <_malloc_r+0x6a>
  104a76:	3d01      	sub	r5, #1
  104a78:	3501      	add	r5, #1
  104a7a:	46aa      	mov	sl, r5
  104a7c:	2308      	mov	r3, #8
  104a7e:	4463      	add	r3, ip
  104a80:	689c      	ldr	r4, [r3, #8]
  104a82:	4699      	mov	r9, r3
  104a84:	454c      	cmp	r4, r9
  104a86:	d100      	bne	104a8a <_malloc_r+0x96>
  104a88:	e0d7      	b	104c3a <_malloc_r+0x246>
  104a8a:	6862      	ldr	r2, [r4, #4]
  104a8c:	2303      	mov	r3, #3
  104a8e:	1c15      	mov	r5, r2		(add r5, r2, #0)
  104a90:	439d      	bic	r5, r3
  104a92:	1ba8      	sub	r0, r5, r6
  104a94:	280f      	cmp	r0, #15
  104a96:	dd00      	ble	104a9a <_malloc_r+0xa6>
  104a98:	e0a6      	b	104be8 <_malloc_r+0x1f4>
  104a9a:	4649      	mov	r1, r9
  104a9c:	60c9      	str	r1, [r1, #12]
  104a9e:	6089      	str	r1, [r1, #8]
  104aa0:	2800      	cmp	r0, #0
  104aa2:	db34      	blt	104b0e <_malloc_r+0x11a>
  104aa4:	1963      	add	r3, r4, r5
  104aa6:	685a      	ldr	r2, [r3, #4]
  104aa8:	2101      	mov	r1, #1
  104aaa:	430a      	orr	r2, r1
  104aac:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104aae:	605a      	str	r2, [r3, #4]
  104ab0:	fb46f000 	bl	105140 <__malloc_unlock>
  104ab4:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104ab6:	3008      	add	r0, #8
  104ab8:	e7ae      	b	104a18 <_malloc_r+0x24>
  104aba:	499d      	ldr	r1, [pc, #628]	(104d30 <.text+0x4d30>)
  104abc:	08f2      	lsr	r2, r6, #3
  104abe:	468c      	mov	ip, r1
  104ac0:	00d3      	lsl	r3, r2, #3
  104ac2:	4463      	add	r3, ip
  104ac4:	68dc      	ldr	r4, [r3, #12]
  104ac6:	4688      	mov	r8, r1
  104ac8:	42a3      	cmp	r3, r4
  104aca:	d100      	bne	104ace <_malloc_r+0xda>
  104acc:	e083      	b	104bd6 <_malloc_r+0x1e2>
  104ace:	6861      	ldr	r1, [r4, #4]
  104ad0:	2303      	mov	r3, #3
  104ad2:	4399      	bic	r1, r3
  104ad4:	68e2      	ldr	r2, [r4, #12]
  104ad6:	68a3      	ldr	r3, [r4, #8]
  104ad8:	1861      	add	r1, r4, r1
  104ada:	60da      	str	r2, [r3, #12]
  104adc:	6093      	str	r3, [r2, #8]
  104ade:	684b      	ldr	r3, [r1, #4]
  104ae0:	2201      	mov	r2, #1
  104ae2:	4313      	orr	r3, r2
  104ae4:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104ae6:	604b      	str	r3, [r1, #4]
  104ae8:	fb2af000 	bl	105140 <__malloc_unlock>
  104aec:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104aee:	3008      	add	r0, #8
  104af0:	e792      	b	104a18 <_malloc_r+0x24>
  104af2:	2a04      	cmp	r2, #4
  104af4:	d906      	bls	104b04 <_malloc_r+0x110>
  104af6:	2a14      	cmp	r2, #20
  104af8:	d900      	bls	104afc <_malloc_r+0x108>
  104afa:	e0a2      	b	104c42 <_malloc_r+0x24e>
  104afc:	1c15      	mov	r5, r2		(add r5, r2, #0)
  104afe:	355b      	add	r5, #91
  104b00:	00eb      	lsl	r3, r5, #3
  104b02:	e7a4      	b	104a4e <_malloc_r+0x5a>
  104b04:	09b3      	lsr	r3, r6, #6
  104b06:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  104b08:	3538      	add	r5, #56
  104b0a:	00eb      	lsl	r3, r5, #3
  104b0c:	e79f      	b	104a4e <_malloc_r+0x5a>
  104b0e:	4b89      	ldr	r3, [pc, #548]	(104d34 <.text+0x4d34>)
  104b10:	429d      	cmp	r5, r3
  104b12:	d900      	bls	104b16 <_malloc_r+0x122>
  104b14:	e0ca      	b	104cac <_malloc_r+0x2b8>
  104b16:	08e9      	lsr	r1, r5, #3
  104b18:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  104b1a:	2900      	cmp	r1, #0
  104b1c:	da00      	bge	104b20 <_malloc_r+0x12c>
  104b1e:	e19a      	b	104e56 <.text+0x4e56>
  104b20:	1092      	asr	r2, r2, #2
  104b22:	2301      	mov	r3, #1
  104b24:	4093      	lsl	r3, r2
  104b26:	4a82      	ldr	r2, [pc, #520]	(104d30 <.text+0x4d30>)
  104b28:	6852      	ldr	r2, [r2, #4]
  104b2a:	1c15      	mov	r5, r2		(add r5, r2, #0)
  104b2c:	431d      	orr	r5, r3
  104b2e:	4a80      	ldr	r2, [pc, #512]	(104d30 <.text+0x4d30>)
  104b30:	00cb      	lsl	r3, r1, #3
  104b32:	4463      	add	r3, ip
  104b34:	6055      	str	r5, [r2, #4]
  104b36:	689a      	ldr	r2, [r3, #8]
  104b38:	60e3      	str	r3, [r4, #12]
  104b3a:	60a2      	str	r2, [r4, #8]
  104b3c:	60d4      	str	r4, [r2, #12]
  104b3e:	609c      	str	r4, [r3, #8]
  104b40:	46a8      	mov	r8, r5
  104b42:	4652      	mov	r2, sl
  104b44:	2a00      	cmp	r2, #0
  104b46:	da00      	bge	104b4a <_malloc_r+0x156>
  104b48:	e0ed      	b	104d26 <_malloc_r+0x332>
  104b4a:	2301      	mov	r3, #1
  104b4c:	1092      	asr	r2, r2, #2
  104b4e:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  104b50:	4095      	lsl	r5, r2
  104b52:	4545      	cmp	r5, r8
  104b54:	d855      	bhi	104c02 <_malloc_r+0x20e>
  104b56:	4642      	mov	r2, r8
  104b58:	4215      	tst	r5, r2
  104b5a:	d10e      	bne	104b7a <_malloc_r+0x186>
  104b5c:	2303      	mov	r3, #3
  104b5e:	4654      	mov	r4, sl
  104b60:	439c      	bic	r4, r3
  104b62:	1c23      	mov	r3, r4		(add r3, r4, #0)
  104b64:	3304      	add	r3, #4
  104b66:	006d      	lsl	r5, r5, #1
  104b68:	469a      	mov	sl, r3
  104b6a:	422a      	tst	r2, r5
  104b6c:	d105      	bne	104b7a <_malloc_r+0x186>
  104b6e:	2104      	mov	r1, #4
  104b70:	006d      	lsl	r5, r5, #1
  104b72:	4642      	mov	r2, r8
  104b74:	448a      	add	sl, r1
  104b76:	422a      	tst	r2, r5
  104b78:	d0f9      	beq	104b6e <_malloc_r+0x17a>
  104b7a:	4654      	mov	r4, sl
  104b7c:	00e3      	lsl	r3, r4, #3
  104b7e:	4463      	add	r3, ip
  104b80:	9301      	str	r3, [sp, #4]
  104b82:	46d3      	mov	fp, sl
  104b84:	1c19      	mov	r1, r3		(add r1, r3, #0)
  104b86:	2203      	mov	r2, #3
  104b88:	68cc      	ldr	r4, [r1, #12]
  104b8a:	42a1      	cmp	r1, r4
  104b8c:	d107      	bne	104b9e <_malloc_r+0x1aa>
  104b8e:	e0aa      	b	104ce6 <_malloc_r+0x2f2>
  104b90:	2800      	cmp	r0, #0
  104b92:	db00      	blt	104b96 <_malloc_r+0x1a2>
  104b94:	e0af      	b	104cf6 <_malloc_r+0x302>
  104b96:	68e4      	ldr	r4, [r4, #12]
  104b98:	42a1      	cmp	r1, r4
  104b9a:	d100      	bne	104b9e <_malloc_r+0x1aa>
  104b9c:	e0a3      	b	104ce6 <_malloc_r+0x2f2>
  104b9e:	6863      	ldr	r3, [r4, #4]
  104ba0:	4393      	bic	r3, r2
  104ba2:	1b98      	sub	r0, r3, r6
  104ba4:	280f      	cmp	r0, #15
  104ba6:	ddf3      	ble	104b90 <_malloc_r+0x19c>
  104ba8:	2301      	mov	r3, #1
  104baa:	4333      	orr	r3, r6
  104bac:	68e1      	ldr	r1, [r4, #12]
  104bae:	6063      	str	r3, [r4, #4]
  104bb0:	68a3      	ldr	r3, [r4, #8]
  104bb2:	19a2      	add	r2, r4, r6
  104bb4:	464d      	mov	r5, r9
  104bb6:	60d9      	str	r1, [r3, #12]
  104bb8:	608b      	str	r3, [r1, #8]
  104bba:	60ea      	str	r2, [r5, #12]
  104bbc:	60aa      	str	r2, [r5, #8]
  104bbe:	2301      	mov	r3, #1
  104bc0:	60d5      	str	r5, [r2, #12]
  104bc2:	6095      	str	r5, [r2, #8]
  104bc4:	4303      	orr	r3, r0
  104bc6:	5010      	str	r0, [r2, r0]
  104bc8:	6053      	str	r3, [r2, #4]
  104bca:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104bcc:	fab8f000 	bl	105140 <__malloc_unlock>
  104bd0:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104bd2:	3008      	add	r0, #8
  104bd4:	e720      	b	104a18 <_malloc_r+0x24>
  104bd6:	1c23      	mov	r3, r4		(add r3, r4, #0)
  104bd8:	3308      	add	r3, #8
  104bda:	68dc      	ldr	r4, [r3, #12]
  104bdc:	42a3      	cmp	r3, r4
  104bde:	d000      	beq	104be2 <_malloc_r+0x1ee>
  104be0:	e775      	b	104ace <_malloc_r+0xda>
  104be2:	3202      	add	r2, #2
  104be4:	4692      	mov	sl, r2
  104be6:	e749      	b	104a7c <_malloc_r+0x88>
  104be8:	2101      	mov	r1, #1
  104bea:	1c33      	mov	r3, r6		(add r3, r6, #0)
  104bec:	430b      	orr	r3, r1
  104bee:	6063      	str	r3, [r4, #4]
  104bf0:	1c03      	mov	r3, r0		(add r3, r0, #0)
  104bf2:	19a2      	add	r2, r4, r6
  104bf4:	464d      	mov	r5, r9
  104bf6:	430b      	orr	r3, r1
  104bf8:	60ea      	str	r2, [r5, #12]
  104bfa:	60aa      	str	r2, [r5, #8]
  104bfc:	60d5      	str	r5, [r2, #12]
  104bfe:	6095      	str	r5, [r2, #8]
  104c00:	e7e1      	b	104bc6 <_malloc_r+0x1d2>
  104c02:	4a4b      	ldr	r2, [pc, #300]	(104d30 <.text+0x4d30>)
  104c04:	6894      	ldr	r4, [r2, #8]
  104c06:	6862      	ldr	r2, [r4, #4]
  104c08:	2303      	mov	r3, #3
  104c0a:	439a      	bic	r2, r3
  104c0c:	4691      	mov	r9, r2
  104c0e:	9400      	str	r4, [sp, #0]
  104c10:	45b1      	cmp	r9, r6
  104c12:	d31d      	bcc	104c50 <_malloc_r+0x25c>
  104c14:	1b90      	sub	r0, r2, r6
  104c16:	280f      	cmp	r0, #15
  104c18:	dd1a      	ble	104c50 <_malloc_r+0x25c>
  104c1a:	2101      	mov	r1, #1
  104c1c:	1c33      	mov	r3, r6		(add r3, r6, #0)
  104c1e:	430b      	orr	r3, r1
  104c20:	6063      	str	r3, [r4, #4]
  104c22:	4b43      	ldr	r3, [pc, #268]	(104d30 <.text+0x4d30>)
  104c24:	19a2      	add	r2, r4, r6
  104c26:	609a      	str	r2, [r3, #8]
  104c28:	1c03      	mov	r3, r0		(add r3, r0, #0)
  104c2a:	430b      	orr	r3, r1
  104c2c:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104c2e:	6053      	str	r3, [r2, #4]
  104c30:	fa86f000 	bl	105140 <__malloc_unlock>
  104c34:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104c36:	3008      	add	r0, #8
  104c38:	e6ee      	b	104a18 <_malloc_r+0x24>
  104c3a:	4c3d      	ldr	r4, [pc, #244]	(104d30 <.text+0x4d30>)
  104c3c:	6864      	ldr	r4, [r4, #4]
  104c3e:	46a0      	mov	r8, r4
  104c40:	e77f      	b	104b42 <_malloc_r+0x14e>
  104c42:	2a54      	cmp	r2, #84
  104c44:	d866      	bhi	104d14 <_malloc_r+0x320>
  104c46:	0b33      	lsr	r3, r6, #12
  104c48:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  104c4a:	356e      	add	r5, #110
  104c4c:	00eb      	lsl	r3, r5, #3
  104c4e:	e6fe      	b	104a4e <_malloc_r+0x5a>
  104c50:	4b39      	ldr	r3, [pc, #228]	(104d38 <.text+0x4d38>)
  104c52:	681b      	ldr	r3, [r3, #0]
  104c54:	3310      	add	r3, #16
  104c56:	18f5      	add	r5, r6, r3
  104c58:	4b38      	ldr	r3, [pc, #224]	(104d3c <.text+0x4d3c>)
  104c5a:	469a      	mov	sl, r3
  104c5c:	681b      	ldr	r3, [r3, #0]
  104c5e:	3301      	add	r3, #1
  104c60:	d004      	beq	104c6c <_malloc_r+0x278>
  104c62:	4937      	ldr	r1, [pc, #220]	(104d40 <.text+0x4d40>)
  104c64:	4b37      	ldr	r3, [pc, #220]	(104d44 <.text+0x4d44>)
  104c66:	186a      	add	r2, r5, r1
  104c68:	1c15      	mov	r5, r2		(add r5, r2, #0)
  104c6a:	401d      	and	r5, r3
  104c6c:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104c6e:	1c29      	mov	r1, r5		(add r1, r5, #0)
  104c70:	fb0cf002 	bl	10728c <___sbrk_r_from_thumb>
  104c74:	1c42      	add	r2, r0, #1
  104c76:	d100      	bne	104c7a <_malloc_r+0x286>
  104c78:	e0cb      	b	104e12 <.text+0x4e12>
  104c7a:	464b      	mov	r3, r9
  104c7c:	18e2      	add	r2, r4, r3
  104c7e:	4680      	mov	r8, r0
  104c80:	4542      	cmp	r2, r8
  104c82:	d961      	bls	104d48 <.text+0x4d48>
  104c84:	492a      	ldr	r1, [pc, #168]	(104d30 <.text+0x4d30>)
  104c86:	428c      	cmp	r4, r1
  104c88:	d100      	bne	104c8c <_malloc_r+0x298>
  104c8a:	e121      	b	104ed0 <.text+0x4ed0>
  104c8c:	4928      	ldr	r1, [pc, #160]	(104d30 <.text+0x4d30>)
  104c8e:	688c      	ldr	r4, [r1, #8]
  104c90:	6862      	ldr	r2, [r4, #4]
  104c92:	2303      	mov	r3, #3
  104c94:	439a      	bic	r2, r3
  104c96:	1c13      	mov	r3, r2		(add r3, r2, #0)
  104c98:	429e      	cmp	r6, r3
  104c9a:	d802      	bhi	104ca2 <_malloc_r+0x2ae>
  104c9c:	1b90      	sub	r0, r2, r6
  104c9e:	280f      	cmp	r0, #15
  104ca0:	dcbb      	bgt	104c1a <_malloc_r+0x226>
  104ca2:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104ca4:	fa4cf000 	bl	105140 <__malloc_unlock>
  104ca8:	2000      	mov	r0, #0
  104caa:	e6b5      	b	104a18 <_malloc_r+0x24>
  104cac:	0a6a      	lsr	r2, r5, #9
  104cae:	2a00      	cmp	r2, #0
  104cb0:	d000      	beq	104cb4 <_malloc_r+0x2c0>
  104cb2:	e084      	b	104dbe <.text+0x4dbe>
  104cb4:	08eb      	lsr	r3, r5, #3
  104cb6:	00da      	lsl	r2, r3, #3
  104cb8:	4661      	mov	r1, ip
  104cba:	1850      	add	r0, r2, r1
  104cbc:	6881      	ldr	r1, [r0, #8]
  104cbe:	4288      	cmp	r0, r1
  104cc0:	d100      	bne	104cc4 <_malloc_r+0x2d0>
  104cc2:	e0cf      	b	104e64 <.text+0x4e64>
  104cc4:	684b      	ldr	r3, [r1, #4]
  104cc6:	2203      	mov	r2, #3
  104cc8:	4393      	bic	r3, r2
  104cca:	429d      	cmp	r5, r3
  104ccc:	d202      	bcs	104cd4 <_malloc_r+0x2e0>
  104cce:	6889      	ldr	r1, [r1, #8]
  104cd0:	4288      	cmp	r0, r1
  104cd2:	d1f7      	bne	104cc4 <_malloc_r+0x2d0>
  104cd4:	68c8      	ldr	r0, [r1, #12]
  104cd6:	60a1      	str	r1, [r4, #8]
  104cd8:	60e0      	str	r0, [r4, #12]
  104cda:	60cc      	str	r4, [r1, #12]
  104cdc:	4914      	ldr	r1, [pc, #80]	(104d30 <.text+0x4d30>)
  104cde:	6849      	ldr	r1, [r1, #4]
  104ce0:	4688      	mov	r8, r1
  104ce2:	6084      	str	r4, [r0, #8]
  104ce4:	e72d      	b	104b42 <_malloc_r+0x14e>
  104ce6:	2301      	mov	r3, #1
  104ce8:	449b      	add	fp, r3
  104cea:	465c      	mov	r4, fp
  104cec:	4214      	tst	r4, r2
  104cee:	d100      	bne	104cf2 <_malloc_r+0x2fe>
  104cf0:	e0cd      	b	104e8e <.text+0x4e8e>
  104cf2:	3108      	add	r1, #8
  104cf4:	e748      	b	104b88 <_malloc_r+0x194>
  104cf6:	18e2      	add	r2, r4, r3
  104cf8:	6853      	ldr	r3, [r2, #4]
  104cfa:	2101      	mov	r1, #1
  104cfc:	430b      	orr	r3, r1
  104cfe:	6053      	str	r3, [r2, #4]
  104d00:	68e2      	ldr	r2, [r4, #12]
  104d02:	68a3      	ldr	r3, [r4, #8]
  104d04:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104d06:	60da      	str	r2, [r3, #12]
  104d08:	6093      	str	r3, [r2, #8]
  104d0a:	fa19f000 	bl	105140 <__malloc_unlock>
  104d0e:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104d10:	3008      	add	r0, #8
  104d12:	e681      	b	104a18 <_malloc_r+0x24>
  104d14:	23aa      	mov	r3, #170
  104d16:	005b      	lsl	r3, r3, #1
  104d18:	429a      	cmp	r2, r3
  104d1a:	d86e      	bhi	104dfa <.text+0x4dfa>
  104d1c:	0bf3      	lsr	r3, r6, #15
  104d1e:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  104d20:	3577      	add	r5, #119
  104d22:	00eb      	lsl	r3, r5, #3
  104d24:	e693      	b	104a4e <_malloc_r+0x5a>
  104d26:	3203      	add	r2, #3
  104d28:	e70f      	b	104b4a <_malloc_r+0x156>
  104d2a:	0000      	lsl	r0, r0, #0
  104d2c:	01f7      	lsl	r7, r6, #7
  104d2e:	0000      	lsl	r0, r0, #0
  104d30:	041c      	lsl	r4, r3, #16
  104d32:	0020      	lsl	r0, r4, #0
  104d34:	01ff      	lsl	r7, r7, #7
  104d36:	0000      	lsl	r0, r0, #0
  104d38:	0848      	lsr	r0, r1, #1
  104d3a:	0020      	lsl	r0, r4, #0
  104d3c:	0828      	lsr	r0, r5, #0
  104d3e:	0020      	lsl	r0, r4, #0
  104d40:	0fff      	lsr	r7, r7, #31
  104d42:	0000      	lsl	r0, r0, #0
  104d44:	fffff000 	bl	105d46 <_realloc_r+0x342>
  104d48:	4b72      	ldr	r3, [pc, #456]	(104f14 <.text+0x4f14>)
  104d4a:	469b      	mov	fp, r3
  104d4c:	681b      	ldr	r3, [r3, #0]
  104d4e:	465c      	mov	r4, fp
  104d50:	18e9      	add	r1, r5, r3
  104d52:	6021      	str	r1, [r4, #0]
  104d54:	4542      	cmp	r2, r8
  104d56:	d038      	beq	104dca <.text+0x4dca>
  104d58:	4654      	mov	r4, sl
  104d5a:	6823      	ldr	r3, [r4, #0]
  104d5c:	3301      	add	r3, #1
  104d5e:	d100      	bne	104d62 <.text+0x4d62>
  104d60:	e08a      	b	104e78 <.text+0x4e78>
  104d62:	1a83      	sub	r3, r0, r2
  104d64:	18cb      	add	r3, r1, r3
  104d66:	4659      	mov	r1, fp
  104d68:	600b      	str	r3, [r1, #0]
  104d6a:	2307      	mov	r3, #7
  104d6c:	1c02      	mov	r2, r0		(add r2, r0, #0)
  104d6e:	401a      	and	r2, r3
  104d70:	d14a      	bne	104e08 <.text+0x4e08>
  104d72:	2100      	mov	r1, #0
  104d74:	4643      	mov	r3, r8
  104d76:	195a      	add	r2, r3, r5
  104d78:	4b67      	ldr	r3, [pc, #412]	(104f18 <.text+0x4f18>)
  104d7a:	401a      	and	r2, r3
  104d7c:	2380      	mov	r3, #128
  104d7e:	015b      	lsl	r3, r3, #5
  104d80:	1a9b      	sub	r3, r3, r2
  104d82:	18cc      	add	r4, r1, r3
  104d84:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104d86:	1c21      	mov	r1, r4		(add r1, r4, #0)
  104d88:	fa80f002 	bl	10728c <___sbrk_r_from_thumb>
  104d8c:	1c45      	add	r5, r0, #1
  104d8e:	d075      	beq	104e7c <.text+0x4e7c>
  104d90:	4641      	mov	r1, r8
  104d92:	1a43      	sub	r3, r0, r1
  104d94:	18e3      	add	r3, r4, r3
  104d96:	2201      	mov	r2, #1
  104d98:	1c18      	mov	r0, r3		(add r0, r3, #0)
  104d9a:	4310      	orr	r0, r2
  104d9c:	465a      	mov	r2, fp
  104d9e:	6813      	ldr	r3, [r2, #0]
  104da0:	18e3      	add	r3, r4, r3
  104da2:	6013      	str	r3, [r2, #0]
  104da4:	9d00      	ldr	r5, [sp, #0]
  104da6:	4b5d      	ldr	r3, [pc, #372]	(104f1c <.text+0x4f1c>)
  104da8:	4644      	mov	r4, r8
  104daa:	609c      	str	r4, [r3, #8]
  104dac:	6060      	str	r0, [r4, #4]
  104dae:	429d      	cmp	r5, r3
  104db0:	d015      	beq	104dde <.text+0x4dde>
  104db2:	4649      	mov	r1, r9
  104db4:	290f      	cmp	r1, #15
  104db6:	d82f      	bhi	104e18 <.text+0x4e18>
  104db8:	2301      	mov	r3, #1
  104dba:	6063      	str	r3, [r4, #4]
  104dbc:	e768      	b	104c90 <_malloc_r+0x29c>
  104dbe:	2a04      	cmp	r2, #4
  104dc0:	d843      	bhi	104e4a <.text+0x4e4a>
  104dc2:	09ab      	lsr	r3, r5, #6
  104dc4:	3338      	add	r3, #56
  104dc6:	00da      	lsl	r2, r3, #3
  104dc8:	e776      	b	104cb8 <_malloc_r+0x2c4>
  104dca:	4b53      	ldr	r3, [pc, #332]	(104f18 <.text+0x4f18>)
  104dcc:	4218      	tst	r0, r3
  104dce:	d1c3      	bne	104d58 <.text+0x4d58>
  104dd0:	4952      	ldr	r1, [pc, #328]	(104f1c <.text+0x4f1c>)
  104dd2:	464a      	mov	r2, r9
  104dd4:	18ab      	add	r3, r5, r2
  104dd6:	688c      	ldr	r4, [r1, #8]
  104dd8:	2201      	mov	r2, #1
  104dda:	4313      	orr	r3, r2
  104ddc:	6063      	str	r3, [r4, #4]
  104dde:	4950      	ldr	r1, [pc, #320]	(104f20 <.text+0x4f20>)
  104de0:	465b      	mov	r3, fp
  104de2:	681a      	ldr	r2, [r3, #0]
  104de4:	680b      	ldr	r3, [r1, #0]
  104de6:	429a      	cmp	r2, r3
  104de8:	d900      	bls	104dec <.text+0x4dec>
  104dea:	600a      	str	r2, [r1, #0]
  104dec:	494d      	ldr	r1, [pc, #308]	(104f24 <.text+0x4f24>)
  104dee:	680b      	ldr	r3, [r1, #0]
  104df0:	429a      	cmp	r2, r3
  104df2:	d800      	bhi	104df6 <.text+0x4df6>
  104df4:	e74c      	b	104c90 <_malloc_r+0x29c>
  104df6:	600a      	str	r2, [r1, #0]
  104df8:	e74a      	b	104c90 <_malloc_r+0x29c>
  104dfa:	4b4b      	ldr	r3, [pc, #300]	(104f28 <.text+0x4f28>)
  104dfc:	429a      	cmp	r2, r3
  104dfe:	d92c      	bls	104e5a <.text+0x4e5a>
  104e00:	23fc      	mov	r3, #252
  104e02:	257e      	mov	r5, #126
  104e04:	009b      	lsl	r3, r3, #2
  104e06:	e622      	b	104a4e <_malloc_r+0x5a>
  104e08:	2308      	mov	r3, #8
  104e0a:	1a99      	sub	r1, r3, r2
  104e0c:	1840      	add	r0, r0, r1
  104e0e:	4680      	mov	r8, r0
  104e10:	e7b0      	b	104d74 <.text+0x4d74>
  104e12:	4d42      	ldr	r5, [pc, #264]	(104f1c <.text+0x4f1c>)
  104e14:	68ac      	ldr	r4, [r5, #8]
  104e16:	e73b      	b	104c90 <_malloc_r+0x29c>
  104e18:	9a00      	ldr	r2, [sp, #0]
  104e1a:	4649      	mov	r1, r9
  104e1c:	2307      	mov	r3, #7
  104e1e:	390c      	sub	r1, #12
  104e20:	4399      	bic	r1, r3
  104e22:	6853      	ldr	r3, [r2, #4]
  104e24:	2201      	mov	r2, #1
  104e26:	4013      	and	r3, r2
  104e28:	9d00      	ldr	r5, [sp, #0]
  104e2a:	430b      	orr	r3, r1
  104e2c:	606b      	str	r3, [r5, #4]
  104e2e:	186a      	add	r2, r5, r1
  104e30:	2305      	mov	r3, #5
  104e32:	6053      	str	r3, [r2, #4]
  104e34:	6093      	str	r3, [r2, #8]
  104e36:	290f      	cmp	r1, #15
  104e38:	d9d1      	bls	104dde <.text+0x4dde>
  104e3a:	1c29      	mov	r1, r5		(add r1, r5, #0)
  104e3c:	3108      	add	r1, #8
  104e3e:	1c38      	mov	r0, r7		(add r0, r7, #0)
  104e40:	fa7ef7ff 	bl	104340 <_free_r>
  104e44:	4935      	ldr	r1, [pc, #212]	(104f1c <.text+0x4f1c>)
  104e46:	688c      	ldr	r4, [r1, #8]
  104e48:	e7c9      	b	104dde <.text+0x4dde>
  104e4a:	2a14      	cmp	r2, #20
  104e4c:	d819      	bhi	104e82 <.text+0x4e82>
  104e4e:	1c13      	mov	r3, r2		(add r3, r2, #0)
  104e50:	335b      	add	r3, #91
  104e52:	00da      	lsl	r2, r3, #3
  104e54:	e730      	b	104cb8 <_malloc_r+0x2c4>
  104e56:	1cca      	add	r2, r1, #3
  104e58:	e662      	b	104b20 <_malloc_r+0x12c>
  104e5a:	0cb3      	lsr	r3, r6, #18
  104e5c:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  104e5e:	357c      	add	r5, #124
  104e60:	00eb      	lsl	r3, r5, #3
  104e62:	e5f4      	b	104a4e <_malloc_r+0x5a>
  104e64:	2b00      	cmp	r3, #0
  104e66:	db47      	blt	104ef8 <.text+0x4ef8>
  104e68:	109b      	asr	r3, r3, #2
  104e6a:	4645      	mov	r5, r8
  104e6c:	2201      	mov	r2, #1
  104e6e:	409a      	lsl	r2, r3
  104e70:	686b      	ldr	r3, [r5, #4]
  104e72:	4313      	orr	r3, r2
  104e74:	606b      	str	r3, [r5, #4]
  104e76:	e72e      	b	104cd6 <_malloc_r+0x2e2>
  104e78:	6020      	str	r0, [r4, #0]
  104e7a:	e776      	b	104d6a <.text+0x4d6a>
  104e7c:	2400      	mov	r4, #0
  104e7e:	2001      	mov	r0, #1
  104e80:	e78c      	b	104d9c <.text+0x4d9c>
  104e82:	2a54      	cmp	r2, #84
  104e84:	d82a      	bhi	104edc <.text+0x4edc>
  104e86:	0b2b      	lsr	r3, r5, #12
  104e88:	336e      	add	r3, #110
  104e8a:	00da      	lsl	r2, r3, #3
  104e8c:	e714      	b	104cb8 <_malloc_r+0x2c4>
  104e8e:	9901      	ldr	r1, [sp, #4]
  104e90:	4650      	mov	r0, sl
  104e92:	2403      	mov	r4, #3
  104e94:	e000      	b	104e98 <.text+0x4e98>
  104e96:	3801      	sub	r0, #1
  104e98:	4220      	tst	r0, r4
  104e9a:	d027      	beq	104eec <.text+0x4eec>
  104e9c:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  104e9e:	680a      	ldr	r2, [r1, #0]
  104ea0:	3b08      	sub	r3, #8
  104ea2:	1c19      	mov	r1, r3		(add r1, r3, #0)
  104ea4:	429a      	cmp	r2, r3
  104ea6:	d0f6      	beq	104e96 <.text+0x4e96>
  104ea8:	006d      	lsl	r5, r5, #1
  104eaa:	4545      	cmp	r5, r8
  104eac:	d900      	bls	104eb0 <.text+0x4eb0>
  104eae:	e6a8      	b	104c02 <_malloc_r+0x20e>
  104eb0:	2d00      	cmp	r5, #0
  104eb2:	d100      	bne	104eb6 <.text+0x4eb6>
  104eb4:	e6a5      	b	104c02 <_malloc_r+0x20e>
  104eb6:	4641      	mov	r1, r8
  104eb8:	420d      	tst	r5, r1
  104eba:	d001      	beq	104ec0 <.text+0x4ec0>
  104ebc:	46da      	mov	sl, fp
  104ebe:	e65c      	b	104b7a <_malloc_r+0x186>
  104ec0:	2204      	mov	r2, #4
  104ec2:	006d      	lsl	r5, r5, #1
  104ec4:	4643      	mov	r3, r8
  104ec6:	4493      	add	fp, r2
  104ec8:	422b      	tst	r3, r5
  104eca:	d0f9      	beq	104ec0 <.text+0x4ec0>
  104ecc:	46da      	mov	sl, fp
  104ece:	e654      	b	104b7a <_malloc_r+0x186>
  104ed0:	4c10      	ldr	r4, [pc, #64]	(104f14 <.text+0x4f14>)
  104ed2:	6823      	ldr	r3, [r4, #0]
  104ed4:	46a3      	mov	fp, r4
  104ed6:	18e9      	add	r1, r5, r3
  104ed8:	6021      	str	r1, [r4, #0]
  104eda:	e73d      	b	104d58 <.text+0x4d58>
  104edc:	23aa      	mov	r3, #170
  104ede:	005b      	lsl	r3, r3, #1
  104ee0:	429a      	cmp	r2, r3
  104ee2:	d80b      	bhi	104efc <.text+0x4efc>
  104ee4:	0beb      	lsr	r3, r5, #15
  104ee6:	3377      	add	r3, #119
  104ee8:	00da      	lsl	r2, r3, #3
  104eea:	e6e5      	b	104cb8 <_malloc_r+0x2c4>
  104eec:	4644      	mov	r4, r8
  104eee:	43ac      	bic	r4, r5
  104ef0:	490a      	ldr	r1, [pc, #40]	(104f1c <.text+0x4f1c>)
  104ef2:	46a0      	mov	r8, r4
  104ef4:	604c      	str	r4, [r1, #4]
  104ef6:	e7d7      	b	104ea8 <.text+0x4ea8>
  104ef8:	3303      	add	r3, #3
  104efa:	e7b5      	b	104e68 <.text+0x4e68>
  104efc:	4b0a      	ldr	r3, [pc, #40]	(104f28 <.text+0x4f28>)
  104efe:	429a      	cmp	r2, r3
  104f00:	d903      	bls	104f0a <.text+0x4f0a>
  104f02:	22fc      	mov	r2, #252
  104f04:	237e      	mov	r3, #126
  104f06:	0092      	lsl	r2, r2, #2
  104f08:	e6d6      	b	104cb8 <_malloc_r+0x2c4>
  104f0a:	0cab      	lsr	r3, r5, #18
  104f0c:	337c      	add	r3, #124
  104f0e:	00da      	lsl	r2, r3, #3
  104f10:	e6d2      	b	104cb8 <_malloc_r+0x2c4>
  104f12:	0000      	lsl	r0, r0, #0
  104f14:	0854      	lsr	r4, r2, #1
  104f16:	0020      	lsl	r0, r4, #0
  104f18:	0fff      	lsr	r7, r7, #31
  104f1a:	0000      	lsl	r0, r0, #0
  104f1c:	041c      	lsl	r4, r3, #16
  104f1e:	0020      	lsl	r0, r4, #0
  104f20:	084c      	lsr	r4, r1, #1
  104f22:	0020      	lsl	r0, r4, #0
  104f24:	0850      	lsr	r0, r2, #1
  104f26:	0020      	lsl	r0, r4, #0
  104f28:	0554      	lsl	r4, r2, #21
	...

00104f2c <memchr>:
  104f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  104f2e:	4657      	mov	r7, sl
  104f30:	464e      	mov	r6, r9
  104f32:	4645      	mov	r5, r8
  104f34:	b4e0      	push	{r5, r6, r7}
  104f36:	23ff      	mov	r3, #255
  104f38:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104f3a:	1c17      	mov	r7, r2		(add r7, r2, #0)
  104f3c:	4019      	and	r1, r3
  104f3e:	2a03      	cmp	r2, #3
  104f40:	d902      	bls	104f48 <memchr+0x1c>
  104f42:	2303      	mov	r3, #3
  104f44:	4218      	tst	r0, r3
  104f46:	d015      	beq	104f74 <memchr+0x48>
  104f48:	1e7c      	sub	r4, r7, #1
  104f4a:	d30b      	bcc	104f64 <memchr+0x38>
  104f4c:	7803      	ldrb	r3, [r0, #0]
  104f4e:	4299      	cmp	r1, r3
  104f50:	d009      	beq	104f66 <memchr+0x3a>
  104f52:	2200      	mov	r2, #0
  104f54:	e004      	b	104f60 <memchr+0x34>
  104f56:	3001      	add	r0, #1
  104f58:	7803      	ldrb	r3, [r0, #0]
  104f5a:	3201      	add	r2, #1
  104f5c:	4299      	cmp	r1, r3
  104f5e:	d002      	beq	104f66 <memchr+0x3a>
  104f60:	4294      	cmp	r4, r2
  104f62:	d1f8      	bne	104f56 <memchr+0x2a>
  104f64:	2000      	mov	r0, #0
  104f66:	bc1c      	pop	{r2, r3, r4}
  104f68:	4690      	mov	r8, r2
  104f6a:	4699      	mov	r9, r3
  104f6c:	46a2      	mov	sl, r4
  104f6e:	bcf0      	pop	{r4, r5, r6, r7}
  104f70:	bc02      	pop	{r1}
  104f72:	4708      	bx	r1
  104f74:	2200      	mov	r2, #0
  104f76:	4690      	mov	r8, r2
  104f78:	4640      	mov	r0, r8
  104f7a:	0203      	lsl	r3, r0, #8
  104f7c:	185b      	add	r3, r3, r1
  104f7e:	3201      	add	r2, #1
  104f80:	4698      	mov	r8, r3
  104f82:	2a04      	cmp	r2, #4
  104f84:	d1f8      	bne	104f78 <memchr+0x4c>
  104f86:	4b16      	ldr	r3, [pc, #88]	(104fe0 <.text+0x4fe0>)
  104f88:	1ce2      	add	r2, r4, #3
  104f8a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  104f8c:	1ca5      	add	r5, r4, #2
  104f8e:	4691      	mov	r9, r2
  104f90:	3401      	add	r4, #1
  104f92:	469a      	mov	sl, r3
  104f94:	6802      	ldr	r2, [r0, #0]
  104f96:	4646      	mov	r6, r8
  104f98:	4b12      	ldr	r3, [pc, #72]	(104fe4 <.text+0x4fe4>)
  104f9a:	4072      	eor	r2, r6
  104f9c:	189b      	add	r3, r3, r2
  104f9e:	4656      	mov	r6, sl
  104fa0:	4033      	and	r3, r6
  104fa2:	4393      	bic	r3, r2
  104fa4:	d010      	beq	104fc8 <memchr+0x9c>
  104fa6:	7803      	ldrb	r3, [r0, #0]
  104fa8:	4684      	mov	ip, r0
  104faa:	4299      	cmp	r1, r3
  104fac:	d015      	beq	104fda <memchr+0xae>
  104fae:	7823      	ldrb	r3, [r4, #0]
  104fb0:	46a4      	mov	ip, r4
  104fb2:	4299      	cmp	r1, r3
  104fb4:	d011      	beq	104fda <memchr+0xae>
  104fb6:	782b      	ldrb	r3, [r5, #0]
  104fb8:	46ac      	mov	ip, r5
  104fba:	4299      	cmp	r1, r3
  104fbc:	d00d      	beq	104fda <memchr+0xae>
  104fbe:	464a      	mov	r2, r9
  104fc0:	7813      	ldrb	r3, [r2, #0]
  104fc2:	46cc      	mov	ip, r9
  104fc4:	4299      	cmp	r1, r3
  104fc6:	d008      	beq	104fda <memchr+0xae>
  104fc8:	2304      	mov	r3, #4
  104fca:	3f04      	sub	r7, #4
  104fcc:	3004      	add	r0, #4
  104fce:	4499      	add	r9, r3
  104fd0:	3504      	add	r5, #4
  104fd2:	3404      	add	r4, #4
  104fd4:	2f03      	cmp	r7, #3
  104fd6:	d8dd      	bhi	104f94 <memchr+0x68>
  104fd8:	e7b6      	b	104f48 <memchr+0x1c>
  104fda:	4660      	mov	r0, ip
  104fdc:	e7c3      	b	104f66 <memchr+0x3a>
  104fde:	0000      	lsl	r0, r0, #0
  104fe0:	8080      	strh	r0, [r0, #4]
  104fe2:	8080      	strh	r0, [r0, #4]
  104fe4:	feff      	second half of BL instruction 0xfeff
  104fe6:	fefe      	second half of BL instruction 0xfefe

00104fe8 <memcpy>:
  104fe8:	b510      	push	{r4, lr}
  104fea:	1c04      	mov	r4, r0		(add r4, r0, #0)
  104fec:	46a4      	mov	ip, r4
  104fee:	1c10      	mov	r0, r2		(add r0, r2, #0)
  104ff0:	2a0f      	cmp	r2, #15
  104ff2:	d904      	bls	104ffe <memcpy+0x16>
  104ff4:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  104ff6:	4322      	orr	r2, r4
  104ff8:	2303      	mov	r3, #3
  104ffa:	421a      	tst	r2, r3
  104ffc:	d00e      	beq	10501c <memcpy+0x34>
  104ffe:	1e43      	sub	r3, r0, #1
  105000:	d308      	bcc	105014 <memcpy+0x2c>
  105002:	4662      	mov	r2, ip
  105004:	189b      	add	r3, r3, r2
  105006:	1c58      	add	r0, r3, #1
  105008:	780b      	ldrb	r3, [r1, #0]
  10500a:	7013      	strb	r3, [r2, #0]
  10500c:	3201      	add	r2, #1
  10500e:	3101      	add	r1, #1
  105010:	4282      	cmp	r2, r0
  105012:	d1f9      	bne	105008 <memcpy+0x20>
  105014:	1c20      	mov	r0, r4		(add r0, r4, #0)
  105016:	bc10      	pop	{r4}
  105018:	bc02      	pop	{r1}
  10501a:	4708      	bx	r1
  10501c:	1c22      	mov	r2, r4		(add r2, r4, #0)
  10501e:	680b      	ldr	r3, [r1, #0]
  105020:	6013      	str	r3, [r2, #0]
  105022:	684b      	ldr	r3, [r1, #4]
  105024:	6053      	str	r3, [r2, #4]
  105026:	688b      	ldr	r3, [r1, #8]
  105028:	6093      	str	r3, [r2, #8]
  10502a:	68cb      	ldr	r3, [r1, #12]
  10502c:	3810      	sub	r0, #16
  10502e:	60d3      	str	r3, [r2, #12]
  105030:	3110      	add	r1, #16
  105032:	3210      	add	r2, #16
  105034:	280f      	cmp	r0, #15
  105036:	d8f2      	bhi	10501e <memcpy+0x36>
  105038:	2803      	cmp	r0, #3
  10503a:	d904      	bls	105046 <memcpy+0x5e>
  10503c:	c908      	ldmia	r1!,{r3}
  10503e:	3804      	sub	r0, #4
  105040:	c208      	stmia	r2!,{r3}
  105042:	2803      	cmp	r0, #3
  105044:	d8fa      	bhi	10503c <memcpy+0x54>
  105046:	4694      	mov	ip, r2
  105048:	e7d9      	b	104ffe <memcpy+0x16>
  10504a:	46c0      	nop			(mov r8, r8)

0010504c <memmove>:
  10504c:	b530      	push	{r4, r5, lr}
  10504e:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105050:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  105052:	1c10      	mov	r0, r2		(add r0, r2, #0)
  105054:	46ac      	mov	ip, r5
  105056:	428d      	cmp	r5, r1
  105058:	d912      	bls	105080 <memmove+0x34>
  10505a:	188b      	add	r3, r1, r2
  10505c:	429d      	cmp	r5, r3
  10505e:	d20f      	bcs	105080 <memmove+0x34>
  105060:	1e54      	sub	r4, r2, #1
  105062:	d309      	bcc	105078 <memmove+0x2c>
  105064:	1c19      	mov	r1, r3		(add r1, r3, #0)
  105066:	1b1b      	sub	r3, r3, r4
  105068:	18aa      	add	r2, r5, r2
  10506a:	1e5c      	sub	r4, r3, #1
  10506c:	3901      	sub	r1, #1
  10506e:	780b      	ldrb	r3, [r1, #0]
  105070:	3a01      	sub	r2, #1
  105072:	7013      	strb	r3, [r2, #0]
  105074:	42a1      	cmp	r1, r4
  105076:	d1f9      	bne	10506c <memmove+0x20>
  105078:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10507a:	bc30      	pop	{r4, r5}
  10507c:	bc02      	pop	{r1}
  10507e:	4708      	bx	r1
  105080:	280f      	cmp	r0, #15
  105082:	d80b      	bhi	10509c <memmove+0x50>
  105084:	1e43      	sub	r3, r0, #1
  105086:	d3f7      	bcc	105078 <memmove+0x2c>
  105088:	4662      	mov	r2, ip
  10508a:	189b      	add	r3, r3, r2
  10508c:	1c58      	add	r0, r3, #1
  10508e:	780b      	ldrb	r3, [r1, #0]
  105090:	7013      	strb	r3, [r2, #0]
  105092:	3201      	add	r2, #1
  105094:	3101      	add	r1, #1
  105096:	4282      	cmp	r2, r0
  105098:	d1f9      	bne	10508e <memmove+0x42>
  10509a:	e7ed      	b	105078 <memmove+0x2c>
  10509c:	1c22      	mov	r2, r4		(add r2, r4, #0)
  10509e:	432a      	orr	r2, r5
  1050a0:	2303      	mov	r3, #3
  1050a2:	421a      	tst	r2, r3
  1050a4:	d1ee      	bne	105084 <memmove+0x38>
  1050a6:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  1050a8:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1050aa:	680b      	ldr	r3, [r1, #0]
  1050ac:	6013      	str	r3, [r2, #0]
  1050ae:	684b      	ldr	r3, [r1, #4]
  1050b0:	6053      	str	r3, [r2, #4]
  1050b2:	688b      	ldr	r3, [r1, #8]
  1050b4:	6093      	str	r3, [r2, #8]
  1050b6:	68cb      	ldr	r3, [r1, #12]
  1050b8:	3810      	sub	r0, #16
  1050ba:	60d3      	str	r3, [r2, #12]
  1050bc:	3110      	add	r1, #16
  1050be:	3210      	add	r2, #16
  1050c0:	280f      	cmp	r0, #15
  1050c2:	d8f2      	bhi	1050aa <memmove+0x5e>
  1050c4:	2803      	cmp	r0, #3
  1050c6:	d904      	bls	1050d2 <memmove+0x86>
  1050c8:	c908      	ldmia	r1!,{r3}
  1050ca:	3804      	sub	r0, #4
  1050cc:	c208      	stmia	r2!,{r3}
  1050ce:	2803      	cmp	r0, #3
  1050d0:	d8fa      	bhi	1050c8 <memmove+0x7c>
  1050d2:	4694      	mov	ip, r2
  1050d4:	e7d6      	b	105084 <memmove+0x38>
  1050d6:	46c0      	nop			(mov r8, r8)

001050d8 <memset>:
  1050d8:	b530      	push	{r4, r5, lr}
  1050da:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1050dc:	23ff      	mov	r3, #255
  1050de:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  1050e0:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1050e2:	46a4      	mov	ip, r4
  1050e4:	401d      	and	r5, r3
  1050e6:	2a03      	cmp	r2, #3
  1050e8:	d902      	bls	1050f0 <memset+0x18>
  1050ea:	2303      	mov	r3, #3
  1050ec:	421c      	tst	r4, r3
  1050ee:	d00d      	beq	10510c <memset+0x34>
  1050f0:	1e43      	sub	r3, r0, #1
  1050f2:	d307      	bcc	105104 <memset+0x2c>
  1050f4:	4662      	mov	r2, ip
  1050f6:	189b      	add	r3, r3, r2
  1050f8:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1050fa:	3301      	add	r3, #1
  1050fc:	7011      	strb	r1, [r2, #0]
  1050fe:	3201      	add	r2, #1
  105100:	429a      	cmp	r2, r3
  105102:	d1fb      	bne	1050fc <memset+0x24>
  105104:	1c20      	mov	r0, r4		(add r0, r4, #0)
  105106:	bc30      	pop	{r4, r5}
  105108:	bc02      	pop	{r1}
  10510a:	4708      	bx	r1
  10510c:	022b      	lsl	r3, r5, #8
  10510e:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  105110:	431a      	orr	r2, r3
  105112:	0413      	lsl	r3, r2, #16
  105114:	1c21      	mov	r1, r4		(add r1, r4, #0)
  105116:	431a      	orr	r2, r3
  105118:	280f      	cmp	r0, #15
  10511a:	d909      	bls	105130 <memset+0x58>
  10511c:	3810      	sub	r0, #16
  10511e:	600a      	str	r2, [r1, #0]
  105120:	604a      	str	r2, [r1, #4]
  105122:	608a      	str	r2, [r1, #8]
  105124:	60ca      	str	r2, [r1, #12]
  105126:	3110      	add	r1, #16
  105128:	280f      	cmp	r0, #15
  10512a:	d8f7      	bhi	10511c <memset+0x44>
  10512c:	2803      	cmp	r0, #3
  10512e:	d903      	bls	105138 <memset+0x60>
  105130:	3804      	sub	r0, #4
  105132:	c104      	stmia	r1!,{r2}
  105134:	2803      	cmp	r0, #3
  105136:	d8fb      	bhi	105130 <memset+0x58>
  105138:	468c      	mov	ip, r1
  10513a:	e7d9      	b	1050f0 <memset+0x18>

0010513c <__malloc_lock>:
  10513c:	4770      	bx	lr
	...

00105140 <__malloc_unlock>:
  105140:	4770      	bx	lr
  105142:	46c0      	nop			(mov r8, r8)

00105144 <_Bfree>:
  105144:	1c02      	mov	r2, r0		(add r2, r0, #0)
  105146:	1c08      	mov	r0, r1		(add r0, r1, #0)
  105148:	2900      	cmp	r1, #0
  10514a:	d005      	beq	105158 <_Bfree+0x14>
  10514c:	684b      	ldr	r3, [r1, #4]
  10514e:	6cd1      	ldr	r1, [r2, #76]
  105150:	009b      	lsl	r3, r3, #2
  105152:	585a      	ldr	r2, [r3, r1]
  105154:	6002      	str	r2, [r0, #0]
  105156:	5058      	str	r0, [r3, r1]
  105158:	4770      	bx	lr
	...

0010515c <_hi0bits>:
  10515c:	4b10      	ldr	r3, [pc, #64]	(1051a0 <.text+0x51a0>)
  10515e:	4218      	tst	r0, r3
  105160:	d019      	beq	105196 <_hi0bits+0x3a>
  105162:	2200      	mov	r2, #0
  105164:	23ff      	mov	r3, #255
  105166:	061b      	lsl	r3, r3, #24
  105168:	4218      	tst	r0, r3
  10516a:	d101      	bne	105170 <_hi0bits+0x14>
  10516c:	3208      	add	r2, #8
  10516e:	0200      	lsl	r0, r0, #8
  105170:	23f0      	mov	r3, #240
  105172:	061b      	lsl	r3, r3, #24
  105174:	4218      	tst	r0, r3
  105176:	d101      	bne	10517c <_hi0bits+0x20>
  105178:	3204      	add	r2, #4
  10517a:	0100      	lsl	r0, r0, #4
  10517c:	23c0      	mov	r3, #192
  10517e:	061b      	lsl	r3, r3, #24
  105180:	4218      	tst	r0, r3
  105182:	d101      	bne	105188 <_hi0bits+0x2c>
  105184:	3202      	add	r2, #2
  105186:	0080      	lsl	r0, r0, #2
  105188:	2800      	cmp	r0, #0
  10518a:	db02      	blt	105192 <_hi0bits+0x36>
  10518c:	0043      	lsl	r3, r0, #1
  10518e:	d505      	bpl	10519c <_hi0bits+0x40>
  105190:	3201      	add	r2, #1
  105192:	1c10      	mov	r0, r2		(add r0, r2, #0)
  105194:	4770      	bx	lr
  105196:	0400      	lsl	r0, r0, #16
  105198:	2210      	mov	r2, #16
  10519a:	e7e3      	b	105164 <_hi0bits+0x8>
  10519c:	2220      	mov	r2, #32
  10519e:	e7f8      	b	105192 <_hi0bits+0x36>
  1051a0:	0000      	lsl	r0, r0, #0
  1051a2:	ffff      	second half of BL instruction 0xffff

001051a4 <_lo0bits>:
  1051a4:	6802      	ldr	r2, [r0, #0]
  1051a6:	2307      	mov	r3, #7
  1051a8:	1c01      	mov	r1, r0		(add r1, r0, #0)
  1051aa:	421a      	tst	r2, r3
  1051ac:	d007      	beq	1051be <_lo0bits+0x1a>
  1051ae:	07d3      	lsl	r3, r2, #31
  1051b0:	d423      	bmi	1051fa <_lo0bits+0x56>
  1051b2:	0793      	lsl	r3, r2, #30
  1051b4:	d425      	bmi	105202 <_lo0bits+0x5e>
  1051b6:	0893      	lsr	r3, r2, #2
  1051b8:	6003      	str	r3, [r0, #0]
  1051ba:	2002      	mov	r0, #2
  1051bc:	4770      	bx	lr
  1051be:	4b13      	ldr	r3, [pc, #76]	(10520c <.text+0x520c>)
  1051c0:	421a      	tst	r2, r3
  1051c2:	d017      	beq	1051f4 <_lo0bits+0x50>
  1051c4:	2000      	mov	r0, #0
  1051c6:	23ff      	mov	r3, #255
  1051c8:	421a      	tst	r2, r3
  1051ca:	d101      	bne	1051d0 <_lo0bits+0x2c>
  1051cc:	3008      	add	r0, #8
  1051ce:	0a12      	lsr	r2, r2, #8
  1051d0:	230f      	mov	r3, #15
  1051d2:	421a      	tst	r2, r3
  1051d4:	d101      	bne	1051da <_lo0bits+0x36>
  1051d6:	3004      	add	r0, #4
  1051d8:	0912      	lsr	r2, r2, #4
  1051da:	2303      	mov	r3, #3
  1051dc:	421a      	tst	r2, r3
  1051de:	d101      	bne	1051e4 <_lo0bits+0x40>
  1051e0:	3002      	add	r0, #2
  1051e2:	0892      	lsr	r2, r2, #2
  1051e4:	07d3      	lsl	r3, r2, #31
  1051e6:	d403      	bmi	1051f0 <_lo0bits+0x4c>
  1051e8:	0852      	lsr	r2, r2, #1
  1051ea:	2a00      	cmp	r2, #0
  1051ec:	d007      	beq	1051fe <_lo0bits+0x5a>
  1051ee:	3001      	add	r0, #1
  1051f0:	600a      	str	r2, [r1, #0]
  1051f2:	e7e3      	b	1051bc <_lo0bits+0x18>
  1051f4:	0c12      	lsr	r2, r2, #16
  1051f6:	2010      	mov	r0, #16
  1051f8:	e7e5      	b	1051c6 <_lo0bits+0x22>
  1051fa:	2000      	mov	r0, #0
  1051fc:	e7de      	b	1051bc <_lo0bits+0x18>
  1051fe:	2020      	mov	r0, #32
  105200:	e7dc      	b	1051bc <_lo0bits+0x18>
  105202:	0853      	lsr	r3, r2, #1
  105204:	6003      	str	r3, [r0, #0]
  105206:	2001      	mov	r0, #1
  105208:	e7d8      	b	1051bc <_lo0bits+0x18>
  10520a:	0000      	lsl	r0, r0, #0
  10520c:	ffff      	second half of BL instruction 0xffff
	...

00105210 <__mcmp>:
  105210:	b530      	push	{r4, r5, lr}
  105212:	6903      	ldr	r3, [r0, #16]
  105214:	690a      	ldr	r2, [r1, #16]
  105216:	1a9d      	sub	r5, r3, r2
  105218:	2d00      	cmp	r5, #0
  10521a:	d10d      	bne	105238 <__mcmp+0x28>
  10521c:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10521e:	0093      	lsl	r3, r2, #2
  105220:	3414      	add	r4, #20
  105222:	18e2      	add	r2, r4, r3
  105224:	3314      	add	r3, #20
  105226:	18c9      	add	r1, r1, r3
  105228:	3a04      	sub	r2, #4
  10522a:	3904      	sub	r1, #4
  10522c:	6810      	ldr	r0, [r2, #0]
  10522e:	680b      	ldr	r3, [r1, #0]
  105230:	4298      	cmp	r0, r3
  105232:	d105      	bne	105240 <__mcmp+0x30>
  105234:	4294      	cmp	r4, r2
  105236:	d3f7      	bcc	105228 <__mcmp+0x18>
  105238:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10523a:	bc30      	pop	{r4, r5}
  10523c:	bc02      	pop	{r1}
  10523e:	4708      	bx	r1
  105240:	4298      	cmp	r0, r3
  105242:	d301      	bcc	105248 <__mcmp+0x38>
  105244:	2501      	mov	r5, #1
  105246:	e7f7      	b	105238 <__mcmp+0x28>
  105248:	2501      	mov	r5, #1
  10524a:	426d      	neg	r5, r5
  10524c:	e7f4      	b	105238 <__mcmp+0x28>
	...

00105250 <_ulp>:
  105250:	b530      	push	{r4, r5, lr}
  105252:	4b11      	ldr	r3, [pc, #68]	(105298 <.text+0x5298>)
  105254:	4a11      	ldr	r2, [pc, #68]	(10529c <.text+0x529c>)
  105256:	4003      	and	r3, r0
  105258:	189b      	add	r3, r3, r2
  10525a:	2b00      	cmp	r3, #0
  10525c:	dd06      	ble	10526c <_ulp+0x1c>
  10525e:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  105260:	2500      	mov	r5, #0
  105262:	1c29      	mov	r1, r5		(add r1, r5, #0)
  105264:	1c20      	mov	r0, r4		(add r0, r4, #0)
  105266:	bc30      	pop	{r4, r5}
  105268:	bc04      	pop	{r2}
  10526a:	4710      	bx	r2
  10526c:	425b      	neg	r3, r3
  10526e:	151a      	asr	r2, r3, #20
  105270:	2a13      	cmp	r2, #19
  105272:	dd06      	ble	105282 <_ulp+0x32>
  105274:	3a14      	sub	r2, #20
  105276:	2a1e      	cmp	r2, #30
  105278:	dd09      	ble	10528e <_ulp+0x3e>
  10527a:	2201      	mov	r2, #1
  10527c:	2400      	mov	r4, #0
  10527e:	1c15      	mov	r5, r2		(add r5, r2, #0)
  105280:	e7ef      	b	105262 <_ulp+0x12>
  105282:	2380      	mov	r3, #128
  105284:	031b      	lsl	r3, r3, #12
  105286:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  105288:	4114      	asr	r4, r2
  10528a:	2500      	mov	r5, #0
  10528c:	e7e9      	b	105262 <_ulp+0x12>
  10528e:	231f      	mov	r3, #31
  105290:	1a9b      	sub	r3, r3, r2
  105292:	2201      	mov	r2, #1
  105294:	409a      	lsl	r2, r3
  105296:	e7f1      	b	10527c <_ulp+0x2c>
  105298:	0000      	lsl	r0, r0, #0
  10529a:	7ff0      	ldrb	r0, [r6, #31]
  10529c:	0000      	lsl	r0, r0, #0
  10529e:	fcc0      	second half of BL instruction 0xfcc0

001052a0 <_b2d>:
  1052a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  1052a2:	4647      	mov	r7, r8
  1052a4:	b480      	push	{r7}
  1052a6:	2200      	mov	r2, #0
  1052a8:	2300      	mov	r3, #0
  1052aa:	b082      	sub	sp, #8
  1052ac:	9200      	str	r2, [sp, #0]
  1052ae:	9301      	str	r3, [sp, #4]
  1052b0:	6903      	ldr	r3, [r0, #16]
  1052b2:	1c07      	mov	r7, r0		(add r7, r0, #0)
  1052b4:	009b      	lsl	r3, r3, #2
  1052b6:	3714      	add	r7, #20
  1052b8:	18fe      	add	r6, r7, r3
  1052ba:	1f35      	sub	r5, r6, #4
  1052bc:	682b      	ldr	r3, [r5, #0]
  1052be:	1c18      	mov	r0, r3		(add r0, r3, #0)
  1052c0:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  1052c2:	4698      	mov	r8, r3
  1052c4:	ff4af7ff 	bl	10515c <_hi0bits>
  1052c8:	2320      	mov	r3, #32
  1052ca:	1a1b      	sub	r3, r3, r0
  1052cc:	6023      	str	r3, [r4, #0]
  1052ce:	280a      	cmp	r0, #10
  1052d0:	dc19      	bgt	105306 <_b2d+0x66>
  1052d2:	230b      	mov	r3, #11
  1052d4:	1a1a      	sub	r2, r3, r0
  1052d6:	42af      	cmp	r7, r5
  1052d8:	d339      	bcc	10534e <_b2d+0xae>
  1052da:	2100      	mov	r1, #0
  1052dc:	4644      	mov	r4, r8
  1052de:	4b21      	ldr	r3, [pc, #132]	(105364 <.text+0x5364>)
  1052e0:	40d4      	lsr	r4, r2
  1052e2:	1c22      	mov	r2, r4		(add r2, r4, #0)
  1052e4:	431a      	orr	r2, r3
  1052e6:	1c03      	mov	r3, r0		(add r3, r0, #0)
  1052e8:	3315      	add	r3, #21
  1052ea:	9200      	str	r2, [sp, #0]
  1052ec:	4642      	mov	r2, r8
  1052ee:	409a      	lsl	r2, r3
  1052f0:	1c13      	mov	r3, r2		(add r3, r2, #0)
  1052f2:	430b      	orr	r3, r1
  1052f4:	9301      	str	r3, [sp, #4]
  1052f6:	9800      	ldr	r0, [sp, #0]
  1052f8:	9901      	ldr	r1, [sp, #4]
  1052fa:	b002      	add	sp, #8
  1052fc:	bc04      	pop	{r2}
  1052fe:	4690      	mov	r8, r2
  105300:	bcf0      	pop	{r4, r5, r6, r7}
  105302:	bc04      	pop	{r2}
  105304:	4710      	bx	r2
  105306:	42af      	cmp	r7, r5
  105308:	d315      	bcc	105336 <_b2d+0x96>
  10530a:	380b      	sub	r0, #11
  10530c:	2400      	mov	r4, #0
  10530e:	2800      	cmp	r0, #0
  105310:	d017      	beq	105342 <_b2d+0xa2>
  105312:	2320      	mov	r3, #32
  105314:	1a1a      	sub	r2, r3, r0
  105316:	42bd      	cmp	r5, r7
  105318:	d81f      	bhi	10535a <_b2d+0xba>
  10531a:	2500      	mov	r5, #0
  10531c:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10531e:	40d1      	lsr	r1, r2
  105320:	4643      	mov	r3, r8
  105322:	4a10      	ldr	r2, [pc, #64]	(105364 <.text+0x5364>)
  105324:	4083      	lsl	r3, r0
  105326:	4313      	orr	r3, r2
  105328:	4319      	orr	r1, r3
  10532a:	1c23      	mov	r3, r4		(add r3, r4, #0)
  10532c:	4083      	lsl	r3, r0
  10532e:	431d      	orr	r5, r3
  105330:	9100      	str	r1, [sp, #0]
  105332:	9501      	str	r5, [sp, #4]
  105334:	e7df      	b	1052f6 <_b2d+0x56>
  105336:	1c35      	mov	r5, r6		(add r5, r6, #0)
  105338:	3d08      	sub	r5, #8
  10533a:	380b      	sub	r0, #11
  10533c:	682c      	ldr	r4, [r5, #0]
  10533e:	2800      	cmp	r0, #0
  105340:	d1e7      	bne	105312 <_b2d+0x72>
  105342:	4b08      	ldr	r3, [pc, #32]	(105364 <.text+0x5364>)
  105344:	4642      	mov	r2, r8
  105346:	431a      	orr	r2, r3
  105348:	9200      	str	r2, [sp, #0]
  10534a:	9401      	str	r4, [sp, #4]
  10534c:	e7d3      	b	1052f6 <_b2d+0x56>
  10534e:	1c33      	mov	r3, r6		(add r3, r6, #0)
  105350:	3b08      	sub	r3, #8
  105352:	681b      	ldr	r3, [r3, #0]
  105354:	1c19      	mov	r1, r3		(add r1, r3, #0)
  105356:	40d1      	lsr	r1, r2
  105358:	e7c0      	b	1052dc <_b2d+0x3c>
  10535a:	1f2b      	sub	r3, r5, #4
  10535c:	681b      	ldr	r3, [r3, #0]
  10535e:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  105360:	40d5      	lsr	r5, r2
  105362:	e7db      	b	10531c <_b2d+0x7c>
  105364:	0000      	lsl	r0, r0, #0
  105366:	3ff0      	sub	r7, #240

00105368 <_ratio>:
  105368:	b5f0      	push	{r4, r5, r6, r7, lr}
  10536a:	b084      	sub	sp, #16
  10536c:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  10536e:	a903      	add	r1, sp, #12
  105370:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105372:	ff95f7ff 	bl	1052a0 <_b2d>
  105376:	1c06      	mov	r6, r0		(add r6, r0, #0)
  105378:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  10537a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10537c:	a902      	add	r1, sp, #8
  10537e:	ff8ff7ff 	bl	1052a0 <_b2d>
  105382:	9b02      	ldr	r3, [sp, #8]
  105384:	9000      	str	r0, [sp, #0]
  105386:	9101      	str	r1, [sp, #4]
  105388:	9903      	ldr	r1, [sp, #12]
  10538a:	692a      	ldr	r2, [r5, #16]
  10538c:	1ac9      	sub	r1, r1, r3
  10538e:	6923      	ldr	r3, [r4, #16]
  105390:	1a9b      	sub	r3, r3, r2
  105392:	015b      	lsl	r3, r3, #5
  105394:	18c9      	add	r1, r1, r3
  105396:	2900      	cmp	r1, #0
  105398:	dd0b      	ble	1053b2 <_ratio+0x4a>
  10539a:	050b      	lsl	r3, r1, #20
  10539c:	199e      	add	r6, r3, r6
  10539e:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1053a0:	1c39      	mov	r1, r7		(add r1, r7, #0)
  1053a2:	9a00      	ldr	r2, [sp, #0]
  1053a4:	9b01      	ldr	r3, [sp, #4]
  1053a6:	fad7f001 	bl	106958 <__divdf3>
  1053aa:	b004      	add	sp, #16
  1053ac:	bcf0      	pop	{r4, r5, r6, r7}
  1053ae:	bc04      	pop	{r2}
  1053b0:	4710      	bx	r2
  1053b2:	9a00      	ldr	r2, [sp, #0]
  1053b4:	050b      	lsl	r3, r1, #20
  1053b6:	1ad3      	sub	r3, r2, r3
  1053b8:	9300      	str	r3, [sp, #0]
  1053ba:	e7f0      	b	10539e <_ratio+0x36>

001053bc <_mprec_log10>:
  1053bc:	b510      	push	{r4, lr}
  1053be:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1053c0:	2817      	cmp	r0, #23
  1053c2:	dc07      	bgt	1053d4 <_mprec_log10+0x18>
  1053c4:	4a08      	ldr	r2, [pc, #32]	(1053e8 <.text+0x53e8>)
  1053c6:	00c3      	lsl	r3, r0, #3
  1053c8:	189b      	add	r3, r3, r2
  1053ca:	6818      	ldr	r0, [r3, #0]
  1053cc:	6859      	ldr	r1, [r3, #4]
  1053ce:	bc10      	pop	{r4}
  1053d0:	bc04      	pop	{r2}
  1053d2:	4710      	bx	r2
  1053d4:	4805      	ldr	r0, [pc, #20]	(1053ec <.text+0x53ec>)
  1053d6:	4906      	ldr	r1, [pc, #24]	(1053f0 <.text+0x53f0>)
  1053d8:	4a06      	ldr	r2, [pc, #24]	(1053f4 <.text+0x53f4>)
  1053da:	4b07      	ldr	r3, [pc, #28]	(1053f8 <.text+0x53f8>)
  1053dc:	3c01      	sub	r4, #1
  1053de:	f965f001 	bl	1066ac <__muldf3>
  1053e2:	2c00      	cmp	r4, #0
  1053e4:	d1f8      	bne	1053d8 <_mprec_log10+0x1c>
  1053e6:	e7f2      	b	1053ce <_mprec_log10+0x12>
  1053e8:	7574      	strb	r4, [r6, #21]
  1053ea:	0010      	lsl	r0, r2, #0
  1053ec:	0000      	lsl	r0, r0, #0
  1053ee:	3ff0      	sub	r7, #240
  1053f0:	0000      	lsl	r0, r0, #0
  1053f2:	0000      	lsl	r0, r0, #0
  1053f4:	0000      	lsl	r0, r0, #0
  1053f6:	4024      	and	r4, r4
  1053f8:	0000      	lsl	r0, r0, #0
	...

001053fc <_Balloc>:
  1053fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  1053fe:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105400:	6cc0      	ldr	r0, [r0, #76]
  105402:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  105404:	2800      	cmp	r0, #0
  105406:	d00d      	beq	105424 <_Balloc+0x28>
  105408:	00b3      	lsl	r3, r6, #2
  10540a:	1818      	add	r0, r3, r0
  10540c:	6804      	ldr	r4, [r0, #0]
  10540e:	2c00      	cmp	r4, #0
  105410:	d012      	beq	105438 <_Balloc+0x3c>
  105412:	6823      	ldr	r3, [r4, #0]
  105414:	6003      	str	r3, [r0, #0]
  105416:	2300      	mov	r3, #0
  105418:	6123      	str	r3, [r4, #16]
  10541a:	60e3      	str	r3, [r4, #12]
  10541c:	1c20      	mov	r0, r4		(add r0, r4, #0)
  10541e:	bcf0      	pop	{r4, r5, r6, r7}
  105420:	bc02      	pop	{r1}
  105422:	4708      	bx	r1
  105424:	1c28      	mov	r0, r5		(add r0, r5, #0)
  105426:	2104      	mov	r1, #4
  105428:	2210      	mov	r2, #16
  10542a:	fd97f000 	bl	105f5c <_calloc_r>
  10542e:	64e8      	str	r0, [r5, #76]
  105430:	2800      	cmp	r0, #0
  105432:	d1e9      	bne	105408 <_Balloc+0xc>
  105434:	2400      	mov	r4, #0
  105436:	e7f1      	b	10541c <_Balloc+0x20>
  105438:	2301      	mov	r3, #1
  10543a:	1c1f      	mov	r7, r3		(add r7, r3, #0)
  10543c:	40b7      	lsl	r7, r6
  10543e:	00ba      	lsl	r2, r7, #2
  105440:	3214      	add	r2, #20
  105442:	1c28      	mov	r0, r5		(add r0, r5, #0)
  105444:	2101      	mov	r1, #1
  105446:	fd89f000 	bl	105f5c <_calloc_r>
  10544a:	2800      	cmp	r0, #0
  10544c:	d0e6      	beq	10541c <_Balloc+0x20>
  10544e:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105450:	6046      	str	r6, [r0, #4]
  105452:	6087      	str	r7, [r0, #8]
  105454:	e7df      	b	105416 <_Balloc+0x1a>
	...

00105458 <_d2b>:
  105458:	b5f0      	push	{r4, r5, r6, r7, lr}
  10545a:	4657      	mov	r7, sl
  10545c:	4646      	mov	r6, r8
  10545e:	b4c0      	push	{r6, r7}
  105460:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  105462:	b082      	sub	sp, #8
  105464:	2101      	mov	r1, #1
  105466:	469a      	mov	sl, r3
  105468:	1c15      	mov	r5, r2		(add r5, r2, #0)
  10546a:	ffc7f7ff 	bl	1053fc <_Balloc>
  10546e:	2114      	mov	r1, #20
  105470:	1809      	add	r1, r1, r0
  105472:	4b2f      	ldr	r3, [pc, #188]	(105530 <.text+0x5530>)
  105474:	4688      	mov	r8, r1
  105476:	1c21      	mov	r1, r4		(add r1, r4, #0)
  105478:	4019      	and	r1, r3
  10547a:	4b2e      	ldr	r3, [pc, #184]	(105534 <.text+0x5534>)
  10547c:	1c22      	mov	r2, r4		(add r2, r4, #0)
  10547e:	401a      	and	r2, r3
  105480:	0d17      	lsr	r7, r2, #20
  105482:	1c06      	mov	r6, r0		(add r6, r0, #0)
  105484:	9100      	str	r1, [sp, #0]
  105486:	2f00      	cmp	r7, #0
  105488:	d003      	beq	105492 <_d2b+0x3a>
  10548a:	2380      	mov	r3, #128
  10548c:	035b      	lsl	r3, r3, #13
  10548e:	4319      	orr	r1, r3
  105490:	9100      	str	r1, [sp, #0]
  105492:	2d00      	cmp	r5, #0
  105494:	d026      	beq	1054e4 <_d2b+0x8c>
  105496:	a801      	add	r0, sp, #4
  105498:	9501      	str	r5, [sp, #4]
  10549a:	fe83f7ff 	bl	1051a4 <_lo0bits>
  10549e:	2800      	cmp	r0, #0
  1054a0:	d03c      	beq	10551c <_d2b+0xc4>
  1054a2:	9a00      	ldr	r2, [sp, #0]
  1054a4:	2320      	mov	r3, #32
  1054a6:	1a1b      	sub	r3, r3, r0
  1054a8:	409a      	lsl	r2, r3
  1054aa:	9b01      	ldr	r3, [sp, #4]
  1054ac:	431a      	orr	r2, r3
  1054ae:	6172      	str	r2, [r6, #20]
  1054b0:	9900      	ldr	r1, [sp, #0]
  1054b2:	4642      	mov	r2, r8
  1054b4:	40c1      	lsr	r1, r0
  1054b6:	9100      	str	r1, [sp, #0]
  1054b8:	6051      	str	r1, [r2, #4]
  1054ba:	2900      	cmp	r1, #0
  1054bc:	d035      	beq	10552a <_d2b+0xd2>
  1054be:	2202      	mov	r2, #2
  1054c0:	6132      	str	r2, [r6, #16]
  1054c2:	2f00      	cmp	r7, #0
  1054c4:	d119      	bne	1054fa <_d2b+0xa2>
  1054c6:	491c      	ldr	r1, [pc, #112]	(105538 <.text+0x5538>)
  1054c8:	1843      	add	r3, r0, r1
  1054ca:	4651      	mov	r1, sl
  1054cc:	600b      	str	r3, [r1, #0]
  1054ce:	0093      	lsl	r3, r2, #2
  1054d0:	4443      	add	r3, r8
  1054d2:	3b04      	sub	r3, #4
  1054d4:	6818      	ldr	r0, [r3, #0]
  1054d6:	0154      	lsl	r4, r2, #5
  1054d8:	fe40f7ff 	bl	10515c <_hi0bits>
  1054dc:	9a09      	ldr	r2, [sp, #36]
  1054de:	1a24      	sub	r4, r4, r0
  1054e0:	6014      	str	r4, [r2, #0]
  1054e2:	e013      	b	10550c <_d2b+0xb4>
  1054e4:	4668      	mov	r0, sp
  1054e6:	fe5df7ff 	bl	1051a4 <_lo0bits>
  1054ea:	9b00      	ldr	r3, [sp, #0]
  1054ec:	6173      	str	r3, [r6, #20]
  1054ee:	2301      	mov	r3, #1
  1054f0:	6133      	str	r3, [r6, #16]
  1054f2:	3020      	add	r0, #32
  1054f4:	2201      	mov	r2, #1
  1054f6:	2f00      	cmp	r7, #0
  1054f8:	d0e5      	beq	1054c6 <_d2b+0x6e>
  1054fa:	4910      	ldr	r1, [pc, #64]	(10553c <.text+0x553c>)
  1054fc:	19c3      	add	r3, r0, r7
  1054fe:	185b      	add	r3, r3, r1
  105500:	4652      	mov	r2, sl
  105502:	6013      	str	r3, [r2, #0]
  105504:	9909      	ldr	r1, [sp, #36]
  105506:	2335      	mov	r3, #53
  105508:	1a1b      	sub	r3, r3, r0
  10550a:	600b      	str	r3, [r1, #0]
  10550c:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10550e:	b002      	add	sp, #8
  105510:	bc0c      	pop	{r2, r3}
  105512:	4690      	mov	r8, r2
  105514:	469a      	mov	sl, r3
  105516:	bcf0      	pop	{r4, r5, r6, r7}
  105518:	bc02      	pop	{r1}
  10551a:	4708      	bx	r1
  10551c:	9b01      	ldr	r3, [sp, #4]
  10551e:	6173      	str	r3, [r6, #20]
  105520:	9900      	ldr	r1, [sp, #0]
  105522:	4642      	mov	r2, r8
  105524:	6051      	str	r1, [r2, #4]
  105526:	2900      	cmp	r1, #0
  105528:	d1c9      	bne	1054be <_d2b+0x66>
  10552a:	2201      	mov	r2, #1
  10552c:	6132      	str	r2, [r6, #16]
  10552e:	e7c8      	b	1054c2 <_d2b+0x6a>
  105530:	ffff      	second half of BL instruction 0xffff
  105532:	000f      	lsl	r7, r1, #0
  105534:	ffff      	second half of BL instruction 0xffff
  105536:	7fff      	ldrb	r7, [r7, #31]
  105538:	fbce      	second half of BL instruction 0xfbce
  10553a:	ffff      	second half of BL instruction 0xffff
  10553c:	fbcd      	second half of BL instruction 0xfbcd
  10553e:	ffff      	second half of BL instruction 0xffff

00105540 <__mdiff>:
  105540:	b5f0      	push	{r4, r5, r6, r7, lr}
  105542:	465f      	mov	r7, fp
  105544:	4656      	mov	r6, sl
  105546:	464d      	mov	r5, r9
  105548:	4644      	mov	r4, r8
  10554a:	b4f0      	push	{r4, r5, r6, r7}
  10554c:	1c06      	mov	r6, r0		(add r6, r0, #0)
  10554e:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  105550:	1c08      	mov	r0, r1		(add r0, r1, #0)
  105552:	1c11      	mov	r1, r2		(add r1, r2, #0)
  105554:	1c17      	mov	r7, r2		(add r7, r2, #0)
  105556:	fe5bf7ff 	bl	105210 <__mcmp>
  10555a:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10555c:	2800      	cmp	r0, #0
  10555e:	d053      	beq	105608 <__mdiff+0xc8>
  105560:	2800      	cmp	r0, #0
  105562:	db5a      	blt	10561a <__mdiff+0xda>
  105564:	2400      	mov	r4, #0
  105566:	6869      	ldr	r1, [r5, #4]
  105568:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10556a:	ff47f7ff 	bl	1053fc <_Balloc>
  10556e:	692a      	ldr	r2, [r5, #16]
  105570:	3514      	add	r5, #20
  105572:	0093      	lsl	r3, r2, #2
  105574:	195b      	add	r3, r3, r5
  105576:	469b      	mov	fp, r3
  105578:	693b      	ldr	r3, [r7, #16]
  10557a:	1c3e      	mov	r6, r7		(add r6, r7, #0)
  10557c:	3614      	add	r6, #20
  10557e:	009b      	lsl	r3, r3, #2
  105580:	199b      	add	r3, r3, r6
  105582:	4681      	mov	r9, r0
  105584:	469a      	mov	sl, r3
  105586:	4b27      	ldr	r3, [pc, #156]	(105624 <.text+0x5624>)
  105588:	60c4      	str	r4, [r0, #12]
  10558a:	464c      	mov	r4, r9
  10558c:	4694      	mov	ip, r2
  10558e:	3414      	add	r4, #20
  105590:	2700      	mov	r7, #0
  105592:	4698      	mov	r8, r3
  105594:	cd08      	ldmia	r5!,{r3}
  105596:	ce02      	ldmia	r6!,{r1}
  105598:	4640      	mov	r0, r8
  10559a:	4642      	mov	r2, r8
  10559c:	400a      	and	r2, r1
  10559e:	4018      	and	r0, r3
  1055a0:	1a80      	sub	r0, r0, r2
  1055a2:	19c0      	add	r0, r0, r7
  1055a4:	0c1b      	lsr	r3, r3, #16
  1055a6:	0c09      	lsr	r1, r1, #16
  1055a8:	1a5b      	sub	r3, r3, r1
  1055aa:	1402      	asr	r2, r0, #16
  1055ac:	189b      	add	r3, r3, r2
  1055ae:	8063      	strh	r3, [r4, #2]
  1055b0:	8020      	strh	r0, [r4, #0]
  1055b2:	141f      	asr	r7, r3, #16
  1055b4:	3404      	add	r4, #4
  1055b6:	45b2      	cmp	sl, r6
  1055b8:	d8ec      	bhi	105594 <__mdiff+0x54>
  1055ba:	45ab      	cmp	fp, r5
  1055bc:	d90d      	bls	1055da <__mdiff+0x9a>
  1055be:	4819      	ldr	r0, [pc, #100]	(105624 <.text+0x5624>)
  1055c0:	cd08      	ldmia	r5!,{r3}
  1055c2:	1c19      	mov	r1, r3		(add r1, r3, #0)
  1055c4:	4001      	and	r1, r0
  1055c6:	19c9      	add	r1, r1, r7
  1055c8:	0c1b      	lsr	r3, r3, #16
  1055ca:	140a      	asr	r2, r1, #16
  1055cc:	189b      	add	r3, r3, r2
  1055ce:	8063      	strh	r3, [r4, #2]
  1055d0:	8021      	strh	r1, [r4, #0]
  1055d2:	141f      	asr	r7, r3, #16
  1055d4:	3404      	add	r4, #4
  1055d6:	45ab      	cmp	fp, r5
  1055d8:	d8f2      	bhi	1055c0 <__mdiff+0x80>
  1055da:	1f22      	sub	r2, r4, #4
  1055dc:	6813      	ldr	r3, [r2, #0]
  1055de:	2b00      	cmp	r3, #0
  1055e0:	d106      	bne	1055f0 <__mdiff+0xb0>
  1055e2:	2301      	mov	r3, #1
  1055e4:	425b      	neg	r3, r3
  1055e6:	3a04      	sub	r2, #4
  1055e8:	449c      	add	ip, r3
  1055ea:	6813      	ldr	r3, [r2, #0]
  1055ec:	2b00      	cmp	r3, #0
  1055ee:	d0f8      	beq	1055e2 <__mdiff+0xa2>
  1055f0:	4662      	mov	r2, ip
  1055f2:	464b      	mov	r3, r9
  1055f4:	611a      	str	r2, [r3, #16]
  1055f6:	4648      	mov	r0, r9
  1055f8:	bc3c      	pop	{r2, r3, r4, r5}
  1055fa:	4690      	mov	r8, r2
  1055fc:	4699      	mov	r9, r3
  1055fe:	46a2      	mov	sl, r4
  105600:	46ab      	mov	fp, r5
  105602:	bcf0      	pop	{r4, r5, r6, r7}
  105604:	bc02      	pop	{r1}
  105606:	4708      	bx	r1
  105608:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10560a:	2100      	mov	r1, #0
  10560c:	fef6f7ff 	bl	1053fc <_Balloc>
  105610:	2301      	mov	r3, #1
  105612:	4681      	mov	r9, r0
  105614:	6103      	str	r3, [r0, #16]
  105616:	6144      	str	r4, [r0, #20]
  105618:	e7ed      	b	1055f6 <__mdiff+0xb6>
  10561a:	46bc      	mov	ip, r7
  10561c:	2401      	mov	r4, #1
  10561e:	1c2f      	mov	r7, r5		(add r7, r5, #0)
  105620:	4665      	mov	r5, ip
  105622:	e7a0      	b	105566 <__mdiff+0x26>
  105624:	ffff      	second half of BL instruction 0xffff
	...

00105628 <_lshift>:
  105628:	b5f0      	push	{r4, r5, r6, r7, lr}
  10562a:	4657      	mov	r7, sl
  10562c:	464e      	mov	r6, r9
  10562e:	4645      	mov	r5, r8
  105630:	b4e0      	push	{r5, r6, r7}
  105632:	4688      	mov	r8, r1
  105634:	4681      	mov	r9, r0
  105636:	4640      	mov	r0, r8
  105638:	6903      	ldr	r3, [r0, #16]
  10563a:	1154      	asr	r4, r2, #5
  10563c:	3301      	add	r3, #1
  10563e:	18e5      	add	r5, r4, r3
  105640:	6883      	ldr	r3, [r0, #8]
  105642:	1c16      	mov	r6, r2		(add r6, r2, #0)
  105644:	6849      	ldr	r1, [r1, #4]
  105646:	429d      	cmp	r5, r3
  105648:	dd03      	ble	105652 <_lshift+0x2a>
  10564a:	005b      	lsl	r3, r3, #1
  10564c:	3101      	add	r1, #1
  10564e:	429d      	cmp	r5, r3
  105650:	dcfb      	bgt	10564a <_lshift+0x22>
  105652:	4648      	mov	r0, r9
  105654:	fed2f7ff 	bl	1053fc <_Balloc>
  105658:	1c01      	mov	r1, r0		(add r1, r0, #0)
  10565a:	4682      	mov	sl, r0
  10565c:	3114      	add	r1, #20
  10565e:	2c00      	cmp	r4, #0
  105660:	dd05      	ble	10566e <_lshift+0x46>
  105662:	2300      	mov	r3, #0
  105664:	2200      	mov	r2, #0
  105666:	3301      	add	r3, #1
  105668:	c104      	stmia	r1!,{r2}
  10566a:	429c      	cmp	r4, r3
  10566c:	d1fb      	bne	105666 <_lshift+0x3e>
  10566e:	4640      	mov	r0, r8
  105670:	6903      	ldr	r3, [r0, #16]
  105672:	4642      	mov	r2, r8
  105674:	009b      	lsl	r3, r3, #2
  105676:	3214      	add	r2, #20
  105678:	18d4      	add	r4, r2, r3
  10567a:	1c37      	mov	r7, r6		(add r7, r6, #0)
  10567c:	231f      	mov	r3, #31
  10567e:	401f      	and	r7, r3
  105680:	d01e      	beq	1056c0 <_lshift+0x98>
  105682:	2320      	mov	r3, #32
  105684:	1bde      	sub	r6, r3, r7
  105686:	2000      	mov	r0, #0
  105688:	6813      	ldr	r3, [r2, #0]
  10568a:	40bb      	lsl	r3, r7
  10568c:	4303      	orr	r3, r0
  10568e:	c108      	stmia	r1!,{r3}
  105690:	ca08      	ldmia	r2!,{r3}
  105692:	1c18      	mov	r0, r3		(add r0, r3, #0)
  105694:	40f0      	lsr	r0, r6
  105696:	4294      	cmp	r4, r2
  105698:	d8f6      	bhi	105688 <_lshift+0x60>
  10569a:	6008      	str	r0, [r1, #0]
  10569c:	2800      	cmp	r0, #0
  10569e:	d000      	beq	1056a2 <_lshift+0x7a>
  1056a0:	3501      	add	r5, #1
  1056a2:	1e6b      	sub	r3, r5, #1
  1056a4:	4652      	mov	r2, sl
  1056a6:	4648      	mov	r0, r9
  1056a8:	4641      	mov	r1, r8
  1056aa:	6113      	str	r3, [r2, #16]
  1056ac:	fd4af7ff 	bl	105144 <_Bfree>
  1056b0:	4650      	mov	r0, sl
  1056b2:	bc1c      	pop	{r2, r3, r4}
  1056b4:	4690      	mov	r8, r2
  1056b6:	4699      	mov	r9, r3
  1056b8:	46a2      	mov	sl, r4
  1056ba:	bcf0      	pop	{r4, r5, r6, r7}
  1056bc:	bc02      	pop	{r1}
  1056be:	4708      	bx	r1
  1056c0:	ca08      	ldmia	r2!,{r3}
  1056c2:	c108      	stmia	r1!,{r3}
  1056c4:	4294      	cmp	r4, r2
  1056c6:	d9ec      	bls	1056a2 <_lshift+0x7a>
  1056c8:	ca08      	ldmia	r2!,{r3}
  1056ca:	c108      	stmia	r1!,{r3}
  1056cc:	4294      	cmp	r4, r2
  1056ce:	d8f7      	bhi	1056c0 <_lshift+0x98>
  1056d0:	e7e7      	b	1056a2 <_lshift+0x7a>
	...

001056d4 <_multiply>:
  1056d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  1056d6:	465f      	mov	r7, fp
  1056d8:	4656      	mov	r6, sl
  1056da:	464d      	mov	r5, r9
  1056dc:	4644      	mov	r4, r8
  1056de:	b4f0      	push	{r4, r5, r6, r7}
  1056e0:	690d      	ldr	r5, [r1, #16]
  1056e2:	6916      	ldr	r6, [r2, #16]
  1056e4:	b085      	sub	sp, #20
  1056e6:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  1056e8:	1c17      	mov	r7, r2		(add r7, r2, #0)
  1056ea:	42b5      	cmp	r5, r6
  1056ec:	da03      	bge	1056f6 <_multiply+0x22>
  1056ee:	1c35      	mov	r5, r6		(add r5, r6, #0)
  1056f0:	690e      	ldr	r6, [r1, #16]
  1056f2:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  1056f4:	1c14      	mov	r4, r2		(add r4, r2, #0)
  1056f6:	19aa      	add	r2, r5, r6
  1056f8:	68a3      	ldr	r3, [r4, #8]
  1056fa:	4693      	mov	fp, r2
  1056fc:	6861      	ldr	r1, [r4, #4]
  1056fe:	459b      	cmp	fp, r3
  105700:	dd00      	ble	105704 <_multiply+0x30>
  105702:	3101      	add	r1, #1
  105704:	fe7af7ff 	bl	1053fc <_Balloc>
  105708:	1c01      	mov	r1, r0		(add r1, r0, #0)
  10570a:	9000      	str	r0, [sp, #0]
  10570c:	4658      	mov	r0, fp
  10570e:	3114      	add	r1, #20
  105710:	0083      	lsl	r3, r0, #2
  105712:	18cb      	add	r3, r1, r3
  105714:	9301      	str	r3, [sp, #4]
  105716:	4299      	cmp	r1, r3
  105718:	d205      	bcs	105726 <_multiply+0x52>
  10571a:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  10571c:	2200      	mov	r2, #0
  10571e:	c304      	stmia	r3!,{r2}
  105720:	9801      	ldr	r0, [sp, #4]
  105722:	4298      	cmp	r0, r3
  105724:	d8fb      	bhi	10571e <_multiply+0x4a>
  105726:	3414      	add	r4, #20
  105728:	00ab      	lsl	r3, r5, #2
  10572a:	3714      	add	r7, #20
  10572c:	18e2      	add	r2, r4, r3
  10572e:	46ba      	mov	sl, r7
  105730:	00b3      	lsl	r3, r6, #2
  105732:	4453      	add	r3, sl
  105734:	9404      	str	r4, [sp, #16]
  105736:	4691      	mov	r9, r2
  105738:	9302      	str	r3, [sp, #8]
  10573a:	459a      	cmp	sl, r3
  10573c:	d253      	bcs	1057e6 <_multiply+0x112>
  10573e:	9103      	str	r1, [sp, #12]
  105740:	4650      	mov	r0, sl
  105742:	6803      	ldr	r3, [r0, #0]
  105744:	4a36      	ldr	r2, [pc, #216]	(105820 <.text+0x5820>)
  105746:	1c19      	mov	r1, r3		(add r1, r3, #0)
  105748:	4011      	and	r1, r2
  10574a:	468c      	mov	ip, r1
  10574c:	d01d      	beq	10578a <_multiply+0xb6>
  10574e:	9e04      	ldr	r6, [sp, #16]
  105750:	9d03      	ldr	r5, [sp, #12]
  105752:	2700      	mov	r7, #0
  105754:	4690      	mov	r8, r2
  105756:	ce02      	ldmia	r6!,{r1}
  105758:	4643      	mov	r3, r8
  10575a:	400b      	and	r3, r1
  10575c:	4664      	mov	r4, ip
  10575e:	435c      	mul	r4, r3
  105760:	6828      	ldr	r0, [r5, #0]
  105762:	4643      	mov	r3, r8
  105764:	4003      	and	r3, r0
  105766:	18fb      	add	r3, r7, r3
  105768:	0c09      	lsr	r1, r1, #16
  10576a:	18e4      	add	r4, r4, r3
  10576c:	4663      	mov	r3, ip
  10576e:	434b      	mul	r3, r1
  105770:	0c00      	lsr	r0, r0, #16
  105772:	0c22      	lsr	r2, r4, #16
  105774:	181b      	add	r3, r3, r0
  105776:	18d2      	add	r2, r2, r3
  105778:	806a      	strh	r2, [r5, #2]
  10577a:	802c      	strh	r4, [r5, #0]
  10577c:	0c17      	lsr	r7, r2, #16
  10577e:	3504      	add	r5, #4
  105780:	45b1      	cmp	r9, r6
  105782:	d8e8      	bhi	105756 <_multiply+0x82>
  105784:	602f      	str	r7, [r5, #0]
  105786:	4652      	mov	r2, sl
  105788:	6813      	ldr	r3, [r2, #0]
  10578a:	0c1f      	lsr	r7, r3, #16
  10578c:	2f00      	cmp	r7, #0
  10578e:	d021      	beq	1057d4 <_multiply+0x100>
  105790:	9b03      	ldr	r3, [sp, #12]
  105792:	4923      	ldr	r1, [pc, #140]	(105820 <.text+0x5820>)
  105794:	681d      	ldr	r5, [r3, #0]
  105796:	2000      	mov	r0, #0
  105798:	9e04      	ldr	r6, [sp, #16]
  10579a:	4684      	mov	ip, r0
  10579c:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  10579e:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1057a0:	4688      	mov	r8, r1
  1057a2:	ce04      	ldmia	r6!,{r2}
  1057a4:	4643      	mov	r3, r8
  1057a6:	4013      	and	r3, r2
  1057a8:	1c19      	mov	r1, r3		(add r1, r3, #0)
  1057aa:	4379      	mul	r1, r7
  1057ac:	0c03      	lsr	r3, r0, #16
  1057ae:	4463      	add	r3, ip
  1057b0:	0c12      	lsr	r2, r2, #16
  1057b2:	18c9      	add	r1, r1, r3
  1057b4:	1c13      	mov	r3, r2		(add r3, r2, #0)
  1057b6:	437b      	mul	r3, r7
  1057b8:	8061      	strh	r1, [r4, #2]
  1057ba:	8025      	strh	r5, [r4, #0]
  1057bc:	3404      	add	r4, #4
  1057be:	6820      	ldr	r0, [r4, #0]
  1057c0:	4642      	mov	r2, r8
  1057c2:	4002      	and	r2, r0
  1057c4:	189b      	add	r3, r3, r2
  1057c6:	0c09      	lsr	r1, r1, #16
  1057c8:	18cd      	add	r5, r1, r3
  1057ca:	0c2a      	lsr	r2, r5, #16
  1057cc:	4694      	mov	ip, r2
  1057ce:	45b1      	cmp	r9, r6
  1057d0:	d8e7      	bhi	1057a2 <_multiply+0xce>
  1057d2:	6025      	str	r5, [r4, #0]
  1057d4:	2304      	mov	r3, #4
  1057d6:	9802      	ldr	r0, [sp, #8]
  1057d8:	449a      	add	sl, r3
  1057da:	4550      	cmp	r0, sl
  1057dc:	d903      	bls	1057e6 <_multiply+0x112>
  1057de:	9903      	ldr	r1, [sp, #12]
  1057e0:	3104      	add	r1, #4
  1057e2:	9103      	str	r1, [sp, #12]
  1057e4:	e7ac      	b	105740 <_multiply+0x6c>
  1057e6:	465a      	mov	r2, fp
  1057e8:	2a00      	cmp	r2, #0
  1057ea:	dd0b      	ble	105804 <_multiply+0x130>
  1057ec:	9a01      	ldr	r2, [sp, #4]
  1057ee:	e005      	b	1057fc <_multiply+0x128>
  1057f0:	2301      	mov	r3, #1
  1057f2:	425b      	neg	r3, r3
  1057f4:	449b      	add	fp, r3
  1057f6:	4658      	mov	r0, fp
  1057f8:	2800      	cmp	r0, #0
  1057fa:	d003      	beq	105804 <_multiply+0x130>
  1057fc:	3a04      	sub	r2, #4
  1057fe:	6813      	ldr	r3, [r2, #0]
  105800:	2b00      	cmp	r3, #0
  105802:	d0f5      	beq	1057f0 <_multiply+0x11c>
  105804:	9a00      	ldr	r2, [sp, #0]
  105806:	4659      	mov	r1, fp
  105808:	1c10      	mov	r0, r2		(add r0, r2, #0)
  10580a:	b005      	add	sp, #20
  10580c:	6111      	str	r1, [r2, #16]
  10580e:	bc3c      	pop	{r2, r3, r4, r5}
  105810:	4690      	mov	r8, r2
  105812:	4699      	mov	r9, r3
  105814:	46a2      	mov	sl, r4
  105816:	46ab      	mov	fp, r5
  105818:	bcf0      	pop	{r4, r5, r6, r7}
  10581a:	bc02      	pop	{r1}
  10581c:	4708      	bx	r1
  10581e:	0000      	lsl	r0, r0, #0
  105820:	ffff      	second half of BL instruction 0xffff
	...

00105824 <_i2b>:
  105824:	b510      	push	{r4, lr}
  105826:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  105828:	2101      	mov	r1, #1
  10582a:	fde7f7ff 	bl	1053fc <_Balloc>
  10582e:	2301      	mov	r3, #1
  105830:	6144      	str	r4, [r0, #20]
  105832:	6103      	str	r3, [r0, #16]
  105834:	bc10      	pop	{r4}
  105836:	bc02      	pop	{r1}
  105838:	4708      	bx	r1
	...

0010583c <_multadd>:
  10583c:	b5f0      	push	{r4, r5, r6, r7, lr}
  10583e:	4657      	mov	r7, sl
  105840:	464e      	mov	r6, r9
  105842:	4645      	mov	r5, r8
  105844:	b4e0      	push	{r5, r6, r7}
  105846:	468a      	mov	sl, r1
  105848:	1c16      	mov	r6, r2		(add r6, r2, #0)
  10584a:	690a      	ldr	r2, [r1, #16]
  10584c:	4681      	mov	r9, r0
  10584e:	4f21      	ldr	r7, [pc, #132]	(1058d4 <.text+0x58d4>)
  105850:	4650      	mov	r0, sl
  105852:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  105854:	4690      	mov	r8, r2
  105856:	3014      	add	r0, #20
  105858:	2400      	mov	r4, #0
  10585a:	6803      	ldr	r3, [r0, #0]
  10585c:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  10585e:	403a      	and	r2, r7
  105860:	1c31      	mov	r1, r6		(add r1, r6, #0)
  105862:	4351      	mul	r1, r2
  105864:	0c1b      	lsr	r3, r3, #16
  105866:	4373      	mul	r3, r6
  105868:	1949      	add	r1, r1, r5
  10586a:	0c0a      	lsr	r2, r1, #16
  10586c:	189b      	add	r3, r3, r2
  10586e:	0c1d      	lsr	r5, r3, #16
  105870:	4039      	and	r1, r7
  105872:	041b      	lsl	r3, r3, #16
  105874:	185b      	add	r3, r3, r1
  105876:	3401      	add	r4, #1
  105878:	c008      	stmia	r0!,{r3}
  10587a:	45a0      	cmp	r8, r4
  10587c:	dced      	bgt	10585a <_multadd+0x1e>
  10587e:	2d00      	cmp	r5, #0
  105880:	d00b      	beq	10589a <_multadd+0x5e>
  105882:	4652      	mov	r2, sl
  105884:	6893      	ldr	r3, [r2, #8]
  105886:	4598      	cmp	r8, r3
  105888:	da0f      	bge	1058aa <_multadd+0x6e>
  10588a:	4642      	mov	r2, r8
  10588c:	0093      	lsl	r3, r2, #2
  10588e:	4453      	add	r3, sl
  105890:	615d      	str	r5, [r3, #20]
  105892:	4643      	mov	r3, r8
  105894:	3301      	add	r3, #1
  105896:	4652      	mov	r2, sl
  105898:	6113      	str	r3, [r2, #16]
  10589a:	4650      	mov	r0, sl
  10589c:	bc1c      	pop	{r2, r3, r4}
  10589e:	4690      	mov	r8, r2
  1058a0:	4699      	mov	r9, r3
  1058a2:	46a2      	mov	sl, r4
  1058a4:	bcf0      	pop	{r4, r5, r6, r7}
  1058a6:	bc02      	pop	{r1}
  1058a8:	4708      	bx	r1
  1058aa:	6851      	ldr	r1, [r2, #4]
  1058ac:	4648      	mov	r0, r9
  1058ae:	3101      	add	r1, #1
  1058b0:	fda4f7ff 	bl	1053fc <_Balloc>
  1058b4:	4653      	mov	r3, sl
  1058b6:	691a      	ldr	r2, [r3, #16]
  1058b8:	4651      	mov	r1, sl
  1058ba:	0092      	lsl	r2, r2, #2
  1058bc:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1058be:	310c      	add	r1, #12
  1058c0:	3208      	add	r2, #8
  1058c2:	300c      	add	r0, #12
  1058c4:	fb90f7ff 	bl	104fe8 <memcpy>
  1058c8:	4651      	mov	r1, sl
  1058ca:	4648      	mov	r0, r9
  1058cc:	fc3af7ff 	bl	105144 <_Bfree>
  1058d0:	46a2      	mov	sl, r4
  1058d2:	e7da      	b	10588a <_multadd+0x4e>
  1058d4:	ffff      	second half of BL instruction 0xffff
	...

001058d8 <_pow5mult>:
  1058d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  1058da:	4647      	mov	r7, r8
  1058dc:	b480      	push	{r7}
  1058de:	2303      	mov	r3, #3
  1058e0:	1c07      	mov	r7, r0		(add r7, r0, #0)
  1058e2:	4688      	mov	r8, r1
  1058e4:	1c14      	mov	r4, r2		(add r4, r2, #0)
  1058e6:	401a      	and	r2, r3
  1058e8:	d12c      	bne	105944 <_pow5mult+0x6c>
  1058ea:	10a6      	asr	r6, r4, #2
  1058ec:	2e00      	cmp	r6, #0
  1058ee:	d01a      	beq	105926 <_pow5mult+0x4e>
  1058f0:	6cbd      	ldr	r5, [r7, #72]
  1058f2:	2d00      	cmp	r5, #0
  1058f4:	d107      	bne	105906 <_pow5mult+0x2e>
  1058f6:	e02f      	b	105958 <_pow5mult+0x80>
  1058f8:	1076      	asr	r6, r6, #1
  1058fa:	2e00      	cmp	r6, #0
  1058fc:	d013      	beq	105926 <_pow5mult+0x4e>
  1058fe:	682c      	ldr	r4, [r5, #0]
  105900:	2c00      	cmp	r4, #0
  105902:	d016      	beq	105932 <_pow5mult+0x5a>
  105904:	1c25      	mov	r5, r4		(add r5, r4, #0)
  105906:	07f3      	lsl	r3, r6, #31
  105908:	d5f6      	bpl	1058f8 <_pow5mult+0x20>
  10590a:	4641      	mov	r1, r8
  10590c:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  10590e:	1c38      	mov	r0, r7		(add r0, r7, #0)
  105910:	fee0f7ff 	bl	1056d4 <_multiply>
  105914:	1076      	asr	r6, r6, #1
  105916:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105918:	4641      	mov	r1, r8
  10591a:	1c38      	mov	r0, r7		(add r0, r7, #0)
  10591c:	fc12f7ff 	bl	105144 <_Bfree>
  105920:	46a0      	mov	r8, r4
  105922:	2e00      	cmp	r6, #0
  105924:	d1eb      	bne	1058fe <_pow5mult+0x26>
  105926:	4640      	mov	r0, r8
  105928:	bc04      	pop	{r2}
  10592a:	4690      	mov	r8, r2
  10592c:	bcf0      	pop	{r4, r5, r6, r7}
  10592e:	bc02      	pop	{r1}
  105930:	4708      	bx	r1
  105932:	1c29      	mov	r1, r5		(add r1, r5, #0)
  105934:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  105936:	1c38      	mov	r0, r7		(add r0, r7, #0)
  105938:	feccf7ff 	bl	1056d4 <_multiply>
  10593c:	6028      	str	r0, [r5, #0]
  10593e:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105940:	6004      	str	r4, [r0, #0]
  105942:	e7e0      	b	105906 <_pow5mult+0x2e>
  105944:	4b09      	ldr	r3, [pc, #36]	(10596c <.text+0x596c>)
  105946:	0092      	lsl	r2, r2, #2
  105948:	18d2      	add	r2, r2, r3
  10594a:	3a04      	sub	r2, #4
  10594c:	6812      	ldr	r2, [r2, #0]
  10594e:	2300      	mov	r3, #0
  105950:	ff74f7ff 	bl	10583c <_multadd>
  105954:	4680      	mov	r8, r0
  105956:	e7c8      	b	1058ea <_pow5mult+0x12>
  105958:	1c38      	mov	r0, r7		(add r0, r7, #0)
  10595a:	4905      	ldr	r1, [pc, #20]	(105970 <.text+0x5970>)
  10595c:	ff62f7ff 	bl	105824 <_i2b>
  105960:	2300      	mov	r3, #0
  105962:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105964:	64b8      	str	r0, [r7, #72]
  105966:	6003      	str	r3, [r0, #0]
  105968:	e7cd      	b	105906 <_pow5mult+0x2e>
  10596a:	0000      	lsl	r0, r0, #0
  10596c:	768c      	strb	r4, [r1, #26]
  10596e:	0010      	lsl	r0, r2, #0
  105970:	0271      	lsl	r1, r6, #9
	...

00105974 <_s2b>:
  105974:	b5f0      	push	{r4, r5, r6, r7, lr}
  105976:	4647      	mov	r7, r8
  105978:	b480      	push	{r7}
  10597a:	1c06      	mov	r6, r0		(add r6, r0, #0)
  10597c:	1c18      	mov	r0, r3		(add r0, r3, #0)
  10597e:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  105980:	3008      	add	r0, #8
  105982:	2109      	mov	r1, #9
  105984:	1c17      	mov	r7, r2		(add r7, r2, #0)
  105986:	4698      	mov	r8, r3
  105988:	fbbcf000 	bl	106104 <__aeabi_idiv>
  10598c:	2801      	cmp	r0, #1
  10598e:	dd36      	ble	1059fe <_s2b+0x8a>
  105990:	2301      	mov	r3, #1
  105992:	2100      	mov	r1, #0
  105994:	005b      	lsl	r3, r3, #1
  105996:	3101      	add	r1, #1
  105998:	4298      	cmp	r0, r3
  10599a:	dcfb      	bgt	105994 <_s2b+0x20>
  10599c:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10599e:	fd2df7ff 	bl	1053fc <_Balloc>
  1059a2:	9b06      	ldr	r3, [sp, #24]
  1059a4:	6143      	str	r3, [r0, #20]
  1059a6:	2301      	mov	r3, #1
  1059a8:	1c01      	mov	r1, r0		(add r1, r0, #0)
  1059aa:	6103      	str	r3, [r0, #16]
  1059ac:	2f09      	cmp	r7, #9
  1059ae:	dd22      	ble	1059f6 <_s2b+0x82>
  1059b0:	2509      	mov	r5, #9
  1059b2:	5d2b      	ldrb	r3, [r5, r4]
  1059b4:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1059b6:	3b30      	sub	r3, #48
  1059b8:	220a      	mov	r2, #10
  1059ba:	ff3ff7ff 	bl	10583c <_multadd>
  1059be:	3501      	add	r5, #1
  1059c0:	1c01      	mov	r1, r0		(add r1, r0, #0)
  1059c2:	42af      	cmp	r7, r5
  1059c4:	d1f5      	bne	1059b2 <_s2b+0x3e>
  1059c6:	1963      	add	r3, r4, r5
  1059c8:	3301      	add	r3, #1
  1059ca:	45a8      	cmp	r8, r5
  1059cc:	dd0d      	ble	1059ea <_s2b+0x76>
  1059ce:	4642      	mov	r2, r8
  1059d0:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  1059d2:	1b53      	sub	r3, r2, r5
  1059d4:	18e5      	add	r5, r4, r3
  1059d6:	7823      	ldrb	r3, [r4, #0]
  1059d8:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1059da:	3b30      	sub	r3, #48
  1059dc:	220a      	mov	r2, #10
  1059de:	ff2df7ff 	bl	10583c <_multadd>
  1059e2:	3401      	add	r4, #1
  1059e4:	1c01      	mov	r1, r0		(add r1, r0, #0)
  1059e6:	42a5      	cmp	r5, r4
  1059e8:	d1f5      	bne	1059d6 <_s2b+0x62>
  1059ea:	1c08      	mov	r0, r1		(add r0, r1, #0)
  1059ec:	bc04      	pop	{r2}
  1059ee:	4690      	mov	r8, r2
  1059f0:	bcf0      	pop	{r4, r5, r6, r7}
  1059f2:	bc02      	pop	{r1}
  1059f4:	4708      	bx	r1
  1059f6:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1059f8:	330a      	add	r3, #10
  1059fa:	2509      	mov	r5, #9
  1059fc:	e7e5      	b	1059ca <_s2b+0x56>
  1059fe:	2100      	mov	r1, #0
  105a00:	e7cc      	b	10599c <_s2b+0x28>
  105a02:	46c0      	nop			(mov r8, r8)

00105a04 <_realloc_r>:
  105a04:	b5f0      	push	{r4, r5, r6, r7, lr}
  105a06:	465f      	mov	r7, fp
  105a08:	4656      	mov	r6, sl
  105a0a:	464d      	mov	r5, r9
  105a0c:	4644      	mov	r4, r8
  105a0e:	b4f0      	push	{r4, r5, r6, r7}
  105a10:	b085      	sub	sp, #20
  105a12:	4683      	mov	fp, r0
  105a14:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  105a16:	1c15      	mov	r5, r2		(add r5, r2, #0)
  105a18:	2900      	cmp	r1, #0
  105a1a:	d100      	bne	105a1e <_realloc_r+0x1a>
  105a1c:	e118      	b	105c50 <_realloc_r+0x24c>
  105a1e:	1c34      	mov	r4, r6		(add r4, r6, #0)
  105a20:	3c08      	sub	r4, #8
  105a22:	fb8bf7ff 	bl	10513c <__malloc_lock>
  105a26:	6860      	ldr	r0, [r4, #4]
  105a28:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  105a2a:	320b      	add	r2, #11
  105a2c:	4681      	mov	r9, r0
  105a2e:	2a16      	cmp	r2, #22
  105a30:	d823      	bhi	105a7a <_realloc_r+0x76>
  105a32:	2110      	mov	r1, #16
  105a34:	9103      	str	r1, [sp, #12]
  105a36:	2010      	mov	r0, #16
  105a38:	9a03      	ldr	r2, [sp, #12]
  105a3a:	4295      	cmp	r5, r2
  105a3c:	d823      	bhi	105a86 <_realloc_r+0x82>
  105a3e:	2103      	mov	r1, #3
  105a40:	464a      	mov	r2, r9
  105a42:	438a      	bic	r2, r1
  105a44:	4690      	mov	r8, r2
  105a46:	468c      	mov	ip, r1
  105a48:	4580      	cmp	r8, r0
  105a4a:	db2a      	blt	105aa2 <_realloc_r+0x9e>
  105a4c:	1c25      	mov	r5, r4		(add r5, r4, #0)
  105a4e:	46a2      	mov	sl, r4
  105a50:	3508      	add	r5, #8
  105a52:	1c17      	mov	r7, r2		(add r7, r2, #0)
  105a54:	9903      	ldr	r1, [sp, #12]
  105a56:	1a78      	sub	r0, r7, r1
  105a58:	280f      	cmp	r0, #15
  105a5a:	d900      	bls	105a5e <_realloc_r+0x5a>
  105a5c:	e0fd      	b	105c5a <_realloc_r+0x256>
  105a5e:	6863      	ldr	r3, [r4, #4]
  105a60:	2101      	mov	r1, #1
  105a62:	400b      	and	r3, r1
  105a64:	433b      	orr	r3, r7
  105a66:	6063      	str	r3, [r4, #4]
  105a68:	4650      	mov	r0, sl
  105a6a:	183a      	add	r2, r7, r0
  105a6c:	6853      	ldr	r3, [r2, #4]
  105a6e:	430b      	orr	r3, r1
  105a70:	6053      	str	r3, [r2, #4]
  105a72:	4658      	mov	r0, fp
  105a74:	fb64f7ff 	bl	105140 <__malloc_unlock>
  105a78:	e009      	b	105a8e <_realloc_r+0x8a>
  105a7a:	2307      	mov	r3, #7
  105a7c:	1c10      	mov	r0, r2		(add r0, r2, #0)
  105a7e:	4398      	bic	r0, r3
  105a80:	9003      	str	r0, [sp, #12]
  105a82:	2800      	cmp	r0, #0
  105a84:	dad8      	bge	105a38 <_realloc_r+0x34>
  105a86:	230c      	mov	r3, #12
  105a88:	465e      	mov	r6, fp
  105a8a:	6033      	str	r3, [r6, #0]
  105a8c:	2500      	mov	r5, #0
  105a8e:	1c28      	mov	r0, r5		(add r0, r5, #0)
  105a90:	b005      	add	sp, #20
  105a92:	bc3c      	pop	{r2, r3, r4, r5}
  105a94:	4690      	mov	r8, r2
  105a96:	4699      	mov	r9, r3
  105a98:	46a2      	mov	sl, r4
  105a9a:	46ab      	mov	fp, r5
  105a9c:	bcf0      	pop	{r4, r5, r6, r7}
  105a9e:	bc02      	pop	{r1}
  105aa0:	4708      	bx	r1
  105aa2:	4bcd      	ldr	r3, [pc, #820]	(105dd8 <.text+0x5dd8>)
  105aa4:	1c21      	mov	r1, r4		(add r1, r4, #0)
  105aa6:	689a      	ldr	r2, [r3, #8]
  105aa8:	4441      	add	r1, r8
  105aaa:	46a2      	mov	sl, r4
  105aac:	9300      	str	r3, [sp, #0]
  105aae:	9201      	str	r2, [sp, #4]
  105ab0:	4291      	cmp	r1, r2
  105ab2:	d100      	bne	105ab6 <_realloc_r+0xb2>
  105ab4:	e0f2      	b	105c9c <_realloc_r+0x298>
  105ab6:	684f      	ldr	r7, [r1, #4]
  105ab8:	2301      	mov	r3, #1
  105aba:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  105abc:	439a      	bic	r2, r3
  105abe:	1852      	add	r2, r2, r1
  105ac0:	6852      	ldr	r2, [r2, #4]
  105ac2:	421a      	tst	r2, r3
  105ac4:	d000      	beq	105ac8 <_realloc_r+0xc4>
  105ac6:	e0db      	b	105c80 <_realloc_r+0x27c>
  105ac8:	4662      	mov	r2, ip
  105aca:	4397      	bic	r7, r2
  105acc:	46bc      	mov	ip, r7
  105ace:	4647      	mov	r7, r8
  105ad0:	4467      	add	r7, ip
  105ad2:	42b8      	cmp	r0, r7
  105ad4:	dc00      	bgt	105ad8 <_realloc_r+0xd4>
  105ad6:	e0d6      	b	105c86 <_realloc_r+0x282>
  105ad8:	464a      	mov	r2, r9
  105ada:	07d2      	lsl	r2, r2, #31
  105adc:	d47d      	bmi	105bda <_realloc_r+0x1d6>
  105ade:	6823      	ldr	r3, [r4, #0]
  105ae0:	1ae3      	sub	r3, r4, r3
  105ae2:	685a      	ldr	r2, [r3, #4]
  105ae4:	4699      	mov	r9, r3
  105ae6:	2303      	mov	r3, #3
  105ae8:	439a      	bic	r2, r3
  105aea:	2900      	cmp	r1, #0
  105aec:	d040      	beq	105b70 <_realloc_r+0x16c>
  105aee:	9b01      	ldr	r3, [sp, #4]
  105af0:	4299      	cmp	r1, r3
  105af2:	d100      	bne	105af6 <_realloc_r+0xf2>
  105af4:	e0f0      	b	105cd8 <_realloc_r+0x2d4>
  105af6:	4643      	mov	r3, r8
  105af8:	189f      	add	r7, r3, r2
  105afa:	4662      	mov	r2, ip
  105afc:	19d2      	add	r2, r2, r7
  105afe:	9204      	str	r2, [sp, #16]
  105b00:	4290      	cmp	r0, r2
  105b02:	dc37      	bgt	105b74 <_realloc_r+0x170>
  105b04:	68ca      	ldr	r2, [r1, #12]
  105b06:	688b      	ldr	r3, [r1, #8]
  105b08:	6093      	str	r3, [r2, #8]
  105b0a:	60da      	str	r2, [r3, #12]
  105b0c:	464b      	mov	r3, r9
  105b0e:	68da      	ldr	r2, [r3, #12]
  105b10:	689b      	ldr	r3, [r3, #8]
  105b12:	60da      	str	r2, [r3, #12]
  105b14:	6093      	str	r3, [r2, #8]
  105b16:	4642      	mov	r2, r8
  105b18:	464d      	mov	r5, r9
  105b1a:	3a04      	sub	r2, #4
  105b1c:	46ca      	mov	sl, r9
  105b1e:	3508      	add	r5, #8
  105b20:	2a24      	cmp	r2, #36
  105b22:	d900      	bls	105b26 <_realloc_r+0x122>
  105b24:	e129      	b	105d7a <_realloc_r+0x376>
  105b26:	1c30      	mov	r0, r6		(add r0, r6, #0)
  105b28:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  105b2a:	2a13      	cmp	r2, #19
  105b2c:	d915      	bls	105b5a <_realloc_r+0x156>
  105b2e:	1c31      	mov	r1, r6		(add r1, r6, #0)
  105b30:	c908      	ldmia	r1!,{r3}
  105b32:	4648      	mov	r0, r9
  105b34:	6083      	str	r3, [r0, #8]
  105b36:	6873      	ldr	r3, [r6, #4]
  105b38:	3408      	add	r4, #8
  105b3a:	60c3      	str	r3, [r0, #12]
  105b3c:	1d08      	add	r0, r1, #4
  105b3e:	2a1b      	cmp	r2, #27
  105b40:	d90b      	bls	105b5a <_realloc_r+0x156>
  105b42:	684b      	ldr	r3, [r1, #4]
  105b44:	4649      	mov	r1, r9
  105b46:	610b      	str	r3, [r1, #16]
  105b48:	6843      	ldr	r3, [r0, #4]
  105b4a:	1d01      	add	r1, r0, #4
  105b4c:	464e      	mov	r6, r9
  105b4e:	6173      	str	r3, [r6, #20]
  105b50:	3408      	add	r4, #8
  105b52:	1d08      	add	r0, r1, #4
  105b54:	2a24      	cmp	r2, #36
  105b56:	d100      	bne	105b5a <_realloc_r+0x156>
  105b58:	e128      	b	105dac <_realloc_r+0x3a8>
  105b5a:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105b5c:	c908      	ldmia	r1!,{r3}
  105b5e:	1c22      	mov	r2, r4		(add r2, r4, #0)
  105b60:	c208      	stmia	r2!,{r3}
  105b62:	6843      	ldr	r3, [r0, #4]
  105b64:	6063      	str	r3, [r4, #4]
  105b66:	9f04      	ldr	r7, [sp, #16]
  105b68:	684b      	ldr	r3, [r1, #4]
  105b6a:	464c      	mov	r4, r9
  105b6c:	6053      	str	r3, [r2, #4]
  105b6e:	e771      	b	105a54 <_realloc_r+0x50>
  105b70:	4641      	mov	r1, r8
  105b72:	188f      	add	r7, r1, r2
  105b74:	42b8      	cmp	r0, r7
  105b76:	dc30      	bgt	105bda <_realloc_r+0x1d6>
  105b78:	464b      	mov	r3, r9
  105b7a:	68da      	ldr	r2, [r3, #12]
  105b7c:	689b      	ldr	r3, [r3, #8]
  105b7e:	60da      	str	r2, [r3, #12]
  105b80:	6093      	str	r3, [r2, #8]
  105b82:	4642      	mov	r2, r8
  105b84:	464d      	mov	r5, r9
  105b86:	3a04      	sub	r2, #4
  105b88:	46ca      	mov	sl, r9
  105b8a:	3508      	add	r5, #8
  105b8c:	2a24      	cmp	r2, #36
  105b8e:	d900      	bls	105b92 <_realloc_r+0x18e>
  105b90:	e0fa      	b	105d88 <_realloc_r+0x384>
  105b92:	1c30      	mov	r0, r6		(add r0, r6, #0)
  105b94:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  105b96:	2a13      	cmp	r2, #19
  105b98:	d915      	bls	105bc6 <_realloc_r+0x1c2>
  105b9a:	1c31      	mov	r1, r6		(add r1, r6, #0)
  105b9c:	c908      	ldmia	r1!,{r3}
  105b9e:	4648      	mov	r0, r9
  105ba0:	6083      	str	r3, [r0, #8]
  105ba2:	6873      	ldr	r3, [r6, #4]
  105ba4:	3408      	add	r4, #8
  105ba6:	60c3      	str	r3, [r0, #12]
  105ba8:	1d08      	add	r0, r1, #4
  105baa:	2a1b      	cmp	r2, #27
  105bac:	d90b      	bls	105bc6 <_realloc_r+0x1c2>
  105bae:	684b      	ldr	r3, [r1, #4]
  105bb0:	4649      	mov	r1, r9
  105bb2:	610b      	str	r3, [r1, #16]
  105bb4:	6843      	ldr	r3, [r0, #4]
  105bb6:	1d01      	add	r1, r0, #4
  105bb8:	464e      	mov	r6, r9
  105bba:	6173      	str	r3, [r6, #20]
  105bbc:	3408      	add	r4, #8
  105bbe:	1d08      	add	r0, r1, #4
  105bc0:	2a24      	cmp	r2, #36
  105bc2:	d100      	bne	105bc6 <_realloc_r+0x1c2>
  105bc4:	e0f9      	b	105dba <_realloc_r+0x3b6>
  105bc6:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105bc8:	c908      	ldmia	r1!,{r3}
  105bca:	1c22      	mov	r2, r4		(add r2, r4, #0)
  105bcc:	c208      	stmia	r2!,{r3}
  105bce:	6843      	ldr	r3, [r0, #4]
  105bd0:	6063      	str	r3, [r4, #4]
  105bd2:	684b      	ldr	r3, [r1, #4]
  105bd4:	464c      	mov	r4, r9
  105bd6:	6053      	str	r3, [r2, #4]
  105bd8:	e73c      	b	105a54 <_realloc_r+0x50>
  105bda:	1c29      	mov	r1, r5		(add r1, r5, #0)
  105bdc:	4658      	mov	r0, fp
  105bde:	ff09f7fe 	bl	1049f4 <_malloc_r>
  105be2:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105be4:	2800      	cmp	r0, #0
  105be6:	d100      	bne	105bea <_realloc_r+0x1e6>
  105be8:	e743      	b	105a72 <_realloc_r+0x6e>
  105bea:	6863      	ldr	r3, [r4, #4]
  105bec:	2201      	mov	r2, #1
  105bee:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105bf0:	4393      	bic	r3, r2
  105bf2:	3908      	sub	r1, #8
  105bf4:	18e3      	add	r3, r4, r3
  105bf6:	4299      	cmp	r1, r3
  105bf8:	d100      	bne	105bfc <_realloc_r+0x1f8>
  105bfa:	e0b6      	b	105d6a <_realloc_r+0x366>
  105bfc:	4642      	mov	r2, r8
  105bfe:	3a04      	sub	r2, #4
  105c00:	2a24      	cmp	r2, #36
  105c02:	d847      	bhi	105c94 <_realloc_r+0x290>
  105c04:	1c30      	mov	r0, r6		(add r0, r6, #0)
  105c06:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  105c08:	2a13      	cmp	r2, #19
  105c0a:	d914      	bls	105c36 <_realloc_r+0x232>
  105c0c:	1c37      	mov	r7, r6		(add r7, r6, #0)
  105c0e:	cf08      	ldmia	r7!,{r3}
  105c10:	1c29      	mov	r1, r5		(add r1, r5, #0)
  105c12:	c108      	stmia	r1!,{r3}
  105c14:	6873      	ldr	r3, [r6, #4]
  105c16:	1d0c      	add	r4, r1, #4
  105c18:	606b      	str	r3, [r5, #4]
  105c1a:	1d38      	add	r0, r7, #4
  105c1c:	2a1b      	cmp	r2, #27
  105c1e:	d90a      	bls	105c36 <_realloc_r+0x232>
  105c20:	687b      	ldr	r3, [r7, #4]
  105c22:	604b      	str	r3, [r1, #4]
  105c24:	6843      	ldr	r3, [r0, #4]
  105c26:	1d27      	add	r7, r4, #4
  105c28:	1d01      	add	r1, r0, #4
  105c2a:	6063      	str	r3, [r4, #4]
  105c2c:	1d08      	add	r0, r1, #4
  105c2e:	1d3c      	add	r4, r7, #4
  105c30:	2a24      	cmp	r2, #36
  105c32:	d100      	bne	105c36 <_realloc_r+0x232>
  105c34:	e0ae      	b	105d94 <_realloc_r+0x390>
  105c36:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105c38:	c908      	ldmia	r1!,{r3}
  105c3a:	1c22      	mov	r2, r4		(add r2, r4, #0)
  105c3c:	c208      	stmia	r2!,{r3}
  105c3e:	6843      	ldr	r3, [r0, #4]
  105c40:	6063      	str	r3, [r4, #4]
  105c42:	684b      	ldr	r3, [r1, #4]
  105c44:	6053      	str	r3, [r2, #4]
  105c46:	4658      	mov	r0, fp
  105c48:	1c31      	mov	r1, r6		(add r1, r6, #0)
  105c4a:	fb79f7fe 	bl	104340 <_free_r>
  105c4e:	e710      	b	105a72 <_realloc_r+0x6e>
  105c50:	1c11      	mov	r1, r2		(add r1, r2, #0)
  105c52:	fecff7fe 	bl	1049f4 <_malloc_r>
  105c56:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105c58:	e719      	b	105a8e <_realloc_r+0x8a>
  105c5a:	6863      	ldr	r3, [r4, #4]
  105c5c:	2201      	mov	r2, #1
  105c5e:	9e03      	ldr	r6, [sp, #12]
  105c60:	4013      	and	r3, r2
  105c62:	4333      	orr	r3, r6
  105c64:	6063      	str	r3, [r4, #4]
  105c66:	1c03      	mov	r3, r0		(add r3, r0, #0)
  105c68:	4451      	add	r1, sl
  105c6a:	4313      	orr	r3, r2
  105c6c:	604b      	str	r3, [r1, #4]
  105c6e:	1808      	add	r0, r1, r0
  105c70:	6843      	ldr	r3, [r0, #4]
  105c72:	4313      	orr	r3, r2
  105c74:	6043      	str	r3, [r0, #4]
  105c76:	3108      	add	r1, #8
  105c78:	4658      	mov	r0, fp
  105c7a:	fb61f7fe 	bl	104340 <_free_r>
  105c7e:	e6f8      	b	105a72 <_realloc_r+0x6e>
  105c80:	2100      	mov	r1, #0
  105c82:	468c      	mov	ip, r1
  105c84:	e728      	b	105ad8 <_realloc_r+0xd4>
  105c86:	68ca      	ldr	r2, [r1, #12]
  105c88:	688b      	ldr	r3, [r1, #8]
  105c8a:	1c25      	mov	r5, r4		(add r5, r4, #0)
  105c8c:	3508      	add	r5, #8
  105c8e:	60da      	str	r2, [r3, #12]
  105c90:	6093      	str	r3, [r2, #8]
  105c92:	e6df      	b	105a54 <_realloc_r+0x50>
  105c94:	1c31      	mov	r1, r6		(add r1, r6, #0)
  105c96:	f9d9f7ff 	bl	10504c <memmove>
  105c9a:	e7d4      	b	105c46 <_realloc_r+0x242>
  105c9c:	684b      	ldr	r3, [r1, #4]
  105c9e:	4662      	mov	r2, ip
  105ca0:	4393      	bic	r3, r2
  105ca2:	469c      	mov	ip, r3
  105ca4:	9b03      	ldr	r3, [sp, #12]
  105ca6:	4642      	mov	r2, r8
  105ca8:	4462      	add	r2, ip
  105caa:	3310      	add	r3, #16
  105cac:	429a      	cmp	r2, r3
  105cae:	da00      	bge	105cb2 <_realloc_r+0x2ae>
  105cb0:	e712      	b	105ad8 <_realloc_r+0xd4>
  105cb2:	9903      	ldr	r1, [sp, #12]
  105cb4:	9b00      	ldr	r3, [sp, #0]
  105cb6:	9e03      	ldr	r6, [sp, #12]
  105cb8:	4451      	add	r1, sl
  105cba:	6099      	str	r1, [r3, #8]
  105cbc:	1b93      	sub	r3, r2, r6
  105cbe:	2201      	mov	r2, #1
  105cc0:	4313      	orr	r3, r2
  105cc2:	604b      	str	r3, [r1, #4]
  105cc4:	6863      	ldr	r3, [r4, #4]
  105cc6:	4013      	and	r3, r2
  105cc8:	4333      	orr	r3, r6
  105cca:	6063      	str	r3, [r4, #4]
  105ccc:	4658      	mov	r0, fp
  105cce:	fa37f7ff 	bl	105140 <__malloc_unlock>
  105cd2:	1c25      	mov	r5, r4		(add r5, r4, #0)
  105cd4:	3508      	add	r5, #8
  105cd6:	e6da      	b	105a8e <_realloc_r+0x8a>
  105cd8:	4641      	mov	r1, r8
  105cda:	9b03      	ldr	r3, [sp, #12]
  105cdc:	188f      	add	r7, r1, r2
  105cde:	4662      	mov	r2, ip
  105ce0:	19d2      	add	r2, r2, r7
  105ce2:	3310      	add	r3, #16
  105ce4:	9202      	str	r2, [sp, #8]
  105ce6:	429a      	cmp	r2, r3
  105ce8:	da00      	bge	105cec <_realloc_r+0x2e8>
  105cea:	e743      	b	105b74 <_realloc_r+0x170>
  105cec:	464b      	mov	r3, r9
  105cee:	68da      	ldr	r2, [r3, #12]
  105cf0:	689b      	ldr	r3, [r3, #8]
  105cf2:	60da      	str	r2, [r3, #12]
  105cf4:	6093      	str	r3, [r2, #8]
  105cf6:	4642      	mov	r2, r8
  105cf8:	464d      	mov	r5, r9
  105cfa:	3a04      	sub	r2, #4
  105cfc:	3508      	add	r5, #8
  105cfe:	2a24      	cmp	r2, #36
  105d00:	d84f      	bhi	105da2 <_realloc_r+0x39e>
  105d02:	1c30      	mov	r0, r6		(add r0, r6, #0)
  105d04:	1c2c      	mov	r4, r5		(add r4, r5, #0)
  105d06:	2a13      	cmp	r2, #19
  105d08:	d914      	bls	105d34 <_realloc_r+0x330>
  105d0a:	1c31      	mov	r1, r6		(add r1, r6, #0)
  105d0c:	c908      	ldmia	r1!,{r3}
  105d0e:	4648      	mov	r0, r9
  105d10:	6083      	str	r3, [r0, #8]
  105d12:	6873      	ldr	r3, [r6, #4]
  105d14:	3408      	add	r4, #8
  105d16:	60c3      	str	r3, [r0, #12]
  105d18:	1d08      	add	r0, r1, #4
  105d1a:	2a1b      	cmp	r2, #27
  105d1c:	d90a      	bls	105d34 <_realloc_r+0x330>
  105d1e:	684b      	ldr	r3, [r1, #4]
  105d20:	4649      	mov	r1, r9
  105d22:	610b      	str	r3, [r1, #16]
  105d24:	6843      	ldr	r3, [r0, #4]
  105d26:	1d01      	add	r1, r0, #4
  105d28:	464e      	mov	r6, r9
  105d2a:	6173      	str	r3, [r6, #20]
  105d2c:	3408      	add	r4, #8
  105d2e:	1d08      	add	r0, r1, #4
  105d30:	2a24      	cmp	r2, #36
  105d32:	d049      	beq	105dc8 <_realloc_r+0x3c4>
  105d34:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105d36:	c908      	ldmia	r1!,{r3}
  105d38:	1c22      	mov	r2, r4		(add r2, r4, #0)
  105d3a:	c208      	stmia	r2!,{r3}
  105d3c:	6843      	ldr	r3, [r0, #4]
  105d3e:	6063      	str	r3, [r4, #4]
  105d40:	684b      	ldr	r3, [r1, #4]
  105d42:	6053      	str	r3, [r2, #4]
  105d44:	9a02      	ldr	r2, [sp, #8]
  105d46:	9e03      	ldr	r6, [sp, #12]
  105d48:	9903      	ldr	r1, [sp, #12]
  105d4a:	1b93      	sub	r3, r2, r6
  105d4c:	2201      	mov	r2, #1
  105d4e:	4449      	add	r1, r9
  105d50:	9800      	ldr	r0, [sp, #0]
  105d52:	4313      	orr	r3, r2
  105d54:	604b      	str	r3, [r1, #4]
  105d56:	6081      	str	r1, [r0, #8]
  105d58:	4648      	mov	r0, r9
  105d5a:	6843      	ldr	r3, [r0, #4]
  105d5c:	4013      	and	r3, r2
  105d5e:	4333      	orr	r3, r6
  105d60:	6043      	str	r3, [r0, #4]
  105d62:	4658      	mov	r0, fp
  105d64:	f9ecf7ff 	bl	105140 <__malloc_unlock>
  105d68:	e691      	b	105a8e <_realloc_r+0x8a>
  105d6a:	684b      	ldr	r3, [r1, #4]
  105d6c:	2203      	mov	r2, #3
  105d6e:	4393      	bic	r3, r2
  105d70:	4640      	mov	r0, r8
  105d72:	1c25      	mov	r5, r4		(add r5, r4, #0)
  105d74:	18c7      	add	r7, r0, r3
  105d76:	3508      	add	r5, #8
  105d78:	e66c      	b	105a54 <_realloc_r+0x50>
  105d7a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  105d7c:	1c31      	mov	r1, r6		(add r1, r6, #0)
  105d7e:	f965f7ff 	bl	10504c <memmove>
  105d82:	9f04      	ldr	r7, [sp, #16]
  105d84:	464c      	mov	r4, r9
  105d86:	e665      	b	105a54 <_realloc_r+0x50>
  105d88:	1c28      	mov	r0, r5		(add r0, r5, #0)
  105d8a:	1c31      	mov	r1, r6		(add r1, r6, #0)
  105d8c:	f95ef7ff 	bl	10504c <memmove>
  105d90:	464c      	mov	r4, r9
  105d92:	e65f      	b	105a54 <_realloc_r+0x50>
  105d94:	684b      	ldr	r3, [r1, #4]
  105d96:	607b      	str	r3, [r7, #4]
  105d98:	6843      	ldr	r3, [r0, #4]
  105d9a:	3008      	add	r0, #8
  105d9c:	6063      	str	r3, [r4, #4]
  105d9e:	3408      	add	r4, #8
  105da0:	e749      	b	105c36 <_realloc_r+0x232>
  105da2:	1c28      	mov	r0, r5		(add r0, r5, #0)
  105da4:	1c31      	mov	r1, r6		(add r1, r6, #0)
  105da6:	f951f7ff 	bl	10504c <memmove>
  105daa:	e7cb      	b	105d44 <_realloc_r+0x340>
  105dac:	684b      	ldr	r3, [r1, #4]
  105dae:	61b3      	str	r3, [r6, #24]
  105db0:	6843      	ldr	r3, [r0, #4]
  105db2:	3408      	add	r4, #8
  105db4:	3008      	add	r0, #8
  105db6:	61f3      	str	r3, [r6, #28]
  105db8:	e6cf      	b	105b5a <_realloc_r+0x156>
  105dba:	684b      	ldr	r3, [r1, #4]
  105dbc:	61b3      	str	r3, [r6, #24]
  105dbe:	6843      	ldr	r3, [r0, #4]
  105dc0:	3408      	add	r4, #8
  105dc2:	3008      	add	r0, #8
  105dc4:	61f3      	str	r3, [r6, #28]
  105dc6:	e6fe      	b	105bc6 <_realloc_r+0x1c2>
  105dc8:	684b      	ldr	r3, [r1, #4]
  105dca:	61b3      	str	r3, [r6, #24]
  105dcc:	6843      	ldr	r3, [r0, #4]
  105dce:	3408      	add	r4, #8
  105dd0:	3008      	add	r0, #8
  105dd2:	61f3      	str	r3, [r6, #28]
  105dd4:	e7ae      	b	105d34 <_realloc_r+0x330>
  105dd6:	0000      	lsl	r0, r0, #0
  105dd8:	041c      	lsl	r4, r3, #16
  105dda:	0020      	lsl	r0, r4, #0

00105ddc <isinf>:
  105ddc:	424a      	neg	r2, r1
  105dde:	4b06      	ldr	r3, [pc, #24]	(105df8 <.text+0x5df8>)
  105de0:	430a      	orr	r2, r1
  105de2:	4003      	and	r3, r0
  105de4:	0fd2      	lsr	r2, r2, #31
  105de6:	431a      	orr	r2, r3
  105de8:	4b04      	ldr	r3, [pc, #16]	(105dfc <.text+0x5dfc>)
  105dea:	1a9b      	sub	r3, r3, r2
  105dec:	425a      	neg	r2, r3
  105dee:	4313      	orr	r3, r2
  105df0:	0fdb      	lsr	r3, r3, #31
  105df2:	2001      	mov	r0, #1
  105df4:	1ac0      	sub	r0, r0, r3
  105df6:	4770      	bx	lr
  105df8:	ffff      	second half of BL instruction 0xffff
  105dfa:	7fff      	ldrb	r7, [r7, #31]
  105dfc:	0000      	lsl	r0, r0, #0
  105dfe:	7ff0      	ldrb	r0, [r6, #31]

00105e00 <isnan>:
  105e00:	424a      	neg	r2, r1
  105e02:	4b04      	ldr	r3, [pc, #16]	(105e14 <.text+0x5e14>)
  105e04:	430a      	orr	r2, r1
  105e06:	4003      	and	r3, r0
  105e08:	0fd2      	lsr	r2, r2, #31
  105e0a:	4803      	ldr	r0, [pc, #12]	(105e18 <.text+0x5e18>)
  105e0c:	431a      	orr	r2, r3
  105e0e:	1a80      	sub	r0, r0, r2
  105e10:	0fc0      	lsr	r0, r0, #31
  105e12:	4770      	bx	lr
  105e14:	ffff      	second half of BL instruction 0xffff
  105e16:	7fff      	ldrb	r7, [r7, #31]
  105e18:	0000      	lsl	r0, r0, #0
  105e1a:	7ff0      	ldrb	r0, [r6, #31]

00105e1c <__sclose>:
  105e1c:	b500      	push	{lr}
  105e1e:	4b04      	ldr	r3, [pc, #16]	(105e30 <.text+0x5e30>)
  105e20:	1c02      	mov	r2, r0		(add r2, r0, #0)
  105e22:	6818      	ldr	r0, [r3, #0]
  105e24:	230e      	mov	r3, #14
  105e26:	5ed1      	ldrsh	r1, [r2, r3]
  105e28:	fa3cf001 	bl	1072a4 <___close_r_from_thumb>
  105e2c:	bc02      	pop	{r1}
  105e2e:	4708      	bx	r1
  105e30:	0008      	lsl	r0, r1, #0
  105e32:	0020      	lsl	r0, r4, #0

00105e34 <__sseek>:
  105e34:	b530      	push	{r4, r5, lr}
  105e36:	1c13      	mov	r3, r2		(add r3, r2, #0)
  105e38:	4a0c      	ldr	r2, [pc, #48]	(105e6c <.text+0x5e6c>)
  105e3a:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105e3c:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  105e3e:	6810      	ldr	r0, [r2, #0]
  105e40:	220e      	mov	r2, #14
  105e42:	5ea9      	ldrsh	r1, [r5, r2]
  105e44:	1c22      	mov	r2, r4		(add r2, r4, #0)
  105e46:	fa31f001 	bl	1072ac <___lseek_r_from_thumb>
  105e4a:	1c43      	add	r3, r0, #1
  105e4c:	d008      	beq	105e60 <__sseek+0x2c>
  105e4e:	89ab      	ldrh	r3, [r5, #12]
  105e50:	2280      	mov	r2, #128
  105e52:	0152      	lsl	r2, r2, #5
  105e54:	4313      	orr	r3, r2
  105e56:	81ab      	strh	r3, [r5, #12]
  105e58:	6528      	str	r0, [r5, #80]
  105e5a:	bc30      	pop	{r4, r5}
  105e5c:	bc02      	pop	{r1}
  105e5e:	4708      	bx	r1
  105e60:	89ab      	ldrh	r3, [r5, #12]
  105e62:	4a03      	ldr	r2, [pc, #12]	(105e70 <.text+0x5e70>)
  105e64:	4013      	and	r3, r2
  105e66:	81ab      	strh	r3, [r5, #12]
  105e68:	e7f7      	b	105e5a <__sseek+0x26>
  105e6a:	0000      	lsl	r0, r0, #0
  105e6c:	0008      	lsl	r0, r1, #0
  105e6e:	0020      	lsl	r0, r4, #0
  105e70:	efff      	undefined
  105e72:	ffff      	second half of BL instruction 0xffff

00105e74 <__swrite>:
  105e74:	b5f0      	push	{r4, r5, r6, r7, lr}
  105e76:	1c17      	mov	r7, r2		(add r7, r2, #0)
  105e78:	8982      	ldrh	r2, [r0, #12]
  105e7a:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105e7c:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  105e7e:	05d3      	lsl	r3, r2, #23
  105e80:	d40d      	bmi	105e9e <__swrite+0x2a>
  105e82:	4d0c      	ldr	r5, [pc, #48]	(105eb4 <.text+0x5eb4>)
  105e84:	4b0c      	ldr	r3, [pc, #48]	(105eb8 <.text+0x5eb8>)
  105e86:	4013      	and	r3, r2
  105e88:	81a3      	strh	r3, [r4, #12]
  105e8a:	6828      	ldr	r0, [r5, #0]
  105e8c:	230e      	mov	r3, #14
  105e8e:	5ee1      	ldrsh	r1, [r4, r3]
  105e90:	1c32      	mov	r2, r6		(add r2, r6, #0)
  105e92:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  105e94:	fa0ef001 	bl	1072b4 <___write_r_from_thumb>
  105e98:	bcf0      	pop	{r4, r5, r6, r7}
  105e9a:	bc02      	pop	{r1}
  105e9c:	4708      	bx	r1
  105e9e:	4d05      	ldr	r5, [pc, #20]	(105eb4 <.text+0x5eb4>)
  105ea0:	230e      	mov	r3, #14
  105ea2:	5ee1      	ldrsh	r1, [r4, r3]
  105ea4:	2200      	mov	r2, #0
  105ea6:	6828      	ldr	r0, [r5, #0]
  105ea8:	2302      	mov	r3, #2
  105eaa:	f9fff001 	bl	1072ac <___lseek_r_from_thumb>
  105eae:	89a2      	ldrh	r2, [r4, #12]
  105eb0:	e7e8      	b	105e84 <__swrite+0x10>
  105eb2:	0000      	lsl	r0, r0, #0
  105eb4:	0008      	lsl	r0, r1, #0
  105eb6:	0020      	lsl	r0, r4, #0
  105eb8:	efff      	undefined
  105eba:	ffff      	second half of BL instruction 0xffff

00105ebc <__sread>:
  105ebc:	b530      	push	{r4, r5, lr}
  105ebe:	1c13      	mov	r3, r2		(add r3, r2, #0)
  105ec0:	4a0a      	ldr	r2, [pc, #40]	(105eec <.text+0x5eec>)
  105ec2:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105ec4:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  105ec6:	6810      	ldr	r0, [r2, #0]
  105ec8:	220e      	mov	r2, #14
  105eca:	5ea9      	ldrsh	r1, [r5, r2]
  105ecc:	1c22      	mov	r2, r4		(add r2, r4, #0)
  105ece:	f9f5f001 	bl	1072bc <___read_r_from_thumb>
  105ed2:	2800      	cmp	r0, #0
  105ed4:	db05      	blt	105ee2 <__sread+0x26>
  105ed6:	6d2b      	ldr	r3, [r5, #80]
  105ed8:	181b      	add	r3, r3, r0
  105eda:	652b      	str	r3, [r5, #80]
  105edc:	bc30      	pop	{r4, r5}
  105ede:	bc02      	pop	{r1}
  105ee0:	4708      	bx	r1
  105ee2:	89ab      	ldrh	r3, [r5, #12]
  105ee4:	4a02      	ldr	r2, [pc, #8]	(105ef0 <.text+0x5ef0>)
  105ee6:	4013      	and	r3, r2
  105ee8:	81ab      	strh	r3, [r5, #12]
  105eea:	e7f7      	b	105edc <__sread+0x20>
  105eec:	0008      	lsl	r0, r1, #0
  105eee:	0020      	lsl	r0, r4, #0
  105ef0:	efff      	undefined
  105ef2:	ffff      	second half of BL instruction 0xffff

00105ef4 <strcmp>:
  105ef4:	b530      	push	{r4, r5, lr}
  105ef6:	1c02      	mov	r2, r0		(add r2, r0, #0)
  105ef8:	430a      	orr	r2, r1
  105efa:	2303      	mov	r3, #3
  105efc:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105efe:	421a      	tst	r2, r3
  105f00:	d11e      	bne	105f40 <strcmp+0x4c>
  105f02:	6802      	ldr	r2, [r0, #0]
  105f04:	680b      	ldr	r3, [r1, #0]
  105f06:	429a      	cmp	r2, r3
  105f08:	d111      	bne	105f2e <strcmp+0x3a>
  105f0a:	4c12      	ldr	r4, [pc, #72]	(105f54 <.text+0x5f54>)
  105f0c:	1913      	add	r3, r2, r4
  105f0e:	4c12      	ldr	r4, [pc, #72]	(105f58 <.text+0x5f58>)
  105f10:	4023      	and	r3, r4
  105f12:	4393      	bic	r3, r2
  105f14:	d005      	beq	105f22 <strcmp+0x2e>
  105f16:	e01b      	b	105f50 <strcmp+0x5c>
  105f18:	4d0e      	ldr	r5, [pc, #56]	(105f54 <.text+0x5f54>)
  105f1a:	1953      	add	r3, r2, r5
  105f1c:	4023      	and	r3, r4
  105f1e:	4393      	bic	r3, r2
  105f20:	d116      	bne	105f50 <strcmp+0x5c>
  105f22:	3004      	add	r0, #4
  105f24:	3104      	add	r1, #4
  105f26:	6802      	ldr	r2, [r0, #0]
  105f28:	680b      	ldr	r3, [r1, #0]
  105f2a:	429a      	cmp	r2, r3
  105f2c:	d0f4      	beq	105f18 <strcmp+0x24>
  105f2e:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105f30:	7823      	ldrb	r3, [r4, #0]
  105f32:	2b00      	cmp	r3, #0
  105f34:	d007      	beq	105f46 <strcmp+0x52>
  105f36:	7808      	ldrb	r0, [r1, #0]
  105f38:	4298      	cmp	r0, r3
  105f3a:	d105      	bne	105f48 <strcmp+0x54>
  105f3c:	3401      	add	r4, #1
  105f3e:	3101      	add	r1, #1
  105f40:	7823      	ldrb	r3, [r4, #0]
  105f42:	2b00      	cmp	r3, #0
  105f44:	d1f7      	bne	105f36 <strcmp+0x42>
  105f46:	7808      	ldrb	r0, [r1, #0]
  105f48:	1a18      	sub	r0, r3, r0
  105f4a:	bc30      	pop	{r4, r5}
  105f4c:	bc02      	pop	{r1}
  105f4e:	4708      	bx	r1
  105f50:	2000      	mov	r0, #0
  105f52:	e7fa      	b	105f4a <strcmp+0x56>
  105f54:	feff      	second half of BL instruction 0xfeff
  105f56:	fefe      	second half of BL instruction 0xfefe
  105f58:	8080      	strh	r0, [r0, #4]
  105f5a:	8080      	strh	r0, [r0, #4]

00105f5c <_calloc_r>:
  105f5c:	b510      	push	{r4, lr}
  105f5e:	4351      	mul	r1, r2
  105f60:	fd48f7fe 	bl	1049f4 <_malloc_r>
  105f64:	1c04      	mov	r4, r0		(add r4, r0, #0)
  105f66:	2800      	cmp	r0, #0
  105f68:	d00f      	beq	105f8a <_calloc_r+0x2e>
  105f6a:	1c03      	mov	r3, r0		(add r3, r0, #0)
  105f6c:	3b08      	sub	r3, #8
  105f6e:	685b      	ldr	r3, [r3, #4]
  105f70:	2203      	mov	r2, #3
  105f72:	4393      	bic	r3, r2
  105f74:	1f1a      	sub	r2, r3, #4
  105f76:	2a24      	cmp	r2, #36
  105f78:	d81b      	bhi	105fb2 <_calloc_r+0x56>
  105f7a:	1c01      	mov	r1, r0		(add r1, r0, #0)
  105f7c:	2a13      	cmp	r2, #19
  105f7e:	d808      	bhi	105f92 <_calloc_r+0x36>
  105f80:	2200      	mov	r2, #0
  105f82:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  105f84:	c304      	stmia	r3!,{r2}
  105f86:	604a      	str	r2, [r1, #4]
  105f88:	605a      	str	r2, [r3, #4]
  105f8a:	1c20      	mov	r0, r4		(add r0, r4, #0)
  105f8c:	bc10      	pop	{r4}
  105f8e:	bc02      	pop	{r1}
  105f90:	4708      	bx	r1
  105f92:	2300      	mov	r3, #0
  105f94:	c008      	stmia	r0!,{r3}
  105f96:	6063      	str	r3, [r4, #4]
  105f98:	1d01      	add	r1, r0, #4
  105f9a:	2a1b      	cmp	r2, #27
  105f9c:	d9f0      	bls	105f80 <_calloc_r+0x24>
  105f9e:	6043      	str	r3, [r0, #4]
  105fa0:	1d08      	add	r0, r1, #4
  105fa2:	604b      	str	r3, [r1, #4]
  105fa4:	1d01      	add	r1, r0, #4
  105fa6:	2a24      	cmp	r2, #36
  105fa8:	d1ea      	bne	105f80 <_calloc_r+0x24>
  105faa:	6043      	str	r3, [r0, #4]
  105fac:	604b      	str	r3, [r1, #4]
  105fae:	3108      	add	r1, #8
  105fb0:	e7e6      	b	105f80 <_calloc_r+0x24>
  105fb2:	2100      	mov	r1, #0
  105fb4:	f890f7ff 	bl	1050d8 <memset>
  105fb8:	e7e7      	b	105f8a <_calloc_r+0x2e>
  105fba:	46c0      	nop			(mov r8, r8)

00105fbc <_fclose_r>:
  105fbc:	b570      	push	{r4, r5, r6, lr}
  105fbe:	1c05      	mov	r5, r0		(add r5, r0, #0)
  105fc0:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  105fc2:	2900      	cmp	r1, #0
  105fc4:	d037      	beq	106036 <_fclose_r+0x7a>
  105fc6:	f8a5f7fe 	bl	104114 <__sfp_lock_acquire>
  105fca:	2d00      	cmp	r5, #0
  105fcc:	d002      	beq	105fd4 <_fclose_r+0x18>
  105fce:	6bab      	ldr	r3, [r5, #56]
  105fd0:	2b00      	cmp	r3, #0
  105fd2:	d032      	beq	10603a <_fclose_r+0x7e>
  105fd4:	89a3      	ldrh	r3, [r4, #12]
  105fd6:	2b00      	cmp	r3, #0
  105fd8:	d02b      	beq	106032 <_fclose_r+0x76>
  105fda:	071a      	lsl	r2, r3, #28
  105fdc:	d431      	bmi	106042 <_fclose_r+0x86>
  105fde:	2600      	mov	r6, #0
  105fe0:	6ae3      	ldr	r3, [r4, #44]
  105fe2:	2b00      	cmp	r3, #0
  105fe4:	d004      	beq	105ff0 <_fclose_r+0x34>
  105fe6:	69e0      	ldr	r0, [r4, #28]
  105fe8:	f844f000 	bl	106074 <.text+0x6074>
  105fec:	2800      	cmp	r0, #0
  105fee:	db32      	blt	106056 <_fclose_r+0x9a>
  105ff0:	89a3      	ldrh	r3, [r4, #12]
  105ff2:	061a      	lsl	r2, r3, #24
  105ff4:	d42a      	bmi	10604c <_fclose_r+0x90>
  105ff6:	6b21      	ldr	r1, [r4, #48]
  105ff8:	2900      	cmp	r1, #0
  105ffa:	d009      	beq	106010 <_fclose_r+0x54>
  105ffc:	1c23      	mov	r3, r4		(add r3, r4, #0)
  105ffe:	3340      	add	r3, #64
  106000:	4299      	cmp	r1, r3
  106002:	d003      	beq	10600c <_fclose_r+0x50>
  106004:	4b15      	ldr	r3, [pc, #84]	(10605c <.text+0x605c>)
  106006:	6818      	ldr	r0, [r3, #0]
  106008:	f99af7fe 	bl	104340 <_free_r>
  10600c:	2300      	mov	r3, #0
  10600e:	6323      	str	r3, [r4, #48]
  106010:	6c61      	ldr	r1, [r4, #68]
  106012:	2900      	cmp	r1, #0
  106014:	d005      	beq	106022 <_fclose_r+0x66>
  106016:	4b11      	ldr	r3, [pc, #68]	(10605c <.text+0x605c>)
  106018:	6818      	ldr	r0, [r3, #0]
  10601a:	f991f7fe 	bl	104340 <_free_r>
  10601e:	2300      	mov	r3, #0
  106020:	6463      	str	r3, [r4, #68]
  106022:	2300      	mov	r3, #0
  106024:	81a3      	strh	r3, [r4, #12]
  106026:	f877f7fe 	bl	104118 <__sfp_lock_release>
  10602a:	1c30      	mov	r0, r6		(add r0, r6, #0)
  10602c:	bc70      	pop	{r4, r5, r6}
  10602e:	bc02      	pop	{r1}
  106030:	4708      	bx	r1
  106032:	f871f7fe 	bl	104118 <__sfp_lock_release>
  106036:	2600      	mov	r6, #0
  106038:	e7f7      	b	10602a <_fclose_r+0x6e>
  10603a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10603c:	f872f7fe 	bl	104124 <__sinit>
  106040:	e7c8      	b	105fd4 <_fclose_r+0x18>
  106042:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106044:	f802f7fe 	bl	10404c <fflush>
  106048:	1c06      	mov	r6, r0		(add r6, r0, #0)
  10604a:	e7c9      	b	105fe0 <_fclose_r+0x24>
  10604c:	6921      	ldr	r1, [r4, #16]
  10604e:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106050:	f976f7fe 	bl	104340 <_free_r>
  106054:	e7cf      	b	105ff6 <_fclose_r+0x3a>
  106056:	2601      	mov	r6, #1
  106058:	4276      	neg	r6, r6
  10605a:	e7c9      	b	105ff0 <_fclose_r+0x34>
  10605c:	0008      	lsl	r0, r1, #0
  10605e:	0020      	lsl	r0, r4, #0

00106060 <fclose>:
  106060:	b500      	push	{lr}
  106062:	4b03      	ldr	r3, [pc, #12]	(106070 <.text+0x6070>)
  106064:	1c01      	mov	r1, r0		(add r1, r0, #0)
  106066:	6818      	ldr	r0, [r3, #0]
  106068:	ffa8f7ff 	bl	105fbc <_fclose_r>
  10606c:	bc02      	pop	{r1}
  10606e:	4708      	bx	r1
  106070:	0008      	lsl	r0, r1, #0
  106072:	0020      	lsl	r0, r4, #0
  106074:	4718      	bx	r3
  106076:	46c0      	nop			(mov r8, r8)

00106078 <__aeabi_uidiv>:
  106078:	2900      	cmp	r1, #0
  10607a:	d034      	beq	1060e6 <__aeabi_uidiv+0x6e>
  10607c:	2301      	mov	r3, #1
  10607e:	2200      	mov	r2, #0
  106080:	b410      	push	{r4}
  106082:	4288      	cmp	r0, r1
  106084:	d32c      	bcc	1060e0 <__aeabi_uidiv+0x68>
  106086:	2401      	mov	r4, #1
  106088:	0724      	lsl	r4, r4, #28
  10608a:	42a1      	cmp	r1, r4
  10608c:	d204      	bcs	106098 <__aeabi_uidiv+0x20>
  10608e:	4281      	cmp	r1, r0
  106090:	d202      	bcs	106098 <__aeabi_uidiv+0x20>
  106092:	0109      	lsl	r1, r1, #4
  106094:	011b      	lsl	r3, r3, #4
  106096:	e7f8      	b	10608a <__aeabi_uidiv+0x12>
  106098:	00e4      	lsl	r4, r4, #3
  10609a:	42a1      	cmp	r1, r4
  10609c:	d204      	bcs	1060a8 <__aeabi_uidiv+0x30>
  10609e:	4281      	cmp	r1, r0
  1060a0:	d202      	bcs	1060a8 <__aeabi_uidiv+0x30>
  1060a2:	0049      	lsl	r1, r1, #1
  1060a4:	005b      	lsl	r3, r3, #1
  1060a6:	e7f8      	b	10609a <__aeabi_uidiv+0x22>
  1060a8:	4288      	cmp	r0, r1
  1060aa:	d301      	bcc	1060b0 <__aeabi_uidiv+0x38>
  1060ac:	1a40      	sub	r0, r0, r1
  1060ae:	431a      	orr	r2, r3
  1060b0:	084c      	lsr	r4, r1, #1
  1060b2:	42a0      	cmp	r0, r4
  1060b4:	d302      	bcc	1060bc <__aeabi_uidiv+0x44>
  1060b6:	1b00      	sub	r0, r0, r4
  1060b8:	085c      	lsr	r4, r3, #1
  1060ba:	4322      	orr	r2, r4
  1060bc:	088c      	lsr	r4, r1, #2
  1060be:	42a0      	cmp	r0, r4
  1060c0:	d302      	bcc	1060c8 <__aeabi_uidiv+0x50>
  1060c2:	1b00      	sub	r0, r0, r4
  1060c4:	089c      	lsr	r4, r3, #2
  1060c6:	4322      	orr	r2, r4
  1060c8:	08cc      	lsr	r4, r1, #3
  1060ca:	42a0      	cmp	r0, r4
  1060cc:	d302      	bcc	1060d4 <__aeabi_uidiv+0x5c>
  1060ce:	1b00      	sub	r0, r0, r4
  1060d0:	08dc      	lsr	r4, r3, #3
  1060d2:	4322      	orr	r2, r4
  1060d4:	2800      	cmp	r0, #0
  1060d6:	d003      	beq	1060e0 <__aeabi_uidiv+0x68>
  1060d8:	091b      	lsr	r3, r3, #4
  1060da:	d001      	beq	1060e0 <__aeabi_uidiv+0x68>
  1060dc:	0909      	lsr	r1, r1, #4
  1060de:	e7e3      	b	1060a8 <__aeabi_uidiv+0x30>
  1060e0:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1060e2:	bc10      	pop	{r4}
  1060e4:	4770      	bx	lr
  1060e6:	b502      	push	{r1, lr}
  1060e8:	f92ef000 	bl	106348 <__aeabi_idiv0>
  1060ec:	2000      	mov	r0, #0
  1060ee:	bc06      	pop	{r1, r2}
  1060f0:	4710      	bx	r2
	...

001060f4 <__aeabi_uidivmod>:
  1060f4:	b503      	push	{r0, r1, lr}
  1060f6:	ffbff7ff 	bl	106078 <__aeabi_uidiv>
  1060fa:	bc0e      	pop	{r1, r2, r3}
  1060fc:	4342      	mul	r2, r0
  1060fe:	1a89      	sub	r1, r1, r2
  106100:	4718      	bx	r3
  106102:	46c0      	nop			(mov r8, r8)

00106104 <__aeabi_idiv>:
  106104:	2900      	cmp	r1, #0
  106106:	d041      	beq	10618c <__aeabi_idiv+0x88>
  106108:	b410      	push	{r4}
  10610a:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10610c:	404c      	eor	r4, r1
  10610e:	46a4      	mov	ip, r4
  106110:	2301      	mov	r3, #1
  106112:	2200      	mov	r2, #0
  106114:	2900      	cmp	r1, #0
  106116:	d500      	bpl	10611a <__aeabi_idiv+0x16>
  106118:	4249      	neg	r1, r1
  10611a:	2800      	cmp	r0, #0
  10611c:	d500      	bpl	106120 <__aeabi_idiv+0x1c>
  10611e:	4240      	neg	r0, r0
  106120:	4288      	cmp	r0, r1
  106122:	d32c      	bcc	10617e <__aeabi_idiv+0x7a>
  106124:	2401      	mov	r4, #1
  106126:	0724      	lsl	r4, r4, #28
  106128:	42a1      	cmp	r1, r4
  10612a:	d204      	bcs	106136 <__aeabi_idiv+0x32>
  10612c:	4281      	cmp	r1, r0
  10612e:	d202      	bcs	106136 <__aeabi_idiv+0x32>
  106130:	0109      	lsl	r1, r1, #4
  106132:	011b      	lsl	r3, r3, #4
  106134:	e7f8      	b	106128 <__aeabi_idiv+0x24>
  106136:	00e4      	lsl	r4, r4, #3
  106138:	42a1      	cmp	r1, r4
  10613a:	d204      	bcs	106146 <__aeabi_idiv+0x42>
  10613c:	4281      	cmp	r1, r0
  10613e:	d202      	bcs	106146 <__aeabi_idiv+0x42>
  106140:	0049      	lsl	r1, r1, #1
  106142:	005b      	lsl	r3, r3, #1
  106144:	e7f8      	b	106138 <__aeabi_idiv+0x34>
  106146:	4288      	cmp	r0, r1
  106148:	d301      	bcc	10614e <__aeabi_idiv+0x4a>
  10614a:	1a40      	sub	r0, r0, r1
  10614c:	431a      	orr	r2, r3
  10614e:	084c      	lsr	r4, r1, #1
  106150:	42a0      	cmp	r0, r4
  106152:	d302      	bcc	10615a <__aeabi_idiv+0x56>
  106154:	1b00      	sub	r0, r0, r4
  106156:	085c      	lsr	r4, r3, #1
  106158:	4322      	orr	r2, r4
  10615a:	088c      	lsr	r4, r1, #2
  10615c:	42a0      	cmp	r0, r4
  10615e:	d302      	bcc	106166 <__aeabi_idiv+0x62>
  106160:	1b00      	sub	r0, r0, r4
  106162:	089c      	lsr	r4, r3, #2
  106164:	4322      	orr	r2, r4
  106166:	08cc      	lsr	r4, r1, #3
  106168:	42a0      	cmp	r0, r4
  10616a:	d302      	bcc	106172 <__aeabi_idiv+0x6e>
  10616c:	1b00      	sub	r0, r0, r4
  10616e:	08dc      	lsr	r4, r3, #3
  106170:	4322      	orr	r2, r4
  106172:	2800      	cmp	r0, #0
  106174:	d003      	beq	10617e <__aeabi_idiv+0x7a>
  106176:	091b      	lsr	r3, r3, #4
  106178:	d001      	beq	10617e <__aeabi_idiv+0x7a>
  10617a:	0909      	lsr	r1, r1, #4
  10617c:	e7e3      	b	106146 <__aeabi_idiv+0x42>
  10617e:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106180:	4664      	mov	r4, ip
  106182:	2c00      	cmp	r4, #0
  106184:	d500      	bpl	106188 <__aeabi_idiv+0x84>
  106186:	4240      	neg	r0, r0
  106188:	bc10      	pop	{r4}
  10618a:	4770      	bx	lr
  10618c:	b502      	push	{r1, lr}
  10618e:	f8dbf000 	bl	106348 <__aeabi_idiv0>
  106192:	2000      	mov	r0, #0
  106194:	bc06      	pop	{r1, r2}
  106196:	4710      	bx	r2

00106198 <__aeabi_idivmod>:
  106198:	b503      	push	{r0, r1, lr}
  10619a:	ffb3f7ff 	bl	106104 <__aeabi_idiv>
  10619e:	bc0e      	pop	{r1, r2, r3}
  1061a0:	4342      	mul	r2, r0
  1061a2:	1a89      	sub	r1, r1, r2
  1061a4:	4718      	bx	r3
  1061a6:	46c0      	nop			(mov r8, r8)

001061a8 <__umodsi3>:
  1061a8:	2900      	cmp	r1, #0
  1061aa:	d05a      	beq	106262 <__umodsi3+0xba>
  1061ac:	2301      	mov	r3, #1
  1061ae:	4288      	cmp	r0, r1
  1061b0:	d200      	bcs	1061b4 <__umodsi3+0xc>
  1061b2:	4770      	bx	lr
  1061b4:	b410      	push	{r4}
  1061b6:	2401      	mov	r4, #1
  1061b8:	0724      	lsl	r4, r4, #28
  1061ba:	42a1      	cmp	r1, r4
  1061bc:	d204      	bcs	1061c8 <__umodsi3+0x20>
  1061be:	4281      	cmp	r1, r0
  1061c0:	d202      	bcs	1061c8 <__umodsi3+0x20>
  1061c2:	0109      	lsl	r1, r1, #4
  1061c4:	011b      	lsl	r3, r3, #4
  1061c6:	e7f8      	b	1061ba <__umodsi3+0x12>
  1061c8:	00e4      	lsl	r4, r4, #3
  1061ca:	42a1      	cmp	r1, r4
  1061cc:	d204      	bcs	1061d8 <__umodsi3+0x30>
  1061ce:	4281      	cmp	r1, r0
  1061d0:	d202      	bcs	1061d8 <__umodsi3+0x30>
  1061d2:	0049      	lsl	r1, r1, #1
  1061d4:	005b      	lsl	r3, r3, #1
  1061d6:	e7f8      	b	1061ca <__umodsi3+0x22>
  1061d8:	2200      	mov	r2, #0
  1061da:	4288      	cmp	r0, r1
  1061dc:	d300      	bcc	1061e0 <__umodsi3+0x38>
  1061de:	1a40      	sub	r0, r0, r1
  1061e0:	084c      	lsr	r4, r1, #1
  1061e2:	42a0      	cmp	r0, r4
  1061e4:	d305      	bcc	1061f2 <__umodsi3+0x4a>
  1061e6:	1b00      	sub	r0, r0, r4
  1061e8:	469c      	mov	ip, r3
  1061ea:	2401      	mov	r4, #1
  1061ec:	41e3      	ror	r3, r4
  1061ee:	431a      	orr	r2, r3
  1061f0:	4663      	mov	r3, ip
  1061f2:	088c      	lsr	r4, r1, #2
  1061f4:	42a0      	cmp	r0, r4
  1061f6:	d305      	bcc	106204 <__umodsi3+0x5c>
  1061f8:	1b00      	sub	r0, r0, r4
  1061fa:	469c      	mov	ip, r3
  1061fc:	2402      	mov	r4, #2
  1061fe:	41e3      	ror	r3, r4
  106200:	431a      	orr	r2, r3
  106202:	4663      	mov	r3, ip
  106204:	08cc      	lsr	r4, r1, #3
  106206:	42a0      	cmp	r0, r4
  106208:	d305      	bcc	106216 <__umodsi3+0x6e>
  10620a:	1b00      	sub	r0, r0, r4
  10620c:	469c      	mov	ip, r3
  10620e:	2403      	mov	r4, #3
  106210:	41e3      	ror	r3, r4
  106212:	431a      	orr	r2, r3
  106214:	4663      	mov	r3, ip
  106216:	469c      	mov	ip, r3
  106218:	2800      	cmp	r0, #0
  10621a:	d003      	beq	106224 <__umodsi3+0x7c>
  10621c:	091b      	lsr	r3, r3, #4
  10621e:	d001      	beq	106224 <__umodsi3+0x7c>
  106220:	0909      	lsr	r1, r1, #4
  106222:	e7d9      	b	1061d8 <__umodsi3+0x30>
  106224:	240e      	mov	r4, #14
  106226:	0724      	lsl	r4, r4, #28
  106228:	4022      	and	r2, r4
  10622a:	d018      	beq	10625e <__umodsi3+0xb6>
  10622c:	4663      	mov	r3, ip
  10622e:	2407      	mov	r4, #7
  106230:	4223      	tst	r3, r4
  106232:	d014      	beq	10625e <__umodsi3+0xb6>
  106234:	4663      	mov	r3, ip
  106236:	2403      	mov	r4, #3
  106238:	41e3      	ror	r3, r4
  10623a:	421a      	tst	r2, r3
  10623c:	d001      	beq	106242 <__umodsi3+0x9a>
  10623e:	08cc      	lsr	r4, r1, #3
  106240:	1900      	add	r0, r0, r4
  106242:	4663      	mov	r3, ip
  106244:	2402      	mov	r4, #2
  106246:	41e3      	ror	r3, r4
  106248:	421a      	tst	r2, r3
  10624a:	d001      	beq	106250 <__umodsi3+0xa8>
  10624c:	088c      	lsr	r4, r1, #2
  10624e:	1900      	add	r0, r0, r4
  106250:	4663      	mov	r3, ip
  106252:	2401      	mov	r4, #1
  106254:	41e3      	ror	r3, r4
  106256:	421a      	tst	r2, r3
  106258:	d001      	beq	10625e <__umodsi3+0xb6>
  10625a:	084c      	lsr	r4, r1, #1
  10625c:	1900      	add	r0, r0, r4
  10625e:	bc10      	pop	{r4}
  106260:	4770      	bx	lr
  106262:	b502      	push	{r1, lr}
  106264:	f870f000 	bl	106348 <__aeabi_idiv0>
  106268:	2000      	mov	r0, #0
  10626a:	bc06      	pop	{r1, r2}
  10626c:	4710      	bx	r2
  10626e:	46c0      	nop			(mov r8, r8)

00106270 <__modsi3>:
  106270:	2301      	mov	r3, #1
  106272:	2900      	cmp	r1, #0
  106274:	d062      	beq	10633c <__modsi3+0xcc>
  106276:	d500      	bpl	10627a <__modsi3+0xa>
  106278:	4249      	neg	r1, r1
  10627a:	b410      	push	{r4}
  10627c:	b401      	push	{r0}
  10627e:	2800      	cmp	r0, #0
  106280:	d500      	bpl	106284 <__modsi3+0x14>
  106282:	4240      	neg	r0, r0
  106284:	4288      	cmp	r0, r1
  106286:	d353      	bcc	106330 <__modsi3+0xc0>
  106288:	2401      	mov	r4, #1
  10628a:	0724      	lsl	r4, r4, #28
  10628c:	42a1      	cmp	r1, r4
  10628e:	d204      	bcs	10629a <__modsi3+0x2a>
  106290:	4281      	cmp	r1, r0
  106292:	d202      	bcs	10629a <__modsi3+0x2a>
  106294:	0109      	lsl	r1, r1, #4
  106296:	011b      	lsl	r3, r3, #4
  106298:	e7f8      	b	10628c <__modsi3+0x1c>
  10629a:	00e4      	lsl	r4, r4, #3
  10629c:	42a1      	cmp	r1, r4
  10629e:	d204      	bcs	1062aa <__modsi3+0x3a>
  1062a0:	4281      	cmp	r1, r0
  1062a2:	d202      	bcs	1062aa <__modsi3+0x3a>
  1062a4:	0049      	lsl	r1, r1, #1
  1062a6:	005b      	lsl	r3, r3, #1
  1062a8:	e7f8      	b	10629c <__modsi3+0x2c>
  1062aa:	2200      	mov	r2, #0
  1062ac:	4288      	cmp	r0, r1
  1062ae:	d300      	bcc	1062b2 <__modsi3+0x42>
  1062b0:	1a40      	sub	r0, r0, r1
  1062b2:	084c      	lsr	r4, r1, #1
  1062b4:	42a0      	cmp	r0, r4
  1062b6:	d305      	bcc	1062c4 <__modsi3+0x54>
  1062b8:	1b00      	sub	r0, r0, r4
  1062ba:	469c      	mov	ip, r3
  1062bc:	2401      	mov	r4, #1
  1062be:	41e3      	ror	r3, r4
  1062c0:	431a      	orr	r2, r3
  1062c2:	4663      	mov	r3, ip
  1062c4:	088c      	lsr	r4, r1, #2
  1062c6:	42a0      	cmp	r0, r4
  1062c8:	d305      	bcc	1062d6 <__modsi3+0x66>
  1062ca:	1b00      	sub	r0, r0, r4
  1062cc:	469c      	mov	ip, r3
  1062ce:	2402      	mov	r4, #2
  1062d0:	41e3      	ror	r3, r4
  1062d2:	431a      	orr	r2, r3
  1062d4:	4663      	mov	r3, ip
  1062d6:	08cc      	lsr	r4, r1, #3
  1062d8:	42a0      	cmp	r0, r4
  1062da:	d305      	bcc	1062e8 <__modsi3+0x78>
  1062dc:	1b00      	sub	r0, r0, r4
  1062de:	469c      	mov	ip, r3
  1062e0:	2403      	mov	r4, #3
  1062e2:	41e3      	ror	r3, r4
  1062e4:	431a      	orr	r2, r3
  1062e6:	4663      	mov	r3, ip
  1062e8:	469c      	mov	ip, r3
  1062ea:	2800      	cmp	r0, #0
  1062ec:	d003      	beq	1062f6 <__modsi3+0x86>
  1062ee:	091b      	lsr	r3, r3, #4
  1062f0:	d001      	beq	1062f6 <__modsi3+0x86>
  1062f2:	0909      	lsr	r1, r1, #4
  1062f4:	e7d9      	b	1062aa <__modsi3+0x3a>
  1062f6:	240e      	mov	r4, #14
  1062f8:	0724      	lsl	r4, r4, #28
  1062fa:	4022      	and	r2, r4
  1062fc:	d018      	beq	106330 <__modsi3+0xc0>
  1062fe:	4663      	mov	r3, ip
  106300:	2407      	mov	r4, #7
  106302:	4223      	tst	r3, r4
  106304:	d014      	beq	106330 <__modsi3+0xc0>
  106306:	4663      	mov	r3, ip
  106308:	2403      	mov	r4, #3
  10630a:	41e3      	ror	r3, r4
  10630c:	421a      	tst	r2, r3
  10630e:	d001      	beq	106314 <__modsi3+0xa4>
  106310:	08cc      	lsr	r4, r1, #3
  106312:	1900      	add	r0, r0, r4
  106314:	4663      	mov	r3, ip
  106316:	2402      	mov	r4, #2
  106318:	41e3      	ror	r3, r4
  10631a:	421a      	tst	r2, r3
  10631c:	d001      	beq	106322 <__modsi3+0xb2>
  10631e:	088c      	lsr	r4, r1, #2
  106320:	1900      	add	r0, r0, r4
  106322:	4663      	mov	r3, ip
  106324:	2401      	mov	r4, #1
  106326:	41e3      	ror	r3, r4
  106328:	421a      	tst	r2, r3
  10632a:	d001      	beq	106330 <__modsi3+0xc0>
  10632c:	084c      	lsr	r4, r1, #1
  10632e:	1900      	add	r0, r0, r4
  106330:	bc10      	pop	{r4}
  106332:	2c00      	cmp	r4, #0
  106334:	d500      	bpl	106338 <__modsi3+0xc8>
  106336:	4240      	neg	r0, r0
  106338:	bc10      	pop	{r4}
  10633a:	4770      	bx	lr
  10633c:	b502      	push	{r1, lr}
  10633e:	f803f000 	bl	106348 <__aeabi_idiv0>
  106342:	2000      	mov	r0, #0
  106344:	bc06      	pop	{r1, r2}
  106346:	4710      	bx	r2

00106348 <__aeabi_idiv0>:
  106348:	4770      	bx	lr
  10634a:	46c0      	nop			(mov r8, r8)

0010634c <nan>:
  10634c:	4800      	ldr	r0, [pc, #0]	(106350 <.text+0x6350>)
  10634e:	4770      	bx	lr
  106350:	7698      	strb	r0, [r3, #26]
  106352:	0010      	lsl	r0, r2, #0

00106354 <isnan>:
  106354:	6803      	ldr	r3, [r0, #0]
  106356:	2200      	mov	r2, #0
  106358:	2b01      	cmp	r3, #1
  10635a:	d800      	bhi	10635e <isnan+0xa>
  10635c:	2201      	mov	r2, #1
  10635e:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106360:	4770      	bx	lr
	...

00106364 <isinf>:
  106364:	6803      	ldr	r3, [r0, #0]
  106366:	2200      	mov	r2, #0
  106368:	2b04      	cmp	r3, #4
  10636a:	d001      	beq	106370 <isinf+0xc>
  10636c:	1c10      	mov	r0, r2		(add r0, r2, #0)
  10636e:	4770      	bx	lr
  106370:	2201      	mov	r2, #1
  106372:	e7fb      	b	10636c <isinf+0x8>

00106374 <iszero>:
  106374:	6803      	ldr	r3, [r0, #0]
  106376:	2200      	mov	r2, #0
  106378:	2b02      	cmp	r3, #2
  10637a:	d001      	beq	106380 <iszero+0xc>
  10637c:	1c10      	mov	r0, r2		(add r0, r2, #0)
  10637e:	4770      	bx	lr
  106380:	2201      	mov	r2, #1
  106382:	e7fb      	b	10637c <iszero+0x8>

00106384 <_fpadd_parts>:
  106384:	b5f0      	push	{r4, r5, r6, r7, lr}
  106386:	465f      	mov	r7, fp
  106388:	4656      	mov	r6, sl
  10638a:	464d      	mov	r5, r9
  10638c:	4644      	mov	r4, r8
  10638e:	b4f0      	push	{r4, r5, r6, r7}
  106390:	b084      	sub	sp, #16
  106392:	1c05      	mov	r5, r0		(add r5, r0, #0)
  106394:	4688      	mov	r8, r1
  106396:	4692      	mov	sl, r2
  106398:	ffdcf7ff 	bl	106354 <isnan>
  10639c:	2800      	cmp	r0, #0
  10639e:	d009      	beq	1063b4 <_fpadd_parts+0x30>
  1063a0:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1063a2:	b004      	add	sp, #16
  1063a4:	bc3c      	pop	{r2, r3, r4, r5}
  1063a6:	4690      	mov	r8, r2
  1063a8:	4699      	mov	r9, r3
  1063aa:	46a2      	mov	sl, r4
  1063ac:	46ab      	mov	fp, r5
  1063ae:	bcf0      	pop	{r4, r5, r6, r7}
  1063b0:	bc02      	pop	{r1}
  1063b2:	4708      	bx	r1
  1063b4:	4640      	mov	r0, r8
  1063b6:	ffcdf7ff 	bl	106354 <isnan>
  1063ba:	2800      	cmp	r0, #0
  1063bc:	d001      	beq	1063c2 <_fpadd_parts+0x3e>
  1063be:	4645      	mov	r5, r8
  1063c0:	e7ee      	b	1063a0 <_fpadd_parts+0x1c>
  1063c2:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1063c4:	ffcef7ff 	bl	106364 <isinf>
  1063c8:	2800      	cmp	r0, #0
  1063ca:	d000      	beq	1063ce <_fpadd_parts+0x4a>
  1063cc:	e0a9      	b	106522 <_fpadd_parts+0x19e>
  1063ce:	4640      	mov	r0, r8
  1063d0:	ffc8f7ff 	bl	106364 <isinf>
  1063d4:	2800      	cmp	r0, #0
  1063d6:	d1f2      	bne	1063be <_fpadd_parts+0x3a>
  1063d8:	4640      	mov	r0, r8
  1063da:	ffcbf7ff 	bl	106374 <iszero>
  1063de:	2800      	cmp	r0, #0
  1063e0:	d000      	beq	1063e4 <_fpadd_parts+0x60>
  1063e2:	e0ae      	b	106542 <_fpadd_parts+0x1be>
  1063e4:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1063e6:	ffc5f7ff 	bl	106374 <iszero>
  1063ea:	2800      	cmp	r0, #0
  1063ec:	d1e7      	bne	1063be <_fpadd_parts+0x3a>
  1063ee:	68a9      	ldr	r1, [r5, #8]
  1063f0:	9101      	str	r1, [sp, #4]
  1063f2:	68eb      	ldr	r3, [r5, #12]
  1063f4:	692c      	ldr	r4, [r5, #16]
  1063f6:	4642      	mov	r2, r8
  1063f8:	9302      	str	r3, [sp, #8]
  1063fa:	9403      	str	r4, [sp, #12]
  1063fc:	6892      	ldr	r2, [r2, #8]
  1063fe:	4644      	mov	r4, r8
  106400:	1a89      	sub	r1, r1, r2
  106402:	4693      	mov	fp, r2
  106404:	68e6      	ldr	r6, [r4, #12]
  106406:	6927      	ldr	r7, [r4, #16]
  106408:	4689      	mov	r9, r1
  10640a:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  10640c:	2900      	cmp	r1, #0
  10640e:	da00      	bge	106412 <_fpadd_parts+0x8e>
  106410:	e0de      	b	1065d0 <_fpadd_parts+0x24c>
  106412:	2b3f      	cmp	r3, #63
  106414:	dd00      	ble	106418 <_fpadd_parts+0x94>
  106416:	e0a8      	b	10656a <_fpadd_parts+0x1e6>
  106418:	9801      	ldr	r0, [sp, #4]
  10641a:	4558      	cmp	r0, fp
  10641c:	dd11      	ble	106442 <_fpadd_parts+0xbe>
  10641e:	2100      	mov	r1, #0
  106420:	468c      	mov	ip, r1
  106422:	2400      	mov	r4, #0
  106424:	087a      	lsr	r2, r7, #1
  106426:	07f8      	lsl	r0, r7, #31
  106428:	2301      	mov	r3, #1
  10642a:	1c27      	mov	r7, r4		(add r7, r4, #0)
  10642c:	0871      	lsr	r1, r6, #1
  10642e:	4033      	and	r3, r6
  106430:	4317      	orr	r7, r2
  106432:	2201      	mov	r2, #1
  106434:	4301      	orr	r1, r0
  106436:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  106438:	4494      	add	ip, r2
  10643a:	430e      	orr	r6, r1
  10643c:	45cc      	cmp	ip, r9
  10643e:	d1f0      	bne	106422 <_fpadd_parts+0x9e>
  106440:	44e3      	add	fp, ip
  106442:	9b01      	ldr	r3, [sp, #4]
  106444:	455b      	cmp	r3, fp
  106446:	da1f      	bge	106488 <_fpadd_parts+0x104>
  106448:	4658      	mov	r0, fp
  10644a:	2400      	mov	r4, #0
  10644c:	1ac0      	sub	r0, r0, r3
  10644e:	2101      	mov	r1, #1
  106450:	46a4      	mov	ip, r4
  106452:	4681      	mov	r9, r0
  106454:	468b      	mov	fp, r1
  106456:	9803      	ldr	r0, [sp, #12]
  106458:	07c0      	lsl	r0, r0, #31
  10645a:	9a02      	ldr	r2, [sp, #8]
  10645c:	9000      	str	r0, [sp, #0]
  10645e:	9800      	ldr	r0, [sp, #0]
  106460:	0851      	lsr	r1, r2, #1
  106462:	4301      	orr	r1, r0
  106464:	465b      	mov	r3, fp
  106466:	9803      	ldr	r0, [sp, #12]
  106468:	4013      	and	r3, r2
  10646a:	0842      	lsr	r2, r0, #1
  10646c:	1c18      	mov	r0, r3		(add r0, r3, #0)
  10646e:	4308      	orr	r0, r1
  106470:	2400      	mov	r4, #0
  106472:	9002      	str	r0, [sp, #8]
  106474:	2101      	mov	r1, #1
  106476:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106478:	4310      	orr	r0, r2
  10647a:	448c      	add	ip, r1
  10647c:	9003      	str	r0, [sp, #12]
  10647e:	45e1      	cmp	r9, ip
  106480:	d1e9      	bne	106456 <_fpadd_parts+0xd2>
  106482:	9a01      	ldr	r2, [sp, #4]
  106484:	4462      	add	r2, ip
  106486:	9201      	str	r2, [sp, #4]
  106488:	4641      	mov	r1, r8
  10648a:	6868      	ldr	r0, [r5, #4]
  10648c:	684b      	ldr	r3, [r1, #4]
  10648e:	4298      	cmp	r0, r3
  106490:	d100      	bne	106494 <_fpadd_parts+0x110>
  106492:	e08c      	b	1065ae <_fpadd_parts+0x22a>
  106494:	2800      	cmp	r0, #0
  106496:	d100      	bne	10649a <_fpadd_parts+0x116>
  106498:	e084      	b	1065a4 <_fpadd_parts+0x220>
  10649a:	9a02      	ldr	r2, [sp, #8]
  10649c:	9b03      	ldr	r3, [sp, #12]
  10649e:	1c30      	mov	r0, r6		(add r0, r6, #0)
  1064a0:	1c39      	mov	r1, r7		(add r1, r7, #0)
  1064a2:	1a80      	sub	r0, r0, r2
  1064a4:	4199      	sbc	r1, r3
  1064a6:	2900      	cmp	r1, #0
  1064a8:	da00      	bge	1064ac <_fpadd_parts+0x128>
  1064aa:	e093      	b	1065d4 <_fpadd_parts+0x250>
  1064ac:	9d01      	ldr	r5, [sp, #4]
  1064ae:	4652      	mov	r2, sl
  1064b0:	4654      	mov	r4, sl
  1064b2:	2300      	mov	r3, #0
  1064b4:	60d0      	str	r0, [r2, #12]
  1064b6:	6111      	str	r1, [r2, #16]
  1064b8:	6063      	str	r3, [r4, #4]
  1064ba:	60a5      	str	r5, [r4, #8]
  1064bc:	4653      	mov	r3, sl
  1064be:	68dd      	ldr	r5, [r3, #12]
  1064c0:	691e      	ldr	r6, [r3, #16]
  1064c2:	2301      	mov	r3, #1
  1064c4:	425b      	neg	r3, r3
  1064c6:	17dc      	asr	r4, r3, #31
  1064c8:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  1064ca:	494a      	ldr	r1, [pc, #296]	(1065f4 <.text+0x65f4>)
  1064cc:	1c23      	mov	r3, r4		(add r3, r4, #0)
  1064ce:	1952      	add	r2, r2, r5
  1064d0:	4173      	adc	r3, r6
  1064d2:	428b      	cmp	r3, r1
  1064d4:	d81d      	bhi	106512 <_fpadd_parts+0x18e>
  1064d6:	428b      	cmp	r3, r1
  1064d8:	d100      	bne	1064dc <_fpadd_parts+0x158>
  1064da:	e087      	b	1065ec <_fpadd_parts+0x268>
  1064dc:	4654      	mov	r4, sl
  1064de:	68a0      	ldr	r0, [r4, #8]
  1064e0:	0fea      	lsr	r2, r5, #31
  1064e2:	0073      	lsl	r3, r6, #1
  1064e4:	4651      	mov	r1, sl
  1064e6:	4313      	orr	r3, r2
  1064e8:	610b      	str	r3, [r1, #16]
  1064ea:	006b      	lsl	r3, r5, #1
  1064ec:	60cb      	str	r3, [r1, #12]
  1064ee:	3801      	sub	r0, #1
  1064f0:	68cd      	ldr	r5, [r1, #12]
  1064f2:	690e      	ldr	r6, [r1, #16]
  1064f4:	2301      	mov	r3, #1
  1064f6:	425b      	neg	r3, r3
  1064f8:	17dc      	asr	r4, r3, #31
  1064fa:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  1064fc:	6088      	str	r0, [r1, #8]
  1064fe:	1c23      	mov	r3, r4		(add r3, r4, #0)
  106500:	493c      	ldr	r1, [pc, #240]	(1065f4 <.text+0x65f4>)
  106502:	1952      	add	r2, r2, r5
  106504:	4173      	adc	r3, r6
  106506:	428b      	cmp	r3, r1
  106508:	d803      	bhi	106512 <_fpadd_parts+0x18e>
  10650a:	428b      	cmp	r3, r1
  10650c:	d1e8      	bne	1064e0 <_fpadd_parts+0x15c>
  10650e:	3202      	add	r2, #2
  106510:	d9e6      	bls	1064e0 <_fpadd_parts+0x15c>
  106512:	2303      	mov	r3, #3
  106514:	4652      	mov	r2, sl
  106516:	6013      	str	r3, [r2, #0]
  106518:	4b37      	ldr	r3, [pc, #220]	(1065f8 <.text+0x65f8>)
  10651a:	42b3      	cmp	r3, r6
  10651c:	d32f      	bcc	10657e <_fpadd_parts+0x1fa>
  10651e:	4655      	mov	r5, sl
  106520:	e73e      	b	1063a0 <_fpadd_parts+0x1c>
  106522:	4640      	mov	r0, r8
  106524:	ff1ef7ff 	bl	106364 <isinf>
  106528:	2800      	cmp	r0, #0
  10652a:	d100      	bne	10652e <_fpadd_parts+0x1aa>
  10652c:	e738      	b	1063a0 <_fpadd_parts+0x1c>
  10652e:	4640      	mov	r0, r8
  106530:	686a      	ldr	r2, [r5, #4]
  106532:	6843      	ldr	r3, [r0, #4]
  106534:	429a      	cmp	r2, r3
  106536:	d100      	bne	10653a <_fpadd_parts+0x1b6>
  106538:	e732      	b	1063a0 <_fpadd_parts+0x1c>
  10653a:	ff07f7ff 	bl	10634c <nan>
  10653e:	1c05      	mov	r5, r0		(add r5, r0, #0)
  106540:	e72e      	b	1063a0 <_fpadd_parts+0x1c>
  106542:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106544:	ff16f7ff 	bl	106374 <iszero>
  106548:	2800      	cmp	r0, #0
  10654a:	d100      	bne	10654e <_fpadd_parts+0x1ca>
  10654c:	e728      	b	1063a0 <_fpadd_parts+0x1c>
  10654e:	1c2b      	mov	r3, r5		(add r3, r5, #0)
  106550:	4652      	mov	r2, sl
  106552:	cb13      	ldmia	r3!,{r0, r1, r4}
  106554:	c213      	stmia	r2!,{r0, r1, r4}
  106556:	cb12      	ldmia	r3!,{r1, r4}
  106558:	c212      	stmia	r2!,{r1, r4}
  10655a:	686b      	ldr	r3, [r5, #4]
  10655c:	4645      	mov	r5, r8
  10655e:	686a      	ldr	r2, [r5, #4]
  106560:	4650      	mov	r0, sl
  106562:	4013      	and	r3, r2
  106564:	4655      	mov	r5, sl
  106566:	6043      	str	r3, [r0, #4]
  106568:	e71a      	b	1063a0 <_fpadd_parts+0x1c>
  10656a:	9b01      	ldr	r3, [sp, #4]
  10656c:	455b      	cmp	r3, fp
  10656e:	dc2c      	bgt	1065ca <_fpadd_parts+0x246>
  106570:	465c      	mov	r4, fp
  106572:	2000      	mov	r0, #0
  106574:	2100      	mov	r1, #0
  106576:	9401      	str	r4, [sp, #4]
  106578:	9002      	str	r0, [sp, #8]
  10657a:	9103      	str	r1, [sp, #12]
  10657c:	e784      	b	106488 <_fpadd_parts+0x104>
  10657e:	2301      	mov	r3, #1
  106580:	1c29      	mov	r1, r5		(add r1, r5, #0)
  106582:	4019      	and	r1, r3
  106584:	07f0      	lsl	r0, r6, #31
  106586:	086b      	lsr	r3, r5, #1
  106588:	4303      	orr	r3, r0
  10658a:	2200      	mov	r2, #0
  10658c:	1c08      	mov	r0, r1		(add r0, r1, #0)
  10658e:	4318      	orr	r0, r3
  106590:	0874      	lsr	r4, r6, #1
  106592:	1c13      	mov	r3, r2		(add r3, r2, #0)
  106594:	4655      	mov	r5, sl
  106596:	4323      	orr	r3, r4
  106598:	612b      	str	r3, [r5, #16]
  10659a:	68ab      	ldr	r3, [r5, #8]
  10659c:	3301      	add	r3, #1
  10659e:	60e8      	str	r0, [r5, #12]
  1065a0:	60ab      	str	r3, [r5, #8]
  1065a2:	e6fd      	b	1063a0 <_fpadd_parts+0x1c>
  1065a4:	9802      	ldr	r0, [sp, #8]
  1065a6:	9903      	ldr	r1, [sp, #12]
  1065a8:	1b80      	sub	r0, r0, r6
  1065aa:	41b9      	sbc	r1, r7
  1065ac:	e77b      	b	1064a6 <_fpadd_parts+0x122>
  1065ae:	4652      	mov	r2, sl
  1065b0:	6050      	str	r0, [r2, #4]
  1065b2:	9802      	ldr	r0, [sp, #8]
  1065b4:	9903      	ldr	r1, [sp, #12]
  1065b6:	9b01      	ldr	r3, [sp, #4]
  1065b8:	1980      	add	r0, r0, r6
  1065ba:	4179      	adc	r1, r7
  1065bc:	1c0e      	mov	r6, r1		(add r6, r1, #0)
  1065be:	1c05      	mov	r5, r0		(add r5, r0, #0)
  1065c0:	4651      	mov	r1, sl
  1065c2:	6093      	str	r3, [r2, #8]
  1065c4:	60cd      	str	r5, [r1, #12]
  1065c6:	610e      	str	r6, [r1, #16]
  1065c8:	e7a3      	b	106512 <_fpadd_parts+0x18e>
  1065ca:	2600      	mov	r6, #0
  1065cc:	2700      	mov	r7, #0
  1065ce:	e75b      	b	106488 <_fpadd_parts+0x104>
  1065d0:	424b      	neg	r3, r1
  1065d2:	e71e      	b	106412 <_fpadd_parts+0x8e>
  1065d4:	9a01      	ldr	r2, [sp, #4]
  1065d6:	4655      	mov	r5, sl
  1065d8:	2301      	mov	r3, #1
  1065da:	606b      	str	r3, [r5, #4]
  1065dc:	60aa      	str	r2, [r5, #8]
  1065de:	4653      	mov	r3, sl
  1065e0:	2600      	mov	r6, #0
  1065e2:	4245      	neg	r5, r0
  1065e4:	418e      	sbc	r6, r1
  1065e6:	60dd      	str	r5, [r3, #12]
  1065e8:	611e      	str	r6, [r3, #16]
  1065ea:	e767      	b	1064bc <_fpadd_parts+0x138>
  1065ec:	3202      	add	r2, #2
  1065ee:	d890      	bhi	106512 <_fpadd_parts+0x18e>
  1065f0:	e774      	b	1064dc <_fpadd_parts+0x158>
  1065f2:	0000      	lsl	r0, r0, #0
  1065f4:	ffff      	second half of BL instruction 0xffff
  1065f6:	0fff      	lsr	r7, r7, #31
  1065f8:	ffff      	second half of BL instruction 0xffff
  1065fa:	1fff      	sub	r7, r7, #7

001065fc <__subdf3>:
  1065fc:	b530      	push	{r4, r5, lr}
  1065fe:	b093      	sub	sp, #76
  106600:	ad0a      	add	r5, sp, #40
  106602:	9011      	str	r0, [sp, #68]
  106604:	9112      	str	r1, [sp, #72]
  106606:	ac05      	add	r4, sp, #20
  106608:	1c29      	mov	r1, r5		(add r1, r5, #0)
  10660a:	a811      	add	r0, sp, #68
  10660c:	920f      	str	r2, [sp, #60]
  10660e:	9310      	str	r3, [sp, #64]
  106610:	fd62f000 	bl	1070d8 <__unpack_d>
  106614:	a80f      	add	r0, sp, #60
  106616:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106618:	fd5ef000 	bl	1070d8 <__unpack_d>
  10661c:	9b06      	ldr	r3, [sp, #24]
  10661e:	2201      	mov	r2, #1
  106620:	4053      	eor	r3, r2
  106622:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106624:	466a      	mov	r2, sp
  106626:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106628:	9306      	str	r3, [sp, #24]
  10662a:	feabf7ff 	bl	106384 <_fpadd_parts>
  10662e:	fc23f000 	bl	106e78 <__pack_d>
  106632:	b013      	add	sp, #76
  106634:	bc30      	pop	{r4, r5}
  106636:	bc04      	pop	{r2}
  106638:	4710      	bx	r2
	...

0010663c <__adddf3>:
  10663c:	b530      	push	{r4, r5, lr}
  10663e:	b093      	sub	sp, #76
  106640:	ad0a      	add	r5, sp, #40
  106642:	9011      	str	r0, [sp, #68]
  106644:	9112      	str	r1, [sp, #72]
  106646:	ac05      	add	r4, sp, #20
  106648:	1c29      	mov	r1, r5		(add r1, r5, #0)
  10664a:	a811      	add	r0, sp, #68
  10664c:	920f      	str	r2, [sp, #60]
  10664e:	9310      	str	r3, [sp, #64]
  106650:	fd42f000 	bl	1070d8 <__unpack_d>
  106654:	a80f      	add	r0, sp, #60
  106656:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106658:	fd3ef000 	bl	1070d8 <__unpack_d>
  10665c:	466a      	mov	r2, sp
  10665e:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106660:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106662:	fe8ff7ff 	bl	106384 <_fpadd_parts>
  106666:	fc07f000 	bl	106e78 <__pack_d>
  10666a:	b013      	add	sp, #76
  10666c:	bc30      	pop	{r4, r5}
  10666e:	bc04      	pop	{r2}
  106670:	4710      	bx	r2
  106672:	46c0      	nop			(mov r8, r8)

00106674 <nan>:
  106674:	4800      	ldr	r0, [pc, #0]	(106678 <.text+0x6678>)
  106676:	4770      	bx	lr
  106678:	7698      	strb	r0, [r3, #26]
  10667a:	0010      	lsl	r0, r2, #0

0010667c <isnan>:
  10667c:	6803      	ldr	r3, [r0, #0]
  10667e:	2200      	mov	r2, #0
  106680:	2b01      	cmp	r3, #1
  106682:	d800      	bhi	106686 <isnan+0xa>
  106684:	2201      	mov	r2, #1
  106686:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106688:	4770      	bx	lr
	...

0010668c <isinf>:
  10668c:	6803      	ldr	r3, [r0, #0]
  10668e:	2200      	mov	r2, #0
  106690:	2b04      	cmp	r3, #4
  106692:	d001      	beq	106698 <isinf+0xc>
  106694:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106696:	4770      	bx	lr
  106698:	2201      	mov	r2, #1
  10669a:	e7fb      	b	106694 <isinf+0x8>

0010669c <iszero>:
  10669c:	6803      	ldr	r3, [r0, #0]
  10669e:	2200      	mov	r2, #0
  1066a0:	2b02      	cmp	r3, #2
  1066a2:	d001      	beq	1066a8 <iszero+0xc>
  1066a4:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1066a6:	4770      	bx	lr
  1066a8:	2201      	mov	r2, #1
  1066aa:	e7fb      	b	1066a4 <iszero+0x8>

001066ac <__muldf3>:
  1066ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  1066ae:	b0a3      	sub	sp, #140
  1066b0:	ac1a      	add	r4, sp, #104
  1066b2:	9021      	str	r0, [sp, #132]
  1066b4:	9122      	str	r1, [sp, #136]
  1066b6:	ad15      	add	r5, sp, #84
  1066b8:	a821      	add	r0, sp, #132
  1066ba:	1c21      	mov	r1, r4		(add r1, r4, #0)
  1066bc:	921f      	str	r2, [sp, #124]
  1066be:	9320      	str	r3, [sp, #128]
  1066c0:	fd0af000 	bl	1070d8 <__unpack_d>
  1066c4:	a81f      	add	r0, sp, #124
  1066c6:	1c29      	mov	r1, r5		(add r1, r5, #0)
  1066c8:	fd06f000 	bl	1070d8 <__unpack_d>
  1066cc:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1066ce:	ffd5f7ff 	bl	10667c <isnan>
  1066d2:	2800      	cmp	r0, #0
  1066d4:	d00d      	beq	1066f2 <__muldf3+0x46>
  1066d6:	9a1b      	ldr	r2, [sp, #108]
  1066d8:	9b16      	ldr	r3, [sp, #88]
  1066da:	2100      	mov	r1, #0
  1066dc:	429a      	cmp	r2, r3
  1066de:	d000      	beq	1066e2 <__muldf3+0x36>
  1066e0:	2101      	mov	r1, #1
  1066e2:	911b      	str	r1, [sp, #108]
  1066e4:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1066e6:	fbc7f000 	bl	106e78 <__pack_d>
  1066ea:	b023      	add	sp, #140
  1066ec:	bcf0      	pop	{r4, r5, r6, r7}
  1066ee:	bc04      	pop	{r2}
  1066f0:	4710      	bx	r2
  1066f2:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1066f4:	ffc2f7ff 	bl	10667c <isnan>
  1066f8:	2800      	cmp	r0, #0
  1066fa:	d008      	beq	10670e <__muldf3+0x62>
  1066fc:	9a1b      	ldr	r2, [sp, #108]
  1066fe:	9b16      	ldr	r3, [sp, #88]
  106700:	2100      	mov	r1, #0
  106702:	429a      	cmp	r2, r3
  106704:	d000      	beq	106708 <__muldf3+0x5c>
  106706:	2101      	mov	r1, #1
  106708:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10670a:	9116      	str	r1, [sp, #88]
  10670c:	e7eb      	b	1066e6 <__muldf3+0x3a>
  10670e:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106710:	ffbcf7ff 	bl	10668c <isinf>
  106714:	2800      	cmp	r0, #0
  106716:	d10c      	bne	106732 <__muldf3+0x86>
  106718:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10671a:	ffb7f7ff 	bl	10668c <isinf>
  10671e:	2800      	cmp	r0, #0
  106720:	d00f      	beq	106742 <__muldf3+0x96>
  106722:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106724:	ffbaf7ff 	bl	10669c <iszero>
  106728:	2800      	cmp	r0, #0
  10672a:	d0e7      	beq	1066fc <__muldf3+0x50>
  10672c:	ffa2f7ff 	bl	106674 <nan>
  106730:	e7d9      	b	1066e6 <__muldf3+0x3a>
  106732:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106734:	ffb2f7ff 	bl	10669c <iszero>
  106738:	2800      	cmp	r0, #0
  10673a:	d0cc      	beq	1066d6 <__muldf3+0x2a>
  10673c:	ff9af7ff 	bl	106674 <nan>
  106740:	e7d1      	b	1066e6 <__muldf3+0x3a>
  106742:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106744:	ffaaf7ff 	bl	10669c <iszero>
  106748:	2800      	cmp	r0, #0
  10674a:	d1c4      	bne	1066d6 <__muldf3+0x2a>
  10674c:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10674e:	ffa5f7ff 	bl	10669c <iszero>
  106752:	2800      	cmp	r0, #0
  106754:	d1d2      	bne	1066fc <__muldf3+0x50>
  106756:	991d      	ldr	r1, [sp, #116]
  106758:	9a1e      	ldr	r2, [sp, #120]
  10675a:	9c18      	ldr	r4, [sp, #96]
  10675c:	9d19      	ldr	r5, [sp, #100]
  10675e:	910e      	str	r1, [sp, #56]
  106760:	920f      	str	r2, [sp, #60]
  106762:	9e0e      	ldr	r6, [sp, #56]
  106764:	2200      	mov	r2, #0
  106766:	940c      	str	r4, [sp, #48]
  106768:	920d      	str	r2, [sp, #52]
  10676a:	2700      	mov	r7, #0
  10676c:	1c32      	mov	r2, r6		(add r2, r6, #0)
  10676e:	1c3b      	mov	r3, r7		(add r3, r7, #0)
  106770:	980c      	ldr	r0, [sp, #48]
  106772:	990d      	ldr	r1, [sp, #52]
  106774:	fb26f000 	bl	106dc4 <__muldi3>
  106778:	2300      	mov	r3, #0
  10677a:	950a      	str	r5, [sp, #40]
  10677c:	930b      	str	r3, [sp, #44]
  10677e:	9006      	str	r0, [sp, #24]
  106780:	9107      	str	r1, [sp, #28]
  106782:	9a0a      	ldr	r2, [sp, #40]
  106784:	9b0b      	ldr	r3, [sp, #44]
  106786:	1c30      	mov	r0, r6		(add r0, r6, #0)
  106788:	1c39      	mov	r1, r7		(add r1, r7, #0)
  10678a:	fb1bf000 	bl	106dc4 <__muldi3>
  10678e:	9b0f      	ldr	r3, [sp, #60]
  106790:	2600      	mov	r6, #0
  106792:	1c1a      	mov	r2, r3		(add r2, r3, #0)
  106794:	9000      	str	r0, [sp, #0]
  106796:	9101      	str	r1, [sp, #4]
  106798:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  10679a:	980c      	ldr	r0, [sp, #48]
  10679c:	990d      	ldr	r1, [sp, #52]
  10679e:	1c33      	mov	r3, r6		(add r3, r6, #0)
  1067a0:	fb10f000 	bl	106dc4 <__muldi3>
  1067a4:	9a00      	ldr	r2, [sp, #0]
  1067a6:	9b01      	ldr	r3, [sp, #4]
  1067a8:	9c01      	ldr	r4, [sp, #4]
  1067aa:	1812      	add	r2, r2, r0
  1067ac:	414b      	adc	r3, r1
  1067ae:	9202      	str	r2, [sp, #8]
  1067b0:	9303      	str	r3, [sp, #12]
  1067b2:	429c      	cmp	r4, r3
  1067b4:	d900      	bls	1067b8 <__muldf3+0x10c>
  1067b6:	e08c      	b	1068d2 <__muldf3+0x226>
  1067b8:	9f03      	ldr	r7, [sp, #12]
  1067ba:	42bc      	cmp	r4, r7
  1067bc:	d100      	bne	1067c0 <__muldf3+0x114>
  1067be:	e084      	b	1068ca <__muldf3+0x21e>
  1067c0:	2200      	mov	r2, #0
  1067c2:	2300      	mov	r3, #0
  1067c4:	9204      	str	r2, [sp, #16]
  1067c6:	9305      	str	r3, [sp, #20]
  1067c8:	9b02      	ldr	r3, [sp, #8]
  1067ca:	9906      	ldr	r1, [sp, #24]
  1067cc:	9a07      	ldr	r2, [sp, #28]
  1067ce:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  1067d0:	2300      	mov	r3, #0
  1067d2:	18c9      	add	r1, r1, r3
  1067d4:	4162      	adc	r2, r4
  1067d6:	9b07      	ldr	r3, [sp, #28]
  1067d8:	9108      	str	r1, [sp, #32]
  1067da:	9209      	str	r2, [sp, #36]
  1067dc:	4293      	cmp	r3, r2
  1067de:	d86b      	bhi	1068b8 <__muldf3+0x20c>
  1067e0:	9c09      	ldr	r4, [sp, #36]
  1067e2:	42a3      	cmp	r3, r4
  1067e4:	d065      	beq	1068b2 <__muldf3+0x206>
  1067e6:	1c2a      	mov	r2, r5		(add r2, r5, #0)
  1067e8:	1c33      	mov	r3, r6		(add r3, r6, #0)
  1067ea:	980a      	ldr	r0, [sp, #40]
  1067ec:	990b      	ldr	r1, [sp, #44]
  1067ee:	fae9f000 	bl	106dc4 <__muldi3>
  1067f2:	9b03      	ldr	r3, [sp, #12]
  1067f4:	2400      	mov	r4, #0
  1067f6:	18c0      	add	r0, r0, r3
  1067f8:	4161      	adc	r1, r4
  1067fa:	9a04      	ldr	r2, [sp, #16]
  1067fc:	9b05      	ldr	r3, [sp, #20]
  1067fe:	1880      	add	r0, r0, r2
  106800:	4159      	adc	r1, r3
  106802:	9a1c      	ldr	r2, [sp, #112]
  106804:	9b17      	ldr	r3, [sp, #92]
  106806:	3204      	add	r2, #4
  106808:	189b      	add	r3, r3, r2
  10680a:	9312      	str	r3, [sp, #72]
  10680c:	2300      	mov	r3, #0
  10680e:	9311      	str	r3, [sp, #68]
  106810:	9a1b      	ldr	r2, [sp, #108]
  106812:	9b16      	ldr	r3, [sp, #88]
  106814:	429a      	cmp	r2, r3
  106816:	d001      	beq	10681c <__muldf3+0x170>
  106818:	2301      	mov	r3, #1
  10681a:	9311      	str	r3, [sp, #68]
  10681c:	4a3c      	ldr	r2, [pc, #240]	(106910 <.text+0x6910>)
  10681e:	4291      	cmp	r1, r2
  106820:	d920      	bls	106864 <__muldf3+0x1b8>
  106822:	9b12      	ldr	r3, [sp, #72]
  106824:	2601      	mov	r6, #1
  106826:	1c5d      	add	r5, r3, #1
  106828:	1c17      	mov	r7, r2		(add r7, r2, #0)
  10682a:	1c33      	mov	r3, r6		(add r3, r6, #0)
  10682c:	4003      	and	r3, r0
  10682e:	2b00      	cmp	r3, #0
  106830:	d00d      	beq	10684e <__muldf3+0x1a2>
  106832:	9b09      	ldr	r3, [sp, #36]
  106834:	9a08      	ldr	r2, [sp, #32]
  106836:	07db      	lsl	r3, r3, #31
  106838:	469c      	mov	ip, r3
  10683a:	0853      	lsr	r3, r2, #1
  10683c:	4662      	mov	r2, ip
  10683e:	4313      	orr	r3, r2
  106840:	9a09      	ldr	r2, [sp, #36]
  106842:	0854      	lsr	r4, r2, #1
  106844:	2280      	mov	r2, #128
  106846:	0612      	lsl	r2, r2, #24
  106848:	4322      	orr	r2, r4
  10684a:	9308      	str	r3, [sp, #32]
  10684c:	9209      	str	r2, [sp, #36]
  10684e:	07ca      	lsl	r2, r1, #31
  106850:	0843      	lsr	r3, r0, #1
  106852:	084c      	lsr	r4, r1, #1
  106854:	4313      	orr	r3, r2
  106856:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106858:	1c18      	mov	r0, r3		(add r0, r3, #0)
  10685a:	3501      	add	r5, #1
  10685c:	428f      	cmp	r7, r1
  10685e:	d3e4      	bcc	10682a <__muldf3+0x17e>
  106860:	1e6b      	sub	r3, r5, #1
  106862:	9312      	str	r3, [sp, #72]
  106864:	4b2b      	ldr	r3, [pc, #172]	(106914 <.text+0x6914>)
  106866:	4299      	cmp	r1, r3
  106868:	d817      	bhi	10689a <__muldf3+0x1ee>
  10686a:	9d12      	ldr	r5, [sp, #72]
  10686c:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  10686e:	0043      	lsl	r3, r0, #1
  106870:	0fc2      	lsr	r2, r0, #31
  106872:	004c      	lsl	r4, r1, #1
  106874:	1c18      	mov	r0, r3		(add r0, r3, #0)
  106876:	9b09      	ldr	r3, [sp, #36]
  106878:	4314      	orr	r4, r2
  10687a:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10687c:	2b00      	cmp	r3, #0
  10687e:	db41      	blt	106904 <__muldf3+0x258>
  106880:	9c08      	ldr	r4, [sp, #32]
  106882:	9f09      	ldr	r7, [sp, #36]
  106884:	0fe2      	lsr	r2, r4, #31
  106886:	007c      	lsl	r4, r7, #1
  106888:	4314      	orr	r4, r2
  10688a:	9a08      	ldr	r2, [sp, #32]
  10688c:	0053      	lsl	r3, r2, #1
  10688e:	9308      	str	r3, [sp, #32]
  106890:	9409      	str	r4, [sp, #36]
  106892:	3d01      	sub	r5, #1
  106894:	42b1      	cmp	r1, r6
  106896:	d9ea      	bls	10686e <__muldf3+0x1c2>
  106898:	9512      	str	r5, [sp, #72]
  10689a:	25ff      	mov	r5, #255
  10689c:	1c03      	mov	r3, r0		(add r3, r0, #0)
  10689e:	402b      	and	r3, r5
  1068a0:	2400      	mov	r4, #0
  1068a2:	2b80      	cmp	r3, #128
  1068a4:	d01a      	beq	1068dc <__muldf3+0x230>
  1068a6:	9013      	str	r0, [sp, #76]
  1068a8:	9114      	str	r1, [sp, #80]
  1068aa:	2303      	mov	r3, #3
  1068ac:	a810      	add	r0, sp, #64
  1068ae:	9310      	str	r3, [sp, #64]
  1068b0:	e719      	b	1066e6 <__muldf3+0x3a>
  1068b2:	9f06      	ldr	r7, [sp, #24]
  1068b4:	428f      	cmp	r7, r1
  1068b6:	d996      	bls	1067e6 <__muldf3+0x13a>
  1068b8:	9904      	ldr	r1, [sp, #16]
  1068ba:	9a05      	ldr	r2, [sp, #20]
  1068bc:	2301      	mov	r3, #1
  1068be:	2400      	mov	r4, #0
  1068c0:	18c9      	add	r1, r1, r3
  1068c2:	4162      	adc	r2, r4
  1068c4:	9104      	str	r1, [sp, #16]
  1068c6:	9205      	str	r2, [sp, #20]
  1068c8:	e78d      	b	1067e6 <__muldf3+0x13a>
  1068ca:	9900      	ldr	r1, [sp, #0]
  1068cc:	4291      	cmp	r1, r2
  1068ce:	d800      	bhi	1068d2 <__muldf3+0x226>
  1068d0:	e776      	b	1067c0 <__muldf3+0x114>
  1068d2:	4b11      	ldr	r3, [pc, #68]	(106918 <.text+0x6918>)
  1068d4:	4c11      	ldr	r4, [pc, #68]	(10691c <.text+0x691c>)
  1068d6:	9304      	str	r3, [sp, #16]
  1068d8:	9405      	str	r4, [sp, #20]
  1068da:	e775      	b	1067c8 <__muldf3+0x11c>
  1068dc:	2c00      	cmp	r4, #0
  1068de:	d1e2      	bne	1068a6 <__muldf3+0x1fa>
  1068e0:	2280      	mov	r2, #128
  1068e2:	0052      	lsl	r2, r2, #1
  1068e4:	1c03      	mov	r3, r0		(add r3, r0, #0)
  1068e6:	4013      	and	r3, r2
  1068e8:	4323      	orr	r3, r4
  1068ea:	d1dc      	bne	1068a6 <__muldf3+0x1fa>
  1068ec:	9b08      	ldr	r3, [sp, #32]
  1068ee:	9c09      	ldr	r4, [sp, #36]
  1068f0:	4323      	orr	r3, r4
  1068f2:	d0d8      	beq	1068a6 <__muldf3+0x1fa>
  1068f4:	2380      	mov	r3, #128
  1068f6:	2400      	mov	r4, #0
  1068f8:	181b      	add	r3, r3, r0
  1068fa:	414c      	adc	r4, r1
  1068fc:	1c18      	mov	r0, r3		(add r0, r3, #0)
  1068fe:	43a8      	bic	r0, r5
  106900:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106902:	e7d0      	b	1068a6 <__muldf3+0x1fa>
  106904:	2301      	mov	r3, #1
  106906:	4303      	orr	r3, r0
  106908:	1c18      	mov	r0, r3		(add r0, r3, #0)
  10690a:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10690c:	e7b8      	b	106880 <__muldf3+0x1d4>
  10690e:	0000      	lsl	r0, r0, #0
  106910:	ffff      	second half of BL instruction 0xffff
  106912:	1fff      	sub	r7, r7, #7
  106914:	ffff      	second half of BL instruction 0xffff
  106916:	0fff      	lsr	r7, r7, #31
  106918:	0000      	lsl	r0, r0, #0
  10691a:	0000      	lsl	r0, r0, #0
  10691c:	0001      	lsl	r1, r0, #0
	...

00106920 <nan>:
  106920:	4800      	ldr	r0, [pc, #0]	(106924 <.text+0x6924>)
  106922:	4770      	bx	lr
  106924:	7698      	strb	r0, [r3, #26]
  106926:	0010      	lsl	r0, r2, #0

00106928 <isnan>:
  106928:	6803      	ldr	r3, [r0, #0]
  10692a:	2200      	mov	r2, #0
  10692c:	2b01      	cmp	r3, #1
  10692e:	d800      	bhi	106932 <isnan+0xa>
  106930:	2201      	mov	r2, #1
  106932:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106934:	4770      	bx	lr
	...

00106938 <isinf>:
  106938:	6803      	ldr	r3, [r0, #0]
  10693a:	2200      	mov	r2, #0
  10693c:	2b04      	cmp	r3, #4
  10693e:	d001      	beq	106944 <isinf+0xc>
  106940:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106942:	4770      	bx	lr
  106944:	2201      	mov	r2, #1
  106946:	e7fb      	b	106940 <isinf+0x8>

00106948 <iszero>:
  106948:	6803      	ldr	r3, [r0, #0]
  10694a:	2200      	mov	r2, #0
  10694c:	2b02      	cmp	r3, #2
  10694e:	d001      	beq	106954 <iszero+0xc>
  106950:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106952:	4770      	bx	lr
  106954:	2201      	mov	r2, #1
  106956:	e7fb      	b	106950 <iszero+0x8>

00106958 <__divdf3>:
  106958:	b5f0      	push	{r4, r5, r6, r7, lr}
  10695a:	b092      	sub	sp, #72
  10695c:	af09      	add	r7, sp, #36
  10695e:	9010      	str	r0, [sp, #64]
  106960:	9111      	str	r1, [sp, #68]
  106962:	ad04      	add	r5, sp, #16
  106964:	a810      	add	r0, sp, #64
  106966:	1c39      	mov	r1, r7		(add r1, r7, #0)
  106968:	920e      	str	r2, [sp, #56]
  10696a:	930f      	str	r3, [sp, #60]
  10696c:	fbb4f000 	bl	1070d8 <__unpack_d>
  106970:	a80e      	add	r0, sp, #56
  106972:	1c29      	mov	r1, r5		(add r1, r5, #0)
  106974:	fbb0f000 	bl	1070d8 <__unpack_d>
  106978:	1c38      	mov	r0, r7		(add r0, r7, #0)
  10697a:	ffd5f7ff 	bl	106928 <isnan>
  10697e:	2800      	cmp	r0, #0
  106980:	d006      	beq	106990 <__divdf3+0x38>
  106982:	1c38      	mov	r0, r7		(add r0, r7, #0)
  106984:	fa78f000 	bl	106e78 <__pack_d>
  106988:	b012      	add	sp, #72
  10698a:	bcf0      	pop	{r4, r5, r6, r7}
  10698c:	bc04      	pop	{r2}
  10698e:	4710      	bx	r2
  106990:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106992:	ffc9f7ff 	bl	106928 <isnan>
  106996:	2800      	cmp	r0, #0
  106998:	d001      	beq	10699e <__divdf3+0x46>
  10699a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10699c:	e7f2      	b	106984 <__divdf3+0x2c>
  10699e:	9b0a      	ldr	r3, [sp, #40]
  1069a0:	9a05      	ldr	r2, [sp, #20]
  1069a2:	4053      	eor	r3, r2
  1069a4:	930a      	str	r3, [sp, #40]
  1069a6:	1c38      	mov	r0, r7		(add r0, r7, #0)
  1069a8:	ffc6f7ff 	bl	106938 <isinf>
  1069ac:	2800      	cmp	r0, #0
  1069ae:	d006      	beq	1069be <__divdf3+0x66>
  1069b0:	9a09      	ldr	r2, [sp, #36]
  1069b2:	9b04      	ldr	r3, [sp, #16]
  1069b4:	429a      	cmp	r2, r3
  1069b6:	d1e4      	bne	106982 <__divdf3+0x2a>
  1069b8:	ffb2f7ff 	bl	106920 <nan>
  1069bc:	e7e2      	b	106984 <__divdf3+0x2c>
  1069be:	1c38      	mov	r0, r7		(add r0, r7, #0)
  1069c0:	ffc2f7ff 	bl	106948 <iszero>
  1069c4:	1c06      	mov	r6, r0		(add r6, r0, #0)
  1069c6:	2800      	cmp	r0, #0
  1069c8:	d1f2      	bne	1069b0 <__divdf3+0x58>
  1069ca:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1069cc:	ffb4f7ff 	bl	106938 <isinf>
  1069d0:	2800      	cmp	r0, #0
  1069d2:	d006      	beq	1069e2 <__divdf3+0x8a>
  1069d4:	2300      	mov	r3, #0
  1069d6:	2400      	mov	r4, #0
  1069d8:	1c38      	mov	r0, r7		(add r0, r7, #0)
  1069da:	930c      	str	r3, [sp, #48]
  1069dc:	940d      	str	r4, [sp, #52]
  1069de:	960b      	str	r6, [sp, #44]
  1069e0:	e7d0      	b	106984 <__divdf3+0x2c>
  1069e2:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1069e4:	ffb0f7ff 	bl	106948 <iszero>
  1069e8:	2800      	cmp	r0, #0
  1069ea:	d003      	beq	1069f4 <__divdf3+0x9c>
  1069ec:	2304      	mov	r3, #4
  1069ee:	1c38      	mov	r0, r7		(add r0, r7, #0)
  1069f0:	9309      	str	r3, [sp, #36]
  1069f2:	e7c7      	b	106984 <__divdf3+0x2c>
  1069f4:	9a0b      	ldr	r2, [sp, #44]
  1069f6:	9b06      	ldr	r3, [sp, #24]
  1069f8:	9d0c      	ldr	r5, [sp, #48]
  1069fa:	9e0d      	ldr	r6, [sp, #52]
  1069fc:	1ad0      	sub	r0, r2, r3
  1069fe:	9a07      	ldr	r2, [sp, #28]
  106a00:	9b08      	ldr	r3, [sp, #32]
  106a02:	900b      	str	r0, [sp, #44]
  106a04:	9200      	str	r2, [sp, #0]
  106a06:	9301      	str	r3, [sp, #4]
  106a08:	42b3      	cmp	r3, r6
  106a0a:	d83c      	bhi	106a86 <__divdf3+0x12e>
  106a0c:	9b01      	ldr	r3, [sp, #4]
  106a0e:	42b3      	cmp	r3, r6
  106a10:	d037      	beq	106a82 <__divdf3+0x12a>
  106a12:	2200      	mov	r2, #0
  106a14:	2300      	mov	r3, #0
  106a16:	9202      	str	r2, [sp, #8]
  106a18:	9303      	str	r3, [sp, #12]
  106a1a:	492b      	ldr	r1, [pc, #172]	(106ac8 <.text+0x6ac8>)
  106a1c:	4829      	ldr	r0, [pc, #164]	(106ac4 <.text+0x6ac4>)
  106a1e:	2300      	mov	r3, #0
  106a20:	469c      	mov	ip, r3
  106a22:	e01a      	b	106a5a <__divdf3+0x102>
  106a24:	9b02      	ldr	r3, [sp, #8]
  106a26:	9c03      	ldr	r4, [sp, #12]
  106a28:	4303      	orr	r3, r0
  106a2a:	430c      	orr	r4, r1
  106a2c:	9302      	str	r3, [sp, #8]
  106a2e:	9403      	str	r4, [sp, #12]
  106a30:	9b00      	ldr	r3, [sp, #0]
  106a32:	9c01      	ldr	r4, [sp, #4]
  106a34:	1aed      	sub	r5, r5, r3
  106a36:	41a6      	sbc	r6, r4
  106a38:	07ca      	lsl	r2, r1, #31
  106a3a:	0843      	lsr	r3, r0, #1
  106a3c:	084c      	lsr	r4, r1, #1
  106a3e:	4313      	orr	r3, r2
  106a40:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106a42:	0fea      	lsr	r2, r5, #31
  106a44:	0074      	lsl	r4, r6, #1
  106a46:	4314      	orr	r4, r2
  106a48:	1c26      	mov	r6, r4		(add r6, r4, #0)
  106a4a:	2401      	mov	r4, #1
  106a4c:	44a4      	add	ip, r4
  106a4e:	1c18      	mov	r0, r3		(add r0, r3, #0)
  106a50:	4662      	mov	r2, ip
  106a52:	006b      	lsl	r3, r5, #1
  106a54:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  106a56:	2a3d      	cmp	r2, #61
  106a58:	d008      	beq	106a6c <__divdf3+0x114>
  106a5a:	9c01      	ldr	r4, [sp, #4]
  106a5c:	42b4      	cmp	r4, r6
  106a5e:	d8eb      	bhi	106a38 <__divdf3+0xe0>
  106a60:	42b4      	cmp	r4, r6
  106a62:	d1df      	bne	106a24 <__divdf3+0xcc>
  106a64:	9a00      	ldr	r2, [sp, #0]
  106a66:	42aa      	cmp	r2, r5
  106a68:	d8e6      	bhi	106a38 <__divdf3+0xe0>
  106a6a:	e7db      	b	106a24 <__divdf3+0xcc>
  106a6c:	9a02      	ldr	r2, [sp, #8]
  106a6e:	21ff      	mov	r1, #255
  106a70:	400a      	and	r2, r1
  106a72:	2300      	mov	r3, #0
  106a74:	2a80      	cmp	r2, #128
  106a76:	d00f      	beq	106a98 <__divdf3+0x140>
  106a78:	9a02      	ldr	r2, [sp, #8]
  106a7a:	9b03      	ldr	r3, [sp, #12]
  106a7c:	920c      	str	r2, [sp, #48]
  106a7e:	930d      	str	r3, [sp, #52]
  106a80:	e77f      	b	106982 <__divdf3+0x2a>
  106a82:	42aa      	cmp	r2, r5
  106a84:	d9c5      	bls	106a12 <__divdf3+0xba>
  106a86:	0feb      	lsr	r3, r5, #31
  106a88:	0072      	lsl	r2, r6, #1
  106a8a:	431a      	orr	r2, r3
  106a8c:	0069      	lsl	r1, r5, #1
  106a8e:	1e43      	sub	r3, r0, #1
  106a90:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  106a92:	1c16      	mov	r6, r2		(add r6, r2, #0)
  106a94:	930b      	str	r3, [sp, #44]
  106a96:	e7bc      	b	106a12 <__divdf3+0xba>
  106a98:	2b00      	cmp	r3, #0
  106a9a:	d1ed      	bne	106a78 <__divdf3+0x120>
  106a9c:	9b02      	ldr	r3, [sp, #8]
  106a9e:	0052      	lsl	r2, r2, #1
  106aa0:	4013      	and	r3, r2
  106aa2:	2400      	mov	r4, #0
  106aa4:	4323      	orr	r3, r4
  106aa6:	d1e7      	bne	106a78 <__divdf3+0x120>
  106aa8:	4335      	orr	r5, r6
  106aaa:	d0e5      	beq	106a78 <__divdf3+0x120>
  106aac:	9d02      	ldr	r5, [sp, #8]
  106aae:	9e03      	ldr	r6, [sp, #12]
  106ab0:	2380      	mov	r3, #128
  106ab2:	2400      	mov	r4, #0
  106ab4:	195b      	add	r3, r3, r5
  106ab6:	4174      	adc	r4, r6
  106ab8:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  106aba:	438e      	bic	r6, r1
  106abc:	9602      	str	r6, [sp, #8]
  106abe:	9403      	str	r4, [sp, #12]
  106ac0:	e7da      	b	106a78 <__divdf3+0x120>
	...
  106aca:	1000      	asr	r0, r0, #0

00106acc <isnan>:
  106acc:	6803      	ldr	r3, [r0, #0]
  106ace:	2200      	mov	r2, #0
  106ad0:	2b01      	cmp	r3, #1
  106ad2:	d800      	bhi	106ad6 <isnan+0xa>
  106ad4:	2201      	mov	r2, #1
  106ad6:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106ad8:	4770      	bx	lr
	...

00106adc <__eqdf2>:
  106adc:	b530      	push	{r4, r5, lr}
  106ade:	b08e      	sub	sp, #56
  106ae0:	ad05      	add	r5, sp, #20
  106ae2:	900c      	str	r0, [sp, #48]
  106ae4:	910d      	str	r1, [sp, #52]
  106ae6:	a80c      	add	r0, sp, #48
  106ae8:	1c29      	mov	r1, r5		(add r1, r5, #0)
  106aea:	920a      	str	r2, [sp, #40]
  106aec:	930b      	str	r3, [sp, #44]
  106aee:	faf3f000 	bl	1070d8 <__unpack_d>
  106af2:	a80a      	add	r0, sp, #40
  106af4:	4669      	mov	r1, sp
  106af6:	faeff000 	bl	1070d8 <__unpack_d>
  106afa:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106afc:	ffe6f7ff 	bl	106acc <isnan>
  106b00:	2800      	cmp	r0, #0
  106b02:	d004      	beq	106b0e <__eqdf2+0x32>
  106b04:	2001      	mov	r0, #1
  106b06:	b00e      	add	sp, #56
  106b08:	bc30      	pop	{r4, r5}
  106b0a:	bc02      	pop	{r1}
  106b0c:	4708      	bx	r1
  106b0e:	4668      	mov	r0, sp
  106b10:	ffdcf7ff 	bl	106acc <isnan>
  106b14:	2800      	cmp	r0, #0
  106b16:	d1f5      	bne	106b04 <__eqdf2+0x28>
  106b18:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106b1a:	4669      	mov	r1, sp
  106b1c:	fb56f000 	bl	1071cc <__fpcmp_parts_d>
  106b20:	e7f1      	b	106b06 <__eqdf2+0x2a>
  106b22:	46c0      	nop			(mov r8, r8)

00106b24 <isnan>:
  106b24:	6803      	ldr	r3, [r0, #0]
  106b26:	2200      	mov	r2, #0
  106b28:	2b01      	cmp	r3, #1
  106b2a:	d800      	bhi	106b2e <isnan+0xa>
  106b2c:	2201      	mov	r2, #1
  106b2e:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106b30:	4770      	bx	lr
	...

00106b34 <__nedf2>:
  106b34:	b530      	push	{r4, r5, lr}
  106b36:	b08e      	sub	sp, #56
  106b38:	ad05      	add	r5, sp, #20
  106b3a:	900c      	str	r0, [sp, #48]
  106b3c:	910d      	str	r1, [sp, #52]
  106b3e:	a80c      	add	r0, sp, #48
  106b40:	1c29      	mov	r1, r5		(add r1, r5, #0)
  106b42:	920a      	str	r2, [sp, #40]
  106b44:	930b      	str	r3, [sp, #44]
  106b46:	fac7f000 	bl	1070d8 <__unpack_d>
  106b4a:	a80a      	add	r0, sp, #40
  106b4c:	4669      	mov	r1, sp
  106b4e:	fac3f000 	bl	1070d8 <__unpack_d>
  106b52:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106b54:	ffe6f7ff 	bl	106b24 <isnan>
  106b58:	2800      	cmp	r0, #0
  106b5a:	d004      	beq	106b66 <__nedf2+0x32>
  106b5c:	2001      	mov	r0, #1
  106b5e:	b00e      	add	sp, #56
  106b60:	bc30      	pop	{r4, r5}
  106b62:	bc02      	pop	{r1}
  106b64:	4708      	bx	r1
  106b66:	4668      	mov	r0, sp
  106b68:	ffdcf7ff 	bl	106b24 <isnan>
  106b6c:	2800      	cmp	r0, #0
  106b6e:	d1f5      	bne	106b5c <__nedf2+0x28>
  106b70:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106b72:	4669      	mov	r1, sp
  106b74:	fb2af000 	bl	1071cc <__fpcmp_parts_d>
  106b78:	e7f1      	b	106b5e <__nedf2+0x2a>
  106b7a:	46c0      	nop			(mov r8, r8)

00106b7c <isnan>:
  106b7c:	6803      	ldr	r3, [r0, #0]
  106b7e:	2200      	mov	r2, #0
  106b80:	2b01      	cmp	r3, #1
  106b82:	d800      	bhi	106b86 <isnan+0xa>
  106b84:	2201      	mov	r2, #1
  106b86:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106b88:	4770      	bx	lr
	...

00106b8c <__gtdf2>:
  106b8c:	b530      	push	{r4, r5, lr}
  106b8e:	b08e      	sub	sp, #56
  106b90:	ac05      	add	r4, sp, #20
  106b92:	900c      	str	r0, [sp, #48]
  106b94:	910d      	str	r1, [sp, #52]
  106b96:	a80c      	add	r0, sp, #48
  106b98:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106b9a:	920a      	str	r2, [sp, #40]
  106b9c:	930b      	str	r3, [sp, #44]
  106b9e:	fa9bf000 	bl	1070d8 <__unpack_d>
  106ba2:	a80a      	add	r0, sp, #40
  106ba4:	4669      	mov	r1, sp
  106ba6:	fa97f000 	bl	1070d8 <__unpack_d>
  106baa:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106bac:	ffe6f7ff 	bl	106b7c <isnan>
  106bb0:	2800      	cmp	r0, #0
  106bb2:	d005      	beq	106bc0 <__gtdf2+0x34>
  106bb4:	2001      	mov	r0, #1
  106bb6:	4240      	neg	r0, r0
  106bb8:	b00e      	add	sp, #56
  106bba:	bc30      	pop	{r4, r5}
  106bbc:	bc02      	pop	{r1}
  106bbe:	4708      	bx	r1
  106bc0:	4668      	mov	r0, sp
  106bc2:	ffdbf7ff 	bl	106b7c <isnan>
  106bc6:	2800      	cmp	r0, #0
  106bc8:	d1f4      	bne	106bb4 <__gtdf2+0x28>
  106bca:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106bcc:	4669      	mov	r1, sp
  106bce:	fafdf000 	bl	1071cc <__fpcmp_parts_d>
  106bd2:	e7f1      	b	106bb8 <__gtdf2+0x2c>

00106bd4 <isnan>:
  106bd4:	6803      	ldr	r3, [r0, #0]
  106bd6:	2200      	mov	r2, #0
  106bd8:	2b01      	cmp	r3, #1
  106bda:	d800      	bhi	106bde <isnan+0xa>
  106bdc:	2201      	mov	r2, #1
  106bde:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106be0:	4770      	bx	lr
	...

00106be4 <__gedf2>:
  106be4:	b530      	push	{r4, r5, lr}
  106be6:	b08e      	sub	sp, #56
  106be8:	ac05      	add	r4, sp, #20
  106bea:	900c      	str	r0, [sp, #48]
  106bec:	910d      	str	r1, [sp, #52]
  106bee:	a80c      	add	r0, sp, #48
  106bf0:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106bf2:	920a      	str	r2, [sp, #40]
  106bf4:	930b      	str	r3, [sp, #44]
  106bf6:	fa6ff000 	bl	1070d8 <__unpack_d>
  106bfa:	a80a      	add	r0, sp, #40
  106bfc:	4669      	mov	r1, sp
  106bfe:	fa6bf000 	bl	1070d8 <__unpack_d>
  106c02:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106c04:	ffe6f7ff 	bl	106bd4 <isnan>
  106c08:	2800      	cmp	r0, #0
  106c0a:	d005      	beq	106c18 <__gedf2+0x34>
  106c0c:	2001      	mov	r0, #1
  106c0e:	4240      	neg	r0, r0
  106c10:	b00e      	add	sp, #56
  106c12:	bc30      	pop	{r4, r5}
  106c14:	bc02      	pop	{r1}
  106c16:	4708      	bx	r1
  106c18:	4668      	mov	r0, sp
  106c1a:	ffdbf7ff 	bl	106bd4 <isnan>
  106c1e:	2800      	cmp	r0, #0
  106c20:	d1f4      	bne	106c0c <__gedf2+0x28>
  106c22:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106c24:	4669      	mov	r1, sp
  106c26:	fad1f000 	bl	1071cc <__fpcmp_parts_d>
  106c2a:	e7f1      	b	106c10 <__gedf2+0x2c>

00106c2c <isnan>:
  106c2c:	6803      	ldr	r3, [r0, #0]
  106c2e:	2200      	mov	r2, #0
  106c30:	2b01      	cmp	r3, #1
  106c32:	d800      	bhi	106c36 <isnan+0xa>
  106c34:	2201      	mov	r2, #1
  106c36:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106c38:	4770      	bx	lr
	...

00106c3c <__ltdf2>:
  106c3c:	b530      	push	{r4, r5, lr}
  106c3e:	b08e      	sub	sp, #56
  106c40:	ad05      	add	r5, sp, #20
  106c42:	900c      	str	r0, [sp, #48]
  106c44:	910d      	str	r1, [sp, #52]
  106c46:	a80c      	add	r0, sp, #48
  106c48:	1c29      	mov	r1, r5		(add r1, r5, #0)
  106c4a:	920a      	str	r2, [sp, #40]
  106c4c:	930b      	str	r3, [sp, #44]
  106c4e:	fa43f000 	bl	1070d8 <__unpack_d>
  106c52:	a80a      	add	r0, sp, #40
  106c54:	4669      	mov	r1, sp
  106c56:	fa3ff000 	bl	1070d8 <__unpack_d>
  106c5a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106c5c:	ffe6f7ff 	bl	106c2c <isnan>
  106c60:	2800      	cmp	r0, #0
  106c62:	d004      	beq	106c6e <__ltdf2+0x32>
  106c64:	2001      	mov	r0, #1
  106c66:	b00e      	add	sp, #56
  106c68:	bc30      	pop	{r4, r5}
  106c6a:	bc02      	pop	{r1}
  106c6c:	4708      	bx	r1
  106c6e:	4668      	mov	r0, sp
  106c70:	ffdcf7ff 	bl	106c2c <isnan>
  106c74:	2800      	cmp	r0, #0
  106c76:	d1f5      	bne	106c64 <__ltdf2+0x28>
  106c78:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106c7a:	4669      	mov	r1, sp
  106c7c:	faa6f000 	bl	1071cc <__fpcmp_parts_d>
  106c80:	e7f1      	b	106c66 <__ltdf2+0x2a>
  106c82:	46c0      	nop			(mov r8, r8)

00106c84 <__floatsidf>:
  106c84:	b510      	push	{r4, lr}
  106c86:	b085      	sub	sp, #20
  106c88:	2303      	mov	r3, #3
  106c8a:	9300      	str	r3, [sp, #0]
  106c8c:	2300      	mov	r3, #0
  106c8e:	9301      	str	r3, [sp, #4]
  106c90:	2800      	cmp	r0, #0
  106c92:	db30      	blt	106cf6 <__floatsidf+0x72>
  106c94:	2800      	cmp	r0, #0
  106c96:	d108      	bne	106caa <__floatsidf+0x26>
  106c98:	2302      	mov	r3, #2
  106c9a:	9300      	str	r3, [sp, #0]
  106c9c:	4668      	mov	r0, sp
  106c9e:	f8ebf000 	bl	106e78 <__pack_d>
  106ca2:	b005      	add	sp, #20
  106ca4:	bc10      	pop	{r4}
  106ca6:	bc04      	pop	{r2}
  106ca8:	4710      	bx	r2
  106caa:	9b01      	ldr	r3, [sp, #4]
  106cac:	243c      	mov	r4, #60
  106cae:	9402      	str	r4, [sp, #8]
  106cb0:	2b00      	cmp	r3, #0
  106cb2:	d01c      	beq	106cee <__floatsidf+0x6a>
  106cb4:	2380      	mov	r3, #128
  106cb6:	061b      	lsl	r3, r3, #24
  106cb8:	4298      	cmp	r0, r3
  106cba:	d01f      	beq	106cfc <__floatsidf+0x78>
  106cbc:	4243      	neg	r3, r0
  106cbe:	9303      	str	r3, [sp, #12]
  106cc0:	17db      	asr	r3, r3, #31
  106cc2:	9304      	str	r3, [sp, #16]
  106cc4:	9803      	ldr	r0, [sp, #12]
  106cc6:	9904      	ldr	r1, [sp, #16]
  106cc8:	4b0e      	ldr	r3, [pc, #56]	(106d04 <.text+0x6d04>)
  106cca:	4299      	cmp	r1, r3
  106ccc:	d8e6      	bhi	106c9c <__floatsidf+0x18>
  106cce:	9c02      	ldr	r4, [sp, #8]
  106cd0:	0fc2      	lsr	r2, r0, #31
  106cd2:	004b      	lsl	r3, r1, #1
  106cd4:	4313      	orr	r3, r2
  106cd6:	9304      	str	r3, [sp, #16]
  106cd8:	0043      	lsl	r3, r0, #1
  106cda:	9303      	str	r3, [sp, #12]
  106cdc:	1e63      	sub	r3, r4, #1
  106cde:	1c1c      	mov	r4, r3		(add r4, r3, #0)
  106ce0:	9302      	str	r3, [sp, #8]
  106ce2:	9803      	ldr	r0, [sp, #12]
  106ce4:	9904      	ldr	r1, [sp, #16]
  106ce6:	4b07      	ldr	r3, [pc, #28]	(106d04 <.text+0x6d04>)
  106ce8:	4299      	cmp	r1, r3
  106cea:	d9f1      	bls	106cd0 <__floatsidf+0x4c>
  106cec:	e7d6      	b	106c9c <__floatsidf+0x18>
  106cee:	17c3      	asr	r3, r0, #31
  106cf0:	9003      	str	r0, [sp, #12]
  106cf2:	9304      	str	r3, [sp, #16]
  106cf4:	e7e6      	b	106cc4 <__floatsidf+0x40>
  106cf6:	2301      	mov	r3, #1
  106cf8:	9301      	str	r3, [sp, #4]
  106cfa:	e7cb      	b	106c94 <__floatsidf+0x10>
  106cfc:	4802      	ldr	r0, [pc, #8]	(106d08 <.text+0x6d08>)
  106cfe:	4903      	ldr	r1, [pc, #12]	(106d0c <.text+0x6d0c>)
  106d00:	e7cf      	b	106ca2 <__floatsidf+0x1e>
  106d02:	0000      	lsl	r0, r0, #0
  106d04:	ffff      	second half of BL instruction 0xffff
  106d06:	0fff      	lsr	r7, r7, #31
  106d08:	0000      	lsl	r0, r0, #0
  106d0a:	c1e0      	stmia	r1!,{r5, r6, r7}
  106d0c:	0000      	lsl	r0, r0, #0
	...

00106d10 <isnan>:
  106d10:	6803      	ldr	r3, [r0, #0]
  106d12:	2200      	mov	r2, #0
  106d14:	2b01      	cmp	r3, #1
  106d16:	d800      	bhi	106d1a <isnan+0xa>
  106d18:	2201      	mov	r2, #1
  106d1a:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106d1c:	4770      	bx	lr
	...

00106d20 <isinf>:
  106d20:	6803      	ldr	r3, [r0, #0]
  106d22:	2200      	mov	r2, #0
  106d24:	2b04      	cmp	r3, #4
  106d26:	d001      	beq	106d2c <isinf+0xc>
  106d28:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106d2a:	4770      	bx	lr
  106d2c:	2201      	mov	r2, #1
  106d2e:	e7fb      	b	106d28 <isinf+0x8>

00106d30 <iszero>:
  106d30:	6803      	ldr	r3, [r0, #0]
  106d32:	2200      	mov	r2, #0
  106d34:	2b02      	cmp	r3, #2
  106d36:	d001      	beq	106d3c <iszero+0xc>
  106d38:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106d3a:	4770      	bx	lr
  106d3c:	2201      	mov	r2, #1
  106d3e:	e7fb      	b	106d38 <iszero+0x8>

00106d40 <__fixdfsi>:
  106d40:	b570      	push	{r4, r5, r6, lr}
  106d42:	b087      	sub	sp, #28
  106d44:	9005      	str	r0, [sp, #20]
  106d46:	9106      	str	r1, [sp, #24]
  106d48:	a805      	add	r0, sp, #20
  106d4a:	4669      	mov	r1, sp
  106d4c:	f9c4f000 	bl	1070d8 <__unpack_d>
  106d50:	4668      	mov	r0, sp
  106d52:	ffedf7ff 	bl	106d30 <iszero>
  106d56:	2800      	cmp	r0, #0
  106d58:	d004      	beq	106d64 <__fixdfsi+0x24>
  106d5a:	2000      	mov	r0, #0
  106d5c:	b007      	add	sp, #28
  106d5e:	bc70      	pop	{r4, r5, r6}
  106d60:	bc02      	pop	{r1}
  106d62:	4708      	bx	r1
  106d64:	4668      	mov	r0, sp
  106d66:	ffd3f7ff 	bl	106d10 <isnan>
  106d6a:	2800      	cmp	r0, #0
  106d6c:	d1f5      	bne	106d5a <__fixdfsi+0x1a>
  106d6e:	4668      	mov	r0, sp
  106d70:	ffd6f7ff 	bl	106d20 <isinf>
  106d74:	2800      	cmp	r0, #0
  106d76:	d004      	beq	106d82 <__fixdfsi+0x42>
  106d78:	9b01      	ldr	r3, [sp, #4]
  106d7a:	2b00      	cmp	r3, #0
  106d7c:	d114      	bne	106da8 <__fixdfsi+0x68>
  106d7e:	4810      	ldr	r0, [pc, #64]	(106dc0 <.text+0x6dc0>)
  106d80:	e7ec      	b	106d5c <__fixdfsi+0x1c>
  106d82:	9a02      	ldr	r2, [sp, #8]
  106d84:	2a00      	cmp	r2, #0
  106d86:	dbe8      	blt	106d5a <__fixdfsi+0x1a>
  106d88:	2a1e      	cmp	r2, #30
  106d8a:	dcf5      	bgt	106d78 <__fixdfsi+0x38>
  106d8c:	233c      	mov	r3, #60
  106d8e:	1a99      	sub	r1, r3, r2
  106d90:	3b5c      	sub	r3, #92
  106d92:	18ca      	add	r2, r1, r3
  106d94:	d40b      	bmi	106dae <__fixdfsi+0x6e>
  106d96:	9b04      	ldr	r3, [sp, #16]
  106d98:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  106d9a:	40d5      	lsr	r5, r2
  106d9c:	9b01      	ldr	r3, [sp, #4]
  106d9e:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106da0:	2b00      	cmp	r3, #0
  106da2:	d0db      	beq	106d5c <__fixdfsi+0x1c>
  106da4:	4268      	neg	r0, r5
  106da6:	e7d9      	b	106d5c <__fixdfsi+0x1c>
  106da8:	2080      	mov	r0, #128
  106daa:	0600      	lsl	r0, r0, #24
  106dac:	e7d6      	b	106d5c <__fixdfsi+0x1c>
  106dae:	2320      	mov	r3, #32
  106db0:	9a04      	ldr	r2, [sp, #16]
  106db2:	1a5b      	sub	r3, r3, r1
  106db4:	409a      	lsl	r2, r3
  106db6:	9b03      	ldr	r3, [sp, #12]
  106db8:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  106dba:	40cd      	lsr	r5, r1
  106dbc:	4315      	orr	r5, r2
  106dbe:	e7ed      	b	106d9c <__fixdfsi+0x5c>
  106dc0:	ffff      	second half of BL instruction 0xffff
  106dc2:	7fff      	ldrb	r7, [r7, #31]

00106dc4 <__muldi3>:
  106dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
  106dc6:	4657      	mov	r7, sl
  106dc8:	4646      	mov	r6, r8
  106dca:	b4c0      	push	{r6, r7}
  106dcc:	b084      	sub	sp, #16
  106dce:	9200      	str	r2, [sp, #0]
  106dd0:	9301      	str	r3, [sp, #4]
  106dd2:	4684      	mov	ip, r0
  106dd4:	9002      	str	r0, [sp, #8]
  106dd6:	9103      	str	r1, [sp, #12]
  106dd8:	481a      	ldr	r0, [pc, #104]	(106e44 <.text+0x6e44>)
  106dda:	9f00      	ldr	r7, [sp, #0]
  106ddc:	1c03      	mov	r3, r0		(add r3, r0, #0)
  106dde:	4662      	mov	r2, ip
  106de0:	403b      	and	r3, r7
  106de2:	4002      	and	r2, r0
  106de4:	4680      	mov	r8, r0
  106de6:	1c18      	mov	r0, r3		(add r0, r3, #0)
  106de8:	4350      	mul	r0, r2
  106dea:	4661      	mov	r1, ip
  106dec:	0c0c      	lsr	r4, r1, #16
  106dee:	0c39      	lsr	r1, r7, #16
  106df0:	4682      	mov	sl, r0
  106df2:	434a      	mul	r2, r1
  106df4:	1c18      	mov	r0, r3		(add r0, r3, #0)
  106df6:	4360      	mul	r0, r4
  106df8:	4361      	mul	r1, r4
  106dfa:	4654      	mov	r4, sl
  106dfc:	1812      	add	r2, r2, r0
  106dfe:	0c23      	lsr	r3, r4, #16
  106e00:	189a      	add	r2, r3, r2
  106e02:	4290      	cmp	r0, r2
  106e04:	d902      	bls	106e0c <__muldi3+0x48>
  106e06:	2080      	mov	r0, #128
  106e08:	0240      	lsl	r0, r0, #9
  106e0a:	1809      	add	r1, r1, r0
  106e0c:	0c13      	lsr	r3, r2, #16
  106e0e:	18cb      	add	r3, r1, r3
  106e10:	1c1e      	mov	r6, r3		(add r6, r3, #0)
  106e12:	4643      	mov	r3, r8
  106e14:	4641      	mov	r1, r8
  106e16:	4013      	and	r3, r2
  106e18:	4652      	mov	r2, sl
  106e1a:	400a      	and	r2, r1
  106e1c:	041b      	lsl	r3, r3, #16
  106e1e:	189b      	add	r3, r3, r2
  106e20:	1c18      	mov	r0, r3		(add r0, r3, #0)
  106e22:	9c01      	ldr	r4, [sp, #4]
  106e24:	9b03      	ldr	r3, [sp, #12]
  106e26:	1c3a      	mov	r2, r7		(add r2, r7, #0)
  106e28:	435a      	mul	r2, r3
  106e2a:	4663      	mov	r3, ip
  106e2c:	4363      	mul	r3, r4
  106e2e:	199b      	add	r3, r3, r6
  106e30:	18d2      	add	r2, r2, r3
  106e32:	1c11      	mov	r1, r2		(add r1, r2, #0)
  106e34:	b004      	add	sp, #16
  106e36:	bc0c      	pop	{r2, r3}
  106e38:	4690      	mov	r8, r2
  106e3a:	469a      	mov	sl, r3
  106e3c:	bcf0      	pop	{r4, r5, r6, r7}
  106e3e:	bc04      	pop	{r2}
  106e40:	4710      	bx	r2
  106e42:	0000      	lsl	r0, r0, #0
  106e44:	ffff      	second half of BL instruction 0xffff
	...

00106e48 <isnan>:
  106e48:	6803      	ldr	r3, [r0, #0]
  106e4a:	2200      	mov	r2, #0
  106e4c:	2b01      	cmp	r3, #1
  106e4e:	d800      	bhi	106e52 <isnan+0xa>
  106e50:	2201      	mov	r2, #1
  106e52:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106e54:	4770      	bx	lr
	...

00106e58 <isinf>:
  106e58:	6803      	ldr	r3, [r0, #0]
  106e5a:	2200      	mov	r2, #0
  106e5c:	2b04      	cmp	r3, #4
  106e5e:	d001      	beq	106e64 <isinf+0xc>
  106e60:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106e62:	4770      	bx	lr
  106e64:	2201      	mov	r2, #1
  106e66:	e7fb      	b	106e60 <isinf+0x8>

00106e68 <iszero>:
  106e68:	6803      	ldr	r3, [r0, #0]
  106e6a:	2200      	mov	r2, #0
  106e6c:	2b02      	cmp	r3, #2
  106e6e:	d001      	beq	106e74 <iszero+0xc>
  106e70:	1c10      	mov	r0, r2		(add r0, r2, #0)
  106e72:	4770      	bx	lr
  106e74:	2201      	mov	r2, #1
  106e76:	e7fb      	b	106e70 <iszero+0x8>

00106e78 <__pack_d>:
  106e78:	b5f0      	push	{r4, r5, r6, r7, lr}
  106e7a:	b08c      	sub	sp, #48
  106e7c:	2500      	mov	r5, #0
  106e7e:	2600      	mov	r6, #0
  106e80:	9504      	str	r5, [sp, #16]
  106e82:	9605      	str	r6, [sp, #20]
  106e84:	9500      	str	r5, [sp, #0]
  106e86:	9601      	str	r6, [sp, #4]
  106e88:	1c04      	mov	r4, r0		(add r4, r0, #0)
  106e8a:	6901      	ldr	r1, [r0, #16]
  106e8c:	68c0      	ldr	r0, [r0, #12]
  106e8e:	9006      	str	r0, [sp, #24]
  106e90:	9107      	str	r1, [sp, #28]
  106e92:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106e94:	6867      	ldr	r7, [r4, #4]
  106e96:	ffd7f7ff 	bl	106e48 <isnan>
  106e9a:	2800      	cmp	r0, #0
  106e9c:	d023      	beq	106ee6 <__pack_d+0x6e>
  106e9e:	4c84      	ldr	r4, [pc, #528]	(1070b0 <.text+0x70b0>)
  106ea0:	4b82      	ldr	r3, [pc, #520]	(1070ac <.text+0x70ac>)
  106ea2:	9907      	ldr	r1, [sp, #28]
  106ea4:	4a83      	ldr	r2, [pc, #524]	(1070b4 <.text+0x70b4>)
  106ea6:	4321      	orr	r1, r4
  106ea8:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  106eaa:	4014      	and	r4, r2
  106eac:	1c21      	mov	r1, r4		(add r1, r4, #0)
  106eae:	9806      	ldr	r0, [sp, #24]
  106eb0:	4c81      	ldr	r4, [pc, #516]	(1070b8 <.text+0x70b8>)
  106eb2:	4b80      	ldr	r3, [pc, #512]	(1070b4 <.text+0x70b4>)
  106eb4:	1c0a      	mov	r2, r1		(add r2, r1, #0)
  106eb6:	401a      	and	r2, r3
  106eb8:	4b80      	ldr	r3, [pc, #512]	(1070bc <.text+0x70bc>)
  106eba:	401e      	and	r6, r3
  106ebc:	4b7e      	ldr	r3, [pc, #504]	(1070b8 <.text+0x70b8>)
  106ebe:	4316      	orr	r6, r2
  106ec0:	4a7f      	ldr	r2, [pc, #508]	(1070c0 <.text+0x70c0>)
  106ec2:	4023      	and	r3, r4
  106ec4:	051b      	lsl	r3, r3, #20
  106ec6:	4016      	and	r6, r2
  106ec8:	431e      	orr	r6, r3
  106eca:	4a7e      	ldr	r2, [pc, #504]	(1070c4 <.text+0x70c4>)
  106ecc:	063b      	lsl	r3, r7, #24
  106ece:	0e1b      	lsr	r3, r3, #24
  106ed0:	07db      	lsl	r3, r3, #31
  106ed2:	4016      	and	r6, r2
  106ed4:	431e      	orr	r6, r3
  106ed6:	1c35      	mov	r5, r6		(add r5, r6, #0)
  106ed8:	4684      	mov	ip, r0
  106eda:	4661      	mov	r1, ip
  106edc:	1c28      	mov	r0, r5		(add r0, r5, #0)
  106ede:	b00c      	add	sp, #48
  106ee0:	bcf0      	pop	{r4, r5, r6, r7}
  106ee2:	bc04      	pop	{r2}
  106ee4:	4710      	bx	r2
  106ee6:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106ee8:	ffb6f7ff 	bl	106e58 <isinf>
  106eec:	2800      	cmp	r0, #0
  106eee:	d003      	beq	106ef8 <__pack_d+0x80>
  106ef0:	4c71      	ldr	r4, [pc, #452]	(1070b8 <.text+0x70b8>)
  106ef2:	2000      	mov	r0, #0
  106ef4:	2100      	mov	r1, #0
  106ef6:	e7dc      	b	106eb2 <__pack_d+0x3a>
  106ef8:	1c20      	mov	r0, r4		(add r0, r4, #0)
  106efa:	ffb5f7ff 	bl	106e68 <iszero>
  106efe:	2800      	cmp	r0, #0
  106f00:	d15a      	bne	106fb8 <__pack_d+0x140>
  106f02:	9906      	ldr	r1, [sp, #24]
  106f04:	9a07      	ldr	r2, [sp, #28]
  106f06:	4311      	orr	r1, r2
  106f08:	d056      	beq	106fb8 <__pack_d+0x140>
  106f0a:	68a0      	ldr	r0, [r4, #8]
  106f0c:	4b6e      	ldr	r3, [pc, #440]	(1070c8 <.text+0x70c8>)
  106f0e:	4298      	cmp	r0, r3
  106f10:	da56      	bge	106fc0 <__pack_d+0x148>
  106f12:	1a18      	sub	r0, r3, r0
  106f14:	2838      	cmp	r0, #56
  106f16:	dd00      	ble	106f1a <__pack_d+0xa2>
  106f18:	e081      	b	10701e <__pack_d+0x1a6>
  106f1a:	2320      	mov	r3, #32
  106f1c:	425b      	neg	r3, r3
  106f1e:	18c2      	add	r2, r0, r3
  106f20:	d500      	bpl	106f24 <__pack_d+0xac>
  106f22:	e0b4      	b	10708e <__pack_d+0x216>
  106f24:	9c07      	ldr	r4, [sp, #28]
  106f26:	40d4      	lsr	r4, r2
  106f28:	9404      	str	r4, [sp, #16]
  106f2a:	9b07      	ldr	r3, [sp, #28]
  106f2c:	40c3      	lsr	r3, r0
  106f2e:	9305      	str	r3, [sp, #20]
  106f30:	2300      	mov	r3, #0
  106f32:	2400      	mov	r4, #0
  106f34:	9302      	str	r3, [sp, #8]
  106f36:	9403      	str	r4, [sp, #12]
  106f38:	2a00      	cmp	r2, #0
  106f3a:	da00      	bge	106f3e <__pack_d+0xc6>
  106f3c:	e0a1      	b	107082 <__pack_d+0x20a>
  106f3e:	2301      	mov	r3, #1
  106f40:	4093      	lsl	r3, r2
  106f42:	9301      	str	r3, [sp, #4]
  106f44:	2301      	mov	r3, #1
  106f46:	4083      	lsl	r3, r0
  106f48:	9300      	str	r3, [sp, #0]
  106f4a:	9900      	ldr	r1, [sp, #0]
  106f4c:	9a01      	ldr	r2, [sp, #4]
  106f4e:	2301      	mov	r3, #1
  106f50:	425b      	neg	r3, r3
  106f52:	17dc      	asr	r4, r3, #31
  106f54:	18c9      	add	r1, r1, r3
  106f56:	4162      	adc	r2, r4
  106f58:	9b06      	ldr	r3, [sp, #24]
  106f5a:	9c07      	ldr	r4, [sp, #28]
  106f5c:	400b      	and	r3, r1
  106f5e:	4014      	and	r4, r2
  106f60:	4323      	orr	r3, r4
  106f62:	d003      	beq	106f6c <__pack_d+0xf4>
  106f64:	2001      	mov	r0, #1
  106f66:	2100      	mov	r1, #0
  106f68:	9002      	str	r0, [sp, #8]
  106f6a:	9103      	str	r1, [sp, #12]
  106f6c:	9b05      	ldr	r3, [sp, #20]
  106f6e:	9c03      	ldr	r4, [sp, #12]
  106f70:	9a02      	ldr	r2, [sp, #8]
  106f72:	9904      	ldr	r1, [sp, #16]
  106f74:	4323      	orr	r3, r4
  106f76:	4311      	orr	r1, r2
  106f78:	930b      	str	r3, [sp, #44]
  106f7a:	23ff      	mov	r3, #255
  106f7c:	910a      	str	r1, [sp, #40]
  106f7e:	4019      	and	r1, r3
  106f80:	2200      	mov	r2, #0
  106f82:	2980      	cmp	r1, #128
  106f84:	d063      	beq	10704e <__pack_d+0x1d6>
  106f86:	237f      	mov	r3, #127
  106f88:	2400      	mov	r4, #0
  106f8a:	990a      	ldr	r1, [sp, #40]
  106f8c:	9a0b      	ldr	r2, [sp, #44]
  106f8e:	18c9      	add	r1, r1, r3
  106f90:	4162      	adc	r2, r4
  106f92:	4b4e      	ldr	r3, [pc, #312]	(1070cc <.text+0x70cc>)
  106f94:	2000      	mov	r0, #0
  106f96:	429a      	cmp	r2, r3
  106f98:	d900      	bls	106f9c <__pack_d+0x124>
  106f9a:	2001      	mov	r0, #1
  106f9c:	1c04      	mov	r4, r0		(add r4, r0, #0)
  106f9e:	0613      	lsl	r3, r2, #24
  106fa0:	0a08      	lsr	r0, r1, #8
  106fa2:	4318      	orr	r0, r3
  106fa4:	0a11      	lsr	r1, r2, #8
  106fa6:	9008      	str	r0, [sp, #32]
  106fa8:	9109      	str	r1, [sp, #36]
  106faa:	4b42      	ldr	r3, [pc, #264]	(1070b4 <.text+0x70b4>)
  106fac:	9909      	ldr	r1, [sp, #36]
  106fae:	4019      	and	r1, r3
  106fb0:	4b41      	ldr	r3, [pc, #260]	(1070b8 <.text+0x70b8>)
  106fb2:	9808      	ldr	r0, [sp, #32]
  106fb4:	401c      	and	r4, r3
  106fb6:	e77c      	b	106eb2 <__pack_d+0x3a>
  106fb8:	2000      	mov	r0, #0
  106fba:	2100      	mov	r1, #0
  106fbc:	2400      	mov	r4, #0
  106fbe:	e778      	b	106eb2 <__pack_d+0x3a>
  106fc0:	4b43      	ldr	r3, [pc, #268]	(1070d0 <.text+0x70d0>)
  106fc2:	4298      	cmp	r0, r3
  106fc4:	dc94      	bgt	106ef0 <__pack_d+0x78>
  106fc6:	9906      	ldr	r1, [sp, #24]
  106fc8:	181a      	add	r2, r3, r0
  106fca:	23ff      	mov	r3, #255
  106fcc:	4019      	and	r1, r3
  106fce:	4694      	mov	ip, r2
  106fd0:	2200      	mov	r2, #0
  106fd2:	2980      	cmp	r1, #128
  106fd4:	d029      	beq	10702a <__pack_d+0x1b2>
  106fd6:	9906      	ldr	r1, [sp, #24]
  106fd8:	9a07      	ldr	r2, [sp, #28]
  106fda:	237f      	mov	r3, #127
  106fdc:	2400      	mov	r4, #0
  106fde:	18c9      	add	r1, r1, r3
  106fe0:	4162      	adc	r2, r4
  106fe2:	9106      	str	r1, [sp, #24]
  106fe4:	9207      	str	r2, [sp, #28]
  106fe6:	4b3b      	ldr	r3, [pc, #236]	(1070d4 <.text+0x70d4>)
  106fe8:	9a07      	ldr	r2, [sp, #28]
  106fea:	429a      	cmp	r2, r3
  106fec:	d909      	bls	107002 <__pack_d+0x18a>
  106fee:	9806      	ldr	r0, [sp, #24]
  106ff0:	9907      	ldr	r1, [sp, #28]
  106ff2:	07d2      	lsl	r2, r2, #31
  106ff4:	0843      	lsr	r3, r0, #1
  106ff6:	4313      	orr	r3, r2
  106ff8:	084c      	lsr	r4, r1, #1
  106ffa:	9306      	str	r3, [sp, #24]
  106ffc:	9407      	str	r4, [sp, #28]
  106ffe:	2201      	mov	r2, #1
  107000:	4494      	add	ip, r2
  107002:	9c07      	ldr	r4, [sp, #28]
  107004:	9a06      	ldr	r2, [sp, #24]
  107006:	0a21      	lsr	r1, r4, #8
  107008:	0a10      	lsr	r0, r2, #8
  10700a:	4a2a      	ldr	r2, [pc, #168]	(1070b4 <.text+0x70b4>)
  10700c:	0623      	lsl	r3, r4, #24
  10700e:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  107010:	4014      	and	r4, r2
  107012:	4318      	orr	r0, r3
  107014:	4b28      	ldr	r3, [pc, #160]	(1070b8 <.text+0x70b8>)
  107016:	1c21      	mov	r1, r4		(add r1, r4, #0)
  107018:	4664      	mov	r4, ip
  10701a:	401c      	and	r4, r3
  10701c:	e749      	b	106eb2 <__pack_d+0x3a>
  10701e:	2100      	mov	r1, #0
  107020:	2200      	mov	r2, #0
  107022:	2400      	mov	r4, #0
  107024:	9108      	str	r1, [sp, #32]
  107026:	9209      	str	r2, [sp, #36]
  107028:	e7bf      	b	106faa <__pack_d+0x132>
  10702a:	2a00      	cmp	r2, #0
  10702c:	d1d3      	bne	106fd6 <__pack_d+0x15e>
  10702e:	2280      	mov	r2, #128
  107030:	9b06      	ldr	r3, [sp, #24]
  107032:	0052      	lsl	r2, r2, #1
  107034:	4013      	and	r3, r2
  107036:	2400      	mov	r4, #0
  107038:	4323      	orr	r3, r4
  10703a:	d0d4      	beq	106fe6 <__pack_d+0x16e>
  10703c:	9806      	ldr	r0, [sp, #24]
  10703e:	9907      	ldr	r1, [sp, #28]
  107040:	2380      	mov	r3, #128
  107042:	2400      	mov	r4, #0
  107044:	18c0      	add	r0, r0, r3
  107046:	4161      	adc	r1, r4
  107048:	9006      	str	r0, [sp, #24]
  10704a:	9107      	str	r1, [sp, #28]
  10704c:	e7cb      	b	106fe6 <__pack_d+0x16e>
  10704e:	2a00      	cmp	r2, #0
  107050:	d199      	bne	106f86 <__pack_d+0x10e>
  107052:	2280      	mov	r2, #128
  107054:	9b0a      	ldr	r3, [sp, #40]
  107056:	0052      	lsl	r2, r2, #1
  107058:	4013      	and	r3, r2
  10705a:	2400      	mov	r4, #0
  10705c:	4323      	orr	r3, r4
  10705e:	d121      	bne	1070a4 <__pack_d+0x22c>
  107060:	4b1a      	ldr	r3, [pc, #104]	(1070cc <.text+0x70cc>)
  107062:	990b      	ldr	r1, [sp, #44]
  107064:	2200      	mov	r2, #0
  107066:	4299      	cmp	r1, r3
  107068:	d900      	bls	10706c <__pack_d+0x1f4>
  10706a:	2201      	mov	r2, #1
  10706c:	980a      	ldr	r0, [sp, #40]
  10706e:	1c14      	mov	r4, r2		(add r4, r2, #0)
  107070:	9a0b      	ldr	r2, [sp, #44]
  107072:	0a00      	lsr	r0, r0, #8
  107074:	0613      	lsl	r3, r2, #24
  107076:	1c01      	mov	r1, r0		(add r1, r0, #0)
  107078:	4319      	orr	r1, r3
  10707a:	0a12      	lsr	r2, r2, #8
  10707c:	9108      	str	r1, [sp, #32]
  10707e:	9209      	str	r2, [sp, #36]
  107080:	e793      	b	106faa <__pack_d+0x132>
  107082:	2320      	mov	r3, #32
  107084:	1a1b      	sub	r3, r3, r0
  107086:	2201      	mov	r2, #1
  107088:	40da      	lsr	r2, r3
  10708a:	9201      	str	r2, [sp, #4]
  10708c:	e75a      	b	106f44 <__pack_d+0xcc>
  10708e:	2320      	mov	r3, #32
  107090:	9907      	ldr	r1, [sp, #28]
  107092:	9c06      	ldr	r4, [sp, #24]
  107094:	1a1b      	sub	r3, r3, r0
  107096:	4099      	lsl	r1, r3
  107098:	40c4      	lsr	r4, r0
  10709a:	1c0b      	mov	r3, r1		(add r3, r1, #0)
  10709c:	1c21      	mov	r1, r4		(add r1, r4, #0)
  10709e:	4319      	orr	r1, r3
  1070a0:	9104      	str	r1, [sp, #16]
  1070a2:	e742      	b	106f2a <__pack_d+0xb2>
  1070a4:	2380      	mov	r3, #128
  1070a6:	2400      	mov	r4, #0
  1070a8:	e76f      	b	106f8a <__pack_d+0x112>
	...
  1070b2:	0008      	lsl	r0, r1, #0
  1070b4:	ffff      	second half of BL instruction 0xffff
  1070b6:	000f      	lsl	r7, r1, #0
  1070b8:	07ff      	lsl	r7, r7, #31
  1070ba:	0000      	lsl	r0, r0, #0
  1070bc:	0000      	lsl	r0, r0, #0
  1070be:	fff0      	second half of BL instruction 0xfff0
  1070c0:	ffff      	second half of BL instruction 0xffff
  1070c2:	800f      	strh	r7, [r1, #0]
  1070c4:	ffff      	second half of BL instruction 0xffff
  1070c6:	7fff      	ldrb	r7, [r7, #31]
  1070c8:	fc02      	second half of BL instruction 0xfc02
  1070ca:	ffff      	second half of BL instruction 0xffff
  1070cc:	ffff      	second half of BL instruction 0xffff
  1070ce:	0fff      	lsr	r7, r7, #31
  1070d0:	03ff      	lsl	r7, r7, #15
  1070d2:	0000      	lsl	r0, r0, #0
  1070d4:	ffff      	second half of BL instruction 0xffff
  1070d6:	1fff      	sub	r7, r7, #7

001070d8 <__unpack_d>:
  1070d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  1070da:	6804      	ldr	r4, [r0, #0]
  1070dc:	6843      	ldr	r3, [r0, #4]
  1070de:	0322      	lsl	r2, r4, #12
  1070e0:	1c0f      	mov	r7, r1		(add r7, r1, #0)
  1070e2:	0b11      	lsr	r1, r2, #12
  1070e4:	0062      	lsl	r2, r4, #1
  1070e6:	1c18      	mov	r0, r3		(add r0, r3, #0)
  1070e8:	0d52      	lsr	r2, r2, #21
  1070ea:	0fe3      	lsr	r3, r4, #31
  1070ec:	607b      	str	r3, [r7, #4]
  1070ee:	2a00      	cmp	r2, #0
  1070f0:	d11c      	bne	10712c <__unpack_d+0x54>
  1070f2:	1c03      	mov	r3, r0		(add r3, r0, #0)
  1070f4:	430b      	orr	r3, r1
  1070f6:	d02e      	beq	107156 <__unpack_d+0x7e>
  1070f8:	0e03      	lsr	r3, r0, #24
  1070fa:	020e      	lsl	r6, r1, #8
  1070fc:	431e      	orr	r6, r3
  1070fe:	2303      	mov	r3, #3
  107100:	4a20      	ldr	r2, [pc, #128]	(107184 <.text+0x7184>)
  107102:	603b      	str	r3, [r7, #0]
  107104:	4b20      	ldr	r3, [pc, #128]	(107188 <.text+0x7188>)
  107106:	60ba      	str	r2, [r7, #8]
  107108:	0205      	lsl	r5, r0, #8
  10710a:	429e      	cmp	r6, r3
  10710c:	d80b      	bhi	107126 <__unpack_d+0x4e>
  10710e:	1c11      	mov	r1, r2		(add r1, r2, #0)
  107110:	1c18      	mov	r0, r3		(add r0, r3, #0)
  107112:	0fea      	lsr	r2, r5, #31
  107114:	0074      	lsl	r4, r6, #1
  107116:	4314      	orr	r4, r2
  107118:	006b      	lsl	r3, r5, #1
  10711a:	1c26      	mov	r6, r4		(add r6, r4, #0)
  10711c:	1c1d      	mov	r5, r3		(add r5, r3, #0)
  10711e:	3901      	sub	r1, #1
  107120:	42b0      	cmp	r0, r6
  107122:	d2f6      	bcs	107112 <__unpack_d+0x3a>
  107124:	60b9      	str	r1, [r7, #8]
  107126:	60fd      	str	r5, [r7, #12]
  107128:	613e      	str	r6, [r7, #16]
  10712a:	e011      	b	107150 <__unpack_d+0x78>
  10712c:	4b17      	ldr	r3, [pc, #92]	(10718c <.text+0x718c>)
  10712e:	429a      	cmp	r2, r3
  107130:	d014      	beq	10715c <__unpack_d+0x84>
  107132:	4c17      	ldr	r4, [pc, #92]	(107190 <.text+0x7190>)
  107134:	1913      	add	r3, r2, r4
  107136:	60bb      	str	r3, [r7, #8]
  107138:	0e02      	lsr	r2, r0, #24
  10713a:	2303      	mov	r3, #3
  10713c:	020c      	lsl	r4, r1, #8
  10713e:	4314      	orr	r4, r2
  107140:	603b      	str	r3, [r7, #0]
  107142:	4914      	ldr	r1, [pc, #80]	(107194 <.text+0x7194>)
  107144:	4a14      	ldr	r2, [pc, #80]	(107198 <.text+0x7198>)
  107146:	0203      	lsl	r3, r0, #8
  107148:	60fb      	str	r3, [r7, #12]
  10714a:	1c23      	mov	r3, r4		(add r3, r4, #0)
  10714c:	4313      	orr	r3, r2
  10714e:	613b      	str	r3, [r7, #16]
  107150:	bcf0      	pop	{r4, r5, r6, r7}
  107152:	bc01      	pop	{r0}
  107154:	4700      	bx	r0
  107156:	2302      	mov	r3, #2
  107158:	603b      	str	r3, [r7, #0]
  10715a:	e7f9      	b	107150 <__unpack_d+0x78>
  10715c:	1c04      	mov	r4, r0		(add r4, r0, #0)
  10715e:	430c      	orr	r4, r1
  107160:	d102      	bne	107168 <__unpack_d+0x90>
  107162:	2304      	mov	r3, #4
  107164:	603b      	str	r3, [r7, #0]
  107166:	e7f3      	b	107150 <__unpack_d+0x78>
  107168:	2280      	mov	r2, #128
  10716a:	0312      	lsl	r2, r2, #12
  10716c:	1c0c      	mov	r4, r1		(add r4, r1, #0)
  10716e:	2300      	mov	r3, #0
  107170:	4014      	and	r4, r2
  107172:	4323      	orr	r3, r4
  107174:	d004      	beq	107180 <__unpack_d+0xa8>
  107176:	2301      	mov	r3, #1
  107178:	603b      	str	r3, [r7, #0]
  10717a:	60f8      	str	r0, [r7, #12]
  10717c:	6139      	str	r1, [r7, #16]
  10717e:	e7e7      	b	107150 <__unpack_d+0x78>
  107180:	603b      	str	r3, [r7, #0]
  107182:	e7fa      	b	10717a <__unpack_d+0xa2>
  107184:	fc02      	second half of BL instruction 0xfc02
  107186:	ffff      	second half of BL instruction 0xffff
  107188:	ffff      	second half of BL instruction 0xffff
  10718a:	0fff      	lsr	r7, r7, #31
  10718c:	07ff      	lsl	r7, r7, #31
  10718e:	0000      	lsl	r0, r0, #0
  107190:	fc01      	second half of BL instruction 0xfc01
  107192:	ffff      	second half of BL instruction 0xffff
  107194:	0000      	lsl	r0, r0, #0
  107196:	0000      	lsl	r0, r0, #0
  107198:	0000      	lsl	r0, r0, #0
  10719a:	1000      	asr	r0, r0, #0

0010719c <isnan>:
  10719c:	6803      	ldr	r3, [r0, #0]
  10719e:	2200      	mov	r2, #0
  1071a0:	2b01      	cmp	r3, #1
  1071a2:	d800      	bhi	1071a6 <isnan+0xa>
  1071a4:	2201      	mov	r2, #1
  1071a6:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1071a8:	4770      	bx	lr
	...

001071ac <isinf>:
  1071ac:	6803      	ldr	r3, [r0, #0]
  1071ae:	2200      	mov	r2, #0
  1071b0:	2b04      	cmp	r3, #4
  1071b2:	d001      	beq	1071b8 <isinf+0xc>
  1071b4:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1071b6:	4770      	bx	lr
  1071b8:	2201      	mov	r2, #1
  1071ba:	e7fb      	b	1071b4 <isinf+0x8>

001071bc <iszero>:
  1071bc:	6803      	ldr	r3, [r0, #0]
  1071be:	2200      	mov	r2, #0
  1071c0:	2b02      	cmp	r3, #2
  1071c2:	d001      	beq	1071c8 <iszero+0xc>
  1071c4:	1c10      	mov	r0, r2		(add r0, r2, #0)
  1071c6:	4770      	bx	lr
  1071c8:	2201      	mov	r2, #1
  1071ca:	e7fb      	b	1071c4 <iszero+0x8>

001071cc <__fpcmp_parts_d>:
  1071cc:	b530      	push	{r4, r5, lr}
  1071ce:	1c04      	mov	r4, r0		(add r4, r0, #0)
  1071d0:	1c0d      	mov	r5, r1		(add r5, r1, #0)
  1071d2:	ffe3f7ff 	bl	10719c <isnan>
  1071d6:	2800      	cmp	r0, #0
  1071d8:	d003      	beq	1071e2 <__fpcmp_parts_d+0x16>
  1071da:	2001      	mov	r0, #1
  1071dc:	bc30      	pop	{r4, r5}
  1071de:	bc02      	pop	{r1}
  1071e0:	4708      	bx	r1
  1071e2:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1071e4:	ffdaf7ff 	bl	10719c <isnan>
  1071e8:	2800      	cmp	r0, #0
  1071ea:	d1f6      	bne	1071da <__fpcmp_parts_d+0xe>
  1071ec:	1c20      	mov	r0, r4		(add r0, r4, #0)
  1071ee:	ffddf7ff 	bl	1071ac <isinf>
  1071f2:	2800      	cmp	r0, #0
  1071f4:	d117      	bne	107226 <__fpcmp_parts_d+0x5a>
  1071f6:	1c28      	mov	r0, r5		(add r0, r5, #0)
  1071f8:	ffd8f7ff 	bl	1071ac <isinf>
  1071fc:	2800      	cmp	r0, #0
  1071fe:	d126      	bne	10724e <__fpcmp_parts_d+0x82>
  107200:	1c20      	mov	r0, r4		(add r0, r4, #0)
  107202:	ffdbf7ff 	bl	1071bc <iszero>
  107206:	2800      	cmp	r0, #0
  107208:	d11a      	bne	107240 <__fpcmp_parts_d+0x74>
  10720a:	1c28      	mov	r0, r5		(add r0, r5, #0)
  10720c:	ffd6f7ff 	bl	1071bc <iszero>
  107210:	2800      	cmp	r0, #0
  107212:	d111      	bne	107238 <__fpcmp_parts_d+0x6c>
  107214:	6862      	ldr	r2, [r4, #4]
  107216:	686b      	ldr	r3, [r5, #4]
  107218:	429a      	cmp	r2, r3
  10721a:	d01c      	beq	107256 <__fpcmp_parts_d+0x8a>
  10721c:	2a00      	cmp	r2, #0
  10721e:	d0dc      	beq	1071da <__fpcmp_parts_d+0xe>
  107220:	2001      	mov	r0, #1
  107222:	4240      	neg	r0, r0
  107224:	e7da      	b	1071dc <__fpcmp_parts_d+0x10>
  107226:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107228:	ffc0f7ff 	bl	1071ac <isinf>
  10722c:	2800      	cmp	r0, #0
  10722e:	d003      	beq	107238 <__fpcmp_parts_d+0x6c>
  107230:	686a      	ldr	r2, [r5, #4]
  107232:	6863      	ldr	r3, [r4, #4]
  107234:	1ad0      	sub	r0, r2, r3
  107236:	e7d1      	b	1071dc <__fpcmp_parts_d+0x10>
  107238:	6863      	ldr	r3, [r4, #4]
  10723a:	2b00      	cmp	r3, #0
  10723c:	d0cd      	beq	1071da <__fpcmp_parts_d+0xe>
  10723e:	e7ef      	b	107220 <__fpcmp_parts_d+0x54>
  107240:	1c28      	mov	r0, r5		(add r0, r5, #0)
  107242:	ffbbf7ff 	bl	1071bc <iszero>
  107246:	2800      	cmp	r0, #0
  107248:	d001      	beq	10724e <__fpcmp_parts_d+0x82>
  10724a:	2000      	mov	r0, #0
  10724c:	e7c6      	b	1071dc <__fpcmp_parts_d+0x10>
  10724e:	686b      	ldr	r3, [r5, #4]
  107250:	2b00      	cmp	r3, #0
  107252:	d1c2      	bne	1071da <__fpcmp_parts_d+0xe>
  107254:	e7e4      	b	107220 <__fpcmp_parts_d+0x54>
  107256:	68a1      	ldr	r1, [r4, #8]
  107258:	68ab      	ldr	r3, [r5, #8]
  10725a:	4299      	cmp	r1, r3
  10725c:	dcde      	bgt	10721c <__fpcmp_parts_d+0x50>
  10725e:	4299      	cmp	r1, r3
  107260:	db0d      	blt	10727e <__fpcmp_parts_d+0xb2>
  107262:	68e3      	ldr	r3, [r4, #12]
  107264:	6924      	ldr	r4, [r4, #16]
  107266:	68e8      	ldr	r0, [r5, #12]
  107268:	6929      	ldr	r1, [r5, #16]
  10726a:	428c      	cmp	r4, r1
  10726c:	d8d6      	bhi	10721c <__fpcmp_parts_d+0x50>
  10726e:	428c      	cmp	r4, r1
  107270:	d008      	beq	107284 <__fpcmp_parts_d+0xb8>
  107272:	42a1      	cmp	r1, r4
  107274:	d803      	bhi	10727e <__fpcmp_parts_d+0xb2>
  107276:	42a1      	cmp	r1, r4
  107278:	d1e7      	bne	10724a <__fpcmp_parts_d+0x7e>
  10727a:	4298      	cmp	r0, r3
  10727c:	d9e5      	bls	10724a <__fpcmp_parts_d+0x7e>
  10727e:	2a00      	cmp	r2, #0
  107280:	d1ab      	bne	1071da <__fpcmp_parts_d+0xe>
  107282:	e7cd      	b	107220 <__fpcmp_parts_d+0x54>
  107284:	4283      	cmp	r3, r0
  107286:	d9f4      	bls	107272 <__fpcmp_parts_d+0xa6>
  107288:	e7c8      	b	10721c <__fpcmp_parts_d+0x50>
  10728a:	46c0      	nop			(mov r8, r8)

0010728c <___sbrk_r_from_thumb>:
  10728c:	4778      	bx	pc
  10728e:	46c0      	nop			(mov r8, r8)

00107290 <___sbrk_r_change_to_arm>:
  107290:	eaffe789 	b	1010bc <_sbrk_r>

00107294 <___fstat_r_from_thumb>:
  107294:	4778      	bx	pc
  107296:	46c0      	nop			(mov r8, r8)

00107298 <___fstat_r_change_to_arm>:
  107298:	eaffe781 	b	1010a4 <_fstat_r>

0010729c <__isatty_from_thumb>:
  10729c:	4778      	bx	pc
  10729e:	46c0      	nop			(mov r8, r8)

001072a0 <__isatty_change_to_arm>:
  1072a0:	eaffe783 	b	1010b4 <isatty>

001072a4 <___close_r_from_thumb>:
  1072a4:	4778      	bx	pc
  1072a6:	46c0      	nop			(mov r8, r8)

001072a8 <___close_r_change_to_arm>:
  1072a8:	eaffe779 	b	101094 <_close_r>

001072ac <___lseek_r_from_thumb>:
  1072ac:	4778      	bx	pc
  1072ae:	46c0      	nop			(mov r8, r8)

001072b0 <___lseek_r_change_to_arm>:
  1072b0:	eaffe779 	b	10109c <_lseek_r>

001072b4 <___write_r_from_thumb>:
  1072b4:	4778      	bx	pc
  1072b6:	46c0      	nop			(mov r8, r8)

001072b8 <___write_r_change_to_arm>:
  1072b8:	eaffe764 	b	101050 <_write_r>

001072bc <___read_r_from_thumb>:
  1072bc:	4778      	bx	pc
  1072be:	46c0      	nop			(mov r8, r8)

001072c0 <___read_r_change_to_arm>:
  1072c0:	eaffe748 	b	100fe8 <_read_r>

001072c4 <__strlen_from_arm>:
  1072c4:	e59fc000 	ldr	ip, [pc, #0]	; 1072cc <__strlen_from_arm+0x8>
  1072c8:	e12fff1c 	bx	ip
  1072cc:	001011bd 	ldreqh	r1, [r0], -sp

001072d0 <__strcpy_from_arm>:
  1072d0:	e59fc000 	ldr	ip, [pc, #0]	; 1072d8 <__strcpy_from_arm+0x8>
  1072d4:	e12fff1c 	bx	ip
  1072d8:	0010116d 	andeqs	r1, r0, sp, ror #2

001072dc <__sprintf_from_arm>:
  1072dc:	e59fc000 	ldr	ip, [pc, #0]	; 1072e4 <__sprintf_from_arm+0x8>
  1072e0:	e12fff1c 	bx	ip
  1072e4:	001010e9 	andeqs	r1, r0, r9, ror #1
