$date
	Thu Dec 16 21:56:43 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " bitstream $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module M1 $end
$var wire 1 " bitstream $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 3 % NS [2:0] $end
$var reg 3 & PS [2:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b1 %
1$
0#
1"
0!
$end
#3
0$
#5
b10 %
b1 &
1#
#10
0#
#15
b10 &
1#
#20
0#
#25
1#
#27
0"
#30
0#
#35
1#
#37
1"
#40
0#
#45
1#
#50
0#
#55
1#
#57
0"
#60
0#
#65
1#
#67
1"
#70
0#
#75
1#
#80
0#
#85
1#
#87
