

================================================================
== Vivado HLS Report for 'doublecordic_apfixed'
================================================================
* Date:           Tue Jul 17 12:41:29 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        svr-vivado-hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.523|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   52|   52|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 53


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 1
  Pipeline-0 : II = 1, D = 53, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.52>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%t_V_read_1 = call i55 @_ssdm_op_Read.ap_auto.i55(i55 %t_V_read)"   --->   Operation 54 'read' 't_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %t_V_read_1, i32 54)"   --->   Operation 55 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = call i55 @_ssdm_op_BitConcatenate.i55.i1.i54(i1 %tmp_52, i54 0)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:175]   --->   Operation 56 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = or i55 %tmp, 9007199254740992" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:175]   --->   Operation 57 'or' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_53 = shl i55 %t_V_read_1, 1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 58 'shl' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.86ns)   --->   "%tmp_1 = icmp sgt i55 %tmp_s, %tmp_53" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 59 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_54 = call i53 @_ssdm_op_PartSelect.i53.i55.i32.i32(i55 %tmp_s, i32 2, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 60 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_119_1 = sext i53 %tmp_54 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 61 'sext' 'tmp_119_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (3.28ns)   --->   "%p_Val2_10_1 = sub i55 %tmp_s, %tmp_119_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 62 'sub' 'p_Val2_10_1' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (3.28ns)   --->   "%p_Val2_44_1 = sub i55 0, %tmp_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 63 'sub' 'p_Val2_44_1' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.94ns)   --->   "%p_1_Val2_44_1 = select i1 %tmp_1, i55 %tmp_s, i55 %p_Val2_44_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:175]   --->   Operation 64 'select' 'p_1_Val2_44_1' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_55 = call i53 @_ssdm_op_PartSelect.i53.i55.i32.i32(i55 %t_V_read_1, i32 1, i32 53)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 65 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_143_1 = sext i53 %tmp_55 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 66 'sext' 'tmp_143_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (3.28ns)   --->   "%p_Val2_49_1 = add i55 %tmp_143_1, %tmp_53" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 67 'add' 'p_Val2_49_1' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (2.86ns)   --->   "%tmp_2 = icmp sgt i55 %p_Val2_10_1, %p_Val2_49_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 68 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %p_1_Val2_44_1, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 69 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_0_2)   --->   "%val_assign_2 = xor i1 %tmp_56, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 70 'xor' 'val_assign_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_2 = select i1 %tmp_2, i1 %val_assign_2, i1 %tmp_56" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 71 'select' 'p_0_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_57 = call i54 @_ssdm_op_PartSelect.i54.i55.i32.i32(i55 %p_1_Val2_44_1, i32 1, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 72 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_58 = call i54 @_ssdm_op_PartSelect.i54.i55.i32.i32(i55 %p_Val2_10_1, i32 1, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 73 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_59 = call i51 @_ssdm_op_PartSelect.i51.i55.i32.i32(i55 %p_1_Val2_44_1, i32 4, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 74 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_115_2 = sext i51 %tmp_59 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 75 'sext' 'tmp_115_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_60 = call i51 @_ssdm_op_PartSelect.i51.i55.i32.i32(i55 %p_Val2_10_1, i32 4, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 76 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_119_2 = sext i51 %tmp_60 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 77 'sext' 'tmp_119_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (3.28ns)   --->   "%p_Val2_9_2 = sub i55 %p_1_Val2_44_1, %tmp_115_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 78 'sub' 'p_Val2_9_2' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (3.28ns)   --->   "%p_Val2_10_2 = sub i55 %p_Val2_10_1, %tmp_119_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 79 'sub' 'p_Val2_10_2' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_61 = call i51 @_ssdm_op_PartSelect.i51.i55.i32.i32(i55 %p_Val2_49_1, i32 4, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 80 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_143_2 = sext i51 %tmp_61 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 81 'sext' 'tmp_143_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (3.28ns)   --->   "%p_Val2_49_2 = add i55 %tmp_143_2, %p_Val2_49_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 82 'add' 'p_Val2_49_2' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_66 = call i49 @_ssdm_op_PartSelect.i49.i55.i32.i32(i55 %p_Val2_49_2, i32 6, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 83 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.09>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_106_2 = sext i54 %tmp_57 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 84 'sext' 'tmp_106_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_110_2 = sext i54 %tmp_58 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 85 'sext' 'tmp_110_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (3.28ns)   --->   "%p_Val2_11_2 = add i55 %tmp_110_2, %p_Val2_9_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 86 'add' 'p_Val2_11_2' <Predicate = (p_0_2)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (3.28ns)   --->   "%p_Val2_42_2 = sub i55 %p_Val2_10_2, %tmp_106_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 87 'sub' 'p_Val2_42_2' <Predicate = (p_0_2)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (3.28ns)   --->   "%p_Val2_44_2 = sub i55 %p_Val2_9_2, %tmp_110_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 88 'sub' 'p_Val2_44_2' <Predicate = (!p_0_2)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (3.28ns)   --->   "%p_Val2_46_2 = add i55 %tmp_106_2, %p_Val2_10_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 89 'add' 'p_Val2_46_2' <Predicate = (!p_0_2)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.94ns)   --->   "%x_V_1_2 = select i1 %p_0_2, i55 %p_Val2_11_2, i55 %p_Val2_44_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 90 'select' 'x_V_1_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.94ns)   --->   "%storemerge_2 = select i1 %p_0_2, i55 %p_Val2_42_2, i55 %p_Val2_46_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 91 'select' 'storemerge_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (2.86ns)   --->   "%tmp_3 = icmp sgt i55 %storemerge_2, %p_Val2_49_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 92 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_2, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 93 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_0_3)   --->   "%val_assign_3 = xor i1 %tmp_184, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 94 'xor' 'val_assign_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_3 = select i1 %tmp_3, i1 %val_assign_3, i1 %tmp_184" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 95 'select' 'p_0_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_62 = call i53 @_ssdm_op_PartSelect.i53.i55.i32.i32(i55 %x_V_1_2, i32 2, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 96 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_63 = call i53 @_ssdm_op_PartSelect.i53.i55.i32.i32(i55 %storemerge_2, i32 2, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 97 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_64 = call i49 @_ssdm_op_PartSelect.i49.i55.i32.i32(i55 %x_V_1_2, i32 6, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 98 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_115_3 = sext i49 %tmp_64 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 99 'sext' 'tmp_115_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_65 = call i49 @_ssdm_op_PartSelect.i49.i55.i32.i32(i55 %storemerge_2, i32 6, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 100 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_119_3 = sext i49 %tmp_65 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 101 'sext' 'tmp_119_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (3.28ns)   --->   "%p_Val2_9_3 = sub i55 %x_V_1_2, %tmp_115_3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 102 'sub' 'p_Val2_9_3' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (3.28ns)   --->   "%p_Val2_10_3 = sub i55 %storemerge_2, %tmp_119_3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 103 'sub' 'p_Val2_10_3' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_143_3 = sext i49 %tmp_66 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 104 'sext' 'tmp_143_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (3.28ns)   --->   "%p_Val2_49_3 = add i55 %tmp_143_3, %p_Val2_49_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 105 'add' 'p_Val2_49_3' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_71 = call i47 @_ssdm_op_PartSelect.i47.i55.i32.i32(i55 %p_Val2_49_3, i32 8, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 106 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.09>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_106_3 = sext i53 %tmp_62 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 107 'sext' 'tmp_106_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_110_3 = sext i53 %tmp_63 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 108 'sext' 'tmp_110_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (3.28ns)   --->   "%p_Val2_11_3 = add i55 %tmp_110_3, %p_Val2_9_3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 109 'add' 'p_Val2_11_3' <Predicate = (p_0_3)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (3.28ns)   --->   "%p_Val2_42_3 = sub i55 %p_Val2_10_3, %tmp_106_3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 110 'sub' 'p_Val2_42_3' <Predicate = (p_0_3)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (3.28ns)   --->   "%p_Val2_44_3 = sub i55 %p_Val2_9_3, %tmp_110_3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 111 'sub' 'p_Val2_44_3' <Predicate = (!p_0_3)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (3.28ns)   --->   "%p_Val2_46_3 = add i55 %tmp_106_3, %p_Val2_10_3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 112 'add' 'p_Val2_46_3' <Predicate = (!p_0_3)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.94ns)   --->   "%x_V_1_3 = select i1 %p_0_3, i55 %p_Val2_11_3, i55 %p_Val2_44_3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 113 'select' 'x_V_1_3' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.94ns)   --->   "%storemerge_3 = select i1 %p_0_3, i55 %p_Val2_42_3, i55 %p_Val2_46_3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 114 'select' 'storemerge_3' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (2.86ns)   --->   "%tmp_4 = icmp sgt i55 %storemerge_3, %p_Val2_49_3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 115 'icmp' 'tmp_4' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_3, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 116 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_0_4)   --->   "%val_assign_4 = xor i1 %tmp_185, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 117 'xor' 'val_assign_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_4 = select i1 %tmp_4, i1 %val_assign_4, i1 %tmp_185" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 118 'select' 'p_0_4' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_67 = call i52 @_ssdm_op_PartSelect.i52.i55.i32.i32(i55 %x_V_1_3, i32 3, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 119 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_68 = call i52 @_ssdm_op_PartSelect.i52.i55.i32.i32(i55 %storemerge_3, i32 3, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 120 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_69 = call i47 @_ssdm_op_PartSelect.i47.i55.i32.i32(i55 %x_V_1_3, i32 8, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 121 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_115_4 = sext i47 %tmp_69 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 122 'sext' 'tmp_115_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_70 = call i47 @_ssdm_op_PartSelect.i47.i55.i32.i32(i55 %storemerge_3, i32 8, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 123 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_119_4 = sext i47 %tmp_70 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 124 'sext' 'tmp_119_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (3.28ns)   --->   "%p_Val2_9_4 = sub i55 %x_V_1_3, %tmp_115_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 125 'sub' 'p_Val2_9_4' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (3.28ns)   --->   "%p_Val2_10_4 = sub i55 %storemerge_3, %tmp_119_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 126 'sub' 'p_Val2_10_4' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_143_4 = sext i47 %tmp_71 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 127 'sext' 'tmp_143_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (3.28ns)   --->   "%p_Val2_49_4 = add i55 %tmp_143_4, %p_Val2_49_3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 128 'add' 'p_Val2_49_4' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_76 = call i45 @_ssdm_op_PartSelect.i45.i55.i32.i32(i55 %p_Val2_49_4, i32 10, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 129 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.09>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_106_4 = sext i52 %tmp_67 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 130 'sext' 'tmp_106_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_110_4 = sext i52 %tmp_68 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 131 'sext' 'tmp_110_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (3.28ns)   --->   "%p_Val2_11_4 = add i55 %tmp_110_4, %p_Val2_9_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 132 'add' 'p_Val2_11_4' <Predicate = (p_0_4)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (3.28ns)   --->   "%p_Val2_42_4 = sub i55 %p_Val2_10_4, %tmp_106_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 133 'sub' 'p_Val2_42_4' <Predicate = (p_0_4)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (3.28ns)   --->   "%p_Val2_44_4 = sub i55 %p_Val2_9_4, %tmp_110_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 134 'sub' 'p_Val2_44_4' <Predicate = (!p_0_4)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (3.28ns)   --->   "%p_Val2_46_4 = add i55 %tmp_106_4, %p_Val2_10_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 135 'add' 'p_Val2_46_4' <Predicate = (!p_0_4)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.94ns)   --->   "%x_V_1_4 = select i1 %p_0_4, i55 %p_Val2_11_4, i55 %p_Val2_44_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 136 'select' 'x_V_1_4' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.94ns)   --->   "%storemerge_4 = select i1 %p_0_4, i55 %p_Val2_42_4, i55 %p_Val2_46_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 137 'select' 'storemerge_4' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (2.86ns)   --->   "%tmp_5 = icmp sgt i55 %storemerge_4, %p_Val2_49_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 138 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_4, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 139 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_0_5)   --->   "%val_assign_5 = xor i1 %tmp_186, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 140 'xor' 'val_assign_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_5 = select i1 %tmp_5, i1 %val_assign_5, i1 %tmp_186" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 141 'select' 'p_0_5' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_72 = call i51 @_ssdm_op_PartSelect.i51.i55.i32.i32(i55 %x_V_1_4, i32 4, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 142 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_73 = call i51 @_ssdm_op_PartSelect.i51.i55.i32.i32(i55 %storemerge_4, i32 4, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 143 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_74 = call i45 @_ssdm_op_PartSelect.i45.i55.i32.i32(i55 %x_V_1_4, i32 10, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 144 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_115_5 = sext i45 %tmp_74 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 145 'sext' 'tmp_115_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_75 = call i45 @_ssdm_op_PartSelect.i45.i55.i32.i32(i55 %storemerge_4, i32 10, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 146 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_119_5 = sext i45 %tmp_75 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 147 'sext' 'tmp_119_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (3.28ns)   --->   "%p_Val2_9_5 = sub i55 %x_V_1_4, %tmp_115_5" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 148 'sub' 'p_Val2_9_5' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (3.28ns)   --->   "%p_Val2_10_5 = sub i55 %storemerge_4, %tmp_119_5" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 149 'sub' 'p_Val2_10_5' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_143_5 = sext i45 %tmp_76 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 150 'sext' 'tmp_143_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (3.28ns)   --->   "%p_Val2_49_5 = add i55 %tmp_143_5, %p_Val2_49_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 151 'add' 'p_Val2_49_5' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_81 = call i43 @_ssdm_op_PartSelect.i43.i55.i32.i32(i55 %p_Val2_49_5, i32 12, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 152 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.09>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_106_5 = sext i51 %tmp_72 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 153 'sext' 'tmp_106_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_110_5 = sext i51 %tmp_73 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 154 'sext' 'tmp_110_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (3.28ns)   --->   "%p_Val2_11_5 = add i55 %tmp_110_5, %p_Val2_9_5" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 155 'add' 'p_Val2_11_5' <Predicate = (p_0_5)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (3.28ns)   --->   "%p_Val2_42_5 = sub i55 %p_Val2_10_5, %tmp_106_5" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 156 'sub' 'p_Val2_42_5' <Predicate = (p_0_5)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (3.28ns)   --->   "%p_Val2_44_5 = sub i55 %p_Val2_9_5, %tmp_110_5" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 157 'sub' 'p_Val2_44_5' <Predicate = (!p_0_5)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (3.28ns)   --->   "%p_Val2_46_5 = add i55 %tmp_106_5, %p_Val2_10_5" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 158 'add' 'p_Val2_46_5' <Predicate = (!p_0_5)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.94ns)   --->   "%x_V_1_5 = select i1 %p_0_5, i55 %p_Val2_11_5, i55 %p_Val2_44_5" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 159 'select' 'x_V_1_5' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.94ns)   --->   "%storemerge_5 = select i1 %p_0_5, i55 %p_Val2_42_5, i55 %p_Val2_46_5" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 160 'select' 'storemerge_5' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (2.86ns)   --->   "%tmp_6 = icmp sgt i55 %storemerge_5, %p_Val2_49_5" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 161 'icmp' 'tmp_6' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_5, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 162 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_0_6)   --->   "%val_assign_6 = xor i1 %tmp_189, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 163 'xor' 'val_assign_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_6 = select i1 %tmp_6, i1 %val_assign_6, i1 %tmp_189" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 164 'select' 'p_0_6' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_77 = call i50 @_ssdm_op_PartSelect.i50.i55.i32.i32(i55 %x_V_1_5, i32 5, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 165 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_78 = call i50 @_ssdm_op_PartSelect.i50.i55.i32.i32(i55 %storemerge_5, i32 5, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 166 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_79 = call i43 @_ssdm_op_PartSelect.i43.i55.i32.i32(i55 %x_V_1_5, i32 12, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 167 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_115_6 = sext i43 %tmp_79 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 168 'sext' 'tmp_115_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_80 = call i43 @_ssdm_op_PartSelect.i43.i55.i32.i32(i55 %storemerge_5, i32 12, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 169 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_119_6 = sext i43 %tmp_80 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 170 'sext' 'tmp_119_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (3.28ns)   --->   "%p_Val2_9_6 = sub i55 %x_V_1_5, %tmp_115_6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 171 'sub' 'p_Val2_9_6' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (3.28ns)   --->   "%p_Val2_10_6 = sub i55 %storemerge_5, %tmp_119_6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 172 'sub' 'p_Val2_10_6' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_143_6 = sext i43 %tmp_81 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 173 'sext' 'tmp_143_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (3.28ns)   --->   "%p_Val2_49_6 = add i55 %tmp_143_6, %p_Val2_49_5" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 174 'add' 'p_Val2_49_6' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_86 = call i41 @_ssdm_op_PartSelect.i41.i55.i32.i32(i55 %p_Val2_49_6, i32 14, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 175 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.09>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_106_6 = sext i50 %tmp_77 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 176 'sext' 'tmp_106_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_110_6 = sext i50 %tmp_78 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 177 'sext' 'tmp_110_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (3.28ns)   --->   "%p_Val2_11_6 = add i55 %tmp_110_6, %p_Val2_9_6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 178 'add' 'p_Val2_11_6' <Predicate = (p_0_6)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (3.28ns)   --->   "%p_Val2_42_6 = sub i55 %p_Val2_10_6, %tmp_106_6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 179 'sub' 'p_Val2_42_6' <Predicate = (p_0_6)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (3.28ns)   --->   "%p_Val2_44_6 = sub i55 %p_Val2_9_6, %tmp_110_6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 180 'sub' 'p_Val2_44_6' <Predicate = (!p_0_6)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (3.28ns)   --->   "%p_Val2_46_6 = add i55 %tmp_106_6, %p_Val2_10_6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 181 'add' 'p_Val2_46_6' <Predicate = (!p_0_6)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.94ns)   --->   "%x_V_1_6 = select i1 %p_0_6, i55 %p_Val2_11_6, i55 %p_Val2_44_6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 182 'select' 'x_V_1_6' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.94ns)   --->   "%storemerge_6 = select i1 %p_0_6, i55 %p_Val2_42_6, i55 %p_Val2_46_6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 183 'select' 'storemerge_6' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (2.86ns)   --->   "%tmp_7 = icmp sgt i55 %storemerge_6, %p_Val2_49_6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 184 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_6, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 185 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node p_0_7)   --->   "%val_assign_7 = xor i1 %tmp_190, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 186 'xor' 'val_assign_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_7 = select i1 %tmp_7, i1 %val_assign_7, i1 %tmp_190" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 187 'select' 'p_0_7' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_82 = call i49 @_ssdm_op_PartSelect.i49.i55.i32.i32(i55 %x_V_1_6, i32 6, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 188 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_83 = call i49 @_ssdm_op_PartSelect.i49.i55.i32.i32(i55 %storemerge_6, i32 6, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 189 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_84 = call i41 @_ssdm_op_PartSelect.i41.i55.i32.i32(i55 %x_V_1_6, i32 14, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 190 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_115_7 = sext i41 %tmp_84 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 191 'sext' 'tmp_115_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_85 = call i41 @_ssdm_op_PartSelect.i41.i55.i32.i32(i55 %storemerge_6, i32 14, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 192 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_119_7 = sext i41 %tmp_85 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 193 'sext' 'tmp_119_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (3.28ns)   --->   "%p_Val2_9_7 = sub i55 %x_V_1_6, %tmp_115_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 194 'sub' 'p_Val2_9_7' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (3.28ns)   --->   "%p_Val2_10_7 = sub i55 %storemerge_6, %tmp_119_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 195 'sub' 'p_Val2_10_7' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_143_7 = sext i41 %tmp_86 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 196 'sext' 'tmp_143_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (3.28ns)   --->   "%p_Val2_49_7 = add i55 %tmp_143_7, %p_Val2_49_6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 197 'add' 'p_Val2_49_7' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_91 = call i39 @_ssdm_op_PartSelect.i39.i55.i32.i32(i55 %p_Val2_49_7, i32 16, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 198 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.09>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_106_7 = sext i49 %tmp_82 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 199 'sext' 'tmp_106_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_110_7 = sext i49 %tmp_83 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 200 'sext' 'tmp_110_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (3.28ns)   --->   "%p_Val2_11_7 = add i55 %tmp_110_7, %p_Val2_9_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 201 'add' 'p_Val2_11_7' <Predicate = (p_0_7)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (3.28ns)   --->   "%p_Val2_42_7 = sub i55 %p_Val2_10_7, %tmp_106_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 202 'sub' 'p_Val2_42_7' <Predicate = (p_0_7)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/1] (3.28ns)   --->   "%p_Val2_44_7 = sub i55 %p_Val2_9_7, %tmp_110_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 203 'sub' 'p_Val2_44_7' <Predicate = (!p_0_7)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (3.28ns)   --->   "%p_Val2_46_7 = add i55 %tmp_106_7, %p_Val2_10_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 204 'add' 'p_Val2_46_7' <Predicate = (!p_0_7)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.94ns)   --->   "%x_V_1_7 = select i1 %p_0_7, i55 %p_Val2_11_7, i55 %p_Val2_44_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 205 'select' 'x_V_1_7' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.94ns)   --->   "%storemerge_7 = select i1 %p_0_7, i55 %p_Val2_42_7, i55 %p_Val2_46_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 206 'select' 'storemerge_7' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (2.86ns)   --->   "%tmp_8 = icmp sgt i55 %storemerge_7, %p_Val2_49_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 207 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_7, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 208 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node p_0_8)   --->   "%val_assign_8 = xor i1 %tmp_193, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 209 'xor' 'val_assign_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_8 = select i1 %tmp_8, i1 %val_assign_8, i1 %tmp_193" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 210 'select' 'p_0_8' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_87 = call i48 @_ssdm_op_PartSelect.i48.i55.i32.i32(i55 %x_V_1_7, i32 7, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 211 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_88 = call i48 @_ssdm_op_PartSelect.i48.i55.i32.i32(i55 %storemerge_7, i32 7, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 212 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_89 = call i39 @_ssdm_op_PartSelect.i39.i55.i32.i32(i55 %x_V_1_7, i32 16, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 213 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_115_8 = sext i39 %tmp_89 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 214 'sext' 'tmp_115_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_90 = call i39 @_ssdm_op_PartSelect.i39.i55.i32.i32(i55 %storemerge_7, i32 16, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 215 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_119_8 = sext i39 %tmp_90 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 216 'sext' 'tmp_119_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (3.28ns)   --->   "%p_Val2_9_8 = sub i55 %x_V_1_7, %tmp_115_8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 217 'sub' 'p_Val2_9_8' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (3.28ns)   --->   "%p_Val2_10_8 = sub i55 %storemerge_7, %tmp_119_8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 218 'sub' 'p_Val2_10_8' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_143_8 = sext i39 %tmp_91 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 219 'sext' 'tmp_143_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (3.28ns)   --->   "%p_Val2_49_8 = add i55 %tmp_143_8, %p_Val2_49_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 220 'add' 'p_Val2_49_8' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_96 = call i37 @_ssdm_op_PartSelect.i37.i55.i32.i32(i55 %p_Val2_49_8, i32 18, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 221 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.09>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_106_8 = sext i48 %tmp_87 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 222 'sext' 'tmp_106_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_110_8 = sext i48 %tmp_88 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 223 'sext' 'tmp_110_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (3.28ns)   --->   "%p_Val2_11_8 = add i55 %tmp_110_8, %p_Val2_9_8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 224 'add' 'p_Val2_11_8' <Predicate = (p_0_8)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (3.28ns)   --->   "%p_Val2_42_8 = sub i55 %p_Val2_10_8, %tmp_106_8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 225 'sub' 'p_Val2_42_8' <Predicate = (p_0_8)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (3.28ns)   --->   "%p_Val2_44_8 = sub i55 %p_Val2_9_8, %tmp_110_8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 226 'sub' 'p_Val2_44_8' <Predicate = (!p_0_8)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (3.28ns)   --->   "%p_Val2_46_8 = add i55 %tmp_106_8, %p_Val2_10_8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 227 'add' 'p_Val2_46_8' <Predicate = (!p_0_8)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (0.94ns)   --->   "%x_V_1_8 = select i1 %p_0_8, i55 %p_Val2_11_8, i55 %p_Val2_44_8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 228 'select' 'x_V_1_8' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.94ns)   --->   "%storemerge_8 = select i1 %p_0_8, i55 %p_Val2_42_8, i55 %p_Val2_46_8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 229 'select' 'storemerge_8' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 230 [1/1] (2.86ns)   --->   "%tmp_9 = icmp sgt i55 %storemerge_8, %p_Val2_49_8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 230 'icmp' 'tmp_9' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_8, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 231 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node p_0_9)   --->   "%val_assign_9 = xor i1 %tmp_194, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 232 'xor' 'val_assign_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_9 = select i1 %tmp_9, i1 %val_assign_9, i1 %tmp_194" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 233 'select' 'p_0_9' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_92 = call i47 @_ssdm_op_PartSelect.i47.i55.i32.i32(i55 %x_V_1_8, i32 8, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 234 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_93 = call i47 @_ssdm_op_PartSelect.i47.i55.i32.i32(i55 %storemerge_8, i32 8, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 235 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_94 = call i37 @_ssdm_op_PartSelect.i37.i55.i32.i32(i55 %x_V_1_8, i32 18, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 236 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_115_9 = sext i37 %tmp_94 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 237 'sext' 'tmp_115_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_95 = call i37 @_ssdm_op_PartSelect.i37.i55.i32.i32(i55 %storemerge_8, i32 18, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 238 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_119_9 = sext i37 %tmp_95 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 239 'sext' 'tmp_119_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (3.28ns)   --->   "%p_Val2_9_9 = sub i55 %x_V_1_8, %tmp_115_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 240 'sub' 'p_Val2_9_9' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [1/1] (3.28ns)   --->   "%p_Val2_10_9 = sub i55 %storemerge_8, %tmp_119_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 241 'sub' 'p_Val2_10_9' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_143_9 = sext i37 %tmp_96 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 242 'sext' 'tmp_143_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (3.28ns)   --->   "%p_Val2_49_9 = add i55 %tmp_143_9, %p_Val2_49_8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 243 'add' 'p_Val2_49_9' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_101 = call i35 @_ssdm_op_PartSelect.i35.i55.i32.i32(i55 %p_Val2_49_9, i32 20, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 244 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.09>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_106_9 = sext i47 %tmp_92 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 245 'sext' 'tmp_106_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_110_9 = sext i47 %tmp_93 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 246 'sext' 'tmp_110_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (3.28ns)   --->   "%p_Val2_11_9 = add i55 %tmp_110_9, %p_Val2_9_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 247 'add' 'p_Val2_11_9' <Predicate = (p_0_9)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [1/1] (3.28ns)   --->   "%p_Val2_42_9 = sub i55 %p_Val2_10_9, %tmp_106_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 248 'sub' 'p_Val2_42_9' <Predicate = (p_0_9)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [1/1] (3.28ns)   --->   "%p_Val2_44_9 = sub i55 %p_Val2_9_9, %tmp_110_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 249 'sub' 'p_Val2_44_9' <Predicate = (!p_0_9)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (3.28ns)   --->   "%p_Val2_46_9 = add i55 %tmp_106_9, %p_Val2_10_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 250 'add' 'p_Val2_46_9' <Predicate = (!p_0_9)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.94ns)   --->   "%x_V_1_9 = select i1 %p_0_9, i55 %p_Val2_11_9, i55 %p_Val2_44_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 251 'select' 'x_V_1_9' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 252 [1/1] (0.94ns)   --->   "%storemerge_9 = select i1 %p_0_9, i55 %p_Val2_42_9, i55 %p_Val2_46_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 252 'select' 'storemerge_9' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (2.86ns)   --->   "%tmp_10 = icmp sgt i55 %storemerge_9, %p_Val2_49_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 253 'icmp' 'tmp_10' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_9, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 254 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node p_0_s)   --->   "%val_assign_s = xor i1 %tmp_197, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 255 'xor' 'val_assign_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_s = select i1 %tmp_10, i1 %val_assign_s, i1 %tmp_197" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 256 'select' 'p_0_s' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_97 = call i46 @_ssdm_op_PartSelect.i46.i55.i32.i32(i55 %x_V_1_9, i32 9, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 257 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_98 = call i46 @_ssdm_op_PartSelect.i46.i55.i32.i32(i55 %storemerge_9, i32 9, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 258 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_99 = call i35 @_ssdm_op_PartSelect.i35.i55.i32.i32(i55 %x_V_1_9, i32 20, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 259 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_115_s = sext i35 %tmp_99 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 260 'sext' 'tmp_115_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_100 = call i35 @_ssdm_op_PartSelect.i35.i55.i32.i32(i55 %storemerge_9, i32 20, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 261 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_119_s = sext i35 %tmp_100 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 262 'sext' 'tmp_119_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (3.28ns)   --->   "%p_Val2_9_s = sub i55 %x_V_1_9, %tmp_115_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 263 'sub' 'p_Val2_9_s' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [1/1] (3.28ns)   --->   "%p_Val2_10_s = sub i55 %storemerge_9, %tmp_119_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 264 'sub' 'p_Val2_10_s' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_143_s = sext i35 %tmp_101 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 265 'sext' 'tmp_143_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (3.28ns)   --->   "%p_Val2_49_s = add i55 %tmp_143_s, %p_Val2_49_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 266 'add' 'p_Val2_49_s' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_106 = call i33 @_ssdm_op_PartSelect.i33.i55.i32.i32(i55 %p_Val2_49_s, i32 22, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 267 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.09>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_106_s = sext i46 %tmp_97 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 268 'sext' 'tmp_106_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_110_s = sext i46 %tmp_98 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 269 'sext' 'tmp_110_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (3.28ns)   --->   "%p_Val2_11_s = add i55 %tmp_110_s, %p_Val2_9_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 270 'add' 'p_Val2_11_s' <Predicate = (p_0_s)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (3.28ns)   --->   "%p_Val2_42_s = sub i55 %p_Val2_10_s, %tmp_106_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 271 'sub' 'p_Val2_42_s' <Predicate = (p_0_s)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 272 [1/1] (3.28ns)   --->   "%p_Val2_44_s = sub i55 %p_Val2_9_s, %tmp_110_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 272 'sub' 'p_Val2_44_s' <Predicate = (!p_0_s)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [1/1] (3.28ns)   --->   "%p_Val2_46_s = add i55 %tmp_106_s, %p_Val2_10_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 273 'add' 'p_Val2_46_s' <Predicate = (!p_0_s)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [1/1] (0.94ns)   --->   "%x_V_1_s = select i1 %p_0_s, i55 %p_Val2_11_s, i55 %p_Val2_44_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 274 'select' 'x_V_1_s' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 275 [1/1] (0.94ns)   --->   "%storemerge_s = select i1 %p_0_s, i55 %p_Val2_42_s, i55 %p_Val2_46_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 275 'select' 'storemerge_s' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (2.86ns)   --->   "%tmp_11 = icmp sgt i55 %storemerge_s, %p_Val2_49_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 276 'icmp' 'tmp_11' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_s, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 277 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node p_0_1)   --->   "%val_assign_1 = xor i1 %tmp_198, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 278 'xor' 'val_assign_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_1 = select i1 %tmp_11, i1 %val_assign_1, i1 %tmp_198" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 279 'select' 'p_0_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_102 = call i45 @_ssdm_op_PartSelect.i45.i55.i32.i32(i55 %x_V_1_s, i32 10, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 280 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_103 = call i45 @_ssdm_op_PartSelect.i45.i55.i32.i32(i55 %storemerge_s, i32 10, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 281 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_104 = call i33 @_ssdm_op_PartSelect.i33.i55.i32.i32(i55 %x_V_1_s, i32 22, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 282 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_115_1 = sext i33 %tmp_104 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 283 'sext' 'tmp_115_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_105 = call i33 @_ssdm_op_PartSelect.i33.i55.i32.i32(i55 %storemerge_s, i32 22, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 284 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_119_10 = sext i33 %tmp_105 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 285 'sext' 'tmp_119_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 286 [1/1] (3.28ns)   --->   "%p_Val2_9_1 = sub i55 %x_V_1_s, %tmp_115_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 286 'sub' 'p_Val2_9_1' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [1/1] (3.28ns)   --->   "%p_Val2_10_10 = sub i55 %storemerge_s, %tmp_119_10" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 287 'sub' 'p_Val2_10_10' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_143_10 = sext i33 %tmp_106 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 288 'sext' 'tmp_143_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (3.28ns)   --->   "%p_Val2_49_10 = add i55 %tmp_143_10, %p_Val2_49_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 289 'add' 'p_Val2_49_10' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_111 = call i31 @_ssdm_op_PartSelect.i31.i55.i32.i32(i55 %p_Val2_49_10, i32 24, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 290 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.09>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_106_1 = sext i45 %tmp_102 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 291 'sext' 'tmp_106_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_110_1 = sext i45 %tmp_103 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 292 'sext' 'tmp_110_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (3.28ns)   --->   "%p_Val2_11_1 = add i55 %tmp_110_1, %p_Val2_9_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 293 'add' 'p_Val2_11_1' <Predicate = (p_0_1)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (3.28ns)   --->   "%p_Val2_42_1 = sub i55 %p_Val2_10_10, %tmp_106_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 294 'sub' 'p_Val2_42_1' <Predicate = (p_0_1)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (3.28ns)   --->   "%p_Val2_44_10 = sub i55 %p_Val2_9_1, %tmp_110_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 295 'sub' 'p_Val2_44_10' <Predicate = (!p_0_1)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (3.28ns)   --->   "%p_Val2_46_1 = add i55 %tmp_106_1, %p_Val2_10_10" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 296 'add' 'p_Val2_46_1' <Predicate = (!p_0_1)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.94ns)   --->   "%x_V_1_1 = select i1 %p_0_1, i55 %p_Val2_11_1, i55 %p_Val2_44_10" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 297 'select' 'x_V_1_1' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (0.94ns)   --->   "%storemerge_1 = select i1 %p_0_1, i55 %p_Val2_42_1, i55 %p_Val2_46_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 298 'select' 'storemerge_1' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (2.86ns)   --->   "%tmp_12 = icmp sgt i55 %storemerge_1, %p_Val2_49_10" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 299 'icmp' 'tmp_12' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_1, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 300 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node p_0_10)   --->   "%val_assign_10 = xor i1 %tmp_201, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 301 'xor' 'val_assign_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_10 = select i1 %tmp_12, i1 %val_assign_10, i1 %tmp_201" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 302 'select' 'p_0_10' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_107 = call i44 @_ssdm_op_PartSelect.i44.i55.i32.i32(i55 %x_V_1_1, i32 11, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 303 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_108 = call i44 @_ssdm_op_PartSelect.i44.i55.i32.i32(i55 %storemerge_1, i32 11, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 304 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_109 = call i31 @_ssdm_op_PartSelect.i31.i55.i32.i32(i55 %x_V_1_1, i32 24, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 305 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_115_10 = sext i31 %tmp_109 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 306 'sext' 'tmp_115_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_110 = call i31 @_ssdm_op_PartSelect.i31.i55.i32.i32(i55 %storemerge_1, i32 24, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 307 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_119_11 = sext i31 %tmp_110 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 308 'sext' 'tmp_119_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (3.28ns)   --->   "%p_Val2_9_10 = sub i55 %x_V_1_1, %tmp_115_10" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 309 'sub' 'p_Val2_9_10' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/1] (3.28ns)   --->   "%p_Val2_10_11 = sub i55 %storemerge_1, %tmp_119_11" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 310 'sub' 'p_Val2_10_11' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_143_11 = sext i31 %tmp_111 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 311 'sext' 'tmp_143_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (3.28ns)   --->   "%p_Val2_49_11 = add i55 %tmp_143_11, %p_Val2_49_10" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 312 'add' 'p_Val2_49_11' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_116 = call i29 @_ssdm_op_PartSelect.i29.i55.i32.i32(i55 %p_Val2_49_11, i32 26, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 313 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.09>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_106_10 = sext i44 %tmp_107 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 314 'sext' 'tmp_106_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_110_10 = sext i44 %tmp_108 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 315 'sext' 'tmp_110_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (3.28ns)   --->   "%p_Val2_11_10 = add i55 %tmp_110_10, %p_Val2_9_10" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 316 'add' 'p_Val2_11_10' <Predicate = (p_0_10)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (3.28ns)   --->   "%p_Val2_42_10 = sub i55 %p_Val2_10_11, %tmp_106_10" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 317 'sub' 'p_Val2_42_10' <Predicate = (p_0_10)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (3.28ns)   --->   "%p_Val2_44_11 = sub i55 %p_Val2_9_10, %tmp_110_10" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 318 'sub' 'p_Val2_44_11' <Predicate = (!p_0_10)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [1/1] (3.28ns)   --->   "%p_Val2_46_10 = add i55 %tmp_106_10, %p_Val2_10_11" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 319 'add' 'p_Val2_46_10' <Predicate = (!p_0_10)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/1] (0.94ns)   --->   "%x_V_1_10 = select i1 %p_0_10, i55 %p_Val2_11_10, i55 %p_Val2_44_11" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 320 'select' 'x_V_1_10' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 321 [1/1] (0.94ns)   --->   "%storemerge_10 = select i1 %p_0_10, i55 %p_Val2_42_10, i55 %p_Val2_46_10" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 321 'select' 'storemerge_10' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (2.86ns)   --->   "%tmp_13 = icmp sgt i55 %storemerge_10, %p_Val2_49_11" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 322 'icmp' 'tmp_13' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_10, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 323 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node p_0_11)   --->   "%val_assign_11 = xor i1 %tmp_202, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 324 'xor' 'val_assign_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_11 = select i1 %tmp_13, i1 %val_assign_11, i1 %tmp_202" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 325 'select' 'p_0_11' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_112 = call i43 @_ssdm_op_PartSelect.i43.i55.i32.i32(i55 %x_V_1_10, i32 12, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 326 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_113 = call i43 @_ssdm_op_PartSelect.i43.i55.i32.i32(i55 %storemerge_10, i32 12, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 327 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_114 = call i29 @_ssdm_op_PartSelect.i29.i55.i32.i32(i55 %x_V_1_10, i32 26, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 328 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_115_11 = sext i29 %tmp_114 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 329 'sext' 'tmp_115_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_115 = call i29 @_ssdm_op_PartSelect.i29.i55.i32.i32(i55 %storemerge_10, i32 26, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 330 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_119_12 = sext i29 %tmp_115 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 331 'sext' 'tmp_119_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (3.28ns)   --->   "%p_Val2_9_11 = sub i55 %x_V_1_10, %tmp_115_11" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 332 'sub' 'p_Val2_9_11' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 333 [1/1] (3.28ns)   --->   "%p_Val2_10_12 = sub i55 %storemerge_10, %tmp_119_12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 333 'sub' 'p_Val2_10_12' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_143_12 = sext i29 %tmp_116 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 334 'sext' 'tmp_143_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (3.28ns)   --->   "%p_Val2_49_12 = add i55 %tmp_143_12, %p_Val2_49_11" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 335 'add' 'p_Val2_49_12' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_121 = call i27 @_ssdm_op_PartSelect.i27.i55.i32.i32(i55 %p_Val2_49_12, i32 28, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 336 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 8.09>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_106_11 = sext i43 %tmp_112 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 337 'sext' 'tmp_106_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_110_11 = sext i43 %tmp_113 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 338 'sext' 'tmp_110_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (3.28ns)   --->   "%p_Val2_11_11 = add i55 %tmp_110_11, %p_Val2_9_11" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 339 'add' 'p_Val2_11_11' <Predicate = (p_0_11)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 340 [1/1] (3.28ns)   --->   "%p_Val2_42_11 = sub i55 %p_Val2_10_12, %tmp_106_11" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 340 'sub' 'p_Val2_42_11' <Predicate = (p_0_11)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [1/1] (3.28ns)   --->   "%p_Val2_44_12 = sub i55 %p_Val2_9_11, %tmp_110_11" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 341 'sub' 'p_Val2_44_12' <Predicate = (!p_0_11)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 342 [1/1] (3.28ns)   --->   "%p_Val2_46_11 = add i55 %tmp_106_11, %p_Val2_10_12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 342 'add' 'p_Val2_46_11' <Predicate = (!p_0_11)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 343 [1/1] (0.94ns)   --->   "%x_V_1_11 = select i1 %p_0_11, i55 %p_Val2_11_11, i55 %p_Val2_44_12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 343 'select' 'x_V_1_11' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 344 [1/1] (0.94ns)   --->   "%storemerge_11 = select i1 %p_0_11, i55 %p_Val2_42_11, i55 %p_Val2_46_11" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 344 'select' 'storemerge_11' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 345 [1/1] (2.86ns)   --->   "%tmp_14 = icmp sgt i55 %storemerge_11, %p_Val2_49_12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 345 'icmp' 'tmp_14' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_11, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 346 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node p_0_12)   --->   "%val_assign_12 = xor i1 %tmp_205, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 347 'xor' 'val_assign_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 348 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_12 = select i1 %tmp_14, i1 %val_assign_12, i1 %tmp_205" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 348 'select' 'p_0_12' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_117 = call i42 @_ssdm_op_PartSelect.i42.i55.i32.i32(i55 %x_V_1_11, i32 13, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 349 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_118 = call i42 @_ssdm_op_PartSelect.i42.i55.i32.i32(i55 %storemerge_11, i32 13, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 350 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_119 = call i27 @_ssdm_op_PartSelect.i27.i55.i32.i32(i55 %x_V_1_11, i32 28, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 351 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_115_12 = sext i27 %tmp_119 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 352 'sext' 'tmp_115_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_120 = call i27 @_ssdm_op_PartSelect.i27.i55.i32.i32(i55 %storemerge_11, i32 28, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 353 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_119_13 = sext i27 %tmp_120 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 354 'sext' 'tmp_119_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 355 [1/1] (3.28ns)   --->   "%p_Val2_9_12 = sub i55 %x_V_1_11, %tmp_115_12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 355 'sub' 'p_Val2_9_12' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 356 [1/1] (3.28ns)   --->   "%p_Val2_10_13 = sub i55 %storemerge_11, %tmp_119_13" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 356 'sub' 'p_Val2_10_13' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_143_13 = sext i27 %tmp_121 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 357 'sext' 'tmp_143_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 358 [1/1] (3.28ns)   --->   "%p_Val2_49_13 = add i55 %tmp_143_13, %p_Val2_49_12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 358 'add' 'p_Val2_49_13' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_126 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %p_Val2_49_13, i32 30, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 359 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 8.09>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_106_12 = sext i42 %tmp_117 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 360 'sext' 'tmp_106_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_110_12 = sext i42 %tmp_118 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 361 'sext' 'tmp_110_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (3.28ns)   --->   "%p_Val2_11_12 = add i55 %tmp_110_12, %p_Val2_9_12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 362 'add' 'p_Val2_11_12' <Predicate = (p_0_12)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 363 [1/1] (3.28ns)   --->   "%p_Val2_42_12 = sub i55 %p_Val2_10_13, %tmp_106_12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 363 'sub' 'p_Val2_42_12' <Predicate = (p_0_12)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (3.28ns)   --->   "%p_Val2_44_13 = sub i55 %p_Val2_9_12, %tmp_110_12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 364 'sub' 'p_Val2_44_13' <Predicate = (!p_0_12)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [1/1] (3.28ns)   --->   "%p_Val2_46_12 = add i55 %tmp_106_12, %p_Val2_10_13" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 365 'add' 'p_Val2_46_12' <Predicate = (!p_0_12)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 366 [1/1] (0.94ns)   --->   "%x_V_1_12 = select i1 %p_0_12, i55 %p_Val2_11_12, i55 %p_Val2_44_13" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 366 'select' 'x_V_1_12' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 367 [1/1] (0.94ns)   --->   "%storemerge_12 = select i1 %p_0_12, i55 %p_Val2_42_12, i55 %p_Val2_46_12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 367 'select' 'storemerge_12' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 368 [1/1] (2.86ns)   --->   "%tmp_15 = icmp sgt i55 %storemerge_12, %p_Val2_49_13" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 368 'icmp' 'tmp_15' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_12, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 369 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node p_0_13)   --->   "%val_assign_13 = xor i1 %tmp_206, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 370 'xor' 'val_assign_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 371 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_13 = select i1 %tmp_15, i1 %val_assign_13, i1 %tmp_206" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 371 'select' 'p_0_13' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_122 = call i41 @_ssdm_op_PartSelect.i41.i55.i32.i32(i55 %x_V_1_12, i32 14, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 372 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_123 = call i41 @_ssdm_op_PartSelect.i41.i55.i32.i32(i55 %storemerge_12, i32 14, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 373 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_124 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %x_V_1_12, i32 30, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 374 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_115_13 = sext i25 %tmp_124 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 375 'sext' 'tmp_115_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_125 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %storemerge_12, i32 30, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 376 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_119_14 = sext i25 %tmp_125 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 377 'sext' 'tmp_119_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 378 [1/1] (3.28ns)   --->   "%p_Val2_9_13 = sub i55 %x_V_1_12, %tmp_115_13" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 378 'sub' 'p_Val2_9_13' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 379 [1/1] (3.28ns)   --->   "%p_Val2_10_14 = sub i55 %storemerge_12, %tmp_119_14" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 379 'sub' 'p_Val2_10_14' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_143_14 = sext i25 %tmp_126 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 380 'sext' 'tmp_143_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 381 [1/1] (3.28ns)   --->   "%p_Val2_49_14 = add i55 %tmp_143_14, %p_Val2_49_13" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 381 'add' 'p_Val2_49_14' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_131 = call i23 @_ssdm_op_PartSelect.i23.i55.i32.i32(i55 %p_Val2_49_14, i32 32, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 382 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 8.09>
ST_15 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_106_13 = sext i41 %tmp_122 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 383 'sext' 'tmp_106_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_110_13 = sext i41 %tmp_123 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 384 'sext' 'tmp_110_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (3.28ns)   --->   "%p_Val2_11_13 = add i55 %tmp_110_13, %p_Val2_9_13" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 385 'add' 'p_Val2_11_13' <Predicate = (p_0_13)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 386 [1/1] (3.28ns)   --->   "%p_Val2_42_13 = sub i55 %p_Val2_10_14, %tmp_106_13" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 386 'sub' 'p_Val2_42_13' <Predicate = (p_0_13)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 387 [1/1] (3.28ns)   --->   "%p_Val2_44_14 = sub i55 %p_Val2_9_13, %tmp_110_13" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 387 'sub' 'p_Val2_44_14' <Predicate = (!p_0_13)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 388 [1/1] (3.28ns)   --->   "%p_Val2_46_13 = add i55 %tmp_106_13, %p_Val2_10_14" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 388 'add' 'p_Val2_46_13' <Predicate = (!p_0_13)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 389 [1/1] (0.94ns)   --->   "%x_V_1_13 = select i1 %p_0_13, i55 %p_Val2_11_13, i55 %p_Val2_44_14" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 389 'select' 'x_V_1_13' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 390 [1/1] (0.94ns)   --->   "%storemerge_13 = select i1 %p_0_13, i55 %p_Val2_42_13, i55 %p_Val2_46_13" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 390 'select' 'storemerge_13' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 391 [1/1] (2.86ns)   --->   "%tmp_16 = icmp sgt i55 %storemerge_13, %p_Val2_49_14" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 391 'icmp' 'tmp_16' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_13, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 392 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node p_0_14)   --->   "%val_assign_14 = xor i1 %tmp_209, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 393 'xor' 'val_assign_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 394 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_14 = select i1 %tmp_16, i1 %val_assign_14, i1 %tmp_209" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 394 'select' 'p_0_14' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_127 = call i40 @_ssdm_op_PartSelect.i40.i55.i32.i32(i55 %x_V_1_13, i32 15, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 395 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_128 = call i40 @_ssdm_op_PartSelect.i40.i55.i32.i32(i55 %storemerge_13, i32 15, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 396 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_129 = call i23 @_ssdm_op_PartSelect.i23.i55.i32.i32(i55 %x_V_1_13, i32 32, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 397 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_115_14 = sext i23 %tmp_129 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 398 'sext' 'tmp_115_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_130 = call i23 @_ssdm_op_PartSelect.i23.i55.i32.i32(i55 %storemerge_13, i32 32, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 399 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_119_15 = sext i23 %tmp_130 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 400 'sext' 'tmp_119_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (3.28ns)   --->   "%p_Val2_9_14 = sub i55 %x_V_1_13, %tmp_115_14" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 401 'sub' 'p_Val2_9_14' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 402 [1/1] (3.28ns)   --->   "%p_Val2_10_15 = sub i55 %storemerge_13, %tmp_119_15" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 402 'sub' 'p_Val2_10_15' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_143_15 = sext i23 %tmp_131 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 403 'sext' 'tmp_143_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 404 [1/1] (3.28ns)   --->   "%p_Val2_49_15 = add i55 %tmp_143_15, %p_Val2_49_14" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 404 'add' 'p_Val2_49_15' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_136 = call i21 @_ssdm_op_PartSelect.i21.i55.i32.i32(i55 %p_Val2_49_15, i32 34, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 405 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.09>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_106_14 = sext i40 %tmp_127 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 406 'sext' 'tmp_106_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_110_14 = sext i40 %tmp_128 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 407 'sext' 'tmp_110_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 408 [1/1] (3.28ns)   --->   "%p_Val2_11_14 = add i55 %tmp_110_14, %p_Val2_9_14" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 408 'add' 'p_Val2_11_14' <Predicate = (p_0_14)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 409 [1/1] (3.28ns)   --->   "%p_Val2_42_14 = sub i55 %p_Val2_10_15, %tmp_106_14" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 409 'sub' 'p_Val2_42_14' <Predicate = (p_0_14)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 410 [1/1] (3.28ns)   --->   "%p_Val2_44_15 = sub i55 %p_Val2_9_14, %tmp_110_14" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 410 'sub' 'p_Val2_44_15' <Predicate = (!p_0_14)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 411 [1/1] (3.28ns)   --->   "%p_Val2_46_14 = add i55 %tmp_106_14, %p_Val2_10_15" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 411 'add' 'p_Val2_46_14' <Predicate = (!p_0_14)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 412 [1/1] (0.94ns)   --->   "%x_V_1_14 = select i1 %p_0_14, i55 %p_Val2_11_14, i55 %p_Val2_44_15" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 412 'select' 'x_V_1_14' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 413 [1/1] (0.94ns)   --->   "%storemerge_14 = select i1 %p_0_14, i55 %p_Val2_42_14, i55 %p_Val2_46_14" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 413 'select' 'storemerge_14' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 414 [1/1] (2.86ns)   --->   "%tmp_17 = icmp sgt i55 %storemerge_14, %p_Val2_49_15" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 414 'icmp' 'tmp_17' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_14, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 415 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node p_0_15)   --->   "%val_assign_15 = xor i1 %tmp_210, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 416 'xor' 'val_assign_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 417 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_15 = select i1 %tmp_17, i1 %val_assign_15, i1 %tmp_210" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 417 'select' 'p_0_15' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_132 = call i39 @_ssdm_op_PartSelect.i39.i55.i32.i32(i55 %x_V_1_14, i32 16, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 418 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_133 = call i39 @_ssdm_op_PartSelect.i39.i55.i32.i32(i55 %storemerge_14, i32 16, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 419 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_134 = call i21 @_ssdm_op_PartSelect.i21.i55.i32.i32(i55 %x_V_1_14, i32 34, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 420 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_115_15 = sext i21 %tmp_134 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 421 'sext' 'tmp_115_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_135 = call i21 @_ssdm_op_PartSelect.i21.i55.i32.i32(i55 %storemerge_14, i32 34, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 422 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_119_16 = sext i21 %tmp_135 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 423 'sext' 'tmp_119_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 424 [1/1] (3.28ns)   --->   "%p_Val2_9_15 = sub i55 %x_V_1_14, %tmp_115_15" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 424 'sub' 'p_Val2_9_15' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 425 [1/1] (3.28ns)   --->   "%p_Val2_10_16 = sub i55 %storemerge_14, %tmp_119_16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 425 'sub' 'p_Val2_10_16' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_143_16 = sext i21 %tmp_136 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 426 'sext' 'tmp_143_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 427 [1/1] (3.28ns)   --->   "%p_Val2_49_16 = add i55 %tmp_143_16, %p_Val2_49_15" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 427 'add' 'p_Val2_49_16' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_141 = call i19 @_ssdm_op_PartSelect.i19.i55.i32.i32(i55 %p_Val2_49_16, i32 36, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 428 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 8.09>
ST_17 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_106_15 = sext i39 %tmp_132 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 429 'sext' 'tmp_106_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_110_15 = sext i39 %tmp_133 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 430 'sext' 'tmp_110_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 431 [1/1] (3.28ns)   --->   "%p_Val2_11_15 = add i55 %tmp_110_15, %p_Val2_9_15" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 431 'add' 'p_Val2_11_15' <Predicate = (p_0_15)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 432 [1/1] (3.28ns)   --->   "%p_Val2_42_15 = sub i55 %p_Val2_10_16, %tmp_106_15" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 432 'sub' 'p_Val2_42_15' <Predicate = (p_0_15)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 433 [1/1] (3.28ns)   --->   "%p_Val2_44_16 = sub i55 %p_Val2_9_15, %tmp_110_15" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 433 'sub' 'p_Val2_44_16' <Predicate = (!p_0_15)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 434 [1/1] (3.28ns)   --->   "%p_Val2_46_15 = add i55 %tmp_106_15, %p_Val2_10_16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 434 'add' 'p_Val2_46_15' <Predicate = (!p_0_15)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 435 [1/1] (0.94ns)   --->   "%x_V_1_15 = select i1 %p_0_15, i55 %p_Val2_11_15, i55 %p_Val2_44_16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 435 'select' 'x_V_1_15' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 436 [1/1] (0.94ns)   --->   "%storemerge_15 = select i1 %p_0_15, i55 %p_Val2_42_15, i55 %p_Val2_46_15" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 436 'select' 'storemerge_15' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 437 [1/1] (2.86ns)   --->   "%tmp_18 = icmp sgt i55 %storemerge_15, %p_Val2_49_16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 437 'icmp' 'tmp_18' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_15, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 438 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node p_0_16)   --->   "%val_assign_16 = xor i1 %tmp_213, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 439 'xor' 'val_assign_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 440 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_16 = select i1 %tmp_18, i1 %val_assign_16, i1 %tmp_213" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 440 'select' 'p_0_16' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_137 = call i38 @_ssdm_op_PartSelect.i38.i55.i32.i32(i55 %x_V_1_15, i32 17, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 441 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_138 = call i38 @_ssdm_op_PartSelect.i38.i55.i32.i32(i55 %storemerge_15, i32 17, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 442 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_139 = call i19 @_ssdm_op_PartSelect.i19.i55.i32.i32(i55 %x_V_1_15, i32 36, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 443 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_115_16 = sext i19 %tmp_139 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 444 'sext' 'tmp_115_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_140 = call i19 @_ssdm_op_PartSelect.i19.i55.i32.i32(i55 %storemerge_15, i32 36, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 445 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_119_17 = sext i19 %tmp_140 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 446 'sext' 'tmp_119_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 447 [1/1] (3.28ns)   --->   "%p_Val2_9_16 = sub i55 %x_V_1_15, %tmp_115_16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 447 'sub' 'p_Val2_9_16' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 448 [1/1] (3.28ns)   --->   "%p_Val2_10_17 = sub i55 %storemerge_15, %tmp_119_17" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 448 'sub' 'p_Val2_10_17' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_143_17 = sext i19 %tmp_141 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 449 'sext' 'tmp_143_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 450 [1/1] (3.28ns)   --->   "%p_Val2_49_17 = add i55 %tmp_143_17, %p_Val2_49_16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 450 'add' 'p_Val2_49_17' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_146 = call i17 @_ssdm_op_PartSelect.i17.i55.i32.i32(i55 %p_Val2_49_17, i32 38, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 451 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 8.09>
ST_18 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_106_16 = sext i38 %tmp_137 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 452 'sext' 'tmp_106_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_110_16 = sext i38 %tmp_138 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 453 'sext' 'tmp_110_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 454 [1/1] (3.28ns)   --->   "%p_Val2_11_16 = add i55 %tmp_110_16, %p_Val2_9_16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 454 'add' 'p_Val2_11_16' <Predicate = (p_0_16)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 455 [1/1] (3.28ns)   --->   "%p_Val2_42_16 = sub i55 %p_Val2_10_17, %tmp_106_16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 455 'sub' 'p_Val2_42_16' <Predicate = (p_0_16)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 456 [1/1] (3.28ns)   --->   "%p_Val2_44_17 = sub i55 %p_Val2_9_16, %tmp_110_16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 456 'sub' 'p_Val2_44_17' <Predicate = (!p_0_16)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 457 [1/1] (3.28ns)   --->   "%p_Val2_46_16 = add i55 %tmp_106_16, %p_Val2_10_17" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 457 'add' 'p_Val2_46_16' <Predicate = (!p_0_16)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 458 [1/1] (0.94ns)   --->   "%x_V_1_16 = select i1 %p_0_16, i55 %p_Val2_11_16, i55 %p_Val2_44_17" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 458 'select' 'x_V_1_16' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 459 [1/1] (0.94ns)   --->   "%storemerge_16 = select i1 %p_0_16, i55 %p_Val2_42_16, i55 %p_Val2_46_16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 459 'select' 'storemerge_16' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 460 [1/1] (2.86ns)   --->   "%tmp_19 = icmp sgt i55 %storemerge_16, %p_Val2_49_17" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 460 'icmp' 'tmp_19' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_16, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 461 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node p_0_17)   --->   "%val_assign_17 = xor i1 %tmp_214, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 462 'xor' 'val_assign_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 463 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_17 = select i1 %tmp_19, i1 %val_assign_17, i1 %tmp_214" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 463 'select' 'p_0_17' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_142 = call i37 @_ssdm_op_PartSelect.i37.i55.i32.i32(i55 %x_V_1_16, i32 18, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 464 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_143 = call i37 @_ssdm_op_PartSelect.i37.i55.i32.i32(i55 %storemerge_16, i32 18, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 465 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_144 = call i17 @_ssdm_op_PartSelect.i17.i55.i32.i32(i55 %x_V_1_16, i32 38, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 466 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_115_17 = sext i17 %tmp_144 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 467 'sext' 'tmp_115_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_145 = call i17 @_ssdm_op_PartSelect.i17.i55.i32.i32(i55 %storemerge_16, i32 38, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 468 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_119_18 = sext i17 %tmp_145 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 469 'sext' 'tmp_119_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 470 [1/1] (3.28ns)   --->   "%p_Val2_9_17 = sub i55 %x_V_1_16, %tmp_115_17" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 470 'sub' 'p_Val2_9_17' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 471 [1/1] (3.28ns)   --->   "%p_Val2_10_18 = sub i55 %storemerge_16, %tmp_119_18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 471 'sub' 'p_Val2_10_18' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_143_18 = sext i17 %tmp_146 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 472 'sext' 'tmp_143_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 473 [1/1] (3.28ns)   --->   "%p_Val2_49_18 = add i55 %tmp_143_18, %p_Val2_49_17" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 473 'add' 'p_Val2_49_18' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_151 = call i15 @_ssdm_op_PartSelect.i15.i55.i32.i32(i55 %p_Val2_49_18, i32 40, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 474 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 8.09>
ST_19 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_106_17 = sext i37 %tmp_142 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 475 'sext' 'tmp_106_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_110_17 = sext i37 %tmp_143 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 476 'sext' 'tmp_110_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 477 [1/1] (3.28ns)   --->   "%p_Val2_11_17 = add i55 %tmp_110_17, %p_Val2_9_17" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 477 'add' 'p_Val2_11_17' <Predicate = (p_0_17)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 478 [1/1] (3.28ns)   --->   "%p_Val2_42_17 = sub i55 %p_Val2_10_18, %tmp_106_17" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 478 'sub' 'p_Val2_42_17' <Predicate = (p_0_17)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 479 [1/1] (3.28ns)   --->   "%p_Val2_44_18 = sub i55 %p_Val2_9_17, %tmp_110_17" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 479 'sub' 'p_Val2_44_18' <Predicate = (!p_0_17)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 480 [1/1] (3.28ns)   --->   "%p_Val2_46_17 = add i55 %tmp_106_17, %p_Val2_10_18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 480 'add' 'p_Val2_46_17' <Predicate = (!p_0_17)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 481 [1/1] (0.94ns)   --->   "%x_V_1_17 = select i1 %p_0_17, i55 %p_Val2_11_17, i55 %p_Val2_44_18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 481 'select' 'x_V_1_17' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 482 [1/1] (0.94ns)   --->   "%storemerge_17 = select i1 %p_0_17, i55 %p_Val2_42_17, i55 %p_Val2_46_17" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 482 'select' 'storemerge_17' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 483 [1/1] (2.86ns)   --->   "%tmp_20 = icmp sgt i55 %storemerge_17, %p_Val2_49_18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 483 'icmp' 'tmp_20' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_17, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 484 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node p_0_18)   --->   "%val_assign_18 = xor i1 %tmp_217, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 485 'xor' 'val_assign_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 486 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_18 = select i1 %tmp_20, i1 %val_assign_18, i1 %tmp_217" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 486 'select' 'p_0_18' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_147 = call i36 @_ssdm_op_PartSelect.i36.i55.i32.i32(i55 %x_V_1_17, i32 19, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 487 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_148 = call i36 @_ssdm_op_PartSelect.i36.i55.i32.i32(i55 %storemerge_17, i32 19, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 488 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_149 = call i15 @_ssdm_op_PartSelect.i15.i55.i32.i32(i55 %x_V_1_17, i32 40, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 489 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_115_18 = sext i15 %tmp_149 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 490 'sext' 'tmp_115_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_150 = call i15 @_ssdm_op_PartSelect.i15.i55.i32.i32(i55 %storemerge_17, i32 40, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 491 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_119_19 = sext i15 %tmp_150 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 492 'sext' 'tmp_119_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 493 [1/1] (3.28ns)   --->   "%p_Val2_9_18 = sub i55 %x_V_1_17, %tmp_115_18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 493 'sub' 'p_Val2_9_18' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 494 [1/1] (3.28ns)   --->   "%p_Val2_10_19 = sub i55 %storemerge_17, %tmp_119_19" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 494 'sub' 'p_Val2_10_19' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_143_19 = sext i15 %tmp_151 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 495 'sext' 'tmp_143_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 496 [1/1] (3.28ns)   --->   "%p_Val2_49_19 = add i55 %tmp_143_19, %p_Val2_49_18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 496 'add' 'p_Val2_49_19' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_156 = call i13 @_ssdm_op_PartSelect.i13.i55.i32.i32(i55 %p_Val2_49_19, i32 42, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 497 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.09>
ST_20 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_106_18 = sext i36 %tmp_147 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 498 'sext' 'tmp_106_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_110_18 = sext i36 %tmp_148 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 499 'sext' 'tmp_110_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 500 [1/1] (3.28ns)   --->   "%p_Val2_11_18 = add i55 %tmp_110_18, %p_Val2_9_18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 500 'add' 'p_Val2_11_18' <Predicate = (p_0_18)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 501 [1/1] (3.28ns)   --->   "%p_Val2_42_18 = sub i55 %p_Val2_10_19, %tmp_106_18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 501 'sub' 'p_Val2_42_18' <Predicate = (p_0_18)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 502 [1/1] (3.28ns)   --->   "%p_Val2_44_19 = sub i55 %p_Val2_9_18, %tmp_110_18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 502 'sub' 'p_Val2_44_19' <Predicate = (!p_0_18)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 503 [1/1] (3.28ns)   --->   "%p_Val2_46_18 = add i55 %tmp_106_18, %p_Val2_10_19" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 503 'add' 'p_Val2_46_18' <Predicate = (!p_0_18)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 504 [1/1] (0.94ns)   --->   "%x_V_1_18 = select i1 %p_0_18, i55 %p_Val2_11_18, i55 %p_Val2_44_19" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 504 'select' 'x_V_1_18' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 505 [1/1] (0.94ns)   --->   "%storemerge_18 = select i1 %p_0_18, i55 %p_Val2_42_18, i55 %p_Val2_46_18" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 505 'select' 'storemerge_18' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 506 [1/1] (2.86ns)   --->   "%tmp_21 = icmp sgt i55 %storemerge_18, %p_Val2_49_19" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 506 'icmp' 'tmp_21' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_18, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 507 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node p_0_19)   --->   "%val_assign_19 = xor i1 %tmp_218, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 508 'xor' 'val_assign_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 509 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_19 = select i1 %tmp_21, i1 %val_assign_19, i1 %tmp_218" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 509 'select' 'p_0_19' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_152 = call i35 @_ssdm_op_PartSelect.i35.i55.i32.i32(i55 %x_V_1_18, i32 20, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 510 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_153 = call i35 @_ssdm_op_PartSelect.i35.i55.i32.i32(i55 %storemerge_18, i32 20, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 511 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_154 = call i13 @_ssdm_op_PartSelect.i13.i55.i32.i32(i55 %x_V_1_18, i32 42, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 512 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_115_19 = sext i13 %tmp_154 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 513 'sext' 'tmp_115_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_155 = call i13 @_ssdm_op_PartSelect.i13.i55.i32.i32(i55 %storemerge_18, i32 42, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 514 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_119_20 = sext i13 %tmp_155 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 515 'sext' 'tmp_119_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 516 [1/1] (3.28ns)   --->   "%p_Val2_9_19 = sub i55 %x_V_1_18, %tmp_115_19" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 516 'sub' 'p_Val2_9_19' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 517 [1/1] (3.28ns)   --->   "%p_Val2_10_20 = sub i55 %storemerge_18, %tmp_119_20" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 517 'sub' 'p_Val2_10_20' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_143_20 = sext i13 %tmp_156 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 518 'sext' 'tmp_143_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 519 [1/1] (3.28ns)   --->   "%p_Val2_49_20 = add i55 %tmp_143_20, %p_Val2_49_19" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 519 'add' 'p_Val2_49_20' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_161 = call i11 @_ssdm_op_PartSelect.i11.i55.i32.i32(i55 %p_Val2_49_20, i32 44, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 520 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.09>
ST_21 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_106_19 = sext i35 %tmp_152 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 521 'sext' 'tmp_106_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_110_19 = sext i35 %tmp_153 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 522 'sext' 'tmp_110_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 523 [1/1] (3.28ns)   --->   "%p_Val2_11_19 = add i55 %tmp_110_19, %p_Val2_9_19" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 523 'add' 'p_Val2_11_19' <Predicate = (p_0_19)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 524 [1/1] (3.28ns)   --->   "%p_Val2_42_19 = sub i55 %p_Val2_10_20, %tmp_106_19" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 524 'sub' 'p_Val2_42_19' <Predicate = (p_0_19)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 525 [1/1] (3.28ns)   --->   "%p_Val2_44_20 = sub i55 %p_Val2_9_19, %tmp_110_19" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 525 'sub' 'p_Val2_44_20' <Predicate = (!p_0_19)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 526 [1/1] (3.28ns)   --->   "%p_Val2_46_19 = add i55 %tmp_106_19, %p_Val2_10_20" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 526 'add' 'p_Val2_46_19' <Predicate = (!p_0_19)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 527 [1/1] (0.94ns)   --->   "%x_V_1_19 = select i1 %p_0_19, i55 %p_Val2_11_19, i55 %p_Val2_44_20" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 527 'select' 'x_V_1_19' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 528 [1/1] (0.94ns)   --->   "%storemerge_19 = select i1 %p_0_19, i55 %p_Val2_42_19, i55 %p_Val2_46_19" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 528 'select' 'storemerge_19' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 529 [1/1] (2.86ns)   --->   "%tmp_22 = icmp sgt i55 %storemerge_19, %p_Val2_49_20" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 529 'icmp' 'tmp_22' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_19, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 530 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node p_0_20)   --->   "%val_assign_20 = xor i1 %tmp_221, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 531 'xor' 'val_assign_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 532 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_20 = select i1 %tmp_22, i1 %val_assign_20, i1 %tmp_221" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 532 'select' 'p_0_20' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_157 = call i34 @_ssdm_op_PartSelect.i34.i55.i32.i32(i55 %x_V_1_19, i32 21, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 533 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_158 = call i34 @_ssdm_op_PartSelect.i34.i55.i32.i32(i55 %storemerge_19, i32 21, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 534 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_159 = call i11 @_ssdm_op_PartSelect.i11.i55.i32.i32(i55 %x_V_1_19, i32 44, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 535 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_115_20 = sext i11 %tmp_159 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 536 'sext' 'tmp_115_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_160 = call i11 @_ssdm_op_PartSelect.i11.i55.i32.i32(i55 %storemerge_19, i32 44, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 537 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_119_21 = sext i11 %tmp_160 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 538 'sext' 'tmp_119_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 539 [1/1] (3.28ns)   --->   "%p_Val2_9_20 = sub i55 %x_V_1_19, %tmp_115_20" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 539 'sub' 'p_Val2_9_20' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 540 [1/1] (3.28ns)   --->   "%p_Val2_10_21 = sub i55 %storemerge_19, %tmp_119_21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 540 'sub' 'p_Val2_10_21' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_143_21 = sext i11 %tmp_161 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 541 'sext' 'tmp_143_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 542 [1/1] (3.28ns)   --->   "%p_Val2_49_21 = add i55 %tmp_143_21, %p_Val2_49_20" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 542 'add' 'p_Val2_49_21' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_166 = call i9 @_ssdm_op_PartSelect.i9.i55.i32.i32(i55 %p_Val2_49_21, i32 46, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 543 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 8.09>
ST_22 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_106_20 = sext i34 %tmp_157 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 544 'sext' 'tmp_106_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_110_20 = sext i34 %tmp_158 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 545 'sext' 'tmp_110_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 546 [1/1] (3.28ns)   --->   "%p_Val2_11_20 = add i55 %tmp_110_20, %p_Val2_9_20" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 546 'add' 'p_Val2_11_20' <Predicate = (p_0_20)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 547 [1/1] (3.28ns)   --->   "%p_Val2_42_20 = sub i55 %p_Val2_10_21, %tmp_106_20" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 547 'sub' 'p_Val2_42_20' <Predicate = (p_0_20)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 548 [1/1] (3.28ns)   --->   "%p_Val2_44_21 = sub i55 %p_Val2_9_20, %tmp_110_20" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 548 'sub' 'p_Val2_44_21' <Predicate = (!p_0_20)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 549 [1/1] (3.28ns)   --->   "%p_Val2_46_20 = add i55 %tmp_106_20, %p_Val2_10_21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 549 'add' 'p_Val2_46_20' <Predicate = (!p_0_20)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 550 [1/1] (0.94ns)   --->   "%x_V_1_20 = select i1 %p_0_20, i55 %p_Val2_11_20, i55 %p_Val2_44_21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 550 'select' 'x_V_1_20' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 551 [1/1] (0.94ns)   --->   "%storemerge_20 = select i1 %p_0_20, i55 %p_Val2_42_20, i55 %p_Val2_46_20" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 551 'select' 'storemerge_20' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 552 [1/1] (2.86ns)   --->   "%tmp_23 = icmp sgt i55 %storemerge_20, %p_Val2_49_21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 552 'icmp' 'tmp_23' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_20, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 553 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node p_0_21)   --->   "%val_assign_21 = xor i1 %tmp_222, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 554 'xor' 'val_assign_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 555 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_21 = select i1 %tmp_23, i1 %val_assign_21, i1 %tmp_222" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 555 'select' 'p_0_21' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_162 = call i33 @_ssdm_op_PartSelect.i33.i55.i32.i32(i55 %x_V_1_20, i32 22, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 556 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_163 = call i33 @_ssdm_op_PartSelect.i33.i55.i32.i32(i55 %storemerge_20, i32 22, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 557 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_164 = call i9 @_ssdm_op_PartSelect.i9.i55.i32.i32(i55 %x_V_1_20, i32 46, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 558 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_115_21 = sext i9 %tmp_164 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 559 'sext' 'tmp_115_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_165 = call i9 @_ssdm_op_PartSelect.i9.i55.i32.i32(i55 %storemerge_20, i32 46, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 560 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_119_22 = sext i9 %tmp_165 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 561 'sext' 'tmp_119_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 562 [1/1] (3.28ns)   --->   "%p_Val2_9_21 = sub i55 %x_V_1_20, %tmp_115_21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 562 'sub' 'p_Val2_9_21' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 563 [1/1] (3.28ns)   --->   "%p_Val2_10_22 = sub i55 %storemerge_20, %tmp_119_22" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 563 'sub' 'p_Val2_10_22' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_143_22 = sext i9 %tmp_166 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 564 'sext' 'tmp_143_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 565 [1/1] (3.28ns)   --->   "%p_Val2_49_22 = add i55 %tmp_143_22, %p_Val2_49_21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 565 'add' 'p_Val2_49_22' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_171 = call i7 @_ssdm_op_PartSelect.i7.i55.i32.i32(i55 %p_Val2_49_22, i32 48, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 566 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 8.09>
ST_23 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_106_21 = sext i33 %tmp_162 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 567 'sext' 'tmp_106_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_110_21 = sext i33 %tmp_163 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 568 'sext' 'tmp_110_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 569 [1/1] (3.28ns)   --->   "%p_Val2_11_21 = add i55 %tmp_110_21, %p_Val2_9_21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 569 'add' 'p_Val2_11_21' <Predicate = (p_0_21)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 570 [1/1] (3.28ns)   --->   "%p_Val2_42_21 = sub i55 %p_Val2_10_22, %tmp_106_21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 570 'sub' 'p_Val2_42_21' <Predicate = (p_0_21)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 571 [1/1] (3.28ns)   --->   "%p_Val2_44_22 = sub i55 %p_Val2_9_21, %tmp_110_21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 571 'sub' 'p_Val2_44_22' <Predicate = (!p_0_21)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 572 [1/1] (3.28ns)   --->   "%p_Val2_46_21 = add i55 %tmp_106_21, %p_Val2_10_22" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 572 'add' 'p_Val2_46_21' <Predicate = (!p_0_21)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 573 [1/1] (0.94ns)   --->   "%x_V_1_21 = select i1 %p_0_21, i55 %p_Val2_11_21, i55 %p_Val2_44_22" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 573 'select' 'x_V_1_21' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 574 [1/1] (0.94ns)   --->   "%storemerge_21 = select i1 %p_0_21, i55 %p_Val2_42_21, i55 %p_Val2_46_21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 574 'select' 'storemerge_21' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 575 [1/1] (2.86ns)   --->   "%tmp_24 = icmp sgt i55 %storemerge_21, %p_Val2_49_22" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 575 'icmp' 'tmp_24' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_21, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 576 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node p_0_22)   --->   "%val_assign_22 = xor i1 %tmp_225, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 577 'xor' 'val_assign_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 578 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_22 = select i1 %tmp_24, i1 %val_assign_22, i1 %tmp_225" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 578 'select' 'p_0_22' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_167 = call i32 @_ssdm_op_PartSelect.i32.i55.i32.i32(i55 %x_V_1_21, i32 23, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 579 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_168 = call i32 @_ssdm_op_PartSelect.i32.i55.i32.i32(i55 %storemerge_21, i32 23, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 580 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_169 = call i7 @_ssdm_op_PartSelect.i7.i55.i32.i32(i55 %x_V_1_21, i32 48, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 581 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_115_22 = sext i7 %tmp_169 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 582 'sext' 'tmp_115_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_170 = call i7 @_ssdm_op_PartSelect.i7.i55.i32.i32(i55 %storemerge_21, i32 48, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 583 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_119_23 = sext i7 %tmp_170 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 584 'sext' 'tmp_119_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 585 [1/1] (3.28ns)   --->   "%p_Val2_9_22 = sub i55 %x_V_1_21, %tmp_115_22" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 585 'sub' 'p_Val2_9_22' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 586 [1/1] (3.28ns)   --->   "%p_Val2_10_23 = sub i55 %storemerge_21, %tmp_119_23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 586 'sub' 'p_Val2_10_23' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_143_23 = sext i7 %tmp_171 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 587 'sext' 'tmp_143_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 588 [1/1] (3.28ns)   --->   "%p_Val2_49_23 = add i55 %tmp_143_23, %p_Val2_49_22" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 588 'add' 'p_Val2_49_23' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_176 = call i5 @_ssdm_op_PartSelect.i5.i55.i32.i32(i55 %p_Val2_49_23, i32 50, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 589 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 8.09>
ST_24 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_106_22 = sext i32 %tmp_167 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 590 'sext' 'tmp_106_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_110_22 = sext i32 %tmp_168 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 591 'sext' 'tmp_110_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 592 [1/1] (3.28ns)   --->   "%p_Val2_11_22 = add i55 %tmp_110_22, %p_Val2_9_22" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 592 'add' 'p_Val2_11_22' <Predicate = (p_0_22)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 593 [1/1] (3.28ns)   --->   "%p_Val2_42_22 = sub i55 %p_Val2_10_23, %tmp_106_22" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 593 'sub' 'p_Val2_42_22' <Predicate = (p_0_22)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 594 [1/1] (3.28ns)   --->   "%p_Val2_44_23 = sub i55 %p_Val2_9_22, %tmp_110_22" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 594 'sub' 'p_Val2_44_23' <Predicate = (!p_0_22)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 595 [1/1] (3.28ns)   --->   "%p_Val2_46_22 = add i55 %tmp_106_22, %p_Val2_10_23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 595 'add' 'p_Val2_46_22' <Predicate = (!p_0_22)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 596 [1/1] (0.94ns)   --->   "%x_V_1_22 = select i1 %p_0_22, i55 %p_Val2_11_22, i55 %p_Val2_44_23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 596 'select' 'x_V_1_22' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 597 [1/1] (0.94ns)   --->   "%storemerge_22 = select i1 %p_0_22, i55 %p_Val2_42_22, i55 %p_Val2_46_22" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 597 'select' 'storemerge_22' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 598 [1/1] (2.86ns)   --->   "%tmp_25 = icmp sgt i55 %storemerge_22, %p_Val2_49_23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 598 'icmp' 'tmp_25' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_22, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 599 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node p_0_23)   --->   "%val_assign_23 = xor i1 %tmp_226, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 600 'xor' 'val_assign_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 601 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_23 = select i1 %tmp_25, i1 %val_assign_23, i1 %tmp_226" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 601 'select' 'p_0_23' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_172 = call i31 @_ssdm_op_PartSelect.i31.i55.i32.i32(i55 %x_V_1_22, i32 24, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 602 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_173 = call i31 @_ssdm_op_PartSelect.i31.i55.i32.i32(i55 %storemerge_22, i32 24, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 603 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_174 = call i5 @_ssdm_op_PartSelect.i5.i55.i32.i32(i55 %x_V_1_22, i32 50, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 604 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_115_23 = sext i5 %tmp_174 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 605 'sext' 'tmp_115_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_175 = call i5 @_ssdm_op_PartSelect.i5.i55.i32.i32(i55 %storemerge_22, i32 50, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 606 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_119_24 = sext i5 %tmp_175 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 607 'sext' 'tmp_119_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 608 [1/1] (3.28ns)   --->   "%p_Val2_9_23 = sub i55 %x_V_1_22, %tmp_115_23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 608 'sub' 'p_Val2_9_23' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 609 [1/1] (3.28ns)   --->   "%p_Val2_10_24 = sub i55 %storemerge_22, %tmp_119_24" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 609 'sub' 'p_Val2_10_24' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_143_24 = sext i5 %tmp_176 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 610 'sext' 'tmp_143_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 611 [1/1] (3.28ns)   --->   "%p_Val2_49_24 = add i55 %tmp_143_24, %p_Val2_49_23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 611 'add' 'p_Val2_49_24' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_181 = call i3 @_ssdm_op_PartSelect.i3.i55.i32.i32(i55 %p_Val2_49_24, i32 52, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 612 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 8.09>
ST_25 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_106_23 = sext i31 %tmp_172 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 613 'sext' 'tmp_106_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_110_23 = sext i31 %tmp_173 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 614 'sext' 'tmp_110_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 615 [1/1] (3.28ns)   --->   "%p_Val2_11_23 = add i55 %tmp_110_23, %p_Val2_9_23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 615 'add' 'p_Val2_11_23' <Predicate = (p_0_23)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 616 [1/1] (3.28ns)   --->   "%p_Val2_42_23 = sub i55 %p_Val2_10_24, %tmp_106_23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 616 'sub' 'p_Val2_42_23' <Predicate = (p_0_23)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 617 [1/1] (3.28ns)   --->   "%p_Val2_44_24 = sub i55 %p_Val2_9_23, %tmp_110_23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 617 'sub' 'p_Val2_44_24' <Predicate = (!p_0_23)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 618 [1/1] (3.28ns)   --->   "%p_Val2_46_23 = add i55 %tmp_106_23, %p_Val2_10_24" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 618 'add' 'p_Val2_46_23' <Predicate = (!p_0_23)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 619 [1/1] (0.94ns)   --->   "%x_V_1_23 = select i1 %p_0_23, i55 %p_Val2_11_23, i55 %p_Val2_44_24" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 619 'select' 'x_V_1_23' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 620 [1/1] (0.94ns)   --->   "%storemerge_23 = select i1 %p_0_23, i55 %p_Val2_42_23, i55 %p_Val2_46_23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 620 'select' 'storemerge_23' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 621 [1/1] (2.86ns)   --->   "%tmp_26 = icmp sgt i55 %storemerge_23, %p_Val2_49_24" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 621 'icmp' 'tmp_26' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_23, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 622 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node p_0_24)   --->   "%val_assign_24 = xor i1 %tmp_229, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 623 'xor' 'val_assign_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 624 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_24 = select i1 %tmp_26, i1 %val_assign_24, i1 %tmp_229" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 624 'select' 'p_0_24' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_177 = call i30 @_ssdm_op_PartSelect.i30.i55.i32.i32(i55 %x_V_1_23, i32 25, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 625 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_178 = call i30 @_ssdm_op_PartSelect.i30.i55.i32.i32(i55 %storemerge_23, i32 25, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 626 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_179 = call i3 @_ssdm_op_PartSelect.i3.i55.i32.i32(i55 %x_V_1_23, i32 52, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 627 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_115_24 = sext i3 %tmp_179 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 628 'sext' 'tmp_115_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_180 = call i3 @_ssdm_op_PartSelect.i3.i55.i32.i32(i55 %storemerge_23, i32 52, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 629 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_119_25 = sext i3 %tmp_180 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 630 'sext' 'tmp_119_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 631 [1/1] (3.28ns)   --->   "%p_Val2_9_24 = sub i55 %x_V_1_23, %tmp_115_24" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 631 'sub' 'p_Val2_9_24' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 632 [1/1] (3.28ns)   --->   "%p_Val2_10_25 = sub i55 %storemerge_23, %tmp_119_25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 632 'sub' 'p_Val2_10_25' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.09>
ST_26 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_106_24 = sext i30 %tmp_177 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 633 'sext' 'tmp_106_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_110_24 = sext i30 %tmp_178 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 634 'sext' 'tmp_110_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 635 [1/1] (3.28ns)   --->   "%p_Val2_11_24 = add i55 %tmp_110_24, %p_Val2_9_24" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 635 'add' 'p_Val2_11_24' <Predicate = (p_0_24)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 636 [1/1] (3.28ns)   --->   "%p_Val2_42_24 = sub i55 %p_Val2_10_25, %tmp_106_24" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 636 'sub' 'p_Val2_42_24' <Predicate = (p_0_24)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 637 [1/1] (3.28ns)   --->   "%p_Val2_44_25 = sub i55 %p_Val2_9_24, %tmp_110_24" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 637 'sub' 'p_Val2_44_25' <Predicate = (!p_0_24)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 638 [1/1] (3.28ns)   --->   "%p_Val2_46_24 = add i55 %tmp_106_24, %p_Val2_10_25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 638 'add' 'p_Val2_46_24' <Predicate = (!p_0_24)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 639 [1/1] (0.94ns)   --->   "%x_V_1_24 = select i1 %p_0_24, i55 %p_Val2_11_24, i55 %p_Val2_44_25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 639 'select' 'x_V_1_24' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 640 [1/1] (0.94ns)   --->   "%storemerge_24 = select i1 %p_0_24, i55 %p_Val2_42_24, i55 %p_Val2_46_24" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 640 'select' 'storemerge_24' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_143_25 = sext i3 %tmp_181 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 641 'sext' 'tmp_143_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 642 [1/1] (3.28ns)   --->   "%p_Val2_49_25 = add i55 %tmp_143_25, %p_Val2_49_24" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 642 'add' 'p_Val2_49_25' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 643 [1/1] (2.86ns)   --->   "%tmp_27 = icmp sgt i55 %storemerge_24, %p_Val2_49_25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 643 'icmp' 'tmp_27' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_24, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 644 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node p_0_25)   --->   "%val_assign_25 = xor i1 %tmp_230, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 645 'xor' 'val_assign_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 646 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_25 = select i1 %tmp_27, i1 %val_assign_25, i1 %tmp_230" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 646 'select' 'p_0_25' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_182 = call i29 @_ssdm_op_PartSelect.i29.i55.i32.i32(i55 %x_V_1_24, i32 26, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 647 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_183 = call i29 @_ssdm_op_PartSelect.i29.i55.i32.i32(i55 %storemerge_24, i32 26, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 648 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_25)   --->   "%tmp_115_25 = select i1 %tmp_230, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 649 'select' 'tmp_115_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_26)   --->   "%tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_24, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 650 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_26)   --->   "%tmp_119_26 = select i1 %tmp_233, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 651 'select' 'tmp_119_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 652 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_25 = sub i55 %x_V_1_24, %tmp_115_25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 652 'sub' 'p_Val2_9_25' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 653 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_26 = sub i55 %storemerge_24, %tmp_119_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 653 'sub' 'p_Val2_10_26' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49_26)   --->   "%tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %p_Val2_49_25, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 654 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49_26)   --->   "%tmp_143_26 = select i1 %tmp_234, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:188]   --->   Operation 655 'select' 'tmp_143_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 656 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_49_26 = add i55 %tmp_143_26, %p_Val2_49_25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:189]   --->   Operation 656 'add' 'p_Val2_49_26' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.09>
ST_27 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_106_25 = sext i29 %tmp_182 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 657 'sext' 'tmp_106_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_110_25 = sext i29 %tmp_183 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 658 'sext' 'tmp_110_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 659 [1/1] (3.28ns)   --->   "%p_Val2_11_25 = add i55 %tmp_110_25, %p_Val2_9_25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 659 'add' 'p_Val2_11_25' <Predicate = (p_0_25)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 660 [1/1] (3.28ns)   --->   "%p_Val2_42_25 = sub i55 %p_Val2_10_26, %tmp_106_25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 660 'sub' 'p_Val2_42_25' <Predicate = (p_0_25)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 661 [1/1] (3.28ns)   --->   "%p_Val2_44_26 = sub i55 %p_Val2_9_25, %tmp_110_25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 661 'sub' 'p_Val2_44_26' <Predicate = (!p_0_25)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 662 [1/1] (3.28ns)   --->   "%p_Val2_46_25 = add i55 %tmp_106_25, %p_Val2_10_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 662 'add' 'p_Val2_46_25' <Predicate = (!p_0_25)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 663 [1/1] (0.94ns)   --->   "%x_V_1_25 = select i1 %p_0_25, i55 %p_Val2_11_25, i55 %p_Val2_44_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 663 'select' 'x_V_1_25' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 664 [1/1] (0.94ns)   --->   "%storemerge_25 = select i1 %p_0_25, i55 %p_Val2_42_25, i55 %p_Val2_46_25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 664 'select' 'storemerge_25' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 665 [1/1] (2.86ns)   --->   "%tmp_28 = icmp sgt i55 %storemerge_25, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 665 'icmp' 'tmp_28' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_25, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 666 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node p_0_26)   --->   "%val_assign_26 = xor i1 %tmp_237, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 667 'xor' 'val_assign_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 668 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_26 = select i1 %tmp_28, i1 %val_assign_26, i1 %tmp_237" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 668 'select' 'p_0_26' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_187 = call i28 @_ssdm_op_PartSelect.i28.i55.i32.i32(i55 %x_V_1_25, i32 27, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 669 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_188 = call i28 @_ssdm_op_PartSelect.i28.i55.i32.i32(i55 %storemerge_25, i32 27, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 670 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_26)   --->   "%tmp_115_26 = select i1 %tmp_237, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 671 'select' 'tmp_115_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_27)   --->   "%tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_25, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 672 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_27)   --->   "%tmp_119_27 = select i1 %tmp_238, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 673 'select' 'tmp_119_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 674 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_26 = sub i55 %x_V_1_25, %tmp_115_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 674 'sub' 'p_Val2_9_26' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 675 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_27 = sub i55 %storemerge_25, %tmp_119_27" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 675 'sub' 'p_Val2_10_27' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.09>
ST_28 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_106_26 = sext i28 %tmp_187 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 676 'sext' 'tmp_106_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_110_26 = sext i28 %tmp_188 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 677 'sext' 'tmp_110_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 678 [1/1] (3.28ns)   --->   "%p_Val2_11_26 = add i55 %tmp_110_26, %p_Val2_9_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 678 'add' 'p_Val2_11_26' <Predicate = (p_0_26)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 679 [1/1] (3.28ns)   --->   "%p_Val2_42_26 = sub i55 %p_Val2_10_27, %tmp_106_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 679 'sub' 'p_Val2_42_26' <Predicate = (p_0_26)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 680 [1/1] (3.28ns)   --->   "%p_Val2_44_27 = sub i55 %p_Val2_9_26, %tmp_110_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 680 'sub' 'p_Val2_44_27' <Predicate = (!p_0_26)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 681 [1/1] (3.28ns)   --->   "%p_Val2_46_26 = add i55 %tmp_106_26, %p_Val2_10_27" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 681 'add' 'p_Val2_46_26' <Predicate = (!p_0_26)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 682 [1/1] (0.94ns)   --->   "%x_V_1_26 = select i1 %p_0_26, i55 %p_Val2_11_26, i55 %p_Val2_44_27" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 682 'select' 'x_V_1_26' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 683 [1/1] (0.94ns)   --->   "%storemerge_26 = select i1 %p_0_26, i55 %p_Val2_42_26, i55 %p_Val2_46_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 683 'select' 'storemerge_26' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 684 [1/1] (2.86ns)   --->   "%tmp_29 = icmp sgt i55 %storemerge_26, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 684 'icmp' 'tmp_29' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_26, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 685 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node p_0_27)   --->   "%val_assign_27 = xor i1 %tmp_241, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 686 'xor' 'val_assign_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 687 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_27 = select i1 %tmp_29, i1 %val_assign_27, i1 %tmp_241" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 687 'select' 'p_0_27' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_191 = call i27 @_ssdm_op_PartSelect.i27.i55.i32.i32(i55 %x_V_1_26, i32 28, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 688 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_192 = call i27 @_ssdm_op_PartSelect.i27.i55.i32.i32(i55 %storemerge_26, i32 28, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 689 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_27)   --->   "%tmp_115_27 = select i1 %tmp_241, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 690 'select' 'tmp_115_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_28)   --->   "%tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_26, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 691 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_28)   --->   "%tmp_119_28 = select i1 %tmp_242, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 692 'select' 'tmp_119_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 693 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_27 = sub i55 %x_V_1_26, %tmp_115_27" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 693 'sub' 'p_Val2_9_27' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 694 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_28 = sub i55 %storemerge_26, %tmp_119_28" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 694 'sub' 'p_Val2_10_28' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.09>
ST_29 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_106_27 = sext i27 %tmp_191 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 695 'sext' 'tmp_106_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_110_27 = sext i27 %tmp_192 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 696 'sext' 'tmp_110_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 697 [1/1] (3.28ns)   --->   "%p_Val2_11_27 = add i55 %tmp_110_27, %p_Val2_9_27" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 697 'add' 'p_Val2_11_27' <Predicate = (p_0_27)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 698 [1/1] (3.28ns)   --->   "%p_Val2_42_27 = sub i55 %p_Val2_10_28, %tmp_106_27" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 698 'sub' 'p_Val2_42_27' <Predicate = (p_0_27)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 699 [1/1] (3.28ns)   --->   "%p_Val2_44_28 = sub i55 %p_Val2_9_27, %tmp_110_27" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 699 'sub' 'p_Val2_44_28' <Predicate = (!p_0_27)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 700 [1/1] (3.28ns)   --->   "%p_Val2_46_27 = add i55 %tmp_106_27, %p_Val2_10_28" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 700 'add' 'p_Val2_46_27' <Predicate = (!p_0_27)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 701 [1/1] (0.94ns)   --->   "%x_V_1_27 = select i1 %p_0_27, i55 %p_Val2_11_27, i55 %p_Val2_44_28" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 701 'select' 'x_V_1_27' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 702 [1/1] (0.94ns)   --->   "%storemerge_27 = select i1 %p_0_27, i55 %p_Val2_42_27, i55 %p_Val2_46_27" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 702 'select' 'storemerge_27' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 703 [1/1] (2.86ns)   --->   "%tmp_30 = icmp sgt i55 %storemerge_27, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 703 'icmp' 'tmp_30' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_27, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 704 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node p_0_28)   --->   "%val_assign_28 = xor i1 %tmp_245, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 705 'xor' 'val_assign_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 706 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_28 = select i1 %tmp_30, i1 %val_assign_28, i1 %tmp_245" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 706 'select' 'p_0_28' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_195 = call i26 @_ssdm_op_PartSelect.i26.i55.i32.i32(i55 %x_V_1_27, i32 29, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 707 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_196 = call i26 @_ssdm_op_PartSelect.i26.i55.i32.i32(i55 %storemerge_27, i32 29, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 708 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_28)   --->   "%tmp_115_28 = select i1 %tmp_245, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 709 'select' 'tmp_115_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_29)   --->   "%tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_27, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 710 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_29)   --->   "%tmp_119_29 = select i1 %tmp_246, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 711 'select' 'tmp_119_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 712 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_28 = sub i55 %x_V_1_27, %tmp_115_28" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 712 'sub' 'p_Val2_9_28' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 713 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_29 = sub i55 %storemerge_27, %tmp_119_29" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 713 'sub' 'p_Val2_10_29' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.09>
ST_30 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_106_28 = sext i26 %tmp_195 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 714 'sext' 'tmp_106_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_110_28 = sext i26 %tmp_196 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 715 'sext' 'tmp_110_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 716 [1/1] (3.28ns)   --->   "%p_Val2_11_28 = add i55 %tmp_110_28, %p_Val2_9_28" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 716 'add' 'p_Val2_11_28' <Predicate = (p_0_28)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 717 [1/1] (3.28ns)   --->   "%p_Val2_42_28 = sub i55 %p_Val2_10_29, %tmp_106_28" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 717 'sub' 'p_Val2_42_28' <Predicate = (p_0_28)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 718 [1/1] (3.28ns)   --->   "%p_Val2_44_29 = sub i55 %p_Val2_9_28, %tmp_110_28" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 718 'sub' 'p_Val2_44_29' <Predicate = (!p_0_28)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 719 [1/1] (3.28ns)   --->   "%p_Val2_46_28 = add i55 %tmp_106_28, %p_Val2_10_29" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 719 'add' 'p_Val2_46_28' <Predicate = (!p_0_28)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 720 [1/1] (0.94ns)   --->   "%x_V_1_28 = select i1 %p_0_28, i55 %p_Val2_11_28, i55 %p_Val2_44_29" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 720 'select' 'x_V_1_28' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 721 [1/1] (0.94ns)   --->   "%storemerge_28 = select i1 %p_0_28, i55 %p_Val2_42_28, i55 %p_Val2_46_28" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 721 'select' 'storemerge_28' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 722 [1/1] (2.86ns)   --->   "%tmp_31 = icmp sgt i55 %storemerge_28, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 722 'icmp' 'tmp_31' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_28, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 723 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node p_0_29)   --->   "%val_assign_29 = xor i1 %tmp_249, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 724 'xor' 'val_assign_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 725 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_29 = select i1 %tmp_31, i1 %val_assign_29, i1 %tmp_249" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 725 'select' 'p_0_29' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_199 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %x_V_1_28, i32 30, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 726 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_200 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %storemerge_28, i32 30, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 727 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_29)   --->   "%tmp_115_29 = select i1 %tmp_249, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 728 'select' 'tmp_115_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_30)   --->   "%tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_28, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 729 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_30)   --->   "%tmp_119_30 = select i1 %tmp_250, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 730 'select' 'tmp_119_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 731 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_29 = sub i55 %x_V_1_28, %tmp_115_29" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 731 'sub' 'p_Val2_9_29' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 732 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_30 = sub i55 %storemerge_28, %tmp_119_30" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 732 'sub' 'p_Val2_10_30' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.09>
ST_31 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_106_29 = sext i25 %tmp_199 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 733 'sext' 'tmp_106_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_110_29 = sext i25 %tmp_200 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 734 'sext' 'tmp_110_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 735 [1/1] (3.28ns)   --->   "%p_Val2_11_29 = add i55 %tmp_110_29, %p_Val2_9_29" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 735 'add' 'p_Val2_11_29' <Predicate = (p_0_29)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 736 [1/1] (3.28ns)   --->   "%p_Val2_42_29 = sub i55 %p_Val2_10_30, %tmp_106_29" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 736 'sub' 'p_Val2_42_29' <Predicate = (p_0_29)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 737 [1/1] (3.28ns)   --->   "%p_Val2_44_30 = sub i55 %p_Val2_9_29, %tmp_110_29" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 737 'sub' 'p_Val2_44_30' <Predicate = (!p_0_29)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 738 [1/1] (3.28ns)   --->   "%p_Val2_46_29 = add i55 %tmp_106_29, %p_Val2_10_30" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 738 'add' 'p_Val2_46_29' <Predicate = (!p_0_29)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 739 [1/1] (0.94ns)   --->   "%x_V_1_29 = select i1 %p_0_29, i55 %p_Val2_11_29, i55 %p_Val2_44_30" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 739 'select' 'x_V_1_29' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 740 [1/1] (0.94ns)   --->   "%storemerge_29 = select i1 %p_0_29, i55 %p_Val2_42_29, i55 %p_Val2_46_29" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 740 'select' 'storemerge_29' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 741 [1/1] (2.86ns)   --->   "%tmp_32 = icmp sgt i55 %storemerge_29, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 741 'icmp' 'tmp_32' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_29, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 742 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node p_0_30)   --->   "%val_assign_30 = xor i1 %tmp_253, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 743 'xor' 'val_assign_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 744 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_30 = select i1 %tmp_32, i1 %val_assign_30, i1 %tmp_253" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 744 'select' 'p_0_30' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_203 = call i24 @_ssdm_op_PartSelect.i24.i55.i32.i32(i55 %x_V_1_29, i32 31, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 745 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_204 = call i24 @_ssdm_op_PartSelect.i24.i55.i32.i32(i55 %storemerge_29, i32 31, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 746 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_30)   --->   "%tmp_115_30 = select i1 %tmp_253, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 747 'select' 'tmp_115_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_31)   --->   "%tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_29, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 748 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_31)   --->   "%tmp_119_31 = select i1 %tmp_254, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 749 'select' 'tmp_119_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 750 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_30 = sub i55 %x_V_1_29, %tmp_115_30" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 750 'sub' 'p_Val2_9_30' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 751 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_31 = sub i55 %storemerge_29, %tmp_119_31" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 751 'sub' 'p_Val2_10_31' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.09>
ST_32 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_106_30 = sext i24 %tmp_203 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 752 'sext' 'tmp_106_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_110_30 = sext i24 %tmp_204 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 753 'sext' 'tmp_110_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 754 [1/1] (3.28ns)   --->   "%p_Val2_11_30 = add i55 %tmp_110_30, %p_Val2_9_30" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 754 'add' 'p_Val2_11_30' <Predicate = (p_0_30)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 755 [1/1] (3.28ns)   --->   "%p_Val2_42_30 = sub i55 %p_Val2_10_31, %tmp_106_30" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 755 'sub' 'p_Val2_42_30' <Predicate = (p_0_30)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 756 [1/1] (3.28ns)   --->   "%p_Val2_44_31 = sub i55 %p_Val2_9_30, %tmp_110_30" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 756 'sub' 'p_Val2_44_31' <Predicate = (!p_0_30)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 757 [1/1] (3.28ns)   --->   "%p_Val2_46_30 = add i55 %tmp_106_30, %p_Val2_10_31" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 757 'add' 'p_Val2_46_30' <Predicate = (!p_0_30)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 758 [1/1] (0.94ns)   --->   "%x_V_1_30 = select i1 %p_0_30, i55 %p_Val2_11_30, i55 %p_Val2_44_31" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 758 'select' 'x_V_1_30' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 759 [1/1] (0.94ns)   --->   "%storemerge_30 = select i1 %p_0_30, i55 %p_Val2_42_30, i55 %p_Val2_46_30" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 759 'select' 'storemerge_30' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 760 [1/1] (2.86ns)   --->   "%tmp_33 = icmp sgt i55 %storemerge_30, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 760 'icmp' 'tmp_33' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_30, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 761 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node p_0_31)   --->   "%val_assign_31 = xor i1 %tmp_257, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 762 'xor' 'val_assign_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 763 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_31 = select i1 %tmp_33, i1 %val_assign_31, i1 %tmp_257" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 763 'select' 'p_0_31' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_207 = call i23 @_ssdm_op_PartSelect.i23.i55.i32.i32(i55 %x_V_1_30, i32 32, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 764 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_208 = call i23 @_ssdm_op_PartSelect.i23.i55.i32.i32(i55 %storemerge_30, i32 32, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 765 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_31)   --->   "%tmp_115_31 = select i1 %tmp_257, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 766 'select' 'tmp_115_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_32)   --->   "%tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_30, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 767 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_32)   --->   "%tmp_119_32 = select i1 %tmp_258, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 768 'select' 'tmp_119_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 769 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_31 = sub i55 %x_V_1_30, %tmp_115_31" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 769 'sub' 'p_Val2_9_31' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 770 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_32 = sub i55 %storemerge_30, %tmp_119_32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 770 'sub' 'p_Val2_10_32' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.09>
ST_33 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_106_31 = sext i23 %tmp_207 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 771 'sext' 'tmp_106_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_110_31 = sext i23 %tmp_208 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 772 'sext' 'tmp_110_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 773 [1/1] (3.28ns)   --->   "%p_Val2_11_31 = add i55 %tmp_110_31, %p_Val2_9_31" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 773 'add' 'p_Val2_11_31' <Predicate = (p_0_31)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 774 [1/1] (3.28ns)   --->   "%p_Val2_42_31 = sub i55 %p_Val2_10_32, %tmp_106_31" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 774 'sub' 'p_Val2_42_31' <Predicate = (p_0_31)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 775 [1/1] (3.28ns)   --->   "%p_Val2_44_32 = sub i55 %p_Val2_9_31, %tmp_110_31" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 775 'sub' 'p_Val2_44_32' <Predicate = (!p_0_31)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 776 [1/1] (3.28ns)   --->   "%p_Val2_46_31 = add i55 %tmp_106_31, %p_Val2_10_32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 776 'add' 'p_Val2_46_31' <Predicate = (!p_0_31)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 777 [1/1] (0.94ns)   --->   "%x_V_1_31 = select i1 %p_0_31, i55 %p_Val2_11_31, i55 %p_Val2_44_32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 777 'select' 'x_V_1_31' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 778 [1/1] (0.94ns)   --->   "%storemerge_31 = select i1 %p_0_31, i55 %p_Val2_42_31, i55 %p_Val2_46_31" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 778 'select' 'storemerge_31' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 779 [1/1] (2.86ns)   --->   "%tmp_34 = icmp sgt i55 %storemerge_31, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 779 'icmp' 'tmp_34' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_31, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 780 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node p_0_32)   --->   "%val_assign_32 = xor i1 %tmp_261, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 781 'xor' 'val_assign_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 782 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_32 = select i1 %tmp_34, i1 %val_assign_32, i1 %tmp_261" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 782 'select' 'p_0_32' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_211 = call i22 @_ssdm_op_PartSelect.i22.i55.i32.i32(i55 %x_V_1_31, i32 33, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 783 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_212 = call i22 @_ssdm_op_PartSelect.i22.i55.i32.i32(i55 %storemerge_31, i32 33, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 784 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_32)   --->   "%tmp_115_32 = select i1 %tmp_261, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 785 'select' 'tmp_115_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_33)   --->   "%tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_31, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 786 'bitselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_33)   --->   "%tmp_119_33 = select i1 %tmp_262, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 787 'select' 'tmp_119_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 788 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_32 = sub i55 %x_V_1_31, %tmp_115_32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 788 'sub' 'p_Val2_9_32' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 789 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_33 = sub i55 %storemerge_31, %tmp_119_33" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 789 'sub' 'p_Val2_10_33' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.09>
ST_34 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_106_32 = sext i22 %tmp_211 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 790 'sext' 'tmp_106_32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_110_32 = sext i22 %tmp_212 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 791 'sext' 'tmp_110_32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 792 [1/1] (3.28ns)   --->   "%p_Val2_11_32 = add i55 %tmp_110_32, %p_Val2_9_32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 792 'add' 'p_Val2_11_32' <Predicate = (p_0_32)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 793 [1/1] (3.28ns)   --->   "%p_Val2_42_32 = sub i55 %p_Val2_10_33, %tmp_106_32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 793 'sub' 'p_Val2_42_32' <Predicate = (p_0_32)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 794 [1/1] (3.28ns)   --->   "%p_Val2_44_33 = sub i55 %p_Val2_9_32, %tmp_110_32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 794 'sub' 'p_Val2_44_33' <Predicate = (!p_0_32)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 795 [1/1] (3.28ns)   --->   "%p_Val2_46_32 = add i55 %tmp_106_32, %p_Val2_10_33" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 795 'add' 'p_Val2_46_32' <Predicate = (!p_0_32)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 796 [1/1] (0.94ns)   --->   "%x_V_1_32 = select i1 %p_0_32, i55 %p_Val2_11_32, i55 %p_Val2_44_33" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 796 'select' 'x_V_1_32' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 797 [1/1] (0.94ns)   --->   "%storemerge_32 = select i1 %p_0_32, i55 %p_Val2_42_32, i55 %p_Val2_46_32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 797 'select' 'storemerge_32' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 798 [1/1] (2.86ns)   --->   "%tmp_35 = icmp sgt i55 %storemerge_32, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 798 'icmp' 'tmp_35' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_32, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 799 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node p_0_33)   --->   "%val_assign_33 = xor i1 %tmp_265, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 800 'xor' 'val_assign_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 801 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_33 = select i1 %tmp_35, i1 %val_assign_33, i1 %tmp_265" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 801 'select' 'p_0_33' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_215 = call i21 @_ssdm_op_PartSelect.i21.i55.i32.i32(i55 %x_V_1_32, i32 34, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 802 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_216 = call i21 @_ssdm_op_PartSelect.i21.i55.i32.i32(i55 %storemerge_32, i32 34, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 803 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_33)   --->   "%tmp_115_33 = select i1 %tmp_265, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 804 'select' 'tmp_115_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_34)   --->   "%tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_32, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 805 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_34)   --->   "%tmp_119_34 = select i1 %tmp_266, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 806 'select' 'tmp_119_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 807 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_33 = sub i55 %x_V_1_32, %tmp_115_33" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 807 'sub' 'p_Val2_9_33' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 808 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_34 = sub i55 %storemerge_32, %tmp_119_34" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 808 'sub' 'p_Val2_10_34' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.09>
ST_35 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_106_33 = sext i21 %tmp_215 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 809 'sext' 'tmp_106_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_110_33 = sext i21 %tmp_216 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 810 'sext' 'tmp_110_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 811 [1/1] (3.28ns)   --->   "%p_Val2_11_33 = add i55 %tmp_110_33, %p_Val2_9_33" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 811 'add' 'p_Val2_11_33' <Predicate = (p_0_33)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 812 [1/1] (3.28ns)   --->   "%p_Val2_42_33 = sub i55 %p_Val2_10_34, %tmp_106_33" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 812 'sub' 'p_Val2_42_33' <Predicate = (p_0_33)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 813 [1/1] (3.28ns)   --->   "%p_Val2_44_34 = sub i55 %p_Val2_9_33, %tmp_110_33" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 813 'sub' 'p_Val2_44_34' <Predicate = (!p_0_33)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 814 [1/1] (3.28ns)   --->   "%p_Val2_46_33 = add i55 %tmp_106_33, %p_Val2_10_34" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 814 'add' 'p_Val2_46_33' <Predicate = (!p_0_33)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 815 [1/1] (0.94ns)   --->   "%x_V_1_33 = select i1 %p_0_33, i55 %p_Val2_11_33, i55 %p_Val2_44_34" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 815 'select' 'x_V_1_33' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 816 [1/1] (0.94ns)   --->   "%storemerge_33 = select i1 %p_0_33, i55 %p_Val2_42_33, i55 %p_Val2_46_33" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 816 'select' 'storemerge_33' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 817 [1/1] (2.86ns)   --->   "%tmp_36 = icmp sgt i55 %storemerge_33, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 817 'icmp' 'tmp_36' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_33, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 818 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node p_0_34)   --->   "%val_assign_34 = xor i1 %tmp_269, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 819 'xor' 'val_assign_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 820 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_34 = select i1 %tmp_36, i1 %val_assign_34, i1 %tmp_269" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 820 'select' 'p_0_34' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_219 = call i20 @_ssdm_op_PartSelect.i20.i55.i32.i32(i55 %x_V_1_33, i32 35, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 821 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_220 = call i20 @_ssdm_op_PartSelect.i20.i55.i32.i32(i55 %storemerge_33, i32 35, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 822 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_34)   --->   "%tmp_115_34 = select i1 %tmp_269, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 823 'select' 'tmp_115_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_35)   --->   "%tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_33, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 824 'bitselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_35)   --->   "%tmp_119_35 = select i1 %tmp_270, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 825 'select' 'tmp_119_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 826 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_34 = sub i55 %x_V_1_33, %tmp_115_34" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 826 'sub' 'p_Val2_9_34' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 827 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_35 = sub i55 %storemerge_33, %tmp_119_35" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 827 'sub' 'p_Val2_10_35' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.09>
ST_36 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_106_34 = sext i20 %tmp_219 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 828 'sext' 'tmp_106_34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_110_34 = sext i20 %tmp_220 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 829 'sext' 'tmp_110_34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 830 [1/1] (3.28ns)   --->   "%p_Val2_11_34 = add i55 %tmp_110_34, %p_Val2_9_34" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 830 'add' 'p_Val2_11_34' <Predicate = (p_0_34)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 831 [1/1] (3.28ns)   --->   "%p_Val2_42_34 = sub i55 %p_Val2_10_35, %tmp_106_34" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 831 'sub' 'p_Val2_42_34' <Predicate = (p_0_34)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 832 [1/1] (3.28ns)   --->   "%p_Val2_44_35 = sub i55 %p_Val2_9_34, %tmp_110_34" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 832 'sub' 'p_Val2_44_35' <Predicate = (!p_0_34)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 833 [1/1] (3.28ns)   --->   "%p_Val2_46_34 = add i55 %tmp_106_34, %p_Val2_10_35" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 833 'add' 'p_Val2_46_34' <Predicate = (!p_0_34)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 834 [1/1] (0.94ns)   --->   "%x_V_1_34 = select i1 %p_0_34, i55 %p_Val2_11_34, i55 %p_Val2_44_35" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 834 'select' 'x_V_1_34' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 835 [1/1] (0.94ns)   --->   "%storemerge_34 = select i1 %p_0_34, i55 %p_Val2_42_34, i55 %p_Val2_46_34" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 835 'select' 'storemerge_34' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 836 [1/1] (2.86ns)   --->   "%tmp_37 = icmp sgt i55 %storemerge_34, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 836 'icmp' 'tmp_37' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_34, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 837 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node p_0_35)   --->   "%val_assign_35 = xor i1 %tmp_273, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 838 'xor' 'val_assign_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 839 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_35 = select i1 %tmp_37, i1 %val_assign_35, i1 %tmp_273" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 839 'select' 'p_0_35' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_223 = call i19 @_ssdm_op_PartSelect.i19.i55.i32.i32(i55 %x_V_1_34, i32 36, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 840 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_224 = call i19 @_ssdm_op_PartSelect.i19.i55.i32.i32(i55 %storemerge_34, i32 36, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 841 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_35)   --->   "%tmp_115_35 = select i1 %tmp_273, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 842 'select' 'tmp_115_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_36)   --->   "%tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_34, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 843 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_36)   --->   "%tmp_119_36 = select i1 %tmp_274, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 844 'select' 'tmp_119_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 845 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_35 = sub i55 %x_V_1_34, %tmp_115_35" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 845 'sub' 'p_Val2_9_35' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 846 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_36 = sub i55 %storemerge_34, %tmp_119_36" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 846 'sub' 'p_Val2_10_36' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.09>
ST_37 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_106_35 = sext i19 %tmp_223 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 847 'sext' 'tmp_106_35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_110_35 = sext i19 %tmp_224 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 848 'sext' 'tmp_110_35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 849 [1/1] (3.28ns)   --->   "%p_Val2_11_35 = add i55 %tmp_110_35, %p_Val2_9_35" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 849 'add' 'p_Val2_11_35' <Predicate = (p_0_35)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 850 [1/1] (3.28ns)   --->   "%p_Val2_42_35 = sub i55 %p_Val2_10_36, %tmp_106_35" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 850 'sub' 'p_Val2_42_35' <Predicate = (p_0_35)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 851 [1/1] (3.28ns)   --->   "%p_Val2_44_36 = sub i55 %p_Val2_9_35, %tmp_110_35" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 851 'sub' 'p_Val2_44_36' <Predicate = (!p_0_35)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 852 [1/1] (3.28ns)   --->   "%p_Val2_46_35 = add i55 %tmp_106_35, %p_Val2_10_36" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 852 'add' 'p_Val2_46_35' <Predicate = (!p_0_35)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 853 [1/1] (0.94ns)   --->   "%x_V_1_35 = select i1 %p_0_35, i55 %p_Val2_11_35, i55 %p_Val2_44_36" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 853 'select' 'x_V_1_35' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 854 [1/1] (0.94ns)   --->   "%storemerge_35 = select i1 %p_0_35, i55 %p_Val2_42_35, i55 %p_Val2_46_35" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 854 'select' 'storemerge_35' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 855 [1/1] (2.86ns)   --->   "%tmp_38 = icmp sgt i55 %storemerge_35, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 855 'icmp' 'tmp_38' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_35, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 856 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node p_0_36)   --->   "%val_assign_36 = xor i1 %tmp_277, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 857 'xor' 'val_assign_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 858 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_36 = select i1 %tmp_38, i1 %val_assign_36, i1 %tmp_277" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 858 'select' 'p_0_36' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_227 = call i18 @_ssdm_op_PartSelect.i18.i55.i32.i32(i55 %x_V_1_35, i32 37, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 859 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_228 = call i18 @_ssdm_op_PartSelect.i18.i55.i32.i32(i55 %storemerge_35, i32 37, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 860 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_36)   --->   "%tmp_115_36 = select i1 %tmp_277, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 861 'select' 'tmp_115_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_37)   --->   "%tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_35, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 862 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_37)   --->   "%tmp_119_37 = select i1 %tmp_278, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 863 'select' 'tmp_119_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 864 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_36 = sub i55 %x_V_1_35, %tmp_115_36" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 864 'sub' 'p_Val2_9_36' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 865 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_37 = sub i55 %storemerge_35, %tmp_119_37" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 865 'sub' 'p_Val2_10_37' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.09>
ST_38 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_106_36 = sext i18 %tmp_227 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 866 'sext' 'tmp_106_36' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_110_36 = sext i18 %tmp_228 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 867 'sext' 'tmp_110_36' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 868 [1/1] (3.28ns)   --->   "%p_Val2_11_36 = add i55 %tmp_110_36, %p_Val2_9_36" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 868 'add' 'p_Val2_11_36' <Predicate = (p_0_36)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 869 [1/1] (3.28ns)   --->   "%p_Val2_42_36 = sub i55 %p_Val2_10_37, %tmp_106_36" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 869 'sub' 'p_Val2_42_36' <Predicate = (p_0_36)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 870 [1/1] (3.28ns)   --->   "%p_Val2_44_37 = sub i55 %p_Val2_9_36, %tmp_110_36" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 870 'sub' 'p_Val2_44_37' <Predicate = (!p_0_36)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 871 [1/1] (3.28ns)   --->   "%p_Val2_46_36 = add i55 %tmp_106_36, %p_Val2_10_37" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 871 'add' 'p_Val2_46_36' <Predicate = (!p_0_36)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 872 [1/1] (0.94ns)   --->   "%x_V_1_36 = select i1 %p_0_36, i55 %p_Val2_11_36, i55 %p_Val2_44_37" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 872 'select' 'x_V_1_36' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 873 [1/1] (0.94ns)   --->   "%storemerge_36 = select i1 %p_0_36, i55 %p_Val2_42_36, i55 %p_Val2_46_36" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 873 'select' 'storemerge_36' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 874 [1/1] (2.86ns)   --->   "%tmp_39 = icmp sgt i55 %storemerge_36, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 874 'icmp' 'tmp_39' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_36, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 875 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node p_0_37)   --->   "%val_assign_37 = xor i1 %tmp_279, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 876 'xor' 'val_assign_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 877 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_37 = select i1 %tmp_39, i1 %val_assign_37, i1 %tmp_279" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 877 'select' 'p_0_37' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_231 = call i17 @_ssdm_op_PartSelect.i17.i55.i32.i32(i55 %x_V_1_36, i32 38, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 878 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_232 = call i17 @_ssdm_op_PartSelect.i17.i55.i32.i32(i55 %storemerge_36, i32 38, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 879 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_37)   --->   "%tmp_115_37 = select i1 %tmp_279, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 880 'select' 'tmp_115_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_38)   --->   "%tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_36, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 881 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_38)   --->   "%tmp_119_38 = select i1 %tmp_280, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 882 'select' 'tmp_119_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 883 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_37 = sub i55 %x_V_1_36, %tmp_115_37" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 883 'sub' 'p_Val2_9_37' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 884 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_38 = sub i55 %storemerge_36, %tmp_119_38" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 884 'sub' 'p_Val2_10_38' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.09>
ST_39 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_106_37 = sext i17 %tmp_231 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 885 'sext' 'tmp_106_37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_110_37 = sext i17 %tmp_232 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 886 'sext' 'tmp_110_37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 887 [1/1] (3.28ns)   --->   "%p_Val2_11_37 = add i55 %tmp_110_37, %p_Val2_9_37" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 887 'add' 'p_Val2_11_37' <Predicate = (p_0_37)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 888 [1/1] (3.28ns)   --->   "%p_Val2_42_37 = sub i55 %p_Val2_10_38, %tmp_106_37" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 888 'sub' 'p_Val2_42_37' <Predicate = (p_0_37)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 889 [1/1] (3.28ns)   --->   "%p_Val2_44_38 = sub i55 %p_Val2_9_37, %tmp_110_37" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 889 'sub' 'p_Val2_44_38' <Predicate = (!p_0_37)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 890 [1/1] (3.28ns)   --->   "%p_Val2_46_37 = add i55 %tmp_106_37, %p_Val2_10_38" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 890 'add' 'p_Val2_46_37' <Predicate = (!p_0_37)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 891 [1/1] (0.94ns)   --->   "%x_V_1_37 = select i1 %p_0_37, i55 %p_Val2_11_37, i55 %p_Val2_44_38" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 891 'select' 'x_V_1_37' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 892 [1/1] (0.94ns)   --->   "%storemerge_37 = select i1 %p_0_37, i55 %p_Val2_42_37, i55 %p_Val2_46_37" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 892 'select' 'storemerge_37' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 893 [1/1] (2.86ns)   --->   "%tmp_40 = icmp sgt i55 %storemerge_37, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 893 'icmp' 'tmp_40' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_37, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 894 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node p_0_38)   --->   "%val_assign_38 = xor i1 %tmp_282, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 895 'xor' 'val_assign_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 896 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_38 = select i1 %tmp_40, i1 %val_assign_38, i1 %tmp_282" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 896 'select' 'p_0_38' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_235 = call i16 @_ssdm_op_PartSelect.i16.i55.i32.i32(i55 %x_V_1_37, i32 39, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 897 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_236 = call i16 @_ssdm_op_PartSelect.i16.i55.i32.i32(i55 %storemerge_37, i32 39, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 898 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_38)   --->   "%tmp_115_38 = select i1 %tmp_282, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 899 'select' 'tmp_115_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_39)   --->   "%tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_37, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 900 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_39)   --->   "%tmp_119_39 = select i1 %tmp_283, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 901 'select' 'tmp_119_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 902 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_38 = sub i55 %x_V_1_37, %tmp_115_38" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 902 'sub' 'p_Val2_9_38' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 903 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_39 = sub i55 %storemerge_37, %tmp_119_39" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 903 'sub' 'p_Val2_10_39' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.09>
ST_40 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_106_38 = sext i16 %tmp_235 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 904 'sext' 'tmp_106_38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_110_38 = sext i16 %tmp_236 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 905 'sext' 'tmp_110_38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 906 [1/1] (3.28ns)   --->   "%p_Val2_11_38 = add i55 %tmp_110_38, %p_Val2_9_38" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 906 'add' 'p_Val2_11_38' <Predicate = (p_0_38)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 907 [1/1] (3.28ns)   --->   "%p_Val2_42_38 = sub i55 %p_Val2_10_39, %tmp_106_38" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 907 'sub' 'p_Val2_42_38' <Predicate = (p_0_38)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 908 [1/1] (3.28ns)   --->   "%p_Val2_44_39 = sub i55 %p_Val2_9_38, %tmp_110_38" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 908 'sub' 'p_Val2_44_39' <Predicate = (!p_0_38)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 909 [1/1] (3.28ns)   --->   "%p_Val2_46_38 = add i55 %tmp_106_38, %p_Val2_10_39" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 909 'add' 'p_Val2_46_38' <Predicate = (!p_0_38)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 910 [1/1] (0.94ns)   --->   "%x_V_1_38 = select i1 %p_0_38, i55 %p_Val2_11_38, i55 %p_Val2_44_39" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 910 'select' 'x_V_1_38' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 911 [1/1] (0.94ns)   --->   "%storemerge_38 = select i1 %p_0_38, i55 %p_Val2_42_38, i55 %p_Val2_46_38" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 911 'select' 'storemerge_38' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 912 [1/1] (2.86ns)   --->   "%tmp_41 = icmp sgt i55 %storemerge_38, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 912 'icmp' 'tmp_41' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_38, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 913 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node p_0_39)   --->   "%val_assign_39 = xor i1 %tmp_284, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 914 'xor' 'val_assign_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 915 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_39 = select i1 %tmp_41, i1 %val_assign_39, i1 %tmp_284" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 915 'select' 'p_0_39' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_239 = call i15 @_ssdm_op_PartSelect.i15.i55.i32.i32(i55 %x_V_1_38, i32 40, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 916 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_240 = call i15 @_ssdm_op_PartSelect.i15.i55.i32.i32(i55 %storemerge_38, i32 40, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 917 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_39)   --->   "%tmp_115_39 = select i1 %tmp_284, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 918 'select' 'tmp_115_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_40)   --->   "%tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_38, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 919 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_40)   --->   "%tmp_119_40 = select i1 %tmp_285, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 920 'select' 'tmp_119_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 921 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_39 = sub i55 %x_V_1_38, %tmp_115_39" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 921 'sub' 'p_Val2_9_39' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 922 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_40 = sub i55 %storemerge_38, %tmp_119_40" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 922 'sub' 'p_Val2_10_40' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.09>
ST_41 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_106_39 = sext i15 %tmp_239 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 923 'sext' 'tmp_106_39' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_110_39 = sext i15 %tmp_240 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 924 'sext' 'tmp_110_39' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 925 [1/1] (3.28ns)   --->   "%p_Val2_11_39 = add i55 %tmp_110_39, %p_Val2_9_39" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 925 'add' 'p_Val2_11_39' <Predicate = (p_0_39)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 926 [1/1] (3.28ns)   --->   "%p_Val2_42_39 = sub i55 %p_Val2_10_40, %tmp_106_39" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 926 'sub' 'p_Val2_42_39' <Predicate = (p_0_39)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 927 [1/1] (3.28ns)   --->   "%p_Val2_44_40 = sub i55 %p_Val2_9_39, %tmp_110_39" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 927 'sub' 'p_Val2_44_40' <Predicate = (!p_0_39)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 928 [1/1] (3.28ns)   --->   "%p_Val2_46_39 = add i55 %tmp_106_39, %p_Val2_10_40" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 928 'add' 'p_Val2_46_39' <Predicate = (!p_0_39)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 929 [1/1] (0.94ns)   --->   "%x_V_1_39 = select i1 %p_0_39, i55 %p_Val2_11_39, i55 %p_Val2_44_40" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 929 'select' 'x_V_1_39' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 930 [1/1] (0.94ns)   --->   "%storemerge_39 = select i1 %p_0_39, i55 %p_Val2_42_39, i55 %p_Val2_46_39" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 930 'select' 'storemerge_39' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 931 [1/1] (2.86ns)   --->   "%tmp_42 = icmp sgt i55 %storemerge_39, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 931 'icmp' 'tmp_42' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_39, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 932 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node p_0_40)   --->   "%val_assign_40 = xor i1 %tmp_286, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 933 'xor' 'val_assign_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 934 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_40 = select i1 %tmp_42, i1 %val_assign_40, i1 %tmp_286" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 934 'select' 'p_0_40' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_243 = call i14 @_ssdm_op_PartSelect.i14.i55.i32.i32(i55 %x_V_1_39, i32 41, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 935 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_244 = call i14 @_ssdm_op_PartSelect.i14.i55.i32.i32(i55 %storemerge_39, i32 41, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 936 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_40)   --->   "%tmp_115_40 = select i1 %tmp_286, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 937 'select' 'tmp_115_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_41)   --->   "%tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_39, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 938 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_41)   --->   "%tmp_119_41 = select i1 %tmp_287, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 939 'select' 'tmp_119_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 940 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_40 = sub i55 %x_V_1_39, %tmp_115_40" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 940 'sub' 'p_Val2_9_40' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 941 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_41 = sub i55 %storemerge_39, %tmp_119_41" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 941 'sub' 'p_Val2_10_41' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.09>
ST_42 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_106_40 = sext i14 %tmp_243 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 942 'sext' 'tmp_106_40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_110_40 = sext i14 %tmp_244 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 943 'sext' 'tmp_110_40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 944 [1/1] (3.28ns)   --->   "%p_Val2_11_40 = add i55 %tmp_110_40, %p_Val2_9_40" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 944 'add' 'p_Val2_11_40' <Predicate = (p_0_40)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 945 [1/1] (3.28ns)   --->   "%p_Val2_42_40 = sub i55 %p_Val2_10_41, %tmp_106_40" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 945 'sub' 'p_Val2_42_40' <Predicate = (p_0_40)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 946 [1/1] (3.28ns)   --->   "%p_Val2_44_41 = sub i55 %p_Val2_9_40, %tmp_110_40" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 946 'sub' 'p_Val2_44_41' <Predicate = (!p_0_40)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 947 [1/1] (3.28ns)   --->   "%p_Val2_46_40 = add i55 %tmp_106_40, %p_Val2_10_41" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 947 'add' 'p_Val2_46_40' <Predicate = (!p_0_40)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 948 [1/1] (0.94ns)   --->   "%x_V_1_40 = select i1 %p_0_40, i55 %p_Val2_11_40, i55 %p_Val2_44_41" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 948 'select' 'x_V_1_40' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 949 [1/1] (0.94ns)   --->   "%storemerge_40 = select i1 %p_0_40, i55 %p_Val2_42_40, i55 %p_Val2_46_40" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 949 'select' 'storemerge_40' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 950 [1/1] (2.86ns)   --->   "%tmp_43 = icmp sgt i55 %storemerge_40, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 950 'icmp' 'tmp_43' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_40, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 951 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node p_0_41)   --->   "%val_assign_41 = xor i1 %tmp_288, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 952 'xor' 'val_assign_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 953 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_41 = select i1 %tmp_43, i1 %val_assign_41, i1 %tmp_288" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 953 'select' 'p_0_41' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_247 = call i13 @_ssdm_op_PartSelect.i13.i55.i32.i32(i55 %x_V_1_40, i32 42, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 954 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_248 = call i13 @_ssdm_op_PartSelect.i13.i55.i32.i32(i55 %storemerge_40, i32 42, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 955 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_41)   --->   "%tmp_115_41 = select i1 %tmp_288, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 956 'select' 'tmp_115_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_42)   --->   "%tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_40, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 957 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_42)   --->   "%tmp_119_42 = select i1 %tmp_289, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 958 'select' 'tmp_119_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 959 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_41 = sub i55 %x_V_1_40, %tmp_115_41" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 959 'sub' 'p_Val2_9_41' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 960 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_42 = sub i55 %storemerge_40, %tmp_119_42" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 960 'sub' 'p_Val2_10_42' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.09>
ST_43 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_106_41 = sext i13 %tmp_247 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 961 'sext' 'tmp_106_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_110_41 = sext i13 %tmp_248 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 962 'sext' 'tmp_110_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 963 [1/1] (3.28ns)   --->   "%p_Val2_11_41 = add i55 %tmp_110_41, %p_Val2_9_41" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 963 'add' 'p_Val2_11_41' <Predicate = (p_0_41)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 964 [1/1] (3.28ns)   --->   "%p_Val2_42_41 = sub i55 %p_Val2_10_42, %tmp_106_41" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 964 'sub' 'p_Val2_42_41' <Predicate = (p_0_41)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 965 [1/1] (3.28ns)   --->   "%p_Val2_44_42 = sub i55 %p_Val2_9_41, %tmp_110_41" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 965 'sub' 'p_Val2_44_42' <Predicate = (!p_0_41)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 966 [1/1] (3.28ns)   --->   "%p_Val2_46_41 = add i55 %tmp_106_41, %p_Val2_10_42" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 966 'add' 'p_Val2_46_41' <Predicate = (!p_0_41)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 967 [1/1] (0.94ns)   --->   "%x_V_1_41 = select i1 %p_0_41, i55 %p_Val2_11_41, i55 %p_Val2_44_42" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 967 'select' 'x_V_1_41' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 968 [1/1] (0.94ns)   --->   "%storemerge_41 = select i1 %p_0_41, i55 %p_Val2_42_41, i55 %p_Val2_46_41" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 968 'select' 'storemerge_41' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 969 [1/1] (2.86ns)   --->   "%tmp_44 = icmp sgt i55 %storemerge_41, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 969 'icmp' 'tmp_44' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_41, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 970 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node p_0_42)   --->   "%val_assign_42 = xor i1 %tmp_290, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 971 'xor' 'val_assign_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 972 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_42 = select i1 %tmp_44, i1 %val_assign_42, i1 %tmp_290" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 972 'select' 'p_0_42' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_251 = call i12 @_ssdm_op_PartSelect.i12.i55.i32.i32(i55 %x_V_1_41, i32 43, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 973 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 974 [1/1] (0.00ns)   --->   "%tmp_252 = call i12 @_ssdm_op_PartSelect.i12.i55.i32.i32(i55 %storemerge_41, i32 43, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 974 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_42)   --->   "%tmp_115_42 = select i1 %tmp_290, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 975 'select' 'tmp_115_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_43)   --->   "%tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_41, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 976 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_43)   --->   "%tmp_119_43 = select i1 %tmp_291, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 977 'select' 'tmp_119_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 978 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_42 = sub i55 %x_V_1_41, %tmp_115_42" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 978 'sub' 'p_Val2_9_42' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 979 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_43 = sub i55 %storemerge_41, %tmp_119_43" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 979 'sub' 'p_Val2_10_43' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.09>
ST_44 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_106_42 = sext i12 %tmp_251 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 980 'sext' 'tmp_106_42' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_110_42 = sext i12 %tmp_252 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 981 'sext' 'tmp_110_42' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 982 [1/1] (3.28ns)   --->   "%p_Val2_11_42 = add i55 %tmp_110_42, %p_Val2_9_42" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 982 'add' 'p_Val2_11_42' <Predicate = (p_0_42)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 983 [1/1] (3.28ns)   --->   "%p_Val2_42_42 = sub i55 %p_Val2_10_43, %tmp_106_42" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 983 'sub' 'p_Val2_42_42' <Predicate = (p_0_42)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 984 [1/1] (3.28ns)   --->   "%p_Val2_44_43 = sub i55 %p_Val2_9_42, %tmp_110_42" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 984 'sub' 'p_Val2_44_43' <Predicate = (!p_0_42)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 985 [1/1] (3.28ns)   --->   "%p_Val2_46_42 = add i55 %tmp_106_42, %p_Val2_10_43" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 985 'add' 'p_Val2_46_42' <Predicate = (!p_0_42)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 986 [1/1] (0.94ns)   --->   "%x_V_1_42 = select i1 %p_0_42, i55 %p_Val2_11_42, i55 %p_Val2_44_43" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 986 'select' 'x_V_1_42' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 987 [1/1] (0.94ns)   --->   "%storemerge_42 = select i1 %p_0_42, i55 %p_Val2_42_42, i55 %p_Val2_46_42" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 987 'select' 'storemerge_42' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 988 [1/1] (2.86ns)   --->   "%tmp_45 = icmp sgt i55 %storemerge_42, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 988 'icmp' 'tmp_45' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_42, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 989 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node p_0_43)   --->   "%val_assign_43 = xor i1 %tmp_292, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 990 'xor' 'val_assign_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 991 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_43 = select i1 %tmp_45, i1 %val_assign_43, i1 %tmp_292" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 991 'select' 'p_0_43' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_255 = call i11 @_ssdm_op_PartSelect.i11.i55.i32.i32(i55 %x_V_1_42, i32 44, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 992 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_256 = call i11 @_ssdm_op_PartSelect.i11.i55.i32.i32(i55 %storemerge_42, i32 44, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 993 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_43)   --->   "%tmp_115_43 = select i1 %tmp_292, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 994 'select' 'tmp_115_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_44)   --->   "%tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_42, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 995 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_44)   --->   "%tmp_119_44 = select i1 %tmp_293, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 996 'select' 'tmp_119_44' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 997 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_43 = sub i55 %x_V_1_42, %tmp_115_43" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 997 'sub' 'p_Val2_9_43' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 998 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_44 = sub i55 %storemerge_42, %tmp_119_44" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 998 'sub' 'p_Val2_10_44' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.09>
ST_45 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_106_43 = sext i11 %tmp_255 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 999 'sext' 'tmp_106_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_110_43 = sext i11 %tmp_256 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 1000 'sext' 'tmp_110_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1001 [1/1] (3.28ns)   --->   "%p_Val2_11_43 = add i55 %tmp_110_43, %p_Val2_9_43" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 1001 'add' 'p_Val2_11_43' <Predicate = (p_0_43)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1002 [1/1] (3.28ns)   --->   "%p_Val2_42_43 = sub i55 %p_Val2_10_44, %tmp_106_43" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 1002 'sub' 'p_Val2_42_43' <Predicate = (p_0_43)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1003 [1/1] (3.28ns)   --->   "%p_Val2_44_44 = sub i55 %p_Val2_9_43, %tmp_110_43" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 1003 'sub' 'p_Val2_44_44' <Predicate = (!p_0_43)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1004 [1/1] (3.28ns)   --->   "%p_Val2_46_43 = add i55 %tmp_106_43, %p_Val2_10_44" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 1004 'add' 'p_Val2_46_43' <Predicate = (!p_0_43)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1005 [1/1] (0.94ns)   --->   "%x_V_1_43 = select i1 %p_0_43, i55 %p_Val2_11_43, i55 %p_Val2_44_44" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1005 'select' 'x_V_1_43' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1006 [1/1] (0.94ns)   --->   "%storemerge_43 = select i1 %p_0_43, i55 %p_Val2_42_43, i55 %p_Val2_46_43" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1006 'select' 'storemerge_43' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1007 [1/1] (2.86ns)   --->   "%tmp_46 = icmp sgt i55 %storemerge_43, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1007 'icmp' 'tmp_46' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_43, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 1008 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node p_0_44)   --->   "%val_assign_44 = xor i1 %tmp_294, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 1009 'xor' 'val_assign_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1010 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_44 = select i1 %tmp_46, i1 %val_assign_44, i1 %tmp_294" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1010 'select' 'p_0_44' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_259 = call i10 @_ssdm_op_PartSelect.i10.i55.i32.i32(i55 %x_V_1_43, i32 45, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 1011 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_260 = call i10 @_ssdm_op_PartSelect.i10.i55.i32.i32(i55 %storemerge_43, i32 45, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 1012 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_44)   --->   "%tmp_115_44 = select i1 %tmp_294, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 1013 'select' 'tmp_115_44' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_45)   --->   "%tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_43, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 1014 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_45)   --->   "%tmp_119_45 = select i1 %tmp_295, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 1015 'select' 'tmp_119_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1016 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_44 = sub i55 %x_V_1_43, %tmp_115_44" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 1016 'sub' 'p_Val2_9_44' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1017 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_45 = sub i55 %storemerge_43, %tmp_119_45" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 1017 'sub' 'p_Val2_10_45' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.09>
ST_46 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_106_44 = sext i10 %tmp_259 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 1018 'sext' 'tmp_106_44' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_110_44 = sext i10 %tmp_260 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 1019 'sext' 'tmp_110_44' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1020 [1/1] (3.28ns)   --->   "%p_Val2_11_44 = add i55 %tmp_110_44, %p_Val2_9_44" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 1020 'add' 'p_Val2_11_44' <Predicate = (p_0_44)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1021 [1/1] (3.28ns)   --->   "%p_Val2_42_44 = sub i55 %p_Val2_10_45, %tmp_106_44" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 1021 'sub' 'p_Val2_42_44' <Predicate = (p_0_44)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1022 [1/1] (3.28ns)   --->   "%p_Val2_44_45 = sub i55 %p_Val2_9_44, %tmp_110_44" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 1022 'sub' 'p_Val2_44_45' <Predicate = (!p_0_44)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1023 [1/1] (3.28ns)   --->   "%p_Val2_46_44 = add i55 %tmp_106_44, %p_Val2_10_45" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 1023 'add' 'p_Val2_46_44' <Predicate = (!p_0_44)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1024 [1/1] (0.94ns)   --->   "%x_V_1_44 = select i1 %p_0_44, i55 %p_Val2_11_44, i55 %p_Val2_44_45" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1024 'select' 'x_V_1_44' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1025 [1/1] (0.94ns)   --->   "%storemerge_44 = select i1 %p_0_44, i55 %p_Val2_42_44, i55 %p_Val2_46_44" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1025 'select' 'storemerge_44' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1026 [1/1] (2.86ns)   --->   "%tmp_47 = icmp sgt i55 %storemerge_44, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1026 'icmp' 'tmp_47' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_44, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 1027 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node p_0_45)   --->   "%val_assign_45 = xor i1 %tmp_296, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 1028 'xor' 'val_assign_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1029 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_45 = select i1 %tmp_47, i1 %val_assign_45, i1 %tmp_296" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1029 'select' 'p_0_45' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_263 = call i9 @_ssdm_op_PartSelect.i9.i55.i32.i32(i55 %x_V_1_44, i32 46, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 1030 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_264 = call i9 @_ssdm_op_PartSelect.i9.i55.i32.i32(i55 %storemerge_44, i32 46, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 1031 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_45)   --->   "%tmp_115_45 = select i1 %tmp_296, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 1032 'select' 'tmp_115_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_46)   --->   "%tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_44, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 1033 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_46)   --->   "%tmp_119_46 = select i1 %tmp_297, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 1034 'select' 'tmp_119_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1035 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_45 = sub i55 %x_V_1_44, %tmp_115_45" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 1035 'sub' 'p_Val2_9_45' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1036 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_46 = sub i55 %storemerge_44, %tmp_119_46" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 1036 'sub' 'p_Val2_10_46' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.09>
ST_47 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_106_45 = sext i9 %tmp_263 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 1037 'sext' 'tmp_106_45' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_110_45 = sext i9 %tmp_264 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 1038 'sext' 'tmp_110_45' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1039 [1/1] (3.28ns)   --->   "%p_Val2_11_45 = add i55 %tmp_110_45, %p_Val2_9_45" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 1039 'add' 'p_Val2_11_45' <Predicate = (p_0_45)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1040 [1/1] (3.28ns)   --->   "%p_Val2_42_45 = sub i55 %p_Val2_10_46, %tmp_106_45" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 1040 'sub' 'p_Val2_42_45' <Predicate = (p_0_45)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1041 [1/1] (3.28ns)   --->   "%p_Val2_44_46 = sub i55 %p_Val2_9_45, %tmp_110_45" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 1041 'sub' 'p_Val2_44_46' <Predicate = (!p_0_45)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1042 [1/1] (3.28ns)   --->   "%p_Val2_46_45 = add i55 %tmp_106_45, %p_Val2_10_46" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 1042 'add' 'p_Val2_46_45' <Predicate = (!p_0_45)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1043 [1/1] (0.94ns)   --->   "%x_V_1_45 = select i1 %p_0_45, i55 %p_Val2_11_45, i55 %p_Val2_44_46" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1043 'select' 'x_V_1_45' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1044 [1/1] (0.94ns)   --->   "%storemerge_45 = select i1 %p_0_45, i55 %p_Val2_42_45, i55 %p_Val2_46_45" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1044 'select' 'storemerge_45' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1045 [1/1] (2.86ns)   --->   "%tmp_48 = icmp sgt i55 %storemerge_45, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1045 'icmp' 'tmp_48' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_45, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 1046 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node p_0_46)   --->   "%val_assign_46 = xor i1 %tmp_298, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 1047 'xor' 'val_assign_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1048 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_46 = select i1 %tmp_48, i1 %val_assign_46, i1 %tmp_298" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1048 'select' 'p_0_46' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_267 = call i8 @_ssdm_op_PartSelect.i8.i55.i32.i32(i55 %x_V_1_45, i32 47, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 1049 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_268 = call i8 @_ssdm_op_PartSelect.i8.i55.i32.i32(i55 %storemerge_45, i32 47, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 1050 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_46)   --->   "%tmp_115_46 = select i1 %tmp_298, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 1051 'select' 'tmp_115_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_47)   --->   "%tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_45, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 1052 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_47)   --->   "%tmp_119_47 = select i1 %tmp_299, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 1053 'select' 'tmp_119_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1054 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_46 = sub i55 %x_V_1_45, %tmp_115_46" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 1054 'sub' 'p_Val2_9_46' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1055 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_47 = sub i55 %storemerge_45, %tmp_119_47" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 1055 'sub' 'p_Val2_10_47' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.09>
ST_48 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_106_46 = sext i8 %tmp_267 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 1056 'sext' 'tmp_106_46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_110_46 = sext i8 %tmp_268 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 1057 'sext' 'tmp_110_46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1058 [1/1] (3.28ns)   --->   "%p_Val2_11_46 = add i55 %tmp_110_46, %p_Val2_9_46" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 1058 'add' 'p_Val2_11_46' <Predicate = (p_0_46)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1059 [1/1] (3.28ns)   --->   "%p_Val2_42_46 = sub i55 %p_Val2_10_47, %tmp_106_46" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 1059 'sub' 'p_Val2_42_46' <Predicate = (p_0_46)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1060 [1/1] (3.28ns)   --->   "%p_Val2_44_47 = sub i55 %p_Val2_9_46, %tmp_110_46" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 1060 'sub' 'p_Val2_44_47' <Predicate = (!p_0_46)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1061 [1/1] (3.28ns)   --->   "%p_Val2_46_46 = add i55 %tmp_106_46, %p_Val2_10_47" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 1061 'add' 'p_Val2_46_46' <Predicate = (!p_0_46)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1062 [1/1] (0.94ns)   --->   "%x_V_1_46 = select i1 %p_0_46, i55 %p_Val2_11_46, i55 %p_Val2_44_47" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1062 'select' 'x_V_1_46' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1063 [1/1] (0.94ns)   --->   "%storemerge_46 = select i1 %p_0_46, i55 %p_Val2_42_46, i55 %p_Val2_46_46" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1063 'select' 'storemerge_46' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1064 [1/1] (2.86ns)   --->   "%tmp_49 = icmp sgt i55 %storemerge_46, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1064 'icmp' 'tmp_49' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_46, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 1065 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node p_0_47)   --->   "%val_assign_47 = xor i1 %tmp_300, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 1066 'xor' 'val_assign_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1067 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_47 = select i1 %tmp_49, i1 %val_assign_47, i1 %tmp_300" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1067 'select' 'p_0_47' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1068 [1/1] (0.00ns)   --->   "%tmp_271 = call i7 @_ssdm_op_PartSelect.i7.i55.i32.i32(i55 %x_V_1_46, i32 48, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 1068 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_272 = call i7 @_ssdm_op_PartSelect.i7.i55.i32.i32(i55 %storemerge_46, i32 48, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 1069 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_47)   --->   "%tmp_115_47 = select i1 %tmp_300, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 1070 'select' 'tmp_115_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_48)   --->   "%tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_46, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 1071 'bitselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_48)   --->   "%tmp_119_48 = select i1 %tmp_301, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 1072 'select' 'tmp_119_48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1073 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_47 = sub i55 %x_V_1_46, %tmp_115_47" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 1073 'sub' 'p_Val2_9_47' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1074 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_48 = sub i55 %storemerge_46, %tmp_119_48" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 1074 'sub' 'p_Val2_10_48' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.09>
ST_49 : Operation 1075 [1/1] (0.00ns)   --->   "%tmp_106_47 = sext i7 %tmp_271 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 1075 'sext' 'tmp_106_47' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_110_47 = sext i7 %tmp_272 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 1076 'sext' 'tmp_110_47' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1077 [1/1] (3.28ns)   --->   "%p_Val2_11_47 = add i55 %tmp_110_47, %p_Val2_9_47" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 1077 'add' 'p_Val2_11_47' <Predicate = (p_0_47)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1078 [1/1] (3.28ns)   --->   "%p_Val2_42_47 = sub i55 %p_Val2_10_48, %tmp_106_47" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 1078 'sub' 'p_Val2_42_47' <Predicate = (p_0_47)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1079 [1/1] (3.28ns)   --->   "%p_Val2_44_48 = sub i55 %p_Val2_9_47, %tmp_110_47" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 1079 'sub' 'p_Val2_44_48' <Predicate = (!p_0_47)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1080 [1/1] (3.28ns)   --->   "%p_Val2_46_47 = add i55 %tmp_106_47, %p_Val2_10_48" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 1080 'add' 'p_Val2_46_47' <Predicate = (!p_0_47)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1081 [1/1] (0.94ns)   --->   "%x_V_1_47 = select i1 %p_0_47, i55 %p_Val2_11_47, i55 %p_Val2_44_48" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1081 'select' 'x_V_1_47' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1082 [1/1] (0.94ns)   --->   "%storemerge_47 = select i1 %p_0_47, i55 %p_Val2_42_47, i55 %p_Val2_46_47" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1082 'select' 'storemerge_47' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1083 [1/1] (2.86ns)   --->   "%tmp_50 = icmp sgt i55 %storemerge_47, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1083 'icmp' 'tmp_50' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %x_V_1_47, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 1084 'bitselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node p_0_48)   --->   "%val_assign_48 = xor i1 %tmp_302, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 1085 'xor' 'val_assign_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1086 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_48 = select i1 %tmp_50, i1 %val_assign_48, i1 %tmp_302" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1086 'select' 'p_0_48' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_275 = call i6 @_ssdm_op_PartSelect.i6.i55.i32.i32(i55 %x_V_1_47, i32 49, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 1087 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_276 = call i6 @_ssdm_op_PartSelect.i6.i55.i32.i32(i55 %storemerge_47, i32 49, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 1088 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9_48)   --->   "%tmp_115_48 = select i1 %tmp_302, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:170]   --->   Operation 1089 'select' 'tmp_115_48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_49)   --->   "%tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %storemerge_47, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 1090 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10_49)   --->   "%tmp_119_49 = select i1 %tmp_303, i55 -1, i55 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:171]   --->   Operation 1091 'select' 'tmp_119_49' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1092 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_9_48 = sub i55 %x_V_1_47, %tmp_115_48" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173]   --->   Operation 1092 'sub' 'p_Val2_9_48' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1093 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_10_49 = sub i55 %storemerge_47, %tmp_119_49" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:174]   --->   Operation 1093 'sub' 'p_Val2_10_49' <Predicate = true> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.88>
ST_50 : Operation 1094 [1/1] (1.18ns)   --->   "%p_9_v_cast_cast = select i1 %p_0_9, i46 -17592163674844, i46 17592163674844" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1094 'select' 'p_9_v_cast_cast' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1095 [1/1] (1.26ns)   --->   "%p_10_v_cast_cast = select i1 %p_0_s, i46 -8796090226006, i46 8796090226006" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1095 'select' 'p_10_v_cast_cast' <Predicate = true> <Delay = 1.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node tmp13)   --->   "%p_11_v_cast_cast = select i1 %p_0_1, i44 -4398046161578, i44 4398046161578" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1096 'select' 'p_11_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node tmp13)   --->   "%p_12_v_cast_cast = select i1 %p_0_10, i44 -2199023211860, i44 2199023211860" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1097 'select' 'p_12_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1098 [1/1] (0.69ns)   --->   "%p_22_v_cast_cast = select i1 %p_0_20, i33 -2147483646, i33 2147483646" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1098 'select' 'p_22_v_cast_cast' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1099 [1/1] (0.73ns)   --->   "%p_23_v_cast_cast = select i1 %p_0_21, i33 -1073741822, i33 1073741822" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1099 'select' 'p_23_v_cast_cast' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node tmp25)   --->   "%p_24_v_cast_cast = select i1 %p_0_22, i31 -536870910, i31 536870910" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1100 'select' 'p_24_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node tmp25)   --->   "%p_25_v_cast_cast = select i1 %p_0_23, i31 -268435454, i31 268435454" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1101 'select' 'p_25_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node tmp32)   --->   "%p_30_v_cast_cast = select i1 %p_0_28, i25 -8388606, i25 8388606" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1102 'select' 'p_30_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node tmp32)   --->   "%p_31_v_cast_cast = select i1 %p_0_29, i25 -4194302, i25 4194302" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1103 'select' 'p_31_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1104 [1/1] (0.73ns)   --->   "%p_35_v_cast_cast = select i1 %p_0_33, i20 -262142, i20 262142" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1104 'select' 'p_35_v_cast_cast' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1105 [1/1] (0.75ns)   --->   "%p_36_v_cast_cast = select i1 %p_0_34, i20 -131070, i20 131070" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1105 'select' 'p_36_v_cast_cast' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node tmp38)   --->   "%p_37_v_cast_cast = select i1 %p_0_35, i18 -65534, i18 65534" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1106 'select' 'p_37_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node tmp38)   --->   "%p_38_v_cast_cast = select i1 %p_0_36, i18 -32766, i18 32766" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1107 'select' 'p_38_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1108 [1/1] (0.00ns)   --->   "%tmp_106_48 = sext i6 %tmp_275 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:168]   --->   Operation 1108 'sext' 'tmp_106_48' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1109 [1/1] (0.00ns)   --->   "%tmp_110_48 = sext i6 %tmp_276 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:169]   --->   Operation 1109 'sext' 'tmp_110_48' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1110 [1/1] (3.28ns)   --->   "%p_Val2_11_48 = add i55 %tmp_110_48, %p_Val2_9_48" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:176]   --->   Operation 1110 'add' 'p_Val2_11_48' <Predicate = (p_0_48)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1111 [1/1] (3.28ns)   --->   "%p_Val2_42_48 = sub i55 %p_Val2_10_49, %tmp_106_48" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177]   --->   Operation 1111 'sub' 'p_Val2_42_48' <Predicate = (p_0_48)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1112 [1/1] (3.28ns)   --->   "%p_Val2_44_49 = sub i55 %p_Val2_9_48, %tmp_110_48" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180]   --->   Operation 1112 'sub' 'p_Val2_44_49' <Predicate = (!p_0_48)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1113 [1/1] (3.28ns)   --->   "%p_Val2_46_48 = add i55 %tmp_106_48, %p_Val2_10_49" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181]   --->   Operation 1113 'add' 'p_Val2_46_48' <Predicate = (!p_0_48)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%storemerge_48 = select i1 %p_0_48, i55 %p_Val2_42_48, i55 %p_Val2_46_48" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1114 'select' 'storemerge_48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node tmp50)   --->   "%p_50_v_cast_cast = select i1 %p_0_48, i5 -6, i5 6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1115 'select' 'p_50_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1116 [1/1] (2.86ns) (out node of the LUT)   --->   "%tmp_51 = icmp sgt i55 %storemerge_48, %p_Val2_49_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1116 'icmp' 'tmp_51' <Predicate = true> <Delay = 2.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %p_Val2_11_48, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 1117 'bitselect' 'tmp_304' <Predicate = (p_0_48)> <Delay = 0.00>
ST_50 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i55.i32(i55 %p_Val2_44_49, i32 54)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 1118 'bitselect' 'tmp_305' <Predicate = (!p_0_48)> <Delay = 0.00>
ST_50 : Operation 1119 [1/1] (0.99ns)   --->   "%tmp_281 = select i1 %p_0_48, i1 %tmp_304, i1 %tmp_305" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1119 'select' 'tmp_281' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node tmp50)   --->   "%val_assign_49 = xor i1 %tmp_281, true" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:156]   --->   Operation 1120 'xor' 'val_assign_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node tmp50)   --->   "%p_0_49 = select i1 %tmp_51, i1 %val_assign_49, i1 %tmp_281" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152]   --->   Operation 1121 'select' 'p_0_49' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node tmp50)   --->   "%p_51_v_cast_cast = select i1 %p_0_49, i5 -2, i5 2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1122 'select' 'p_51_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i46 %p_10_v_cast_cast, %p_9_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1123 'add' 'tmp12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1124 [1/1] (2.96ns) (out node of the LUT)   --->   "%tmp13 = add i44 %p_12_v_cast_cast, %p_11_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1124 'add' 'tmp13' <Predicate = true> <Delay = 2.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp13_cast = sext i44 %tmp13 to i46" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1125 'sext' 'tmp13_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1126 [1/1] (4.81ns) (root node of TernaryAdder)   --->   "%tmp11 = add i46 %tmp12, %tmp13_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1126 'add' 'tmp11' <Predicate = true> <Delay = 4.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp24 = add i33 %p_23_v_cast_cast, %p_22_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1127 'add' 'tmp24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1128 [1/1] (2.49ns) (out node of the LUT)   --->   "%tmp25 = add i31 %p_25_v_cast_cast, %p_24_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1128 'add' 'tmp25' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp25_cast = sext i31 %tmp25 to i33" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1129 'sext' 'tmp25_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1130 [1/1] (4.40ns) (root node of TernaryAdder)   --->   "%tmp23 = add i33 %tmp24, %tmp25_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1130 'add' 'tmp23' <Predicate = true> <Delay = 4.40> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1131 [1/1] (2.31ns) (out node of the LUT)   --->   "%tmp32 = add i25 %p_31_v_cast_cast, %p_30_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1131 'add' 'tmp32' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp37 = add i20 %p_36_v_cast_cast, %p_35_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1132 'add' 'tmp37' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1133 [1/1] (2.10ns) (out node of the LUT)   --->   "%tmp38 = add i18 %p_38_v_cast_cast, %p_37_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1133 'add' 'tmp38' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp38_cast = sext i18 %tmp38 to i20" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1134 'sext' 'tmp38_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1135 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%tmp36 = add i20 %tmp37, %tmp38_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1135 'add' 'tmp36' <Predicate = true> <Delay = 4.02> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1136 [1/1] (1.73ns) (out node of the LUT)   --->   "%tmp50 = add i5 %p_51_v_cast_cast, %p_50_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1136 'add' 'tmp50' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 8.52>
ST_51 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%p_1_v_cast_cast = select i1 %tmp_1, i54 -4176166398254502, i54 4176166398254502" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1137 'select' 'p_1_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%p_2_v_cast_cast = select i1 %p_0_2, i54 -2206571631943734, i54 2206571631943734" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1138 'select' 'p_2_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node tmp7)   --->   "%p_4_v_cast_cast = select i1 %p_0_4, i51 -562218658877406, i51 562218658877406" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1139 'select' 'p_4_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node tmp7)   --->   "%p_5_v_cast_cast = select i1 %p_0_5, i51 -281383404391344, i51 281383404391344" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1140 'select' 'p_5_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1141 [1/1] (0.96ns)   --->   "%p_6_v_cast_cast = select i1 %p_0_6, i49 -140726036786634, i49 140726036786634" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1141 'select' 'p_6_v_cast_cast' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node tmp10)   --->   "%p_7_v_cast_cast = select i1 %p_0_7, i48 -70367312574324, i48 70367312574324" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1142 'select' 'p_7_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node tmp10)   --->   "%p_8_v_cast_cast = select i1 %p_0_8, i48 -35184193133498, i48 35184193133498" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1143 'select' 'p_8_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node tmp17)   --->   "%p_14_v_cast_cast = select i1 %p_0_12, i41 -549755813204, i41 549755813204" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1144 'select' 'p_14_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node tmp17)   --->   "%p_15_v_cast_cast = select i1 %p_0_13, i41 -274877906858, i41 274877906858" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1145 'select' 'p_15_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node tmp19)   --->   "%p_17_v_cast_cast = select i1 %p_0_15, i38 -68719476734, i38 68719476734" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1146 'select' 'p_17_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node tmp19)   --->   "%p_18_v_cast_cast = select i1 %p_0_16, i38 -34359738366, i38 34359738366" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1147 'select' 'p_18_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1148 [1/1] (1.02ns)   --->   "%p_19_v_cast_cast = select i1 %p_0_17, i36 -17179869182, i36 17179869182" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1148 'select' 'p_19_v_cast_cast' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node tmp22)   --->   "%p_20_v_cast_cast = select i1 %p_0_18, i35 -8589934590, i35 8589934590" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1149 'select' 'p_20_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node tmp22)   --->   "%p_21_v_cast_cast = select i1 %p_0_19, i35 -4294967294, i35 4294967294" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1150 'select' 'p_21_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1151 [1/1] (0.83ns)   --->   "%p_26_v_cast_cast = select i1 %p_0_24, i29 -134217726, i29 134217726" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1151 'select' 'p_26_v_cast_cast' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node tmp30)   --->   "%p_27_v_cast_cast = select i1 %p_0_25, i28 -67108862, i28 67108862" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1152 'select' 'p_27_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node tmp30)   --->   "%p_28_v_cast_cast = select i1 %p_0_26, i28 -33554430, i28 33554430" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1153 'select' 'p_28_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node tmp31)   --->   "%p_29_v_cast_cast = select i1 %p_0_27, i26 -16777214, i26 16777214" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1154 'select' 'p_29_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1155 [1/1] (0.70ns)   --->   "%p_32_v_cast_cast = select i1 %p_0_30, i23 -2097150, i23 2097150" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1155 'select' 'p_32_v_cast_cast' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node tmp35)   --->   "%p_33_v_cast_cast = select i1 %p_0_31, i22 -1048574, i22 1048574" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1156 'select' 'p_33_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node tmp35)   --->   "%p_34_v_cast_cast = select i1 %p_0_32, i22 -524286, i22 524286" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1157 'select' 'p_34_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node tmp41)   --->   "%p_39_v_cast_cast = select i1 %p_0_37, i16 -16382, i16 16382" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1158 'select' 'p_39_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node tmp42)   --->   "%p_40_v_cast_cast = select i1 %p_0_38, i15 -8190, i15 8190" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1159 'select' 'p_40_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node tmp42)   --->   "%p_41_v_cast_cast = select i1 %p_0_39, i15 -4094, i15 4094" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1160 'select' 'p_41_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node tmp43)   --->   "%p_42_v_cast_cast = select i1 %p_0_40, i13 -2046, i13 2046" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1161 'select' 'p_42_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node tmp44)   --->   "%p_43_v_cast_cast = select i1 %p_0_41, i12 -1022, i12 1022" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1162 'select' 'p_43_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node tmp44)   --->   "%p_44_v_cast_cast = select i1 %p_0_42, i12 -510, i12 510" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1163 'select' 'p_44_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1164 [1/1] (0.96ns)   --->   "%p_45_v_cast_cast = select i1 %p_0_43, i10 -254, i10 254" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1164 'select' 'p_45_v_cast_cast' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node tmp47)   --->   "%p_46_v_cast_cast = select i1 %p_0_44, i9 -126, i9 126" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1165 'select' 'p_46_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node tmp47)   --->   "%p_47_v_cast_cast = select i1 %p_0_45, i9 -62, i9 62" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1166 'select' 'p_47_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1167 [1/1] (1.18ns)   --->   "%p_48_v_cast_cast = select i1 %p_0_46, i7 -30, i7 30" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1167 'select' 'p_48_v_cast_cast' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1168 [1/1] (1.21ns)   --->   "%p_49_v_cast_cast = select i1 %p_0_47, i7 -14, i7 14" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1168 'select' 'p_49_v_cast_cast' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1169 [1/1] (3.23ns) (out node of the LUT)   --->   "%tmp5 = add i54 %p_2_v_cast_cast, %p_1_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1169 'add' 'tmp5' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1170 [1/1] (3.15ns) (out node of the LUT)   --->   "%tmp7 = add i51 %p_5_v_cast_cast, %p_4_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1170 'add' 'tmp7' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1171 [1/1] (3.07ns) (out node of the LUT)   --->   "%tmp10 = add i48 %p_8_v_cast_cast, %p_7_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1171 'add' 'tmp10' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp10_cast = sext i48 %tmp10 to i49" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1172 'sext' 'tmp10_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i49 %p_6_v_cast_cast, %tmp10_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1173 'add' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i46 %tmp11 to i49" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1174 'sext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1175 [1/1] (4.92ns) (root node of TernaryAdder)   --->   "%tmp8 = add i49 %tmp9, %tmp11_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1175 'add' 'tmp8' <Predicate = true> <Delay = 4.92> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1176 [1/1] (2.87ns) (out node of the LUT)   --->   "%tmp17 = add i41 %p_15_v_cast_cast, %p_14_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1176 'add' 'tmp17' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1177 [1/1] (2.75ns) (out node of the LUT)   --->   "%tmp19 = add i38 %p_18_v_cast_cast, %p_17_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1177 'add' 'tmp19' <Predicate = true> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1178 [1/1] (2.63ns) (out node of the LUT)   --->   "%tmp22 = add i35 %p_21_v_cast_cast, %p_20_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1178 'add' 'tmp22' <Predicate = true> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp22_cast = sext i35 %tmp22 to i36" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1179 'sext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i36 %p_19_v_cast_cast, %tmp22_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1180 'add' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp23_cast = sext i33 %tmp23 to i36" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1181 'sext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1182 [1/1] (4.48ns) (root node of TernaryAdder)   --->   "%tmp20 = add i36 %tmp21, %tmp23_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1182 'add' 'tmp20' <Predicate = true> <Delay = 4.48> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1183 [1/1] (2.40ns) (out node of the LUT)   --->   "%tmp30 = add i28 %p_28_v_cast_cast, %p_27_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1183 'add' 'tmp30' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp30_cast = sext i28 %tmp30 to i29" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1184 'sext' 'tmp30_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp29 = add i29 %p_26_v_cast_cast, %tmp30_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1185 'add' 'tmp29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node tmp31)   --->   "%tmp32_cast = sext i25 %tmp32 to i26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1186 'sext' 'tmp32_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1187 [1/1] (2.34ns) (out node of the LUT)   --->   "%tmp31 = add i26 %p_29_v_cast_cast, %tmp32_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1187 'add' 'tmp31' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp31_cast = sext i26 %tmp31 to i29" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1188 'sext' 'tmp31_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1189 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%tmp28 = add i29 %tmp29, %tmp31_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1189 'add' 'tmp28' <Predicate = true> <Delay = 4.28> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1190 [1/1] (2.22ns) (out node of the LUT)   --->   "%tmp35 = add i22 %p_34_v_cast_cast, %p_33_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1190 'add' 'tmp35' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp35_cast = sext i22 %tmp35 to i23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1191 'sext' 'tmp35_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp34 = add i23 %p_32_v_cast_cast, %tmp35_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1192 'add' 'tmp34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp36_cast = sext i20 %tmp36 to i23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1193 'sext' 'tmp36_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1194 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%tmp33 = add i23 %tmp34, %tmp36_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1194 'add' 'tmp33' <Predicate = true> <Delay = 4.10> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1195 [1/1] (1.81ns) (out node of the LUT)   --->   "%tmp42 = add i15 %p_41_v_cast_cast, %p_40_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1195 'add' 'tmp42' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node tmp41)   --->   "%tmp42_cast = sext i15 %tmp42 to i16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1196 'sext' 'tmp42_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1197 [1/1] (1.94ns) (out node of the LUT)   --->   "%tmp41 = add i16 %p_39_v_cast_cast, %tmp42_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1197 'add' 'tmp41' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1198 [1/1] (1.63ns) (out node of the LUT)   --->   "%tmp44 = add i12 %p_44_v_cast_cast, %p_43_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1198 'add' 'tmp44' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node tmp43)   --->   "%tmp44_cast = sext i12 %tmp44 to i13" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1199 'sext' 'tmp44_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1200 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp43 = add i13 %p_42_v_cast_cast, %tmp44_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1200 'add' 'tmp43' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1201 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp47 = add i9 %p_47_v_cast_cast, %p_46_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1201 'add' 'tmp47' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp47_cast = sext i9 %tmp47 to i10" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1202 'sext' 'tmp47_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp46 = add i10 %p_45_v_cast_cast, %tmp47_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1203 'add' 'tmp46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp49 = add i7 %p_49_v_cast_cast, %p_48_v_cast_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1204 'add' 'tmp49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp50_cast = sext i5 %tmp50 to i7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1205 'sext' 'tmp50_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1206 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp48 = add i7 %tmp49, %tmp50_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1206 'add' 'tmp48' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp48_cast = sext i7 %tmp48 to i10" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1207 'sext' 'tmp48_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1208 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp45 = add i10 %tmp46, %tmp48_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1208 'add' 'tmp45' <Predicate = true> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 8.34>
ST_52 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%tmp_54_cast_cast = select i1 %tmp_52, i55 -7074237752028440, i55 7074237752028440"   --->   Operation 1209 'select' 'tmp_54_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%p_3_v_cast_cast = select i1 %p_0_3, i52 -1120090214204908, i52 1120090214204908" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1210 'select' 'p_3_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node tmp16)   --->   "%p_13_v_cast_cast = select i1 %p_0_11, i42 -1099511622314, i42 1099511622314" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1211 'select' 'p_13_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node tmp18)   --->   "%p_16_v_cast_cast = select i1 %p_0_14, i39 -137438953460, i39 137438953460" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1212 'select' 'p_16_v_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%tmp5_cast = sext i54 %tmp5 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1213 'sext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1214 [1/1] (3.26ns) (out node of the LUT)   --->   "%tmp4 = add i55 %tmp_54_cast_cast, %tmp5_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1214 'add' 'tmp4' <Predicate = true> <Delay = 3.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%tmp7_cast = sext i51 %tmp7 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1215 'sext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1216 [1/1] (3.18ns) (out node of the LUT)   --->   "%tmp6 = add i52 %p_3_v_cast_cast, %tmp7_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1216 'add' 'tmp6' <Predicate = true> <Delay = 3.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i52 %tmp6 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1217 'sext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i55 %tmp4, %tmp6_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1218 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp8_cast = sext i49 %tmp8 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1219 'sext' 'tmp8_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1220 [1/1] (5.08ns) (root node of TernaryAdder)   --->   "%tmp2 = add i55 %tmp3, %tmp8_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1220 'add' 'tmp2' <Predicate = true> <Delay = 5.08> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node tmp16)   --->   "%tmp17_cast = sext i41 %tmp17 to i42" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1221 'sext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1222 [1/1] (2.90ns) (out node of the LUT)   --->   "%tmp16 = add i42 %p_13_v_cast_cast, %tmp17_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1222 'add' 'tmp16' <Predicate = true> <Delay = 2.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node tmp18)   --->   "%tmp19_cast = sext i38 %tmp19 to i39" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1223 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1224 [1/1] (2.79ns) (out node of the LUT)   --->   "%tmp18 = add i39 %p_16_v_cast_cast, %tmp19_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1224 'add' 'tmp18' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp18_cast = sext i39 %tmp18 to i42" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1225 'sext' 'tmp18_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp15 = add i42 %tmp16, %tmp18_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1226 'add' 'tmp15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i36 %tmp20 to i42" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1227 'sext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1228 [1/1] (4.67ns) (root node of TernaryAdder)   --->   "%tmp14 = add i42 %tmp15, %tmp20_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1228 'add' 'tmp14' <Predicate = true> <Delay = 4.67> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp33_cast = sext i23 %tmp33 to i29" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1229 'sext' 'tmp33_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp27 = add i29 %tmp28, %tmp33_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1230 'add' 'tmp27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp43_cast = sext i13 %tmp43 to i16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1231 'sext' 'tmp43_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp40 = add i16 %tmp41, %tmp43_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1232 'add' 'tmp40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp45_cast = sext i10 %tmp45 to i16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1233 'sext' 'tmp45_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1234 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp39 = add i16 %tmp40, %tmp45_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1234 'add' 'tmp39' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp39_cast = sext i16 %tmp39 to i29" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1235 'sext' 'tmp39_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1236 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%tmp26 = add i29 %tmp27, %tmp39_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1236 'add' 'tmp26' <Predicate = true> <Delay = 4.28> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 5.08>
ST_53 : Operation 1237 [1/1] (0.00ns)   --->   "%tmp14_cast = sext i42 %tmp14 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1237 'sext' 'tmp14_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i55 %tmp2, %tmp14_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1238 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp26_cast = sext i29 %tmp26 to i55" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1239 'sext' 'tmp26_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1240 [1/1] (5.08ns) (root node of TernaryAdder)   --->   "%p_s = add i55 %tmp1, %tmp26_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1240 'add' 'p_s' <Predicate = true> <Delay = 5.08> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1241 [1/1] (0.00ns)   --->   "ret i55 %p_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196]   --->   Operation 1241 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.52ns
The critical path consists of the following:
	wire read on port 't_V_read' [2]  (0 ns)
	'or' operation ('tmp_s', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:175) [5]  (0 ns)
	'sub' operation ('p_Val2_44_1', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:180) [12]  (3.29 ns)
	'select' operation ('p_1_Val2_44_1', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:175) [13]  (0.946 ns)
	'sub' operation ('p_Val2_9_2', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:173) [30]  (3.29 ns)

 <State 2>: 8.09ns
The critical path consists of the following:
	'add' operation ('p_Val2_46_2', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181) [35]  (3.29 ns)
	'select' operation ('storemerge_2', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [37]  (0.946 ns)
	'icmp' operation ('tmp_3', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [42]  (2.87 ns)
	'select' operation ('p_0_3', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [45]  (0.993 ns)

 <State 3>: 8.09ns
The critical path consists of the following:
	'add' operation ('p_Val2_46_3', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181) [59]  (3.29 ns)
	'select' operation ('storemerge_3', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [61]  (0.946 ns)
	'icmp' operation ('tmp_4', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [66]  (2.87 ns)
	'select' operation ('p_0_4', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [69]  (0.993 ns)

 <State 4>: 8.09ns
The critical path consists of the following:
	'add' operation ('p_Val2_46_4', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181) [83]  (3.29 ns)
	'select' operation ('storemerge_4', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [85]  (0.946 ns)
	'icmp' operation ('tmp_5', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [90]  (2.87 ns)
	'select' operation ('p_0_5', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [93]  (0.993 ns)

 <State 5>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_5', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [105]  (3.29 ns)
	'select' operation ('storemerge_5', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [109]  (0.946 ns)
	'icmp' operation ('tmp_6', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [114]  (2.87 ns)
	'select' operation ('p_0_6', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [117]  (0.993 ns)

 <State 6>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_6', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [129]  (3.29 ns)
	'select' operation ('storemerge_6', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [133]  (0.946 ns)
	'icmp' operation ('tmp_7', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [138]  (2.87 ns)
	'select' operation ('p_0_7', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [141]  (0.993 ns)

 <State 7>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_7', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [153]  (3.29 ns)
	'select' operation ('storemerge_7', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [157]  (0.946 ns)
	'icmp' operation ('tmp_8', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [162]  (2.87 ns)
	'select' operation ('p_0_8', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [165]  (0.993 ns)

 <State 8>: 8.09ns
The critical path consists of the following:
	'add' operation ('p_Val2_46_8', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181) [179]  (3.29 ns)
	'select' operation ('storemerge_8', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [181]  (0.946 ns)
	'icmp' operation ('tmp_9', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [186]  (2.87 ns)
	'select' operation ('p_0_9', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [189]  (0.993 ns)

 <State 9>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_9', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [201]  (3.29 ns)
	'select' operation ('storemerge_9', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [205]  (0.946 ns)
	'icmp' operation ('tmp_10', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [210]  (2.87 ns)
	'select' operation ('p_0_s', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [213]  (0.993 ns)

 <State 10>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_s', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [225]  (3.29 ns)
	'select' operation ('storemerge_s', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [229]  (0.946 ns)
	'icmp' operation ('tmp_11', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [234]  (2.87 ns)
	'select' operation ('p_0_1', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [237]  (0.993 ns)

 <State 11>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_1', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [249]  (3.29 ns)
	'select' operation ('storemerge_1', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [253]  (0.946 ns)
	'icmp' operation ('tmp_12', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [258]  (2.87 ns)
	'select' operation ('p_0_10', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [261]  (0.993 ns)

 <State 12>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_10', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [273]  (3.29 ns)
	'select' operation ('storemerge_10', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [277]  (0.946 ns)
	'icmp' operation ('tmp_13', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [282]  (2.87 ns)
	'select' operation ('p_0_11', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [285]  (0.993 ns)

 <State 13>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_11', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [297]  (3.29 ns)
	'select' operation ('storemerge_11', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [301]  (0.946 ns)
	'icmp' operation ('tmp_14', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [306]  (2.87 ns)
	'select' operation ('p_0_12', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [309]  (0.993 ns)

 <State 14>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_12', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [321]  (3.29 ns)
	'select' operation ('storemerge_12', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [325]  (0.946 ns)
	'icmp' operation ('tmp_15', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [330]  (2.87 ns)
	'select' operation ('p_0_13', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [333]  (0.993 ns)

 <State 15>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_13', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [345]  (3.29 ns)
	'select' operation ('storemerge_13', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [349]  (0.946 ns)
	'icmp' operation ('tmp_16', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [354]  (2.87 ns)
	'select' operation ('p_0_14', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [357]  (0.993 ns)

 <State 16>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_14', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [369]  (3.29 ns)
	'select' operation ('storemerge_14', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [373]  (0.946 ns)
	'icmp' operation ('tmp_17', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [378]  (2.87 ns)
	'select' operation ('p_0_15', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [381]  (0.993 ns)

 <State 17>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_15', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [393]  (3.29 ns)
	'select' operation ('storemerge_15', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [397]  (0.946 ns)
	'icmp' operation ('tmp_18', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [402]  (2.87 ns)
	'select' operation ('p_0_16', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [405]  (0.993 ns)

 <State 18>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_16', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [417]  (3.29 ns)
	'select' operation ('storemerge_16', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [421]  (0.946 ns)
	'icmp' operation ('tmp_19', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [426]  (2.87 ns)
	'select' operation ('p_0_17', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [429]  (0.993 ns)

 <State 19>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_17', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [441]  (3.29 ns)
	'select' operation ('storemerge_17', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [445]  (0.946 ns)
	'icmp' operation ('tmp_20', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [450]  (2.87 ns)
	'select' operation ('p_0_18', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [453]  (0.993 ns)

 <State 20>: 8.09ns
The critical path consists of the following:
	'add' operation ('p_Val2_46_18', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181) [467]  (3.29 ns)
	'select' operation ('storemerge_18', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [469]  (0.946 ns)
	'icmp' operation ('tmp_21', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [474]  (2.87 ns)
	'select' operation ('p_0_19', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [477]  (0.993 ns)

 <State 21>: 8.09ns
The critical path consists of the following:
	'add' operation ('p_Val2_46_19', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181) [491]  (3.29 ns)
	'select' operation ('storemerge_19', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [493]  (0.946 ns)
	'icmp' operation ('tmp_22', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [498]  (2.87 ns)
	'select' operation ('p_0_20', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [501]  (0.993 ns)

 <State 22>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_20', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [513]  (3.29 ns)
	'select' operation ('storemerge_20', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [517]  (0.946 ns)
	'icmp' operation ('tmp_23', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [522]  (2.87 ns)
	'select' operation ('p_0_21', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [525]  (0.993 ns)

 <State 23>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_21', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [537]  (3.29 ns)
	'select' operation ('storemerge_21', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [541]  (0.946 ns)
	'icmp' operation ('tmp_24', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [546]  (2.87 ns)
	'select' operation ('p_0_22', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [549]  (0.993 ns)

 <State 24>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_22', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [561]  (3.29 ns)
	'select' operation ('storemerge_22', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [565]  (0.946 ns)
	'icmp' operation ('tmp_25', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [570]  (2.87 ns)
	'select' operation ('p_0_23', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [573]  (0.993 ns)

 <State 25>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_23', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [585]  (3.29 ns)
	'select' operation ('storemerge_23', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [589]  (0.946 ns)
	'icmp' operation ('tmp_26', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [594]  (2.87 ns)
	'select' operation ('p_0_24', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [597]  (0.993 ns)

 <State 26>: 8.09ns
The critical path consists of the following:
	'add' operation ('p_Val2_46_24', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181) [611]  (3.29 ns)
	'select' operation ('storemerge_24', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [613]  (0.946 ns)
	'icmp' operation ('tmp_27', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [618]  (2.87 ns)
	'select' operation ('p_0_25', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [621]  (0.993 ns)

 <State 27>: 8.09ns
The critical path consists of the following:
	'add' operation ('p_Val2_46_25', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181) [634]  (3.29 ns)
	'select' operation ('storemerge_25', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [636]  (0.946 ns)
	'icmp' operation ('tmp_28', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [641]  (2.87 ns)
	'select' operation ('p_0_26', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [644]  (0.993 ns)

 <State 28>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_26', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [655]  (3.29 ns)
	'select' operation ('storemerge_26', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [659]  (0.946 ns)
	'icmp' operation ('tmp_29', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [661]  (2.87 ns)
	'select' operation ('p_0_27', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [664]  (0.993 ns)

 <State 29>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_27', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [675]  (3.29 ns)
	'select' operation ('storemerge_27', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [679]  (0.946 ns)
	'icmp' operation ('tmp_30', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [681]  (2.87 ns)
	'select' operation ('p_0_28', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [684]  (0.993 ns)

 <State 30>: 8.09ns
The critical path consists of the following:
	'add' operation ('p_Val2_46_28', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181) [697]  (3.29 ns)
	'select' operation ('storemerge_28', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [699]  (0.946 ns)
	'icmp' operation ('tmp_31', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [701]  (2.87 ns)
	'select' operation ('p_0_29', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [704]  (0.993 ns)

 <State 31>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_29', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [715]  (3.29 ns)
	'select' operation ('storemerge_29', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [719]  (0.946 ns)
	'icmp' operation ('tmp_32', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [721]  (2.87 ns)
	'select' operation ('p_0_30', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [724]  (0.993 ns)

 <State 32>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_30', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [735]  (3.29 ns)
	'select' operation ('storemerge_30', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [739]  (0.946 ns)
	'icmp' operation ('tmp_33', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [741]  (2.87 ns)
	'select' operation ('p_0_31', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [744]  (0.993 ns)

 <State 33>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_31', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [755]  (3.29 ns)
	'select' operation ('storemerge_31', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [759]  (0.946 ns)
	'icmp' operation ('tmp_34', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [761]  (2.87 ns)
	'select' operation ('p_0_32', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [764]  (0.993 ns)

 <State 34>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_32', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [775]  (3.29 ns)
	'select' operation ('storemerge_32', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [779]  (0.946 ns)
	'icmp' operation ('tmp_35', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [781]  (2.87 ns)
	'select' operation ('p_0_33', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [784]  (0.993 ns)

 <State 35>: 8.09ns
The critical path consists of the following:
	'add' operation ('p_Val2_46_33', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181) [797]  (3.29 ns)
	'select' operation ('storemerge_33', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [799]  (0.946 ns)
	'icmp' operation ('tmp_36', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [801]  (2.87 ns)
	'select' operation ('p_0_34', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [804]  (0.993 ns)

 <State 36>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_34', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [815]  (3.29 ns)
	'select' operation ('storemerge_34', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [819]  (0.946 ns)
	'icmp' operation ('tmp_37', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [821]  (2.87 ns)
	'select' operation ('p_0_35', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [824]  (0.993 ns)

 <State 37>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_35', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [835]  (3.29 ns)
	'select' operation ('storemerge_35', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [839]  (0.946 ns)
	'icmp' operation ('tmp_38', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [841]  (2.87 ns)
	'select' operation ('p_0_36', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [844]  (0.993 ns)

 <State 38>: 8.09ns
The critical path consists of the following:
	'add' operation ('p_Val2_46_36', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181) [857]  (3.29 ns)
	'select' operation ('storemerge_36', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [859]  (0.946 ns)
	'icmp' operation ('tmp_39', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [861]  (2.87 ns)
	'select' operation ('p_0_37', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [864]  (0.993 ns)

 <State 39>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_37', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [875]  (3.29 ns)
	'select' operation ('storemerge_37', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [879]  (0.946 ns)
	'icmp' operation ('tmp_40', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [881]  (2.87 ns)
	'select' operation ('p_0_38', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [884]  (0.993 ns)

 <State 40>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_38', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [895]  (3.29 ns)
	'select' operation ('storemerge_38', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [899]  (0.946 ns)
	'icmp' operation ('tmp_41', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [901]  (2.87 ns)
	'select' operation ('p_0_39', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [904]  (0.993 ns)

 <State 41>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_39', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [915]  (3.29 ns)
	'select' operation ('storemerge_39', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [919]  (0.946 ns)
	'icmp' operation ('tmp_42', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [921]  (2.87 ns)
	'select' operation ('p_0_40', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [924]  (0.993 ns)

 <State 42>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_40', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [935]  (3.29 ns)
	'select' operation ('storemerge_40', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [939]  (0.946 ns)
	'icmp' operation ('tmp_43', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [941]  (2.87 ns)
	'select' operation ('p_0_41', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [944]  (0.993 ns)

 <State 43>: 8.09ns
The critical path consists of the following:
	'add' operation ('p_Val2_46_41', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181) [957]  (3.29 ns)
	'select' operation ('storemerge_41', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [959]  (0.946 ns)
	'icmp' operation ('tmp_44', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [961]  (2.87 ns)
	'select' operation ('p_0_42', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [964]  (0.993 ns)

 <State 44>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_42', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [975]  (3.29 ns)
	'select' operation ('storemerge_42', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [979]  (0.946 ns)
	'icmp' operation ('tmp_45', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [981]  (2.87 ns)
	'select' operation ('p_0_43', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [984]  (0.993 ns)

 <State 45>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_43', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [995]  (3.29 ns)
	'select' operation ('storemerge_43', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [999]  (0.946 ns)
	'icmp' operation ('tmp_46', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1001]  (2.87 ns)
	'select' operation ('p_0_44', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1004]  (0.993 ns)

 <State 46>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_44', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [1015]  (3.29 ns)
	'select' operation ('storemerge_44', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1019]  (0.946 ns)
	'icmp' operation ('tmp_47', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1021]  (2.87 ns)
	'select' operation ('p_0_45', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1024]  (0.993 ns)

 <State 47>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_45', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [1035]  (3.29 ns)
	'select' operation ('storemerge_45', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1039]  (0.946 ns)
	'icmp' operation ('tmp_48', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1041]  (2.87 ns)
	'select' operation ('p_0_46', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1044]  (0.993 ns)

 <State 48>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_46', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [1055]  (3.29 ns)
	'select' operation ('storemerge_46', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1059]  (0.946 ns)
	'icmp' operation ('tmp_49', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1061]  (2.87 ns)
	'select' operation ('p_0_47', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1064]  (0.993 ns)

 <State 49>: 8.09ns
The critical path consists of the following:
	'sub' operation ('p_Val2_42_47', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:177) [1075]  (3.29 ns)
	'select' operation ('storemerge_47', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1079]  (0.946 ns)
	'icmp' operation ('tmp_50', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1081]  (2.87 ns)
	'select' operation ('p_0_48', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1084]  (0.993 ns)

 <State 50>: 7.89ns
The critical path consists of the following:
	'add' operation ('p_Val2_46_48', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:181) [1097]  (3.29 ns)
	'select' operation ('storemerge_48', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1098]  (0 ns)
	'icmp' operation ('tmp_51', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1100]  (2.87 ns)
	'select' operation ('p_0_49', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:152) [1105]  (0 ns)
	'select' operation ('p_51_v_cast_cast', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196) [1106]  (0 ns)
	'add' operation ('tmp50', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196) [1178]  (1.74 ns)

 <State 51>: 8.52ns
The critical path consists of the following:
	'select' operation ('p_49_v_cast_cast', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196) [1080]  (1.22 ns)
	'add' operation ('tmp49', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196) [1177]  (0 ns)
	'add' operation ('tmp48', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196) [1180]  (3.58 ns)
	'add' operation ('tmp45', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196) [1182]  (3.73 ns)

 <State 52>: 8.34ns
The critical path consists of the following:
	'select' operation ('tmp_54_cast_cast') [7]  (0 ns)
	'add' operation ('tmp4', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196) [1109]  (3.26 ns)
	'add' operation ('tmp3', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196) [1114]  (0 ns)
	'add' operation ('tmp2', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196) [1125]  (5.08 ns)

 <State 53>: 5.08ns
The critical path consists of the following:
	'add' operation ('tmp1', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196) [1146]  (0 ns)
	'add' operation ('p_s', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/hls_cordic_apfixed.h:196) [1188]  (5.08 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
