<div id="pf305" class="pf w0 h0" data-page-no="305"><div class="pc pc305 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg305.png"/><div class="t m0 x9 h1b y502 ff1 fsc fc0 sc0 ls0 ws0">41.1.3.1<span class="_ _b"> </span>Detailed signal description</div><div class="t m0 x5 h9 y43f8 ff1 fs2 fc0 sc0 ls0 ws0">Table 41-3.<span class="_ _1a"> </span>GPIO interface-detailed signal descriptions</div><div class="t m0 x124 h10 y43f9 ff1 fs4 fc0 sc0 ls0 ws4dd">Signal I/O<span class="_ _246"> </span>Description</div><div class="t m0 x4f h7 y1155 ff2 fs4 fc0 sc0 ls0">PORTA31–PORTA0</div><div class="t m0 x4f h7 y43fa ff2 fs4 fc0 sc0 ls0">PORTB31–PORTB0</div><div class="t m0 x60 h7 y43fb ff2 fs4 fc0 sc0 ls0">PORTC31–PORTC0</div><div class="t m0 x60 h7 y43fc ff2 fs4 fc0 sc0 ls0">PORTD31–PORTD0</div><div class="t m0 x4f h7 y154 ff2 fs4 fc0 sc0 ls0">PORTE31–PORTE0</div><div class="t m0 xaf h7 y1155 ff2 fs4 fc0 sc0 ls0 ws0">I/O<span class="_ _67"> </span>General-purpose input/output</div><div class="t m0 x16d h7 y43fd ff2 fs4 fc0 sc0 ls0 ws0">State meaning<span class="_ _95"> </span>Asserted: The pin is logic 1.</div><div class="t m0 x72 h7 y43fe ff2 fs4 fc0 sc0 ls0 ws0">Deasserted: The pin is logic 0.</div><div class="t m0 x6c h7 y2142 ff2 fs4 fc0 sc0 ls0 ws0">Timing<span class="_ _93"> </span>Assertion: When output, this</div><div class="t m0 x72 h7 y1b78 ff2 fs4 fc0 sc0 ls0 ws0">signal occurs on the rising-</div><div class="t m0 x72 h7 y3d31 ff2 fs4 fc0 sc0 ls0 ws0">edge of the system clock. For</div><div class="t m0 x72 h7 y43ff ff2 fs4 fc0 sc0 ls0 ws0">input, it may occur at any time</div><div class="t m0 x72 h7 yc5 ff2 fs4 fc0 sc0 ls0 ws0">and input may be asserted</div><div class="t m0 x72 h7 yc6 ff2 fs4 fc0 sc0 ls0 ws0">asynchronously to the system</div><div class="t m0 x72 h7 yc7 ff2 fs4 fc0 sc0 ls0">clock.</div><div class="t m0 x72 h7 y4400 ff2 fs4 fc0 sc0 ls0 ws0">Deassertion: When output,</div><div class="t m0 x72 h7 y27ef ff2 fs4 fc0 sc0 ls0 ws0">this signal occurs on the</div><div class="t m0 x72 h7 y4401 ff2 fs4 fc0 sc0 ls0 ws0">rising-edge of the system</div><div class="t m0 x72 h7 y4402 ff2 fs4 fc0 sc0 ls0 ws0">clock. For input, it may occur</div><div class="t m0 x72 h7 y282a ff2 fs4 fc0 sc0 ls0 ws0">at any time and input may be</div><div class="t m0 x72 h7 y4403 ff2 fs4 fc0 sc0 ls0 ws0">asserted asynchronously to</div><div class="t m0 x72 h7 y4404 ff2 fs4 fc0 sc0 ls0 ws0">the system clock.</div><div class="t m0 x9 hd y4405 ff1 fs7 fc0 sc0 ls0 ws0">41.2<span class="_ _b"> </span>Memory map and register definition</div><div class="t m0 x9 hf y4406 ff3 fs5 fc0 sc0 ls0 ws0">Any read or write access to the GPIO memory space that is outside the valid memory</div><div class="t m0 x9 hf y4407 ff3 fs5 fc0 sc0 ls0 ws0">map results in a bus error.</div><div class="t m0 x10e h8 y4408 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y4409 ff3 fs5 fc0 sc0 ls0 ws0">For simplicity, each GPIO port&apos;s registers appear with the same</div><div class="t m0 x3e hf y440a ff3 fs5 fc0 sc0 ls0 ws0">width of 32 bits, corresponding to 32 pins. The actual number</div><div class="t m0 x3e hf y440b ff3 fs5 fc0 sc0 ls0 ws0">of pins per port (and therefore the number of usable control bits</div><div class="t m0 x3e hf y440c ff3 fs5 fc0 sc0 ls0 ws0">per port register) is chip-specific. Refer to the Chip</div><div class="t m0 x3e hf y440d ff3 fs5 fc0 sc0 ls0 ws0">Configuration chapter to see the exact control bits for the non-</div><div class="t m0 x3e hf y440e ff3 fs5 fc0 sc0 ls0 ws0">identical port instance.</div><div class="t m0 xe h9 y440f ff1 fs2 fc0 sc0 ls0 ws0">GPIO memory map</div><div class="t m0 x88 h10 y4410 ff1 fs4 fc0 sc0 ls0">Absolute</div><div class="t m0 x33 h10 y4411 ff1 fs4 fc0 sc0 ls0">address</div><div class="t m0 x50 h10 y4412 ff1 fs4 fc0 sc0 ls0">(hex)</div><div class="t m0 x30 h6f y4411 ff1 fs4 fc0 sc0 ls0 ws0">Register name<span class="_ _20"> </span><span class="v14">Width</span></div><div class="t m0 x78 h70 y4413 ff1 fs4 fc0 sc0 ls0 ws0">(in bits)<span class="_ _110"> </span><span class="v14">Access<span class="_ _90"> </span>Reset value<span class="_ _20f"> </span><span class="v14">Section/</span></span></div><div class="t m0 x12e h10 y4413 ff1 fs4 fc0 sc0 ls0">page</div><div class="t m0 x9a h7 y4414 ff2 fs4 fc0 sc0 ls0 ws0">400F_F000<span class="_ _8f"> </span>Port Data Output Register (GPIOA_PDOR)<span class="_ _f"> </span>32<span class="_ _3a"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">41.2.1/775</span></div><div class="t m0 x9a h7 y4415 ff2 fs4 fc0 sc0 ls0 ws0">400F_F004<span class="_ _8f"> </span>Port Set Output Register (GPIOA_PSOR)<span class="_ _8c"> </span>32</div><div class="t m0 x54 h7 y4416 ff2 fs4 fc0 sc0 ls0">W</div><div class="t m0 x12f h7 y4415 ff2 fs4 fc0 sc0 ls0">(always</div><div class="t m0 x130 h7 y4417 ff2 fs4 fc0 sc0 ls0 ws0">reads 0)</div><div class="t m0 xe1 h7 y4415 ff2 fs4 fc0 sc0 ls0 ws24d">0000_0000h <span class="fc1">41.2.2/776</span></div><div class="t m0 x1b h7 y4418 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x71 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 41 General-Purpose Input/Output (GPIO)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>773</div><a class="l" href="#pf307" data-dest-detail='[775,"XYZ",null,483.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:139.950000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf308" data-dest-detail='[776,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:113.450000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
