{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 21:55:27 2017 " "Info: Processing started: Wed Oct 18 21:55:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register circuit1:c2\|D_FF:dff1\|Q circuit1:c1\|D_FF:dff1\|Q 450.05 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 450.05 MHz between source register \"circuit1:c2\|D_FF:dff1\|Q\" and destination register \"circuit1:c1\|D_FF:dff1\|Q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.856 ns + Longest register register " "Info: + Longest register to register delay is 0.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns circuit1:c2\|D_FF:dff1\|Q 1 REG LCFF_X63_Y4_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y4_N21; Fanout = 3; REG Node = 'circuit1:c2\|D_FF:dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { circuit1:c2|D_FF:dff1|Q } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.438 ns) 0.772 ns circuit1:c1\|D_FF:dff1\|Q~0 2 COMB LCCOMB_X63_Y4_N14 1 " "Info: 2: + IC(0.334 ns) + CELL(0.438 ns) = 0.772 ns; Loc. = LCCOMB_X63_Y4_N14; Fanout = 1; COMB Node = 'circuit1:c1\|D_FF:dff1\|Q~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.772 ns" { circuit1:c2|D_FF:dff1|Q circuit1:c1|D_FF:dff1|Q~0 } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.856 ns circuit1:c1\|D_FF:dff1\|Q 3 REG LCFF_X63_Y4_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.856 ns; Loc. = LCFF_X63_Y4_N15; Fanout = 3; REG Node = 'circuit1:c1\|D_FF:dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { circuit1:c1|D_FF:dff1|Q~0 circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 60.98 % ) " "Info: Total cell delay = 0.522 ns ( 60.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.334 ns ( 39.02 % ) " "Info: Total interconnect delay = 0.334 ns ( 39.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.856 ns" { circuit1:c2|D_FF:dff1|Q circuit1:c1|D_FF:dff1|Q~0 circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.856 ns" { circuit1:c2|D_FF:dff1|Q {} circuit1:c1|D_FF:dff1|Q~0 {} circuit1:c1|D_FF:dff1|Q {} } { 0.000ns 0.334ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.676 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.537 ns) 3.676 ns circuit1:c1\|D_FF:dff1\|Q 2 REG LCFF_X63_Y4_N15 3 " "Info: 2: + IC(2.277 ns) + CELL(0.537 ns) = 3.676 ns; Loc. = LCFF_X63_Y4_N15; Fanout = 3; REG Node = 'circuit1:c1\|D_FF:dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.814 ns" { clk circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.06 % ) " "Info: Total cell delay = 1.399 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.277 ns ( 61.94 % ) " "Info: Total interconnect delay = 2.277 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.676 ns" { clk circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.676 ns" { clk {} clk~combout {} circuit1:c1|D_FF:dff1|Q {} } { 0.000ns 0.000ns 2.277ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.676 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.537 ns) 3.676 ns circuit1:c2\|D_FF:dff1\|Q 2 REG LCFF_X63_Y4_N21 3 " "Info: 2: + IC(2.277 ns) + CELL(0.537 ns) = 3.676 ns; Loc. = LCFF_X63_Y4_N21; Fanout = 3; REG Node = 'circuit1:c2\|D_FF:dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.814 ns" { clk circuit1:c2|D_FF:dff1|Q } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.06 % ) " "Info: Total cell delay = 1.399 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.277 ns ( 61.94 % ) " "Info: Total interconnect delay = 2.277 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.676 ns" { clk circuit1:c2|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.676 ns" { clk {} clk~combout {} circuit1:c2|D_FF:dff1|Q {} } { 0.000ns 0.000ns 2.277ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.676 ns" { clk circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.676 ns" { clk {} clk~combout {} circuit1:c1|D_FF:dff1|Q {} } { 0.000ns 0.000ns 2.277ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.676 ns" { clk circuit1:c2|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.676 ns" { clk {} clk~combout {} circuit1:c2|D_FF:dff1|Q {} } { 0.000ns 0.000ns 2.277ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.856 ns" { circuit1:c2|D_FF:dff1|Q circuit1:c1|D_FF:dff1|Q~0 circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.856 ns" { circuit1:c2|D_FF:dff1|Q {} circuit1:c1|D_FF:dff1|Q~0 {} circuit1:c1|D_FF:dff1|Q {} } { 0.000ns 0.334ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.676 ns" { clk circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.676 ns" { clk {} clk~combout {} circuit1:c1|D_FF:dff1|Q {} } { 0.000ns 0.000ns 2.277ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.676 ns" { clk circuit1:c2|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.676 ns" { clk {} clk~combout {} circuit1:c2|D_FF:dff1|Q {} } { 0.000ns 0.000ns 2.277ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { circuit1:c1|D_FF:dff1|Q {} } {  } {  } "" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "circuit1:c1\|D_FF:dff1\|Q rright clk 1.114 ns register " "Info: tsu for register \"circuit1:c1\|D_FF:dff1\|Q\" (data pin = \"rright\", clock pin = \"clk\") is 1.114 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.826 ns + Longest pin register " "Info: + Longest pin to register delay is 4.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rright 1 PIN PIN_B13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 8; PIN Node = 'rright'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rright } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.350 ns) + CELL(0.393 ns) 4.742 ns circuit1:c1\|D_FF:dff1\|Q~0 2 COMB LCCOMB_X63_Y4_N14 1 " "Info: 2: + IC(3.350 ns) + CELL(0.393 ns) = 4.742 ns; Loc. = LCCOMB_X63_Y4_N14; Fanout = 1; COMB Node = 'circuit1:c1\|D_FF:dff1\|Q~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.743 ns" { rright circuit1:c1|D_FF:dff1|Q~0 } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.826 ns circuit1:c1\|D_FF:dff1\|Q 3 REG LCFF_X63_Y4_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 4.826 ns; Loc. = LCFF_X63_Y4_N15; Fanout = 3; REG Node = 'circuit1:c1\|D_FF:dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { circuit1:c1|D_FF:dff1|Q~0 circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 30.58 % ) " "Info: Total cell delay = 1.476 ns ( 30.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.350 ns ( 69.42 % ) " "Info: Total interconnect delay = 3.350 ns ( 69.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.826 ns" { rright circuit1:c1|D_FF:dff1|Q~0 circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.826 ns" { rright {} rright~combout {} circuit1:c1|D_FF:dff1|Q~0 {} circuit1:c1|D_FF:dff1|Q {} } { 0.000ns 0.000ns 3.350ns 0.000ns } { 0.000ns 0.999ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.676 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.537 ns) 3.676 ns circuit1:c1\|D_FF:dff1\|Q 2 REG LCFF_X63_Y4_N15 3 " "Info: 2: + IC(2.277 ns) + CELL(0.537 ns) = 3.676 ns; Loc. = LCFF_X63_Y4_N15; Fanout = 3; REG Node = 'circuit1:c1\|D_FF:dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.814 ns" { clk circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.06 % ) " "Info: Total cell delay = 1.399 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.277 ns ( 61.94 % ) " "Info: Total interconnect delay = 2.277 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.676 ns" { clk circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.676 ns" { clk {} clk~combout {} circuit1:c1|D_FF:dff1|Q {} } { 0.000ns 0.000ns 2.277ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.826 ns" { rright circuit1:c1|D_FF:dff1|Q~0 circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.826 ns" { rright {} rright~combout {} circuit1:c1|D_FF:dff1|Q~0 {} circuit1:c1|D_FF:dff1|Q {} } { 0.000ns 0.000ns 3.350ns 0.000ns } { 0.000ns 0.999ns 0.393ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.676 ns" { clk circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.676 ns" { clk {} clk~combout {} circuit1:c1|D_FF:dff1|Q {} } { 0.000ns 0.000ns 2.277ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk qout\[7\] circuit1:c1\|D_FF:dff1\|Q 7.674 ns register " "Info: tco from clock \"clk\" to destination pin \"qout\[7\]\" through register \"circuit1:c1\|D_FF:dff1\|Q\" is 7.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.676 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.537 ns) 3.676 ns circuit1:c1\|D_FF:dff1\|Q 2 REG LCFF_X63_Y4_N15 3 " "Info: 2: + IC(2.277 ns) + CELL(0.537 ns) = 3.676 ns; Loc. = LCFF_X63_Y4_N15; Fanout = 3; REG Node = 'circuit1:c1\|D_FF:dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.814 ns" { clk circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.06 % ) " "Info: Total cell delay = 1.399 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.277 ns ( 61.94 % ) " "Info: Total interconnect delay = 2.277 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.676 ns" { clk circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.676 ns" { clk {} clk~combout {} circuit1:c1|D_FF:dff1|Q {} } { 0.000ns 0.000ns 2.277ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.748 ns + Longest register pin " "Info: + Longest register to pin delay is 3.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns circuit1:c1\|D_FF:dff1\|Q 1 REG LCFF_X63_Y4_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y4_N15; Fanout = 3; REG Node = 'circuit1:c1\|D_FF:dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(2.798 ns) 3.748 ns qout\[7\] 2 PIN PIN_AC21 0 " "Info: 2: + IC(0.950 ns) + CELL(2.798 ns) = 3.748 ns; Loc. = PIN_AC21; Fanout = 0; PIN Node = 'qout\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.748 ns" { circuit1:c1|D_FF:dff1|Q qout[7] } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 74.65 % ) " "Info: Total cell delay = 2.798 ns ( 74.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.950 ns ( 25.35 % ) " "Info: Total interconnect delay = 0.950 ns ( 25.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.748 ns" { circuit1:c1|D_FF:dff1|Q qout[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.748 ns" { circuit1:c1|D_FF:dff1|Q {} qout[7] {} } { 0.000ns 0.950ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.676 ns" { clk circuit1:c1|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.676 ns" { clk {} clk~combout {} circuit1:c1|D_FF:dff1|Q {} } { 0.000ns 0.000ns 2.277ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.748 ns" { circuit1:c1|D_FF:dff1|Q qout[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.748 ns" { circuit1:c1|D_FF:dff1|Q {} qout[7] {} } { 0.000ns 0.950ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "circuit1:c5\|D_FF:dff1\|Q datain\[3\] clk 0.928 ns register " "Info: th for register \"circuit1:c5\|D_FF:dff1\|Q\" (data pin = \"datain\[3\]\", clock pin = \"clk\") is 0.928 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.676 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.537 ns) 3.676 ns circuit1:c5\|D_FF:dff1\|Q 2 REG LCFF_X63_Y4_N23 3 " "Info: 2: + IC(2.277 ns) + CELL(0.537 ns) = 3.676 ns; Loc. = LCFF_X63_Y4_N23; Fanout = 3; REG Node = 'circuit1:c5\|D_FF:dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.814 ns" { clk circuit1:c5|D_FF:dff1|Q } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.06 % ) " "Info: Total cell delay = 1.399 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.277 ns ( 61.94 % ) " "Info: Total interconnect delay = 2.277 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.676 ns" { clk circuit1:c5|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.676 ns" { clk {} clk~combout {} circuit1:c5|D_FF:dff1|Q {} } { 0.000ns 0.000ns 2.277ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.014 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns datain\[3\] 1 PIN PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; PIN Node = 'datain\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.649 ns) + CELL(0.366 ns) 3.014 ns circuit1:c5\|D_FF:dff1\|Q 2 REG LCFF_X63_Y4_N23 3 " "Info: 2: + IC(1.649 ns) + CELL(0.366 ns) = 3.014 ns; Loc. = LCFF_X63_Y4_N23; Fanout = 3; REG Node = 'circuit1:c5\|D_FF:dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.015 ns" { datain[3] circuit1:c5|D_FF:dff1|Q } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/lab3eecs3201/part1/part1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 45.29 % ) " "Info: Total cell delay = 1.365 ns ( 45.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 54.71 % ) " "Info: Total interconnect delay = 1.649 ns ( 54.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.014 ns" { datain[3] circuit1:c5|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.014 ns" { datain[3] {} datain[3]~combout {} circuit1:c5|D_FF:dff1|Q {} } { 0.000ns 0.000ns 1.649ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.676 ns" { clk circuit1:c5|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.676 ns" { clk {} clk~combout {} circuit1:c5|D_FF:dff1|Q {} } { 0.000ns 0.000ns 2.277ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.014 ns" { datain[3] circuit1:c5|D_FF:dff1|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.014 ns" { datain[3] {} datain[3]~combout {} circuit1:c5|D_FF:dff1|Q {} } { 0.000ns 0.000ns 1.649ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 21:55:28 2017 " "Info: Processing ended: Wed Oct 18 21:55:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
