<CGRA>
  <tile tile_addr='0' row='0' col='0' tracks='BUS1:5 BUS16:6 '>
    <opcode feature_address='1'><const>2</const></opcode>
    <pe feature_address='0'>
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 0 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb feature_address='5' bus='BUS16'>
        <sel_width>2</sel_width>
        <mux snk='out_BUS16_S0_T2' reg='1' configh='3' configl='2' configr='41'>
          <src sel='0'>in_BUS16_S1_T2</src>
          </mux>
        <mux snk='out_BUS16_S1_T0' reg='1' configh='11' configl='10' configr='45'>
          <src sel='3'>pe_out_res</src>
        </mux>
        </sb>
    </tile>
  <tile tile_addr='1' row='1' col='0' tracks='BUS1:5 BUS16:6 '>
    <opcode feature_address='1'><io></io></opcode>
    <pe feature_address='0'>
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 0 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb feature_address='5' bus='BUS16'>
        <sel_width>2</sel_width>
        <mux snk='out_BUS16_S0_T0' reg='1' configh='1' configl='0' configr='40'>
          <src sel='2'>in_BUS16_S3_T0</src>
          </mux>
        <mux snk='out_BUS16_S3_T2' reg='1' configh='33' configl='32' configr='56'>
          <src sel='3'>pe_out_res</src>
        </mux>
        </sb>
    </tile>
  <tile tile_addr='2' row='0' col='1' tracks='BUS1:5 BUS16:6 '>
    <cb feature_address='2' bus='BUS16'>
        <sel_width>5</sel_width>
        <mux snk='a'>
          <src sel='1'>in_BUS16_S1_T1</src>
          </mux>
    </cb>
    <opcode feature_address='1'><io></io></opcode>
    <pe feature_address='0'>
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 0 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb feature_address='5' bus='BUS16'>
        <sel_width>2</sel_width>
        <mux snk='out_BUS16_S1_T2' reg='0' configh='13' configl='12'>
          <src sel='1'>in_BUS16_S2_T2</src>
          </mux>
        </sb>
    </tile>
  <tile tile_addr='3' row='1' col='1' tracks='BUS1:5 BUS16:6 '>
    <cb feature_address='2' bus='BUS16'>
        <sel_width>5</sel_width>
        <mux snk='a'>
          <src sel='8'>in_BUS16_S3_T2</src>
          </mux>
    </cb>
    <cb feature_address='3' bus='BUS16'>
        <sel_width>5</sel_width>
        <mux snk='b'>
          <src sel='6'>in_BUS16_S2_T0</src>
          </mux>
    </cb>
    <opcode feature_address='1'><mult></mult></opcode>
    <pe feature_address='0'>
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 0 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb feature_address='5' bus='BUS16'>
        <sel_width>2</sel_width>
        <mux snk='out_BUS16_S3_T1' reg='1' configh='31' configl='30' configr='43'>
          <src sel='3'>pe_out_res</src>
        </mux>
        </sb>
    </tile>
</CGRA>
