<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="PowerCal">
        <Message>
            <ID>1171236</ID>
            <Severity>Error</Severity>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk24M loads=1 clock_loads=1</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk24M loads=1 clock_loads=1</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>top_reveal_coretop_instance/top_la0_inst_0/trig_u/GND</Dynamic>
            <Navigation>top_reveal_coretop_instance/top_la0_inst_0/trig_u/GND</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[4]</Dynamic>
            <Navigation>top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>top_reveal_coretop_instance/top_la0_inst_0/trig_u/VCC</Dynamic>
            <Navigation>top_reveal_coretop_instance/top_la0_inst_0/trig_u/VCC</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[3]</Dynamic>
            <Navigation>top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu_0[3]</Dynamic>
            <Navigation>top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu_0[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu_1[3]</Dynamic>
            <Navigation>top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu_1[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>top_reveal_coretop_instance/top_la0_inst_0/GND</Dynamic>
            <Navigation>top_reveal_coretop_instance/top_la0_inst_0/GND</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>top_reveal_coretop_instance/top_la0_inst_0/VCC</Dynamic>
            <Navigation>top_reveal_coretop_instance/top_la0_inst_0/VCC</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>u_OSCH_SEDSTDBY</Dynamic>
            <Navigation>u_OSCH_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>xo2chub/tdoa</Dynamic>
            <Navigation>xo2chub/tdoa</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>xo2chub/cdn</Dynamic>
            <Navigation>xo2chub/cdn</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>xo2chub/ip_enable[15]</Dynamic>
            <Navigation>xo2chub/ip_enable[15]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>xo2chub/genblk7.un1_jtagf_u</Dynamic>
            <Navigation>xo2chub/genblk7.un1_jtagf_u</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>xo2chub/genblk7.un1_jtagf_u_1</Dynamic>
            <Navigation>xo2chub/genblk7.un1_jtagf_u_1</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>14</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2120344</ID>
            <Severity>Info</Severity>
            <Dynamic>11</Dynamic>
        </Message>
        <Message>
            <ID>2120346</ID>
            <Severity>Info</Severity>
            <Dynamic>6</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>/home/andy/Downloads/tmp/raw_colorbar/top.v(1): </Dynamic>
            <Dynamic>top</Dynamic>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/top.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>35909000</ID>
            <Severity>Info</Severity>
            <Dynamic>/home/andy/Downloads/tmp/raw_colorbar/top.v(67): </Dynamic>
            <Dynamic>top</Dynamic>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/top.v</Navigation>
            <Navigation>67</Navigation>
        </Message>
        <Message>
            <ID>35909000</ID>
            <Severity>Info</Severity>
            <Dynamic>/home/andy/Downloads/tmp/raw_colorbar/clarity/pll_sensor_clk.v(99): </Dynamic>
            <Dynamic>pll_sensor_clk_uniq_1</Dynamic>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/clarity/pll_sensor_clk.v</Navigation>
            <Navigation>99</Navigation>
        </Message>
        <Message>
            <ID>35909000</ID>
            <Severity>Info</Severity>
            <Dynamic>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar_gen.v(533): </Dynamic>
            <Dynamic>raw_colorbar_gen_uniq_1</Dynamic>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar_gen.v</Navigation>
            <Navigation>533</Navigation>
        </Message>
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:924:4:924:9|Pruning unused register ative_line_cnt[11:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>924</Navigation>
            <Navigation>4</Navigation>
            <Navigation>924</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register ative_line_cnt[11:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:857:4:857:9|Pruning unused register fv_cnt[10:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>857</Navigation>
            <Navigation>4</Navigation>
            <Navigation>857</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register fv_cnt[10:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:857:4:857:9|Pruning unused register q_fv. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>857</Navigation>
            <Navigation>4</Navigation>
            <Navigation>857</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register q_fv. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v&quot;:1164:9:1164:12|*Output jtck has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v</Navigation>
            <Navigation>1164</Navigation>
            <Navigation>9</Navigation>
            <Navigation>1164</Navigation>
            <Navigation>12</Navigation>
            <Navigation>*Output jtck has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v&quot;:1164:15:1164:18|*Output jtdi has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v</Navigation>
            <Navigation>1164</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1164</Navigation>
            <Navigation>18</Navigation>
            <Navigation>*Output jtdi has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v&quot;:1164:21:1164:26|*Output jshift has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v</Navigation>
            <Navigation>1164</Navigation>
            <Navigation>21</Navigation>
            <Navigation>1164</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output jshift has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v&quot;:1164:29:1164:35|*Output jupdate has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v</Navigation>
            <Navigation>1164</Navigation>
            <Navigation>29</Navigation>
            <Navigation>1164</Navigation>
            <Navigation>35</Navigation>
            <Navigation>*Output jupdate has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v&quot;:1164:38:1164:42|*Output jrstn has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v</Navigation>
            <Navigation>1164</Navigation>
            <Navigation>38</Navigation>
            <Navigation>1164</Navigation>
            <Navigation>42</Navigation>
            <Navigation>*Output jrstn has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v&quot;:1164:45:1164:48|*Output jce2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v</Navigation>
            <Navigation>1164</Navigation>
            <Navigation>45</Navigation>
            <Navigation>1164</Navigation>
            <Navigation>48</Navigation>
            <Navigation>*Output jce2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v&quot;:1164:51:1164:59|*Output ip_enable has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/opt/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v</Navigation>
            <Navigation>1164</Navigation>
            <Navigation>51</Navigation>
            <Navigation>1164</Navigation>
            <Navigation>59</Navigation>
            <Navigation>*Output ip_enable has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:15:29:15:39|Removing wire trigger_out, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>15</Navigation>
            <Navigation>29</Navigation>
            <Navigation>15</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Removing wire trigger_out, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:85:46:85:46|Port-width mismatch for port STDBY. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>85</Navigation>
            <Navigation>46</Navigation>
            <Navigation>85</Navigation>
            <Navigation>46</Navigation>
            <Navigation>Port-width mismatch for port STDBY. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:82:11:82:14|Removing wire test, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>82</Navigation>
            <Navigation>11</Navigation>
            <Navigation>82</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing wire test, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:82:11:82:14|*Output test has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>82</Navigation>
            <Navigation>11</Navigation>
            <Navigation>82</Navigation>
            <Navigation>14</Navigation>
            <Navigation>*Output test has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:857:4:857:9|Optimizing register bit pixcnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>857</Navigation>
            <Navigation>4</Navigation>
            <Navigation>857</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit pixcnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:857:4:857:9|Optimizing register bit linecnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>857</Navigation>
            <Navigation>4</Navigation>
            <Navigation>857</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit linecnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:857:4:857:9|Optimizing register bit linecnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>857</Navigation>
            <Navigation>4</Navigation>
            <Navigation>857</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit linecnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:1297:4:1297:9|Pruning register bits 9 to 1 of raw_data[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1297</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 9 to 1 of raw_data[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:857:4:857:9|Pruning register bits 11 to 10 of linecnt[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>857</Navigation>
            <Navigation>4</Navigation>
            <Navigation>857</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 11 to 10 of linecnt[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:932:4:932:9|Pruning register bits 23 to 17 of pix_rgb[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>932</Navigation>
            <Navigation>4</Navigation>
            <Navigation>932</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 23 to 17 of pix_rgb[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:932:4:932:9|Pruning register bits 15 to 9 of pix_rgb[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>932</Navigation>
            <Navigation>4</Navigation>
            <Navigation>932</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 15 to 9 of pix_rgb[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:932:4:932:9|Pruning register bits 7 to 1 of pix_rgb[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>932</Navigation>
            <Navigation>4</Navigation>
            <Navigation>932</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 7 to 1 of pix_rgb[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:857:4:857:9|Pruning register bit 11 of pixcnt[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>857</Navigation>
            <Navigation>4</Navigation>
            <Navigation>857</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 11 of pixcnt[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:857:4:857:9|Found inferred clock top|w_pixclk which controls 289 sequential elements including u_raw_colorbar_gen.linecnt[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>857</Navigation>
            <Navigation>4</Navigation>
            <Navigation>857</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found inferred clock top|w_pixclk which controls 289 sequential elements including u_raw_colorbar_gen.linecnt[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO161 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:851:4:851:9|Register bit u_raw_colorbar_gen.rstn_cnt[7] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO161</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>851</Navigation>
            <Navigation>4</Navigation>
            <Navigation>851</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Register bit u_raw_colorbar_gen.rstn_cnt[7] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN114 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:851:4:851:9|Removing instance u_raw_colorbar_gen.rstn_cnt_s_0[7] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>851</Navigation>
            <Navigation>4</Navigation>
            <Navigation>851</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance u_raw_colorbar_gen.rstn_cnt_s_0[7] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN114 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:851:4:851:9|Removing instance u_raw_colorbar_gen.rstn_cnt_cry_0[5] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>851</Navigation>
            <Navigation>4</Navigation>
            <Navigation>851</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance u_raw_colorbar_gen.rstn_cnt_cry_0[5] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN114 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:851:4:851:9|Removing instance u_raw_colorbar_gen.rstn_cnt_cry_0[3] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>851</Navigation>
            <Navigation>4</Navigation>
            <Navigation>851</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance u_raw_colorbar_gen.rstn_cnt_cry_0[3] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN114 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:851:4:851:9|Removing instance u_raw_colorbar_gen.rstn_cnt_cry_0[1] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>851</Navigation>
            <Navigation>4</Navigation>
            <Navigation>851</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance u_raw_colorbar_gen.rstn_cnt_cry_0[1] (in view: work.top(verilog)) of black box view:LUCENT.CCU2D(PRIM) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:786:12:786:20|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>786</Navigation>
            <Navigation>12</Navigation>
            <Navigation>786</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v&quot;:68:15:68:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/home/andy/Downloads/tmp/raw_colorbar/raw_colorbar/reveal_workspace/tmpreveal/top_rvl.v</Navigation>
            <Navigation>68</Navigation>
            <Navigation>15</Navigation>
            <Navigation>68</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v&quot;:1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v</Navigation>
            <Navigation>1192</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1192</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v&quot;:1161:8:1161:21|Blackbox pmi_distributed_dpram_8s_3s_2s_reg_none_binary_XO3LF_pmi_distributed_dpram_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v</Navigation>
            <Navigation>1161</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1161</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Blackbox pmi_distributed_dpram_8s_3s_2s_reg_none_binary_XO3LF_pmi_distributed_dpram_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v&quot;:2162:8:2162:13|Blackbox pmi_ram_dp_Z6 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>/opt/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v</Navigation>
            <Navigation>2162</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2162</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Blackbox pmi_ram_dp_Z6 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net top_reveal_coretop_instance.jtck[0].</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net top_reveal_coretop_instance.jtck[0].</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock top|w_pixclk with period 10.00ns. Please declare a user-defined clock on net w_pixclk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock top|w_pixclk with period 10.00ns. Please declare a user-defined clock on net w_pixclk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>