

================================================================
== Vitis HLS Report for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'
================================================================
* Date:           Thu Oct 30 21:58:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.207 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18498|    18498|  0.185 ms|  0.185 ms|  18498|  18498|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2  |    18496|    18496|         2|          1|          1|  18496|       yes|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     204|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|      46|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      46|     294|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln319_1_fu_416_p2      |         +|   0|  0|  22|          15|           1|
    |add_ln319_fu_461_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln320_1_fu_428_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln320_fu_516_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln321_fu_595_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln322_1_fu_547_p2      |         +|   0|  0|  17|          11|          11|
    |add_ln322_fu_493_p2        |         +|   0|  0|  17|          11|          11|
    |and_ln319_fu_510_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln319_fu_410_p2       |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln320_fu_422_p2       |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln321_fu_504_p2       |      icmp|   0|  0|  12|           5|           5|
    |or_ln320_fu_522_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln319_1_fu_474_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln319_fu_467_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln320_1_fu_535_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln320_2_fu_434_p3   |    select|   0|  0|  10|           1|           1|
    |select_ln320_fu_527_p3     |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln319_fu_499_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 204|         104|          78|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten29_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |conv1_to_conv2_blk_n                    |   9|          2|    1|          2|
    |feat_fu_144                             |   9|          2|    7|         14|
    |i_fu_136                                |   9|          2|    5|         10|
    |indvar_flatten29_fu_148                 |   9|          2|   15|         30|
    |indvar_flatten_fu_140                   |   9|          2|   10|         20|
    |j_fu_132                                |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   70|        140|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |feat_fu_144              |   7|   0|    7|          0|
    |i_fu_136                 |   5|   0|    5|          0|
    |icmp_ln320_reg_654       |   1|   0|    1|          0|
    |indvar_flatten29_fu_148  |  15|   0|   15|          0|
    |indvar_flatten_fu_140    |  10|   0|   10|          0|
    |j_fu_132                 |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  46|   0|   46|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2|  return value|
|conv1_to_conv2_dout            |   in|   32|     ap_fifo|                                                      conv1_to_conv2|       pointer|
|conv1_to_conv2_num_data_valid  |   in|   10|     ap_fifo|                                                      conv1_to_conv2|       pointer|
|conv1_to_conv2_fifo_cap        |   in|   10|     ap_fifo|                                                      conv1_to_conv2|       pointer|
|conv1_to_conv2_empty_n         |   in|    1|     ap_fifo|                                                      conv1_to_conv2|       pointer|
|conv1_to_conv2_read            |  out|    1|     ap_fifo|                                                      conv1_to_conv2|       pointer|
|input_tile_address0            |  out|   11|   ap_memory|                                                          input_tile|         array|
|input_tile_ce0                 |  out|    1|   ap_memory|                                                          input_tile|         array|
|input_tile_we0                 |  out|    1|   ap_memory|                                                          input_tile|         array|
|input_tile_d0                  |  out|   32|   ap_memory|                                                          input_tile|         array|
|input_tile_1_address0          |  out|   11|   ap_memory|                                                        input_tile_1|         array|
|input_tile_1_ce0               |  out|    1|   ap_memory|                                                        input_tile_1|         array|
|input_tile_1_we0               |  out|    1|   ap_memory|                                                        input_tile_1|         array|
|input_tile_1_d0                |  out|   32|   ap_memory|                                                        input_tile_1|         array|
|input_tile_2_address0          |  out|   11|   ap_memory|                                                        input_tile_2|         array|
|input_tile_2_ce0               |  out|    1|   ap_memory|                                                        input_tile_2|         array|
|input_tile_2_we0               |  out|    1|   ap_memory|                                                        input_tile_2|         array|
|input_tile_2_d0                |  out|   32|   ap_memory|                                                        input_tile_2|         array|
|input_tile_3_address0          |  out|   11|   ap_memory|                                                        input_tile_3|         array|
|input_tile_3_ce0               |  out|    1|   ap_memory|                                                        input_tile_3|         array|
|input_tile_3_we0               |  out|    1|   ap_memory|                                                        input_tile_3|         array|
|input_tile_3_d0                |  out|   32|   ap_memory|                                                        input_tile_3|         array|
|input_tile_4_address0          |  out|   11|   ap_memory|                                                        input_tile_4|         array|
|input_tile_4_ce0               |  out|    1|   ap_memory|                                                        input_tile_4|         array|
|input_tile_4_we0               |  out|    1|   ap_memory|                                                        input_tile_4|         array|
|input_tile_4_d0                |  out|   32|   ap_memory|                                                        input_tile_4|         array|
|input_tile_5_address0          |  out|   11|   ap_memory|                                                        input_tile_5|         array|
|input_tile_5_ce0               |  out|    1|   ap_memory|                                                        input_tile_5|         array|
|input_tile_5_we0               |  out|    1|   ap_memory|                                                        input_tile_5|         array|
|input_tile_5_d0                |  out|   32|   ap_memory|                                                        input_tile_5|         array|
|input_tile_6_address0          |  out|   11|   ap_memory|                                                        input_tile_6|         array|
|input_tile_6_ce0               |  out|    1|   ap_memory|                                                        input_tile_6|         array|
|input_tile_6_we0               |  out|    1|   ap_memory|                                                        input_tile_6|         array|
|input_tile_6_d0                |  out|   32|   ap_memory|                                                        input_tile_6|         array|
|input_tile_7_address0          |  out|   11|   ap_memory|                                                        input_tile_7|         array|
|input_tile_7_ce0               |  out|    1|   ap_memory|                                                        input_tile_7|         array|
|input_tile_7_we0               |  out|    1|   ap_memory|                                                        input_tile_7|         array|
|input_tile_7_d0                |  out|   32|   ap_memory|                                                        input_tile_7|         array|
|input_tile_8_address0          |  out|   11|   ap_memory|                                                        input_tile_8|         array|
|input_tile_8_ce0               |  out|    1|   ap_memory|                                                        input_tile_8|         array|
|input_tile_8_we0               |  out|    1|   ap_memory|                                                        input_tile_8|         array|
|input_tile_8_d0                |  out|   32|   ap_memory|                                                        input_tile_8|         array|
|input_tile_9_address0          |  out|   11|   ap_memory|                                                        input_tile_9|         array|
|input_tile_9_ce0               |  out|    1|   ap_memory|                                                        input_tile_9|         array|
|input_tile_9_we0               |  out|    1|   ap_memory|                                                        input_tile_9|         array|
|input_tile_9_d0                |  out|   32|   ap_memory|                                                        input_tile_9|         array|
|input_tile_10_address0         |  out|   11|   ap_memory|                                                       input_tile_10|         array|
|input_tile_10_ce0              |  out|    1|   ap_memory|                                                       input_tile_10|         array|
|input_tile_10_we0              |  out|    1|   ap_memory|                                                       input_tile_10|         array|
|input_tile_10_d0               |  out|   32|   ap_memory|                                                       input_tile_10|         array|
|input_tile_11_address0         |  out|   11|   ap_memory|                                                       input_tile_11|         array|
|input_tile_11_ce0              |  out|    1|   ap_memory|                                                       input_tile_11|         array|
|input_tile_11_we0              |  out|    1|   ap_memory|                                                       input_tile_11|         array|
|input_tile_11_d0               |  out|   32|   ap_memory|                                                       input_tile_11|         array|
|input_tile_12_address0         |  out|   11|   ap_memory|                                                       input_tile_12|         array|
|input_tile_12_ce0              |  out|    1|   ap_memory|                                                       input_tile_12|         array|
|input_tile_12_we0              |  out|    1|   ap_memory|                                                       input_tile_12|         array|
|input_tile_12_d0               |  out|   32|   ap_memory|                                                       input_tile_12|         array|
|input_tile_13_address0         |  out|   11|   ap_memory|                                                       input_tile_13|         array|
|input_tile_13_ce0              |  out|    1|   ap_memory|                                                       input_tile_13|         array|
|input_tile_13_we0              |  out|    1|   ap_memory|                                                       input_tile_13|         array|
|input_tile_13_d0               |  out|   32|   ap_memory|                                                       input_tile_13|         array|
|input_tile_14_address0         |  out|   11|   ap_memory|                                                       input_tile_14|         array|
|input_tile_14_ce0              |  out|    1|   ap_memory|                                                       input_tile_14|         array|
|input_tile_14_we0              |  out|    1|   ap_memory|                                                       input_tile_14|         array|
|input_tile_14_d0               |  out|   32|   ap_memory|                                                       input_tile_14|         array|
|input_tile_15_address0         |  out|   11|   ap_memory|                                                       input_tile_15|         array|
|input_tile_15_ce0              |  out|    1|   ap_memory|                                                       input_tile_15|         array|
|input_tile_15_we0              |  out|    1|   ap_memory|                                                       input_tile_15|         array|
|input_tile_15_d0               |  out|   32|   ap_memory|                                                       input_tile_15|         array|
|input_tile_16_address0         |  out|   11|   ap_memory|                                                       input_tile_16|         array|
|input_tile_16_ce0              |  out|    1|   ap_memory|                                                       input_tile_16|         array|
|input_tile_16_we0              |  out|    1|   ap_memory|                                                       input_tile_16|         array|
|input_tile_16_d0               |  out|   32|   ap_memory|                                                       input_tile_16|         array|
+-------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

