Reading timing models for corner min_ff_n40C_5v50…
Reading cell library for the 'min_ff_n40C_5v50' corner at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading top-level netlist at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/51-openroad-fillinsertion/pll_top.nl.v'…
Linking design 'pll_top' from netlist…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'min_ff_n40C_5v50' corner at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/53-openroad-rcx/min/pll_top.min.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ff_n40C_5v50 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107181    0.001526    0.548928 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003610    0.066571    0.406521    0.955450 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.066571    0.000036    0.955486 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002782    0.065910    0.154942    1.110428 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.065910    0.000026    1.110455 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.110455   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107183    0.001679    0.549082 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.799082   clock uncertainty
                                  0.000000    0.799082   clock reconvergence pessimism
                                  0.071393    0.870475   library hold time
                                              0.870475   data required time
---------------------------------------------------------------------------------------------
                                              0.870475   data required time
                                             -1.110455   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239979   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101325    0.000969    0.544225 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003645    0.066758    0.405546    0.949771 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.066758    0.000037    0.949808 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002796    0.065981    0.155074    1.104882 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.065981    0.000026    1.104908 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.104908   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101325    0.000919    0.544175 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794175   clock uncertainty
                                  0.000000    0.794175   clock reconvergence pessimism
                                  0.070155    0.864330   library hold time
                                              0.864330   data required time
---------------------------------------------------------------------------------------------
                                              0.864330   data required time
                                             -1.104908   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240578   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101324    0.000850    0.544107 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010813    0.151415    0.490018    1.034124 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.151415    0.000121    1.034245 ^ _1207_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003512    0.082823    0.068453    1.102699 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.082823    0.000036    1.102734 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.102734   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101324    0.000832    0.544088 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794088   clock uncertainty
                                  0.000000    0.794088   clock reconvergence pessimism
                                  0.065813    0.859902   library hold time
                                              0.859902   data required time
---------------------------------------------------------------------------------------------
                                              0.859902   data required time
                                             -1.102734   data arrival time
---------------------------------------------------------------------------------------------
                                              0.242832   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101325    0.000919    0.544175 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011627    0.111884    0.444438    0.988613 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.111884    0.000130    0.988743 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003075    0.066940    0.169492    1.158236 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.066940    0.000030    1.158265 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.158265   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101323    0.000593    0.543849 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793849   clock uncertainty
                                  0.000000    0.793849   clock reconvergence pessimism
                                  0.069908    0.863757   library hold time
                                              0.863757   data required time
---------------------------------------------------------------------------------------------
                                              0.863757   data required time
                                             -1.158265   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294509   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107174    0.000572    0.547974 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009996    0.143099    0.486217    1.034191 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.143099    0.000072    1.034263 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010244    0.135637    0.108905    1.143168 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.135638    0.000168    1.143336 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.143336   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000303    0.544186 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794186   clock uncertainty
                                  0.000000    0.794186   clock reconvergence pessimism
                                  0.050675    0.844860   library hold time
                                              0.844860   data required time
---------------------------------------------------------------------------------------------
                                              0.844860   data required time
                                             -1.143336   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298476   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107179    0.001401    0.548803 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014670    0.129013    0.458911    1.007714 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.129013    0.000357    1.008071 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005044    0.106165    0.098172    1.106243 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.106165    0.000092    1.106336 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003119    0.071330    0.065219    1.171555 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.071330    0.000031    1.171586 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.171586   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107174    0.000572    0.547974 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.797974   clock uncertainty
                                  0.000000    0.797974   clock reconvergence pessimism
                                  0.069989    0.867963   library hold time
                                              0.867963   data required time
---------------------------------------------------------------------------------------------
                                              0.867963   data required time
                                             -1.171586   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303623   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311    0.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868    0.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111863    0.000982    0.551414 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010861    0.107562    0.443113    0.994527 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.107562    0.000239    0.994766 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005715    0.108656    0.097009    1.091774 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.108656    0.000063    1.091837 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002789    0.100137    0.082015    1.173852 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.100137    0.000027    1.173879 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.173879   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311    0.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868    0.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111863    0.000982    0.551414 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.801414   clock uncertainty
                                  0.000000    0.801414   clock reconvergence pessimism
                                  0.063486    0.864900   library hold time
                                              0.864900   data required time
---------------------------------------------------------------------------------------------
                                              0.864900   data required time
                                             -1.173879   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308979   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107175    0.000717    0.548120 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011711    0.112348    0.445956    0.994076 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.112348    0.000187    0.994263 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.009948    0.137535    0.111091    1.105354 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.137535    0.000085    1.105440 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004140    0.089048    0.073878    1.179318 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.089048    0.000080    1.179398 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.179398   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107175    0.000717    0.548120 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.798120   clock uncertainty
                                  0.000000    0.798120   clock reconvergence pessimism
                                  0.065405    0.863525   library hold time
                                              0.863525   data required time
---------------------------------------------------------------------------------------------
                                              0.863525   data required time
                                             -1.179398   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315874   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107183    0.001679    0.549082 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004479    0.071387    0.411058    0.960139 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.071387    0.000043    0.960182 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.015056    0.188162    0.132331    1.092513 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.188162    0.000107    1.092620 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003087    0.107071    0.085430    1.178050 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.107071    0.000055    1.178104 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.178104   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101323    0.000615    0.543872 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793872   clock uncertainty
                                  0.000000    0.793872   clock reconvergence pessimism
                                  0.059225    0.853097   library hold time
                                              0.853097   data required time
---------------------------------------------------------------------------------------------
                                              0.853097   data required time
                                             -1.178104   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325008   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000340    0.544222 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009412    0.099468    0.434942    0.979164 v _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.099468    0.000084    0.979248 v _2018_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005105    0.174282    0.138096    1.117344 ^ _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.174282    0.000053    1.117397 ^ _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003583    0.080309    0.087204    1.204601 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.080309    0.000067    1.204668 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.204668   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311    0.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868    0.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111868    0.001522    0.551954 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.801954   clock uncertainty
                                  0.000000    0.801954   clock reconvergence pessimism
                                  0.068632    0.870586   library hold time
                                              0.870586   data required time
---------------------------------------------------------------------------------------------
                                              0.870586   data required time
                                             -1.204668   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334082   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101961    0.000446    0.543472 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020025    0.159896    0.481163    1.024634 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.159896    0.000241    1.024876 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005171    0.103051    0.091192    1.116067 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.103051    0.000096    1.116163 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003412    0.091330    0.081038    1.197201 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.091330    0.000063    1.197264 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.197264   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101961    0.000446    0.543472 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793472   clock uncertainty
                                  0.000000    0.793472   clock reconvergence pessimism
                                  0.063750    0.857222   library hold time
                                              0.857222   data required time
---------------------------------------------------------------------------------------------
                                              0.857222   data required time
                                             -1.197264   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340042   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099377    0.000703    0.542561 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019483    0.156718    0.478452    1.021012 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.156718    0.000307    1.021320 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005248    0.133880    0.121333    1.142653 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.133880    0.000055    1.142707 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003436    0.078025    0.064208    1.206915 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.078025    0.000065    1.206980 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.206980   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099377    0.000703    0.542561 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792561   clock uncertainty
                                  0.000000    0.792561   clock reconvergence pessimism
                                  0.066677    0.859238   library hold time
                                              0.859238   data required time
---------------------------------------------------------------------------------------------
                                              0.859238   data required time
                                             -1.206980   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347742   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099376    0.000599    0.542456 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011636    0.111942    0.444112    0.986568 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.111942    0.000173    0.986742 v _2067_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005360    0.105949    0.095764    1.082505 ^ _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.105949    0.000102    1.082608 ^ _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004185    0.133243    0.110853    1.193461 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.133243    0.000082    1.193544 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.193544   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099376    0.000599    0.542456 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792456   clock uncertainty
                                  0.000000    0.792456   clock reconvergence pessimism
                                  0.050832    0.843288   library hold time
                                              0.843288   data required time
---------------------------------------------------------------------------------------------
                                              0.843288   data required time
                                             -1.193544   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350255   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107330    0.001128    0.547826 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015747    0.135081    0.463700    1.011526 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.135082    0.000276    1.011803 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005176    0.163185    0.131856    1.143658 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.163185    0.000054    1.143712 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003810    0.084951    0.070888    1.214600 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.084951    0.000072    1.214672 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.214672   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107330    0.001128    0.547826 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.797826   clock uncertainty
                                  0.000000    0.797826   clock reconvergence pessimism
                                  0.066497    0.864323   library hold time
                                              0.864323   data required time
---------------------------------------------------------------------------------------------
                                              0.864323   data required time
                                             -1.214672   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350349   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107183    0.001712    0.549115 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012063    0.114369    0.447519    0.996633 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.114369    0.000185    0.996819 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004498    0.152229    0.116043    1.112862 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.152229    0.000045    1.112907 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002933    0.110075    0.096480    1.209388 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.110075    0.000029    1.209416 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.209416   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107183    0.001712    0.549115 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.799115   clock uncertainty
                                  0.000000    0.799115   clock reconvergence pessimism
                                  0.059479    0.858594   library hold time
                                              0.858594   data required time
---------------------------------------------------------------------------------------------
                                              0.858594   data required time
                                             -1.209416   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350822   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107330    0.001149    0.547847 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014392    0.127476    0.457833    1.005679 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.127476    0.000164    1.005843 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005134    0.106742    0.098389    1.104232 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.106742    0.000095    1.104328 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003125    0.120223    0.104622    1.208949 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.120223    0.000031    1.208981 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.208981   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107330    0.001149    0.547847 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.797847   clock uncertainty
                                  0.000000    0.797847   clock reconvergence pessimism
                                  0.056377    0.854224   library hold time
                                              0.854224   data required time
---------------------------------------------------------------------------------------------
                                              0.854224   data required time
                                             -1.208981   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354757   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000351    0.545965 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008501    0.094360    0.431253    0.977218 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.094360    0.000087    0.977305 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.033767    0.200677    0.145790    1.123094 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                                         _0602_ (net)
                      0.200680    0.000417    1.123511 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003740    0.095398    0.094174    1.217685 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.095398    0.000069    1.217754 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.217754   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000351    0.545965 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.795965   clock uncertainty
                                  0.000000    0.795965   clock reconvergence pessimism
                                  0.063158    0.859122   library hold time
                                              0.859122   data required time
---------------------------------------------------------------------------------------------
                                              0.859122   data required time
                                             -1.217754   data arrival time
---------------------------------------------------------------------------------------------
                                              0.358632   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107176    0.001007    0.548410 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013470    0.122270    0.453667    1.002077 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.122270    0.000249    1.002325 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004831    0.173687    0.131529    1.133854 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.173687    0.000049    1.133902 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003419    0.105534    0.085998    1.219900 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.105534    0.000036    1.219936 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.219936   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107176    0.001007    0.548410 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.798410   clock uncertainty
                                  0.000000    0.798410   clock reconvergence pessimism
                                  0.060879    0.859288   library hold time
                                              0.859288   data required time
---------------------------------------------------------------------------------------------
                                              0.859288   data required time
                                             -1.219936   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360648   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107330    0.001175    0.547873 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018537    0.151081    0.476018    1.023891 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.151082    0.000250    1.024141 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006083    0.120386    0.111542    1.135683 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.120386    0.000125    1.135808 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002995    0.104493    0.084243    1.220050 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.104493    0.000028    1.220079 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.220079   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107330    0.001175    0.547873 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.797873   clock uncertainty
                                  0.000000    0.797873   clock reconvergence pessimism
                                  0.061231    0.859104   library hold time
                                              0.859104   data required time
---------------------------------------------------------------------------------------------
                                              0.859104   data required time
                                             -1.220079   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360975   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003357    0.340610 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201894    0.542504 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102184    0.000637    0.543141 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025259    0.190812    0.502615    1.045757 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.190812    0.000207    1.045964 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005266    0.120313    0.116382    1.162346 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.120313    0.000054    1.162399 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003243    0.077546    0.063276    1.225675 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.077546    0.000058    1.225733 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.225733   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003357    0.340610 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201894    0.542504 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102184    0.000637    0.543141 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793141   clock uncertainty
                                  0.000000    0.793141   clock reconvergence pessimism
                                  0.067351    0.860492   library hold time
                                              0.860492   data required time
---------------------------------------------------------------------------------------------
                                              0.860492   data required time
                                             -1.225733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.365241   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000511    0.550181 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018976    0.153778    0.478821    1.029001 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.153778    0.000222    1.029224 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006810    0.160731    0.135874    1.165097 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.160731    0.000145    1.165242 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003854    0.086353    0.067749    1.232991 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.086353    0.000069    1.233060 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.233060   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000511    0.550181 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.800181   clock uncertainty
                                  0.000000    0.800181   clock reconvergence pessimism
                                  0.066951    0.867132   library hold time
                                              0.867132   data required time
---------------------------------------------------------------------------------------------
                                              0.867132   data required time
                                             -1.233060   data arrival time
---------------------------------------------------------------------------------------------
                                              0.365928   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100739    0.001110    0.542555 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027083    0.201622    0.509576    1.052131 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.201623    0.000314    1.052445 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006512    0.123351    0.110881    1.163326 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.123351    0.000132    1.163458 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002999    0.077251    0.065187    1.228645 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.077251    0.000029    1.228674 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.228674   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100739    0.001110    0.542555 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792556   clock uncertainty
                                  0.000000    0.792556   clock reconvergence pessimism
                                  0.067129    0.859684   library hold time
                                              0.859684   data required time
---------------------------------------------------------------------------------------------
                                              0.859684   data required time
                                             -1.228674   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368990   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102490    0.000341    0.544814 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022834    0.176411    0.492693    1.037507 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.176412    0.000267    1.037774 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005055    0.120851    0.125974    1.163748 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.120851    0.000050    1.163798 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004328    0.082460    0.069193    1.232991 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.082460    0.000082    1.233073 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.233073   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102490    0.000341    0.544814 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794814   clock uncertainty
                                  0.000000    0.794814   clock reconvergence pessimism
                                  0.066147    0.860961   library hold time
                                              0.860961   data required time
---------------------------------------------------------------------------------------------
                                              0.860961   data required time
                                             -1.233073   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372112   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102520    0.000671    0.544553 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013746    0.123834    0.453993    0.998546 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.123834    0.000203    0.998749 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005151    0.166383    0.131704    1.130452 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.166383    0.000059    1.130511 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003357    0.089080    0.101656    1.232167 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.089080    0.000063    1.232230 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.232230   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102520    0.000671    0.544553 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794553   clock uncertainty
                                  0.000000    0.794553   clock reconvergence pessimism
                                  0.064445    0.858998   library hold time
                                              0.858998   data required time
---------------------------------------------------------------------------------------------
                                              0.858998   data required time
                                             -1.232230   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373232   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011    0.341264 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380    0.538644 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096450    0.000623    0.539267 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027268    0.202715    0.509583    1.048851 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.202716    0.000203    1.049053 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005002    0.110742    0.099559    1.148612 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.110742    0.000093    1.148705 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002884    0.089539    0.078595    1.227300 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.089539    0.000028    1.227328 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.227328   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011    0.341264 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380    0.538644 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096450    0.000623    0.539267 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.789267   clock uncertainty
                                  0.000000    0.789267   clock reconvergence pessimism
                                  0.063237    0.852504   library hold time
                                              0.852504   data required time
---------------------------------------------------------------------------------------------
                                              0.852504   data required time
                                             -1.227328   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374824   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000603    0.542154 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021975    0.171346    0.488769    1.030923 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.171347    0.000195    1.031118 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005206    0.115980    0.110694    1.141812 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.115980    0.000057    1.141869 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003268    0.106663    0.086029    1.227898 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.106663    0.000060    1.227958 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.227958   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000603    0.542154 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792154   clock uncertainty
                                  0.000000    0.792154   clock reconvergence pessimism
                                  0.059152    0.851306   library hold time
                                              0.851306   data required time
---------------------------------------------------------------------------------------------
                                              0.851306   data required time
                                             -1.227958   data arrival time
---------------------------------------------------------------------------------------------
                                              0.376652   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107179    0.001401    0.548803 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014670    0.129013    0.458911    1.007714 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.129013    0.000324    1.008038 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004915    0.160996    0.124776    1.132815 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.160996    0.000096    1.132911 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003412    0.116666    0.101299    1.234209 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.116666    0.000063    1.234273 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.234273   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107179    0.001401    0.548803 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.798803   clock uncertainty
                                  0.000000    0.798803   clock reconvergence pessimism
                                  0.057445    0.856248   library hold time
                                              0.856248   data required time
---------------------------------------------------------------------------------------------
                                              0.856248   data required time
                                             -1.234273   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378024   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099376    0.000646    0.542503 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023100    0.177965    0.493124    1.035627 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.177966    0.000194    1.035821 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006083    0.141795    0.133534    1.169355 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.141795    0.000172    1.169527 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003854    0.082752    0.067068    1.236595 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.082752    0.000074    1.236669 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.236669   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099376    0.000646    0.542503 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792503   clock uncertainty
                                  0.000000    0.792503   clock reconvergence pessimism
                                  0.065463    0.857966   library hold time
                                              0.857966   data required time
---------------------------------------------------------------------------------------------
                                              0.857966   data required time
                                             -1.236669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378703   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101962    0.000594    0.543619 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025248    0.190704    0.502371    1.045990 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.190705    0.000299    1.046290 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005326    0.146789    0.134421    1.180710 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.146789    0.000056    1.180766 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003015    0.077327    0.062007    1.242773 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.077327    0.000030    1.242803 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.242803   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101962    0.000594    0.543619 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793619   clock uncertainty
                                  0.000000    0.793619   clock reconvergence pessimism
                                  0.067362    0.860981   library hold time
                                              0.860981   data required time
---------------------------------------------------------------------------------------------
                                              0.860981   data required time
                                             -1.242803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381822   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311    0.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868    0.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111868    0.001518    0.551951 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023762    0.181920    0.498422    1.050373 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.181920    0.000194    1.050567 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005043    0.142105    0.129426    1.179993 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.142105    0.000049    1.180042 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004544    0.088070    0.071367    1.251409 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.088070    0.000093    1.251502 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.251502   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311    0.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868    0.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111868    0.001518    0.551951 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.801951   clock uncertainty
                                  0.000000    0.801951   clock reconvergence pessimism
                                  0.066618    0.868569   library hold time
                                              0.868569   data required time
---------------------------------------------------------------------------------------------
                                              0.868569   data required time
                                             -1.251502   data arrival time
---------------------------------------------------------------------------------------------
                                              0.382933   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011    0.341264 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380    0.538644 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096451    0.000666    0.539311 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024409    0.185654    0.497781    1.037091 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.185655    0.000342    1.037434 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004764    0.114733    0.111203    1.148637 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.114733    0.000089    1.148726 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003130    0.104947    0.084921    1.233647 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.104947    0.000056    1.233703 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.233703   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011    0.341264 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380    0.538644 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096451    0.000666    0.539311 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.789311   clock uncertainty
                                  0.000000    0.789311   clock reconvergence pessimism
                                  0.059075    0.848385   library hold time
                                              0.848385   data required time
---------------------------------------------------------------------------------------------
                                              0.848385   data required time
                                             -1.233703   data arrival time
---------------------------------------------------------------------------------------------
                                              0.385317   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107174    0.000572    0.547974 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009996    0.143099    0.486217    1.034191 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.143099    0.000072    1.034263 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010244    0.135637    0.108905    1.143168 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.135638    0.000178    1.143347 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003377    0.082505    0.073479    1.216826 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.082505    0.000034    1.216860 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.216860   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000408    0.544290 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794290   clock uncertainty
                                  0.000000    0.794290   clock reconvergence pessimism
                                  0.036614    0.830904   library hold time
                                              0.830904   data required time
---------------------------------------------------------------------------------------------
                                              0.830904   data required time
                                             -1.216860   data arrival time
---------------------------------------------------------------------------------------------
                                              0.385956   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104206    0.000579    0.546193 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024664    0.187225    0.500411    1.046604 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.187226    0.000344    1.046947 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004582    0.113385    0.110247    1.157194 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.113385    0.000084    1.157278 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003076    0.100893    0.086743    1.244021 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.100893    0.000031    1.244051 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.244051   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104206    0.000579    0.546193 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.796193   clock uncertainty
                                  0.000000    0.796193   clock reconvergence pessimism
                                  0.061709    0.857902   library hold time
                                              0.857902   data required time
---------------------------------------------------------------------------------------------
                                              0.857902   data required time
                                             -1.244051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386149   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111322    0.001018    0.550688 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022410    0.173916    0.492765    1.043453 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.173916    0.000157    1.043610 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005031    0.114866    0.110092    1.153702 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.114866    0.000054    1.153756 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004061    0.115041    0.091901    1.245657 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.115041    0.000078    1.245735 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.245735   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111322    0.001018    0.550688 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.800688   clock uncertainty
                                  0.000000    0.800688   clock reconvergence pessimism
                                  0.058776    0.859464   library hold time
                                              0.859464   data required time
---------------------------------------------------------------------------------------------
                                              0.859464   data required time
                                             -1.245735   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386271   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003357    0.340610 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201894    0.542504 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102184    0.000532    0.543037 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019296    0.155646    0.478275    1.021312 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.155646    0.000241    1.021553 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005372    0.114502    0.107683    1.129235 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.114502    0.000056    1.129292 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003130    0.122864    0.105101    1.234393 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.122864    0.000031    1.234424 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.234424   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003357    0.340610 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201894    0.542504 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102184    0.000532    0.543037 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793037   clock uncertainty
                                  0.000000    0.793037   clock reconvergence pessimism
                                  0.054539    0.847576   library hold time
                                              0.847576   data required time
---------------------------------------------------------------------------------------------
                                              0.847576   data required time
                                             -1.234424   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386848   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003357    0.340610 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201894    0.542504 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102184    0.000590    0.543095 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019001    0.153949    0.477144    1.020239 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.153949    0.000120    1.020359 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005643    0.116741    0.109179    1.129537 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.116741    0.000060    1.129597 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003572    0.126423    0.107737    1.237334 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.126423    0.000065    1.237400 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.237400   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003357    0.340610 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201894    0.542504 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102184    0.000590    0.543095 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793095   clock uncertainty
                                  0.000000    0.793095   clock reconvergence pessimism
                                  0.053444    0.846539   library hold time
                                              0.846539   data required time
---------------------------------------------------------------------------------------------
                                              0.846539   data required time
                                             -1.237400   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390861   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102452    0.001059    0.543761 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019530    0.157004    0.479257    1.023019 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.157004    0.000234    1.023253 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005748    0.118318    0.110777    1.134030 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.118318    0.000062    1.134092 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003566    0.126512    0.107743    1.241835 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.126512    0.000068    1.241903 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.241903   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102452    0.001059    0.543761 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793761   clock uncertainty
                                  0.000000    0.793761   clock reconvergence pessimism
                                  0.053470    0.847231   library hold time
                                              0.847231   data required time
---------------------------------------------------------------------------------------------
                                              0.847231   data required time
                                             -1.241903   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394672   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102520    0.000714    0.544597 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018928    0.153478    0.476788    1.021385 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.153478    0.000283    1.021668 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006661    0.189931    0.162797    1.184465 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.189931    0.000137    1.184602 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002827    0.083857    0.071093    1.255695 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.083857    0.000027    1.255721 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.255721   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102520    0.000683    0.544565 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794565   clock uncertainty
                                  0.000000    0.794565   clock reconvergence pessimism
                                  0.065792    0.860357   library hold time
                                              0.860357   data required time
---------------------------------------------------------------------------------------------
                                              0.860357   data required time
                                             -1.255721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.395364   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000345    0.541896 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026225    0.196522    0.506061    1.047957 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.196522    0.000159    1.048116 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005592    0.150845    0.138415    1.186531 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.150845    0.000105    1.186636 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003752    0.083700    0.066759    1.253395 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.083700    0.000040    1.253435 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.253435   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000345    0.541896 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.791896   clock uncertainty
                                  0.000000    0.791896   clock reconvergence pessimism
                                  0.065384    0.857280   library hold time
                                              0.857280   data required time
---------------------------------------------------------------------------------------------
                                              0.857280   data required time
                                             -1.253435   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396155   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000287    0.545901 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028163    0.208041    0.514580    1.060481 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.208041    0.000312    1.060793 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005603    0.131543    0.139402    1.200195 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.131543    0.000108    1.200303 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002905    0.073474    0.060879    1.261182 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.073474    0.000028    1.261211 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.261211   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000287    0.545901 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.795901   clock uncertainty
                                  0.000000    0.795901   clock reconvergence pessimism
                                  0.068820    0.864721   library hold time
                                              0.864721   data required time
---------------------------------------------------------------------------------------------
                                              0.864721   data required time
                                             -1.261211   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396490   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000316    0.541867 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023708    0.181569    0.495775    1.037643 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.181570    0.000316    1.037959 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004583    0.112254    0.108779    1.146738 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.112254    0.000045    1.146783 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004712    0.121638    0.096596    1.243379 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.121638    0.000096    1.243475 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.243475   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000316    0.541867 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.791867   clock uncertainty
                                  0.000000    0.791867   clock reconvergence pessimism
                                  0.054549    0.846416   library hold time
                                              0.846416   data required time
---------------------------------------------------------------------------------------------
                                              0.846416   data required time
                                             -1.243475   data arrival time
---------------------------------------------------------------------------------------------
                                              0.397059   slack (MET)


Startpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101323    0.000615    0.543872 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010333    0.104638    0.438766    0.982638 v _2330_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[2] (net)
                      0.104638    0.000092    0.982730 v _1199_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005308    0.206481    0.156490    1.139220 ^ _1199_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0615_ (net)
                      0.206481    0.000100    1.139320 ^ _1200_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002875    0.128155    0.105774    1.245094 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.128155    0.000028    1.245121 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.245121   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101323    0.000581    0.543838 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793838   clock uncertainty
                                  0.000000    0.793838   clock reconvergence pessimism
                                  0.052741    0.846578   library hold time
                                              0.846578   data required time
---------------------------------------------------------------------------------------------
                                              0.846578   data required time
                                             -1.245121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.398543   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311    0.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868    0.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111861    0.000527    0.550959 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.044704    0.180584    0.530489    1.081448 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                                         lf_inst.integrator[11] (net)
                      0.180586    0.000337    1.081785 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005301    0.145042    0.131227    1.213012 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.145042    0.000102    1.213114 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003469    0.080443    0.064785    1.277899 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.080443    0.000064    1.277963 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                              1.277963   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311    0.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868    0.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111861    0.000527    0.550959 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  0.250000    0.800959   clock uncertainty
                                  0.000000    0.800959   clock reconvergence pessimism
                                  0.076563    0.877522   library hold time
                                              0.877522   data required time
---------------------------------------------------------------------------------------------
                                              0.877522   data required time
                                             -1.277963   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400441   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003357    0.340610 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201894    0.542504 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102184    0.000634    0.543139 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023910    0.182783    0.497026    1.040165 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.182783    0.000174    1.040339 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010089    0.151782    0.130619    1.170958 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.151782    0.000074    1.171031 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003288    0.100786    0.084757    1.255789 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.100786    0.000061    1.255849 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.255849   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003357    0.340610 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201894    0.542504 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102184    0.000634    0.543139 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793139   clock uncertainty
                                  0.000000    0.793139   clock reconvergence pessimism
                                  0.061332    0.854471   library hold time
                                              0.854471   data required time
---------------------------------------------------------------------------------------------
                                              0.854471   data required time
                                             -1.255849   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401378   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003357    0.340610 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201894    0.542504 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102183    0.000417    0.542922 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017960    0.147727    0.472541    1.015463 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.147727    0.000106    1.015568 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005499    0.157451    0.162935    1.178503 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.157451    0.000058    1.178561 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004308    0.093812    0.083080    1.261640 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.093812    0.000085    1.261725 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.261725   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003357    0.340610 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201894    0.542504 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102183    0.000417    0.542922 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792922   clock uncertainty
                                  0.000000    0.792922   clock reconvergence pessimism
                                  0.063155    0.856077   library hold time
                                              0.856077   data required time
---------------------------------------------------------------------------------------------
                                              0.856077   data required time
                                             -1.261725   data arrival time
---------------------------------------------------------------------------------------------
                                              0.405648   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000560    0.546173 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012342    0.115933    0.448131    0.994304 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.115933    0.000174    0.994478 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.020580    0.247129    0.178249    1.172727 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.247130    0.000288    1.173014 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003248    0.089416    0.094167    1.267182 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.089416    0.000033    1.267215 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.267215   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000560    0.546173 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.796173   clock uncertainty
                                  0.000000    0.796173   clock reconvergence pessimism
                                  0.064703    0.860876   library hold time
                                              0.860876   data required time
---------------------------------------------------------------------------------------------
                                              0.860876   data required time
                                             -1.267215   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406339   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107178    0.001286    0.548689 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017564    0.145439    0.471755    1.020444 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.145439    0.000136    1.020580 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004834    0.178325    0.158461    1.179041 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.178325    0.000048    1.179089 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003652    0.108231    0.088197    1.267286 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.108231    0.000071    1.267357 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.267357   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107178    0.001286    0.548689 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.798689   clock uncertainty
                                  0.000000    0.798689   clock reconvergence pessimism
                                  0.060047    0.858736   library hold time
                                              0.858736   data required time
---------------------------------------------------------------------------------------------
                                              0.858736   data required time
                                             -1.267357   data arrival time
---------------------------------------------------------------------------------------------
                                              0.408621   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011    0.341264 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380    0.538644 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096450    0.000572    0.539216 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024074    0.183708    0.496535    1.035751 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.183709    0.000298    1.036049 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004817    0.114828    0.111086    1.147135 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.114828    0.000089    1.147224 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003154    0.123183    0.105289    1.252513 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.123183    0.000032    1.252545 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.252545   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011    0.341264 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380    0.538644 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096450    0.000572    0.539216 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.789216   clock uncertainty
                                  0.000000    0.789216   clock reconvergence pessimism
                                  0.053472    0.842688   library hold time
                                              0.842688   data required time
---------------------------------------------------------------------------------------------
                                              0.842688   data required time
                                             -1.252545   data arrival time
---------------------------------------------------------------------------------------------
                                              0.409856   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100741    0.001345    0.542791 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027092    0.201632    0.509454    1.052245 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.201634    0.000418    1.052662 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005573    0.125171    0.121659    1.174321 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.125171    0.000060    1.174382 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003431    0.110040    0.087811    1.262193 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.110040    0.000064    1.262257 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.262257   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100741    0.001345    0.542791 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792791   clock uncertainty
                                  0.000000    0.792791   clock reconvergence pessimism
                                  0.058195    0.850986   library hold time
                                              0.850986   data required time
---------------------------------------------------------------------------------------------
                                              0.850986   data required time
                                             -1.262257   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411271   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003357    0.340610 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201894    0.542504 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102183    0.000449    0.542954 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023837    0.182329    0.496666    1.039619 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.182331    0.000408    1.040027 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005718    0.122821    0.117468    1.157495 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.122821    0.000113    1.157608 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003214    0.125157    0.106541    1.264149 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.125157    0.000033    1.264182 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.264182   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003357    0.340610 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201894    0.542504 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102183    0.000449    0.542954 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792954   clock uncertainty
                                  0.000000    0.792954   clock reconvergence pessimism
                                  0.053833    0.846787   library hold time
                                              0.846787   data required time
---------------------------------------------------------------------------------------------
                                              0.846787   data required time
                                             -1.264182   data arrival time
---------------------------------------------------------------------------------------------
                                              0.417395   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107183    0.001752    0.549155 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021432    0.168179    0.488008    1.037163 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.168179    0.000140    1.037302 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004381    0.159302    0.132134    1.169436 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.159302    0.000042    1.169478 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002845    0.129876    0.104760    1.274238 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.129876    0.000027    1.274265 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.274265   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107183    0.001752    0.549155 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.799155   clock uncertainty
                                  0.000000    0.799155   clock reconvergence pessimism
                                  0.053370    0.852525   library hold time
                                              0.852525   data required time
---------------------------------------------------------------------------------------------
                                              0.852525   data required time
                                             -1.274265   data arrival time
---------------------------------------------------------------------------------------------
                                              0.421740   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100737    0.000710    0.542155 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028147    0.207958    0.513851    1.056007 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.207959    0.000343    1.056350 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005923    0.129486    0.126061    1.182410 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.129486    0.000120    1.182530 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003793    0.114672    0.090817    1.273347 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.114672    0.000072    1.273419 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.273419   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100737    0.000710    0.542155 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792155   clock uncertainty
                                  0.000000    0.792155   clock reconvergence pessimism
                                  0.056770    0.848925   library hold time
                                              0.848925   data required time
---------------------------------------------------------------------------------------------
                                              0.848925   data required time
                                             -1.273419   data arrival time
---------------------------------------------------------------------------------------------
                                              0.424494   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101962    0.000573    0.543598 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.026598    0.198715    0.507797    1.051395 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.198716    0.000329    1.051724 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004726    0.116990    0.114380    1.166104 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.116990    0.000044    1.166147 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003589    0.126640    0.107850    1.273998 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.126640    0.000065    1.274062 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.274062   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101962    0.000573    0.543598 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793598   clock uncertainty
                                  0.000000    0.793598   clock reconvergence pessimism
                                  0.053333    0.846932   library hold time
                                              0.846932   data required time
---------------------------------------------------------------------------------------------
                                              0.846932   data required time
                                             -1.274062   data arrival time
---------------------------------------------------------------------------------------------
                                              0.427131   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102141    0.000835    0.544618 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026334    0.197178    0.506893    1.051511 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.197178    0.000202    1.051713 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005036    0.153706    0.153388    1.205100 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.153706    0.000093    1.205194 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002899    0.094764    0.080290    1.285483 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.094764    0.000028    1.285512 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.285512   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102141    0.000835    0.544618 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794618   clock uncertainty
                                  0.000000    0.794618   clock reconvergence pessimism
                                  0.062901    0.857519   library hold time
                                              0.857519   data required time
---------------------------------------------------------------------------------------------
                                              0.857519   data required time
                                             -1.285512   data arrival time
---------------------------------------------------------------------------------------------
                                              0.427992   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000714    0.550384 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027878    0.206333    0.514825    1.065209 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.206335    0.000378    1.065587 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004855    0.119664    0.117391    1.182978 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.119664    0.000048    1.183025 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003002    0.122296    0.104831    1.287856 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.122296    0.000029    1.287885 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.287885   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000714    0.550384 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.800384   clock uncertainty
                                  0.000000    0.800384   clock reconvergence pessimism
                                  0.056532    0.856916   library hold time
                                              0.856916   data required time
---------------------------------------------------------------------------------------------
                                              0.856916   data required time
                                             -1.287885   data arrival time
---------------------------------------------------------------------------------------------
                                              0.430970   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000335    0.541886 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027745    0.205568    0.512192    1.054078 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.205569    0.000402    1.054480 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005838    0.128282    0.124750    1.179231 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.128282    0.000115    1.179345 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002829    0.121831    0.104627    1.283973 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.121831    0.000027    1.284000 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.284000   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000335    0.541886 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.791886   clock uncertainty
                                  0.000000    0.791886   clock reconvergence pessimism
                                  0.054489    0.846375   library hold time
                                              0.846375   data required time
---------------------------------------------------------------------------------------------
                                              0.846375   data required time
                                             -1.284000   data arrival time
---------------------------------------------------------------------------------------------
                                              0.437624   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101323    0.000309    0.543566 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030134    0.219842    0.522057    1.065623 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.219842    0.000170    1.065794 v _2032_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003858    0.074211    0.242526    1.308320 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.074211    0.000071    1.308391 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.308391   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101323    0.000309    0.543566 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793566   clock uncertainty
                                  0.000000    0.793566   clock reconvergence pessimism
                                  0.068033    0.861599   library hold time
                                              0.861599   data required time
---------------------------------------------------------------------------------------------
                                              0.861599   data required time
                                             -1.308391   data arrival time
---------------------------------------------------------------------------------------------
                                              0.446792   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102140    0.000638    0.544421 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030741    0.223472    0.524656    1.069077 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.223472    0.000348    1.069425 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003339    0.071642    0.240997    1.310422 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.071642    0.000062    1.310484 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.310484   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102140    0.000638    0.544421 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794421   clock uncertainty
                                  0.000000    0.794421   clock reconvergence pessimism
                                  0.068865    0.863286   library hold time
                                              0.863286   data required time
---------------------------------------------------------------------------------------------
                                              0.863286   data required time
                                             -1.310484   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447198   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102141    0.000786    0.544569 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013914    0.124781    0.454645    0.999214 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.124781    0.000223    0.999437 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011914    0.257879    0.233951    1.233388 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.257879    0.000184    1.233572 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004399    0.098880    0.075091    1.308662 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.098880    0.000090    1.308752 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.308752   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102141    0.000786    0.544569 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794569   clock uncertainty
                                  0.000000    0.794569   clock reconvergence pessimism
                                  0.061839    0.856408   library hold time
                                              0.856408   data required time
---------------------------------------------------------------------------------------------
                                              0.856408   data required time
                                             -1.308752   data arrival time
---------------------------------------------------------------------------------------------
                                              0.452344   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102140    0.000302    0.544085 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028397    0.209458    0.515192    1.059277 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.209458    0.000322    1.059599 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005872    0.129317    0.126085    1.185684 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.129317    0.000117    1.185801 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004058    0.135420    0.112741    1.298542 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.135420    0.000081    1.298623 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.298623   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102140    0.000302    0.544085 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794085   clock uncertainty
                                  0.000000    0.794085   clock reconvergence pessimism
                                  0.050667    0.844752   library hold time
                                              0.844752   data required time
---------------------------------------------------------------------------------------------
                                              0.844752   data required time
                                             -1.298623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.453871   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102491    0.000736    0.545210 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.034851    0.248150    0.541671    1.086880 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.248206    0.000366    1.087246 v _2073_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006443    0.169994    0.160224    1.247470 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.169994    0.000131    1.247601 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003698    0.086964    0.067076    1.314677 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.086964    0.000071    1.314748 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.314748   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102491    0.000736    0.545210 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.795210   clock uncertainty
                                  0.000000    0.795210   clock reconvergence pessimism
                                  0.064985    0.860194   library hold time
                                              0.860194   data required time
---------------------------------------------------------------------------------------------
                                              0.860194   data required time
                                             -1.314748   data arrival time
---------------------------------------------------------------------------------------------
                                              0.454553   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000360    0.545974 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030028    0.219178    0.522061    1.068035 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.219181    0.000554    1.068588 v _2039_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004985    0.123356    0.121807    1.190395 ^ _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.123356    0.000092    1.190487 ^ _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004357    0.137798    0.113988    1.304476 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.137798    0.000084    1.304560 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.304560   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000360    0.545974 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.795974   clock uncertainty
                                  0.000000    0.795974   clock reconvergence pessimism
                                  0.050341    0.846315   library hold time
                                              0.846315   data required time
---------------------------------------------------------------------------------------------
                                              0.846315   data required time
                                             -1.304560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.458244   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099376    0.000606    0.542464 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020281    0.161419    0.481771    1.024235 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.161419    0.000149    1.024384 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.012182    0.306365    0.218730    1.243114 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.306365    0.000209    1.243323 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002946    0.101253    0.069650    1.312973 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.101253    0.000028    1.313002 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.313002   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099376    0.000606    0.542464 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792464   clock uncertainty
                                  0.000000    0.792464   clock reconvergence pessimism
                                  0.060664    0.853128   library hold time
                                              0.853128   data required time
---------------------------------------------------------------------------------------------
                                              0.853128   data required time
                                             -1.313002   data arrival time
---------------------------------------------------------------------------------------------
                                              0.459874   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101324    0.000832    0.544088 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017868    0.147195    0.471936    1.016024 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.147195    0.000162    1.016186 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.023923    0.313175    0.231152    1.247338 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.313175    0.000310    1.247648 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003207    0.118976    0.072003    1.319650 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.118976    0.000033    1.319683 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.319683   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101324    0.000776    0.544032 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794032   clock uncertainty
                                  0.000000    0.794032   clock reconvergence pessimism
                                  0.055564    0.849596   library hold time
                                              0.849596   data required time
---------------------------------------------------------------------------------------------
                                              0.849596   data required time
                                             -1.319683   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470087   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000469    0.546083 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029633    0.216806    0.520443    1.066526 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.216809    0.000500    1.067026 v _2044_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006825    0.139355    0.135550    1.202576 ^ _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.139355    0.000143    1.202719 ^ _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004263    0.139192    0.115249    1.317968 v _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.139192    0.000085    1.318053 v _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.318053   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000469    0.546083 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.796083   clock uncertainty
                                  0.000000    0.796083   clock reconvergence pessimism
                                  0.049912    0.845995   library hold time
                                              0.845995   data required time
---------------------------------------------------------------------------------------------
                                              0.845995   data required time
                                             -1.318053   data arrival time
---------------------------------------------------------------------------------------------
                                              0.472058   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000419    0.544302 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006071    0.080220    0.418423    0.962725 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.080220    0.000120    0.962845 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.027696    0.324511    0.218510    1.181355 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0601_ (net)
                      0.324512    0.000332    1.181686 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.008999    0.117681    0.140950    1.322637 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.117681    0.000121    1.322758 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.322758   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000419    0.544302 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794302   clock uncertainty
                                  0.000000    0.794302   clock reconvergence pessimism
                                  0.056201    0.850502   library hold time
                                              0.850502   data required time
---------------------------------------------------------------------------------------------
                                              0.850502   data required time
                                             -1.322758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.472255   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107175    0.000757    0.548159 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.024554    0.186537    0.500461    1.048620 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.186540    0.000468    1.049088 v _1143_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.020846    0.252921    0.199255    1.248343 ^ _1143_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0560_ (net)
                      0.252921    0.000315    1.248658 ^ _2285_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004987    0.089381    0.087472    1.336130 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.089381    0.000098    1.336228 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.336228   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107175    0.000757    0.548159 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.798159   clock uncertainty
                                  0.000000    0.798159   clock reconvergence pessimism
                                  0.065319    0.863478   library hold time
                                              0.863478   data required time
---------------------------------------------------------------------------------------------
                                              0.863478   data required time
                                             -1.336228   data arrival time
---------------------------------------------------------------------------------------------
                                              0.472751   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000948    0.547646 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.034223    0.244348    0.539635    1.087281 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.244348    0.000231    1.087513 v _2249_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005356    0.131979    0.130366    1.217879 ^ _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.131979    0.000100    1.217979 ^ _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003282    0.127394    0.107977    1.325956 v _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.127394    0.000033    1.325989 v _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.325989   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000948    0.547646 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.797646   clock uncertainty
                                  0.000000    0.797646   clock reconvergence pessimism
                                  0.054165    0.851810   library hold time
                                              0.851810   data required time
---------------------------------------------------------------------------------------------
                                              0.851810   data required time
                                             -1.325989   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474178   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102520    0.000714    0.544597 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018928    0.153478    0.476788    1.021385 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.153478    0.000321    1.021706 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010782    0.235958    0.180910    1.202616 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.235958    0.000179    1.202795 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004111    0.137894    0.116420    1.319214 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.137894    0.000079    1.319293 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.319293   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102520    0.000714    0.544597 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794597   clock uncertainty
                                  0.000000    0.794597   clock reconvergence pessimism
                                  0.049980    0.844577   library hold time
                                              0.844577   data required time
---------------------------------------------------------------------------------------------
                                              0.844577   data required time
                                             -1.319293   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474716   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000340    0.544222 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009412    0.137130    0.481737    1.025959 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.137130    0.000072    1.026031 ^ fanout258/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021298    0.255194    0.248080    1.274112 ^ fanout258/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net258 (net)
                      0.255195    0.000278    1.274390 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002935    0.074149    0.069973    1.344362 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.074149    0.000028    1.344391 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.344391   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000340    0.544222 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794222   clock uncertainty
                                  0.000000    0.794222   clock reconvergence pessimism
                                  0.068297    0.862519   library hold time
                                              0.862519   data required time
---------------------------------------------------------------------------------------------
                                              0.862519   data required time
                                             -1.344391   data arrival time
---------------------------------------------------------------------------------------------
                                              0.481872   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102520    0.000714    0.544597 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018928    0.153478    0.476788    1.021385 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.153478    0.000260    1.021645 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.007006    0.331654    0.228066    1.249711 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      0.331654    0.000090    1.249802 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003000    0.113774    0.094251    1.344053 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.113774    0.000029    1.344082 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.344082   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000584    0.544466 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794466   clock uncertainty
                                  0.000000    0.794466   clock reconvergence pessimism
                                  0.057403    0.851870   library hold time
                                              0.851870   data required time
---------------------------------------------------------------------------------------------
                                              0.851870   data required time
                                             -1.344082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492212   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102490    0.000334    0.544807 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020651    0.163550    0.483780    1.028588 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.163553    0.000434    1.029022 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016719    0.388191    0.266248    1.295270 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      0.388191    0.000176    1.295446 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003487    0.085851    0.074444    1.369890 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.085851    0.000064    1.369954 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.369954   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102490    0.000334    0.544807 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794807   clock uncertainty
                                  0.000000    0.794807   clock reconvergence pessimism
                                  0.065272    0.860079   library hold time
                                              0.860079   data required time
---------------------------------------------------------------------------------------------
                                              0.860079   data required time
                                             -1.369954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509874   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000903    0.547601 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.039450    0.276594    0.560682    1.108283 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.276596    0.000456    1.108738 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005607    0.141130    0.139671    1.248409 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.141130    0.000110    1.248519 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003659    0.132945    0.111465    1.359984 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.132945    0.000067    1.360051 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.360051   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000903    0.547601 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.797601   clock uncertainty
                                  0.000000    0.797601   clock reconvergence pessimism
                                  0.052452    0.850052   library hold time
                                              0.850052   data required time
---------------------------------------------------------------------------------------------
                                              0.850052   data required time
                                             -1.360051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509999   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104206    0.000579    0.546193 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011788    0.112781    0.445706    0.991899 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.112781    0.000191    0.992089 v _1213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.021360    0.471793    0.301312    1.293401 ^ _1213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0623_ (net)
                      0.471793    0.000278    1.293679 ^ _1216_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004009    0.107472    0.077338    1.371017 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.107472    0.000044    1.371061 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.371061   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104206    0.000579    0.546193 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.796193   clock uncertainty
                                  0.000000    0.796193   clock reconvergence pessimism
                                  0.059683    0.855875   library hold time
                                              0.855875   data required time
---------------------------------------------------------------------------------------------
                                              0.855875   data required time
                                             -1.371061   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515185   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102454    0.001287    0.543989 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021407    0.167970    0.486804    1.030793 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.167971    0.000345    1.031138 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016365    0.381889    0.263779    1.294917 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      0.381889    0.000117    1.295033 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004585    0.103009    0.085449    1.380483 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.103009    0.000090    1.380573 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.380573   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102454    0.001287    0.543989 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793989   clock uncertainty
                                  0.000000    0.793989   clock reconvergence pessimism
                                  0.060703    0.854692   library hold time
                                              0.854692   data required time
---------------------------------------------------------------------------------------------
                                              0.854692   data required time
                                             -1.380573   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525880   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000441    0.541993 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020886    0.164969    0.484403    1.026396 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.164969    0.000159    1.026555 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016209    0.379093    0.261352    1.287907 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      0.379093    0.000178    1.288085 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005029    0.109844    0.089803    1.377888 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.109844    0.000105    1.377993 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.377993   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000441    0.541993 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.791993   clock uncertainty
                                  0.000000    0.791993   clock reconvergence pessimism
                                  0.058174    0.850167   library hold time
                                              0.850167   data required time
---------------------------------------------------------------------------------------------
                                              0.850167   data required time
                                             -1.377993   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527826   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107327    0.000748    0.547446 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.041593    0.289997    0.568821    1.116267 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.289998    0.000306    1.116573 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006737    0.153939    0.152299    1.268872 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.153939    0.000139    1.269011 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004283    0.141613    0.117083    1.386094 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.141613    0.000083    1.386177 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.386177   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107327    0.000748    0.547446 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.797446   clock uncertainty
                                  0.000000    0.797446   clock reconvergence pessimism
                                  0.049777    0.847223   library hold time
                                              0.847223   data required time
---------------------------------------------------------------------------------------------
                                              0.847223   data required time
                                             -1.386177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.538953   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100737    0.000738    0.542183 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004649    0.072328    0.410673    0.952856 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.072328    0.000050    0.952906 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015487    0.179040    0.199361    1.152267 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.179042    0.000259    1.152526 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006529    0.129709    0.122617    1.275143 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.129709    0.000135    1.275278 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003607    0.130572    0.109852    1.385131 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.130572    0.000038    1.385169 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.385169   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100737    0.000738    0.542183 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792183   clock uncertainty
                                  0.000000    0.792183   clock reconvergence pessimism
                                  0.051882    0.844065   library hold time
                                              0.844065   data required time
---------------------------------------------------------------------------------------------
                                              0.844065   data required time
                                             -1.385169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541104   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000438    0.544320 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.037153    0.262169    0.550725    1.095045 v _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      0.262173    0.000604    1.095649 v _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.008073    0.194987    0.242283    1.337932 ^ _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.194987    0.000247    1.338179 ^ _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002940    0.085885    0.072562    1.410740 v _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.085885    0.000029    1.410769 v _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.410769   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004444    0.341697 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185    0.543882 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000438    0.544320 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794320   clock uncertainty
                                  0.000000    0.794320   clock reconvergence pessimism
                                  0.065269    0.859589   library hold time
                                              0.859589   data required time
---------------------------------------------------------------------------------------------
                                              0.859589   data required time
                                             -1.410769   data arrival time
---------------------------------------------------------------------------------------------
                                              0.551180   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000358    0.541910 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013862    0.182579    0.508369    1.050279 ^ _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.182579    0.000117    1.050395 ^ _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.020948    0.240870    0.182326    1.232721 v _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.240870    0.000171    1.232892 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003023    0.140668    0.145417    1.378309 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.140668    0.000030    1.378339 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.378339   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000358    0.541910 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.791910   clock uncertainty
                                  0.000000    0.791910   clock reconvergence pessimism
                                  0.035076    0.826985   library hold time
                                              0.826985   data required time
---------------------------------------------------------------------------------------------
                                              0.826985   data required time
                                             -1.378339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.551353   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000948    0.547646 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.034223    0.244348    0.539635    1.087281 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.244351    0.000577    1.087859 v _1421_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.011297    0.290063    0.254983    1.342842 ^ _1421_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0802_ (net)
                      0.290063    0.000095    1.342937 ^ _1423_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004395    0.082975    0.074204    1.417141 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.082975    0.000088    1.417229 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.417229   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000872    0.547570 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.797570   clock uncertainty
                                  0.000000    0.797570   clock reconvergence pessimism
                                  0.067008    0.864578   library hold time
                                              0.864578   data required time
---------------------------------------------------------------------------------------------
                                              0.864578   data required time
                                             -1.417229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.552651   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102491    0.000578    0.545051 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021696    0.169676    0.487997    1.033048 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.169678    0.000386    1.033434 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.022162    0.486326    0.324051    1.357485 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      0.486326    0.000378    1.357863 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002898    0.104613    0.051214    1.409077 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.104613    0.000028    1.409105 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.409105   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102491    0.000578    0.545051 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.795051   clock uncertainty
                                  0.000000    0.795051   clock reconvergence pessimism
                                  0.060217    0.855268   library hold time
                                              0.855268   data required time
---------------------------------------------------------------------------------------------
                                              0.855268   data required time
                                             -1.409105   data arrival time
---------------------------------------------------------------------------------------------
                                              0.553837   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104206    0.000579    0.546193 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011788    0.112781    0.445706    0.991899 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.112781    0.000143    0.992042 v _1212_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.008413    0.094654    0.185906    1.177948 v _1212_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0622_ (net)
                      0.094654    0.000159    1.178107 v _1219_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.020477    0.226268    0.164728    1.342835 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.226268    0.000154    1.342989 ^ _1221_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004042    0.100584    0.073319    1.416308 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.100584    0.000075    1.416383 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.416383   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104206    0.000635    0.546248 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.796249   clock uncertainty
                                  0.000000    0.796249   clock reconvergence pessimism
                                  0.061804    0.858053   library hold time
                                              0.858053   data required time
---------------------------------------------------------------------------------------------
                                              0.858053   data required time
                                             -1.416383   data arrival time
---------------------------------------------------------------------------------------------
                                              0.558330   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102141    0.000786    0.544569 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013914    0.183020    0.509005    1.053573 ^ _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.183020    0.000218    1.053791 ^ _1277_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010889    0.150764    0.118738    1.172529 v _1277_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0677_ (net)
                      0.150764    0.000084    1.172614 v _1285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013370    0.196302    0.161136    1.333749 ^ _1285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0684_ (net)
                      0.196302    0.000259    1.334008 ^ _1287_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005125    0.103161    0.080456    1.414465 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.103161    0.000099    1.414564 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.414564   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102142    0.000918    0.544701 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794701   clock uncertainty
                                  0.000000    0.794701   clock reconvergence pessimism
                                  0.060593    0.855294   library hold time
                                              0.855294   data required time
---------------------------------------------------------------------------------------------
                                              0.855294   data required time
                                             -1.414564   data arrival time
---------------------------------------------------------------------------------------------
                                              0.559269   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104206    0.000635    0.546248 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014027    0.125426    0.455601    1.001850 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.125426    0.000167    1.002017 v _1217_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008613    0.141944    0.121832    1.123849 ^ _1217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0626_ (net)
                      0.141944    0.000081    1.123930 ^ _1224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.030012    0.157848    0.128865    1.252796 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.157848    0.000509    1.253305 v _1226_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002914    0.133896    0.140502    1.393806 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.133896    0.000028    1.393834 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.393834   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104206    0.000603    0.546217 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.796217   clock uncertainty
                                  0.000000    0.796217   clock reconvergence pessimism
                                  0.035741    0.831958   library hold time
                                              0.831958   data required time
---------------------------------------------------------------------------------------------
                                              0.831958   data required time
                                             -1.393834   data arrival time
---------------------------------------------------------------------------------------------
                                              0.561876   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111324    0.001326    0.550996 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012967    0.173466    0.505132    1.056128 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.173466    0.000115    1.056242 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.013587    0.174999    0.138140    1.194383 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.174999    0.000134    1.194517 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005086    0.180685    0.150522    1.345039 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.180685    0.000100    1.345139 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002810    0.103018    0.082595    1.427735 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.103018    0.000027    1.427762 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.427762   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111324    0.001326    0.550996 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.800996   clock uncertainty
                                  0.000000    0.800996   clock reconvergence pessimism
                                  0.062494    0.863489   library hold time
                                              0.863489   data required time
---------------------------------------------------------------------------------------------
                                              0.863489   data required time
                                             -1.427762   data arrival time
---------------------------------------------------------------------------------------------
                                              0.564272   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101962    0.000612    0.543638 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013887    0.182824    0.508825    1.052462 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.182824    0.000188    1.052650 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005397    0.112002    0.088565    1.141216 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.112002    0.000056    1.141271 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.025534    0.301911    0.213432    1.354704 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0755_ (net)
                      0.301911    0.000218    1.354921 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003658    0.081454    0.076159    1.431080 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.081454    0.000066    1.431146 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.431146   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101962    0.000612    0.543638 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793638   clock uncertainty
                                  0.000000    0.793638   clock reconvergence pessimism
                                  0.066297    0.859935   library hold time
                                              0.859935   data required time
---------------------------------------------------------------------------------------------
                                              0.859935   data required time
                                             -1.431146   data arrival time
---------------------------------------------------------------------------------------------
                                              0.571211   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011    0.341264 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380    0.538644 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096451    0.000766    0.539411 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019155    0.236472    0.539748    1.079158 ^ _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.236472    0.000315    1.079474 ^ _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008043    0.144093    0.110872    1.190346 v _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.144093    0.000082    1.190428 v _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004810    0.175179    0.138087    1.328514 ^ _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.175179    0.000048    1.328562 ^ _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005581    0.121896    0.100718    1.429280 v _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.121896    0.000121    1.429401 v _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.429401   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011    0.341264 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380    0.538644 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096451    0.000766    0.539411 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.789411   clock uncertainty
                                  0.000000    0.789411   clock reconvergence pessimism
                                  0.053868    0.843278   library hold time
                                              0.843278   data required time
---------------------------------------------------------------------------------------------
                                              0.843278   data required time
                                             -1.429401   data arrival time
---------------------------------------------------------------------------------------------
                                              0.586123   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102490    0.000313    0.544786 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015175    0.195991    0.516781    1.061567 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.195991    0.000133    1.061701 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.010776    0.151969    0.125464    1.187165 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.151969    0.000153    1.187317 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.016998    0.212347    0.165911    1.353228 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.212347    0.000188    1.353416 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004913    0.112362    0.085716    1.439131 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.112362    0.000100    1.439232 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.439232   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102490    0.000313    0.544786 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794786   clock uncertainty
                                  0.000000    0.794786   clock reconvergence pessimism
                                  0.057832    0.852618   library hold time
                                              0.852618   data required time
---------------------------------------------------------------------------------------------
                                              0.852618   data required time
                                             -1.439232   data arrival time
---------------------------------------------------------------------------------------------
                                              0.586613   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100339    0.000656    0.542208 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020277    0.161334    0.481771    1.023978 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.161335    0.000499    1.024477 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.022784    0.497595    0.328483    1.352960 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      0.497595    0.000266    1.353227 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004511    0.117741    0.081957    1.435184 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.117741    0.000085    1.435269 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.435269   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100339    0.000656    0.542208 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792208   clock uncertainty
                                  0.000000    0.792208   clock reconvergence pessimism
                                  0.055747    0.847955   library hold time
                                              0.847955   data required time
---------------------------------------------------------------------------------------------
                                              0.847955   data required time
                                             -1.435269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587315   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311    0.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868    0.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111861    0.000519    0.550951 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010244    0.104110    0.440415    0.991366 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.104110    0.000153    0.991519 v fanout253/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026838    0.200773    0.261763    1.253283 v fanout253/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net253 (net)
                      0.200774    0.000292    1.253574 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006383    0.161166    0.146411    1.399986 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.161166    0.000128    1.400114 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002913    0.079399    0.061788    1.461902 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.079399    0.000028    1.461930 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.461930   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311    0.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868    0.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111861    0.000519    0.550951 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.800951   clock uncertainty
                                  0.000000    0.800951   clock reconvergence pessimism
                                  0.068867    0.869818   library hold time
                                              0.869818   data required time
---------------------------------------------------------------------------------------------
                                              0.869818   data required time
                                             -1.461930   data arrival time
---------------------------------------------------------------------------------------------
                                              0.592111   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102452    0.001025    0.543727 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013449    0.122163    0.452658    0.996385 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.122163    0.000193    0.996579 v fanout250/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022299    0.245229    0.253502    1.250080 v fanout250/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net250 (net)
                      0.245230    0.000260    1.250340 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004965    0.151720    0.146303    1.396643 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.151720    0.000049    1.396692 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002941    0.077743    0.061692    1.458383 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.077743    0.000028    1.458412 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.458412   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102452    0.001025    0.543727 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793727   clock uncertainty
                                  0.000000    0.793727   clock reconvergence pessimism
                                  0.067356    0.861083   library hold time
                                              0.861083   data required time
---------------------------------------------------------------------------------------------
                                              0.861083   data required time
                                             -1.458412   data arrival time
---------------------------------------------------------------------------------------------
                                              0.597329   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099377    0.000701    0.542558 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011728    0.112445    0.444493    0.987051 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.112445    0.000169    0.987220 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029284    0.215490    0.274322    1.261542 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.215491    0.000248    1.261790 v _2056_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005389    0.151065    0.142224    1.404014 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.151065    0.000103    1.404116 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003096    0.078783    0.062643    1.466759 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.078783    0.000031    1.466790 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.466790   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099377    0.000701    0.542558 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792558   clock uncertainty
                                  0.000000    0.792558   clock reconvergence pessimism
                                  0.066482    0.859040   library hold time
                                              0.859040   data required time
---------------------------------------------------------------------------------------------
                                              0.859040   data required time
                                             -1.466790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607750   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100736    0.000491    0.541937 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026652    0.199045    0.507805    1.049742 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.199047    0.000466    1.050208 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007748    0.200262    0.181573    1.231781 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.200262    0.000074    1.231855 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006183    0.122629    0.095901    1.327755 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.122629    0.000127    1.327882 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003071    0.131922    0.109585    1.437467 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.131922    0.000030    1.437497 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.437497   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100736    0.000592    0.542038 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792038   clock uncertainty
                                  0.000000    0.792038   clock reconvergence pessimism
                                  0.035111    0.827149   library hold time
                                              0.827149   data required time
---------------------------------------------------------------------------------------------
                                              0.827149   data required time
                                             -1.437497   data arrival time
---------------------------------------------------------------------------------------------
                                              0.610348   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101324    0.000850    0.544107 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010813    0.107326    0.440874    0.984981 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.107326    0.000084    0.985065 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021239    0.234715    0.243662    1.228727 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.234716    0.000332    1.229059 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003435    0.072116    0.244115    1.473174 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.072116    0.000062    1.473236 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.473236   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101324    0.000850    0.544107 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794107   clock uncertainty
                                  0.000000    0.794107   clock reconvergence pessimism
                                  0.068574    0.862680   library hold time
                                              0.862680   data required time
---------------------------------------------------------------------------------------------
                                              0.862680   data required time
                                             -1.473236   data arrival time
---------------------------------------------------------------------------------------------
                                              0.610556   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000600    0.550270 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012568    0.117205    0.450574    1.000844 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.117205    0.000144    1.000988 v fanout243/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024098    0.184478    0.254851    1.255838 v fanout243/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net243 (net)
                      0.184478    0.000205    1.256043 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004932    0.116028    0.112150    1.368193 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.116028    0.000091    1.368284 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003018    0.121869    0.104545    1.472829 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.121869    0.000030    1.472858 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.472858   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000600    0.550270 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.800270   clock uncertainty
                                  0.000000    0.800270   clock reconvergence pessimism
                                  0.056664    0.856934   library hold time
                                              0.856934   data required time
---------------------------------------------------------------------------------------------
                                              0.856934   data required time
                                             -1.472858   data arrival time
---------------------------------------------------------------------------------------------
                                              0.615925   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000583    0.550252 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018151    0.148804    0.475140    1.025392 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.148805    0.000242    1.025634 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.013890    0.321265    0.222583    1.248216 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.321265    0.000222    1.248439 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003951    0.102554    0.081125    1.329564 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.102554    0.000042    1.329606 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004150    0.069710    0.160698    1.490303 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.069710    0.000075    1.490378 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.490378   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000874    0.547572 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.797572   clock uncertainty
                                  0.000000    0.797572   clock reconvergence pessimism
                                  0.070440    0.868012   library hold time
                                              0.868012   data required time
---------------------------------------------------------------------------------------------
                                              0.868012   data required time
                                             -1.490378   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622366   slack (MET)


Startpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102140    0.000620    0.544403 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018666    0.231524    0.537907    1.082310 ^ _2298_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[11] (net)
                      0.231524    0.000267    1.082577 ^ _1266_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.013482    0.175344    0.146147    1.228723 v _1266_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0667_ (net)
                      0.175344    0.000118    1.228841 v _1268_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006221    0.200527    0.162114    1.390955 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.200527    0.000129    1.391084 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002789    0.108273    0.084740    1.475825 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.108273    0.000026    1.475851 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.475851   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102140    0.000620    0.544403 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794403   clock uncertainty
                                  0.000000    0.794403   clock reconvergence pessimism
                                  0.059020    0.853423   library hold time
                                              0.853423   data required time
---------------------------------------------------------------------------------------------
                                              0.853423   data required time
                                             -1.475851   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622429   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102492    0.000760    0.545233 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.018772    0.232636    0.538695    1.083928 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.232636    0.000140    1.084067 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.016816    0.209606    0.165760    1.249828 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.209606    0.000210    1.250037 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006403    0.194330    0.164658    1.414696 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.194330    0.000129    1.414825 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003234    0.088137    0.068772    1.483597 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.088137    0.000032    1.483629 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.483629   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102492    0.000760    0.545233 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.795233   clock uncertainty
                                  0.000000    0.795233   clock reconvergence pessimism
                                  0.064682    0.859915   library hold time
                                              0.859915   data required time
---------------------------------------------------------------------------------------------
                                              0.859915   data required time
                                             -1.483629   data arrival time
---------------------------------------------------------------------------------------------
                                              0.623714   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101961    0.000330    0.543355 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011455    0.110910    0.443787    0.987142 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.110910    0.000148    0.987291 v fanout245/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026728    0.200136    0.263442    1.250733 v fanout245/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net245 (net)
                      0.200136    0.000158    1.250891 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005131    0.120912    0.117844    1.368735 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.120912    0.000098    1.368833 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002855    0.120879    0.104016    1.472849 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.120879    0.000027    1.472876 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.472876   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101961    0.000330    0.543355 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793355   clock uncertainty
                                  0.000000    0.793355   clock reconvergence pessimism
                                  0.055106    0.848461   library hold time
                                              0.848461   data required time
---------------------------------------------------------------------------------------------
                                              0.848461   data required time
                                             -1.472876   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624416   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102142    0.000861    0.544644 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010791    0.107189    0.440906    0.985550 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.107189    0.000142    0.985692 v fanout252/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028931    0.213298    0.271006    1.256698 v fanout252/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net252 (net)
                      0.213300    0.000368    1.257066 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005944    0.130673    0.127722    1.384788 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.130673    0.000069    1.384856 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002947    0.122446    0.105647    1.490503 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.122446    0.000029    1.490532 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.490532   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102142    0.000861    0.544644 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794644   clock uncertainty
                                  0.000000    0.794644   clock reconvergence pessimism
                                  0.054659    0.849303   library hold time
                                              0.849303   data required time
---------------------------------------------------------------------------------------------
                                              0.849303   data required time
                                             -1.490532   data arrival time
---------------------------------------------------------------------------------------------
                                              0.641229   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000583    0.550252 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018151    0.226355    0.536623    1.086876 ^ _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.226355    0.000238    1.087113 ^ _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005758    0.194199    0.331216    1.418329 ^ _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.194199    0.000114    1.418443 ^ _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002920    0.107503    0.084953    1.503397 v _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.107503    0.000028    1.503425 v _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.503425   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000583    0.550252 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.800252   clock uncertainty
                                  0.000000    0.800252   clock reconvergence pessimism
                                  0.061106    0.861359   library hold time
                                              0.861359   data required time
---------------------------------------------------------------------------------------------
                                              0.861359   data required time
                                             -1.503425   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642066   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102454    0.001221    0.543924 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011539    0.111387    0.444270    0.988194 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.111387    0.000106    0.988300 v fanout251/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027180    0.202823    0.265340    1.253640 v fanout251/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net251 (net)
                      0.202825    0.000370    1.254010 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007277    0.141211    0.135045    1.389055 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.141211    0.000158    1.389212 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002776    0.120521    0.105637    1.494850 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.120521    0.000027    1.494876 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.494876   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102454    0.001221    0.543924 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793923   clock uncertainty
                                  0.000000    0.793923   clock reconvergence pessimism
                                  0.055314    0.849238   library hold time
                                              0.849238   data required time
---------------------------------------------------------------------------------------------
                                              0.849238   data required time
                                             -1.494876   data arrival time
---------------------------------------------------------------------------------------------
                                              0.645639   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101962    0.000612    0.543638 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013887    0.124635    0.454518    0.998156 v _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.124635    0.000146    0.998302 v _1365_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012390    0.183253    0.147050    1.145352 ^ _1365_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0753_ (net)
                      0.183253    0.000217    1.145570 ^ _1381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007847    0.118746    0.100492    1.246062 v _1381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0768_ (net)
                      0.118746    0.000079    1.246141 v _1382_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005755    0.192236    0.159518    1.405659 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.192236    0.000114    1.405773 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003419    0.110579    0.088302    1.494075 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.110579    0.000035    1.494110 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.494110   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011    0.341264 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380    0.538644 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096451    0.000748    0.539392 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.789392   clock uncertainty
                                  0.000000    0.789392   clock reconvergence pessimism
                                  0.057345    0.846737   library hold time
                                              0.846737   data required time
---------------------------------------------------------------------------------------------
                                              0.846737   data required time
                                             -1.494110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.647373   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101961    0.000466    0.543491 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011296    0.109995    0.443044    0.986535 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.109995    0.000180    0.986715 v fanout244/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029137    0.214559    0.272787    1.259502 v fanout244/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net244 (net)
                      0.214559    0.000191    1.259693 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006861    0.139291    0.135185    1.394878 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.139291    0.000144    1.395023 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003276    0.128518    0.108731    1.503753 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.128518    0.000061    1.503814 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.503814   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101961    0.000466    0.543491 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793492   clock uncertainty
                                  0.000000    0.793492   clock reconvergence pessimism
                                  0.052755    0.846247   library hold time
                                              0.846247   data required time
---------------------------------------------------------------------------------------------
                                              0.846247   data required time
                                             -1.503814   data arrival time
---------------------------------------------------------------------------------------------
                                              0.657567   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102493    0.001015    0.545488 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012046    0.114194    0.446438    0.991926 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.114194    0.000206    0.992132 v fanout254/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028957    0.213529    0.273521    1.265653 v fanout254/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net254 (net)
                      0.213531    0.000395    1.266048 v _2088_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006884    0.139327    0.135073    1.401121 ^ _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.139327    0.000143    1.401264 ^ _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003518    0.131138    0.110332    1.511596 v _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.131138    0.000066    1.511662 v _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.511662   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102493    0.001015    0.545488 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.795488   clock uncertainty
                                  0.000000    0.795488   clock reconvergence pessimism
                                  0.052054    0.847543   library hold time
                                              0.847543   data required time
---------------------------------------------------------------------------------------------
                                              0.847543   data required time
                                             -1.511662   data arrival time
---------------------------------------------------------------------------------------------
                                              0.664120   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099377    0.000687    0.542544 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023500    0.180340    0.494778    1.037323 v _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.180342    0.000370    1.037693 v _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005265    0.119625    0.347200    1.384892 v _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.119625    0.000056    1.384948 v _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002931    0.129169    0.107555    1.492504 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.129169    0.000028    1.492532 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.492532   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099377    0.000687    0.542544 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792544   clock uncertainty
                                  0.000000    0.792544   clock reconvergence pessimism
                                  0.034914    0.827458   library hold time
                                              0.827458   data required time
---------------------------------------------------------------------------------------------
                                              0.827458   data required time
                                             -1.492532   data arrival time
---------------------------------------------------------------------------------------------
                                              0.665074   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111324    0.001245    0.550915 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010556    0.105874    0.441715    0.992630 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.105874    0.000136    0.992765 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.020651    0.274895    0.197513    1.190278 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.274895    0.000298    1.190576 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009776    0.129244    0.109878    1.300455 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.129244    0.000207    1.300662 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005752    0.190721    0.143199    1.443861 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.190721    0.000111    1.443972 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002991    0.107073    0.085055    1.529028 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.107073    0.000029    1.529056 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.529056   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111324    0.001245    0.550915 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.800914   clock uncertainty
                                  0.000000    0.800914   clock reconvergence pessimism
                                  0.061240    0.862154   library hold time
                                              0.862154   data required time
---------------------------------------------------------------------------------------------
                                              0.862154   data required time
                                             -1.529056   data arrival time
---------------------------------------------------------------------------------------------
                                              0.666902   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100736    0.000491    0.541937 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026652    0.314901    0.586899    1.128836 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.314903    0.000351    1.129187 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.010843    0.152485    0.135610    1.264797 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.152485    0.000158    1.264955 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011378    0.243721    0.185472    1.450427 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.243721    0.000090    1.450517 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003628    0.095006    0.074049    1.524566 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.095006    0.000068    1.524634 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.524634   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100736    0.000491    0.541937 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.791937   clock uncertainty
                                  0.000000    0.791937   clock reconvergence pessimism
                                  0.062553    0.854489   library hold time
                                              0.854489   data required time
---------------------------------------------------------------------------------------------
                                              0.854489   data required time
                                             -1.524634   data arrival time
---------------------------------------------------------------------------------------------
                                              0.670145   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100739    0.001000    0.542446 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012821    0.118625    0.449534    0.991980 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.118625    0.000156    0.992135 v fanout249/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032841    0.236948    0.290658    1.282793 v fanout249/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net249 (net)
                      0.236950    0.000372    1.283165 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005404    0.130821    0.129094    1.412260 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.130821    0.000103    1.412362 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002991    0.124029    0.105951    1.518313 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.124029    0.000029    1.518342 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.518342   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100739    0.001000    0.542446 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792446   clock uncertainty
                                  0.000000    0.792446   clock reconvergence pessimism
                                  0.053894    0.846339   library hold time
                                              0.846339   data required time
---------------------------------------------------------------------------------------------
                                              0.846339   data required time
                                             -1.518342   data arrival time
---------------------------------------------------------------------------------------------
                                              0.672003   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100741    0.001339    0.542785 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015747    0.135105    0.462447    1.005232 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.135105    0.000222    1.005454 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.017924    0.244698    0.187321    1.192775 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.244698    0.000386    1.193161 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008709    0.138141    0.102403    1.295564 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.138141    0.000171    1.295735 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005992    0.195625    0.148392    1.444127 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.195625    0.000123    1.444250 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002940    0.108036    0.085265    1.529515 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.108036    0.000029    1.529544 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.529544   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100741    0.001339    0.542785 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792785   clock uncertainty
                                  0.000000    0.792785   clock reconvergence pessimism
                                  0.058811    0.851596   library hold time
                                              0.851596   data required time
---------------------------------------------------------------------------------------------
                                              0.851596   data required time
                                             -1.529544   data arrival time
---------------------------------------------------------------------------------------------
                                              0.677948   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102492    0.000857    0.545331 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011944    0.113650    0.446039    0.991370 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.113650    0.000166    0.991536 v fanout255/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028523    0.210916    0.271597    1.263133 v fanout255/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net255 (net)
                      0.210916    0.000231    1.263364 v _2081_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007889    0.182049    0.179851    1.443216 ^ _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.182049    0.000174    1.443390 ^ _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004606    0.112812    0.091869    1.535259 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.112812    0.000093    1.535352 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.535352   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102492    0.000857    0.545331 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.795331   clock uncertainty
                                  0.000000    0.795331   clock reconvergence pessimism
                                  0.057694    0.853025   library hold time
                                              0.853025   data required time
---------------------------------------------------------------------------------------------
                                              0.853025   data required time
                                             -1.535352   data arrival time
---------------------------------------------------------------------------------------------
                                              0.682327   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100741    0.001289    0.542734 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015498    0.133687    0.461304    1.004038 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.133687    0.000277    1.004315 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011673    0.176428    0.144867    1.149182 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.176428    0.000090    1.149271 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009270    0.123735    0.108016    1.257288 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.123735    0.000191    1.257478 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.008393    0.214869    0.202387    1.459866 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.214869    0.000192    1.460057 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003000    0.076430    0.087975    1.548032 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.076430    0.000028    1.548060 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.548060   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102449    0.000253    0.542955 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792955   clock uncertainty
                                  0.000000    0.792955   clock reconvergence pessimism
                                  0.067694    0.860649   library hold time
                                              0.860649   data required time
---------------------------------------------------------------------------------------------
                                              0.860649   data required time
                                             -1.548060   data arrival time
---------------------------------------------------------------------------------------------
                                              0.687411   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107327    0.000790    0.547488 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.019150    0.154706    0.478532    1.026020 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.154706    0.000248    1.026268 v fanout242/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024313    0.265232    0.273257    1.299525 v fanout242/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net242 (net)
                      0.265232    0.000151    1.299676 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004958    0.132874    0.131743    1.431419 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.132874    0.000092    1.431511 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003276    0.127474    0.108035    1.539546 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.127474    0.000034    1.539580 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.539580   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107327    0.000790    0.547488 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.797488   clock uncertainty
                                  0.000000    0.797488   clock reconvergence pessimism
                                  0.054140    0.851627   library hold time
                                              0.851627   data required time
---------------------------------------------------------------------------------------------
                                              0.851627   data required time
                                             -1.539580   data arrival time
---------------------------------------------------------------------------------------------
                                              0.687953   slack (MET)


Startpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000611    0.542163 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009189    0.134851    0.479946    1.022109 ^ _2310_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[23] (net)
                      0.134851    0.000077    1.022186 ^ _1360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.015922    0.184100    0.140311    1.162497 v _1360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0749_ (net)
                      0.184100    0.000276    1.162773 v _1361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007485    0.136920    0.145159    1.307932 ^ _1361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0750_ (net)
                      0.136920    0.000139    1.308072 ^ _1363_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004469    0.099119    0.079215    1.387287 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.099119    0.000089    1.387376 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002813    0.063333    0.164124    1.551500 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.063333    0.000026    1.551526 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.551526   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000611    0.542163 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792163   clock uncertainty
                                  0.000000    0.792163   clock reconvergence pessimism
                                  0.070632    0.862795   library hold time
                                              0.862795   data required time
---------------------------------------------------------------------------------------------
                                              0.862795   data required time
                                             -1.551526   data arrival time
---------------------------------------------------------------------------------------------
                                              0.688731   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311    0.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868    0.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111865    0.001285    0.551717 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013030    0.119805    0.452717    1.004434 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.119805    0.000152    1.004586 v fanout284/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028383    0.305284    0.290027    1.294613 v fanout284/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net284 (net)
                      0.305286    0.000380    1.294993 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005780    0.148875    0.147643    1.442636 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.148875    0.000116    1.442752 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005229    0.130539    0.103072    1.545824 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.130539    0.000108    1.545932 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.545932   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311    0.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868    0.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111865    0.001285    0.551717 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.801717   clock uncertainty
                                  0.000000    0.801717   clock reconvergence pessimism
                                  0.054091    0.855808   library hold time
                                              0.855808   data required time
---------------------------------------------------------------------------------------------
                                              0.855808   data required time
                                             -1.545932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.690124   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102451    0.000743    0.543446 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015242    0.132249    0.460525    1.003970 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.132249    0.000190    1.004160 v fanout246/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035517    0.252970    0.305955    1.310115 v fanout246/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net246 (net)
                      0.252972    0.000449    1.310564 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007065    0.191458    0.182380    1.492944 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.191458    0.000151    1.493095 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002957    0.090509    0.077602    1.570697 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.090509    0.000029    1.570726 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.570726   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102451    0.000743    0.543446 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.793446   clock uncertainty
                                  0.000000    0.793446   clock reconvergence pessimism
                                  0.064062    0.857507   library hold time
                                              0.857507   data required time
---------------------------------------------------------------------------------------------
                                              0.857507   data required time
                                             -1.570726   data arrival time
---------------------------------------------------------------------------------------------
                                              0.713219   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100741    0.001289    0.542734 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015498    0.133687    0.461304    1.004038 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.133687    0.000289    1.004327 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.013801    0.335497    0.227808    1.232135 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      0.335497    0.000241    1.232376 ^ fanout233/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022421    0.267620    0.284246    1.516622 ^ fanout233/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net233 (net)
                      0.267622    0.000430    1.517053 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006181    0.121600    0.096420    1.613472 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.121600    0.000145    1.613617 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.613617   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100741    0.001289    0.542734 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.792734   clock uncertainty
                                  0.000000    0.792734   clock reconvergence pessimism
                                  0.054641    0.847375   library hold time
                                              0.847375   data required time
---------------------------------------------------------------------------------------------
                                              0.847375   data required time
                                             -1.613617   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766242   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.005033    0.049222    0.020716    4.820716 v ref_clk (in)
                                                         ref_clk (net)
                      0.049222    0.000000    4.820716 v input65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.003184    0.065156    0.115114    4.935830 v input65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net65 (net)
                      0.065156    0.000030    4.935860 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002883    0.066461    0.155102    5.090962 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.066461    0.000028    5.090990 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.090990   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101325    0.000969    0.544225 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.794225   clock uncertainty
                                  0.000000    0.794225   clock reconvergence pessimism
                                  0.070032    0.864256   library hold time
                                              0.864256   data required time
---------------------------------------------------------------------------------------------
                                              0.864256   data required time
                                             -5.090990   data arrival time
---------------------------------------------------------------------------------------------
                                              4.226734   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279528    0.000191    5.210434 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.290522    0.375719    5.586153 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.290529    0.000799    5.586952 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.232127    0.340764    5.927716 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.232136    0.000851    5.928567 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025243    0.274560    0.295436    6.224004 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.274568    0.000809    6.224813 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.224813   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107175    0.000702    0.548105 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.798105   clock uncertainty
                                  0.000000    0.798105   clock reconvergence pessimism
                                  0.009834    0.807939   library hold time
                                              0.807939   data required time
---------------------------------------------------------------------------------------------
                                              0.807939   data required time
                                             -6.224813   data arrival time
---------------------------------------------------------------------------------------------
                                              5.416873   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102142    0.000861    0.544644 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010791    0.107189    0.440906    0.985550 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.107189    0.000191    0.985741 v output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073829    0.219846    0.274767    1.260508 v output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.219857    0.000848    1.261356 v debug_dco_word[13] (out)
                                              1.261356   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.261356   data arrival time
---------------------------------------------------------------------------------------------
                                              5.811357   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101961    0.000466    0.543491 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011296    0.109995    0.443044    0.986535 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.109995    0.000302    0.986837 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073940    0.220136    0.275669    1.262506 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.220147    0.000871    1.263377 v debug_dco_word[22] (out)
                                              1.263377   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.263377   data arrival time
---------------------------------------------------------------------------------------------
                                              5.813377   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101961    0.000330    0.543355 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011455    0.110910    0.443787    0.987142 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.110910    0.000209    0.987351 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073514    0.219097    0.275240    1.262591 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.219106    0.000818    1.263408 v debug_dco_word[21] (out)
                                              1.263408   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.263408   data arrival time
---------------------------------------------------------------------------------------------
                                              5.813408   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102454    0.001221    0.543924 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011539    0.111387    0.444270    0.988194 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.111387    0.000187    0.988381 v output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073581    0.219263    0.275477    1.263859 v output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.219272    0.000818    1.264677 v debug_dco_word[14] (out)
                                              1.264677   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.264677   data arrival time
---------------------------------------------------------------------------------------------
                                              5.814677   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311    0.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868    0.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111861    0.000519    0.550951 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010244    0.104110    0.440415    0.991366 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.104110    0.000182    0.991548 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073561    0.219180    0.273529    1.265077 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.219190    0.000818    1.265895 v debug_dco_word[11] (out)
                                              1.265895   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.265895   data arrival time
---------------------------------------------------------------------------------------------
                                              5.815895   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102492    0.000857    0.545331 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011944    0.113650    0.446039    0.991370 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.113650    0.000231    0.991601 v output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074164    0.220729    0.276995    1.268597 v output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.220740    0.000874    1.269471 v debug_dco_word[8] (out)
                                              1.269471   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.269471   data arrival time
---------------------------------------------------------------------------------------------
                                              5.819471   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100739    0.001000    0.542446 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012821    0.118625    0.449534    0.991980 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.118625    0.000271    0.992251 v output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073611    0.219370    0.277444    1.269695 v output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.219379    0.000802    1.270497 v debug_dco_word[17] (out)
                                              1.270497   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.270497   data arrival time
---------------------------------------------------------------------------------------------
                                              5.820497   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102493    0.001015    0.545488 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012046    0.114194    0.446438    0.991926 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.114194    0.000332    0.992258 v output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074627    0.221905    0.277844    1.270101 v output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.221918    0.000942    1.271043 v debug_dco_word[9] (out)
                                              1.271043   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.271043   data arrival time
---------------------------------------------------------------------------------------------
                                              5.821043   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102452    0.001025    0.543727 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013449    0.122163    0.452658    0.996385 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.122163    0.000238    0.996623 v output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073894    0.220071    0.278795    1.275418 v output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.220082    0.000871    1.276289 v debug_dco_word[15] (out)
                                              1.276289   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.276289   data arrival time
---------------------------------------------------------------------------------------------
                                              5.826289   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000600    0.550270 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012568    0.117205    0.450574    1.000844 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.117205    0.000139    1.000983 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075150    0.223104    0.279067    1.280050 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.223136    0.001496    1.281546 v debug_dco_word[26] (out)
                                              1.281546   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.281546   data arrival time
---------------------------------------------------------------------------------------------
                                              5.831546   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102451    0.000743    0.543446 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015242    0.132249    0.460525    1.003970 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.132249    0.000316    1.004286 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073479    0.219106    0.280807    1.285093 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.219115    0.000801    1.285893 v debug_dco_word[19] (out)
                                              1.285893   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.285893   data arrival time
---------------------------------------------------------------------------------------------
                                              5.835894   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107327    0.000790    0.547488 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.019150    0.154706    0.478532    1.026020 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.154706    0.000652    1.026672 v output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075460    0.224255    0.289929    1.316600 v output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.224265    0.000855    1.317455 v debug_dco_word[29] (out)
                                              1.317455   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.317455   data arrival time
---------------------------------------------------------------------------------------------
                                              5.867455   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279528    0.000191    5.210434 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.290522    0.375719    5.586153 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.290529    0.000799    5.586952 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.232127    0.340764    5.927716 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.232127    0.000220    5.927936 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023659    0.259085    0.286056    6.213992 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.259087    0.000428    6.214420 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032399    0.235223    0.333563    6.547983 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.235230    0.000751    6.548734 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003315    0.068270    0.194509    6.743243 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.068270    0.000034    6.743277 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.743277   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107181    0.001526    0.548928 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    0.798928   clock uncertainty
                                  0.000000    0.798928   clock reconvergence pessimism
                                  0.070782    0.869711   library hold time
                                              0.869711   data required time
---------------------------------------------------------------------------------------------
                                              0.869711   data required time
                                             -6.743277   data arrival time
---------------------------------------------------------------------------------------------
                                              5.873567   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011    0.341264 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380    0.538644 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096450    0.000572    0.539216 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024074    0.183708    0.496535    1.035751 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.183710    0.000419    1.036170 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074466    0.221860    0.296041    1.332210 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.221868    0.000715    1.332925 v debug_dco_word[25] (out)
                                              1.332925   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.332925   data arrival time
---------------------------------------------------------------------------------------------
                                              5.882926   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104206    0.000579    0.546193 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024664    0.187225    0.500411    1.046604 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.187227    0.000436    1.047040 v output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074400    0.221508    0.296371    1.343410 v output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.221534    0.001344    1.344755 v debug_dco_word[4] (out)
                                              1.344755   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.344755   data arrival time
---------------------------------------------------------------------------------------------
                                              5.894754   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107175    0.000757    0.548159 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.024554    0.186537    0.500461    1.048620 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.186543    0.000652    1.049272 v output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073664    0.219789    0.295372    1.344644 v output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.219800    0.000835    1.345480 v lock_detect (out)
                                              1.345480   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.345480   data arrival time
---------------------------------------------------------------------------------------------
                                              5.895480   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101962    0.000594    0.543619 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025248    0.190704    0.502371    1.045990 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.190707    0.000459    1.046450 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075036    0.222609    0.298251    1.344701 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.222642    0.001512    1.346213 v debug_dco_word[23] (out)
                                              1.346213   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.346213   data arrival time
---------------------------------------------------------------------------------------------
                                              5.896213   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011    0.341264 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380    0.538644 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096450    0.000623    0.539267 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027268    0.202715    0.509583    1.048851 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.202717    0.000430    1.049281 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074491    0.222005    0.301070    1.350351 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.222013    0.000727    1.351078 v debug_dco_word[24] (out)
                                              1.351078   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.351078   data arrival time
---------------------------------------------------------------------------------------------
                                              5.901078   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102141    0.000835    0.544618 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026334    0.197178    0.506893    1.051511 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.197179    0.000356    1.051867 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074354    0.221573    0.299253    1.351120 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.221585    0.000900    1.352020 v debug_dco_word[12] (out)
                                              1.352020   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.352020   data arrival time
---------------------------------------------------------------------------------------------
                                              5.902020   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100739    0.001110    0.542555 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027083    0.201622    0.509576    1.052131 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.201624    0.000423    1.052554 v output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073465    0.219380    0.299033    1.351588 v output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.219389    0.000801    1.352388 v debug_dco_word[16] (out)
                                              1.352388   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.352388   data arrival time
---------------------------------------------------------------------------------------------
                                              5.902389   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000335    0.541886 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027745    0.205568    0.512192    1.054078 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.205569    0.000439    1.054517 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073926    0.220523    0.300801    1.355318 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.220533    0.000850    1.356167 v debug_dco_word[20] (out)
                                              1.356167   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.356167   data arrival time
---------------------------------------------------------------------------------------------
                                              5.906168   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102140    0.000302    0.544085 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028397    0.209458    0.515192    1.059277 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.209460    0.000503    1.059779 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074197    0.221229    0.302245    1.362025 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.221240    0.000875    1.362899 v debug_dco_word[10] (out)
                                              1.362899   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.362899   data arrival time
---------------------------------------------------------------------------------------------
                                              5.912899   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000714    0.550384 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027878    0.206333    0.514825    1.065209 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.206338    0.000663    1.065872 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074301    0.221547    0.301754    1.367626 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.221553    0.000670    1.368297 v debug_dco_word[27] (out)
                                              1.368297   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.368297   data arrival time
---------------------------------------------------------------------------------------------
                                              5.918297   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101323    0.000309    0.543566 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030134    0.219842    0.522057    1.065623 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.219847    0.000695    1.066318 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074635    0.222477    0.305865    1.372184 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.222483    0.000642    1.372826 v debug_dco_word[1] (out)
                                              1.372826   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.372826   data arrival time
---------------------------------------------------------------------------------------------
                                              5.922825   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000469    0.546083 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029633    0.216806    0.520443    1.066526 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.216814    0.000818    1.067344 v output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074551    0.222009    0.304364    1.371708 v output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.222037    0.001390    1.373098 v debug_dco_word[3] (out)
                                              1.373098   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.373098   data arrival time
---------------------------------------------------------------------------------------------
                                              5.923098   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000360    0.545974 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030028    0.219178    0.522061    1.068035 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.219185    0.000763    1.068797 v output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074137    0.221192    0.304892    1.373690 v output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.221198    0.000635    1.374325 v debug_dco_word[2] (out)
                                              1.374325   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.374325   data arrival time
---------------------------------------------------------------------------------------------
                                              5.924325   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000948    0.547646 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.034223    0.244348    0.539635    1.087281 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.244420    0.001216    1.088497 v output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073487    0.219790    0.309377    1.397874 v output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.219799    0.000790    1.398664 v debug_dco_word[31] (out)
                                              1.398664   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.398664   data arrival time
---------------------------------------------------------------------------------------------
                                              5.948664   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102491    0.000736    0.545210 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.034851    0.248150    0.541671    1.086880 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.248206    0.000408    1.087288 v output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074176    0.221603    0.311478    1.398766 v output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.221609    0.000641    1.399407 v debug_dco_word[7] (out)
                                              1.399407   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.399407   data arrival time
---------------------------------------------------------------------------------------------
                                              5.949408   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000903    0.547601 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.039450    0.276594    0.560682    1.108283 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.276609    0.001155    1.109438 v output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073633    0.220498    0.316830    1.426268 v output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.220508    0.000803    1.427071 v debug_dco_word[30] (out)
                                              1.427071   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.427071   data arrival time
---------------------------------------------------------------------------------------------
                                              5.977071   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107327    0.000748    0.547446 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.041593    0.289997    0.568821    1.116267 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.290028    0.001694    1.117961 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075129    0.223762    0.321832    1.439793 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.223792    0.001452    1.441246 v debug_dco_word[28] (out)
                                              1.441246   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.441246   data arrival time
---------------------------------------------------------------------------------------------
                                              5.991246   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099376    0.000599    0.542456 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011636    0.111942    0.444112    0.986568 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.111942    0.000088    0.986656 v fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024660    0.187777    0.255377    1.242033 v fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.187778    0.000321    1.242355 v output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074284    0.221428    0.296866    1.539220 v output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.221434    0.000643    1.539864 v debug_dco_word[6] (out)
                                              1.539864   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.539864   data arrival time
---------------------------------------------------------------------------------------------
                                              6.089864   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099377    0.000701    0.542558 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011728    0.112445    0.444493    0.987051 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.112445    0.000169    0.987220 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029284    0.215490    0.274322    1.261542 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.215493    0.000452    1.261994 v output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074616    0.222177    0.304137    1.566130 v output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.222204    0.001370    1.567500 v debug_dco_word[5] (out)
                                              1.567500   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.567500   data arrival time
---------------------------------------------------------------------------------------------
                                              6.117500   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101324    0.000850    0.544107 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010813    0.107326    0.440874    0.984981 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.107326    0.000084    0.985065 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021239    0.234715    0.243662    1.228727 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.234716    0.000314    1.229041 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006305    0.096670    0.179350    1.408391 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.096670    0.000117    1.408508 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076256    0.225326    0.275502    1.684010 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.225362    0.001593    1.685603 v debug_dco_word[0] (out)
                                              1.685603   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.685603   data arrival time
---------------------------------------------------------------------------------------------
                                              6.235603   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100737    0.000738    0.542183 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004649    0.072328    0.410673    0.952856 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.072328    0.000050    0.952906 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015487    0.179040    0.199361    1.152267 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.179041    0.000205    1.152472 v fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026111    0.196876    0.283001    1.435473 v fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.196878    0.000386    1.435859 v output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074185    0.221142    0.298915    1.734775 v output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.221153    0.000876    1.735651 v debug_dco_word[18] (out)
                                              1.735651   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.735651   data arrival time
---------------------------------------------------------------------------------------------
                                              6.285651   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000872    0.547570 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.005522    0.077170    0.416512    0.964082 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.077170    0.000109    0.964192 v fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017690    0.200015    0.214098    1.178290 v fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.200016    0.000292    1.178582 v fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019866    0.221608    0.256214    1.434796 v fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.221611    0.000463    1.435259 v fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024200    0.264304    0.287482    1.722741 v fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.264307    0.000509    1.723250 v fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009964    0.130574    0.207930    1.931180 v fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.130574    0.000225    1.931405 v fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.019618    0.218836    0.238973    2.170378 v fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.218837    0.000309    2.170686 v output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073368    0.219238    0.303421    2.474107 v output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.219247    0.000772    2.474879 v pll_out (out)
                                              2.474879   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.474879   data arrival time
---------------------------------------------------------------------------------------------
                                              7.024879   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247656    0.000634    8.065771 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030146    0.352667    0.315329    8.381101 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.352669    0.000510    8.381610 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026815    0.314136    0.313764    8.695374 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.314136    0.000305    8.695679 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007065    0.249383    0.141368    8.837047 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.249383    0.000151    8.837198 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002957    0.192288    0.166192    9.003390 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.192288    0.000029    9.003420 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.003420   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003485   24.340738 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963   24.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102451    0.000744   24.543446 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293446   clock uncertainty
                                  0.000000   24.293446   clock reconvergence pessimism
                                 -0.131341   24.162104   library setup time
                                             24.162104   data required time
---------------------------------------------------------------------------------------------
                                             24.162104   data required time
                                             -9.003420   data arrival time
---------------------------------------------------------------------------------------------
                                             15.158684   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279538    0.000937    5.211181 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.184009    0.289508    5.500689 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.184205    0.003393    5.504081 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.122947    0.109507    5.613588 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.122947    0.000152    5.613740 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.330549    0.289958    5.903698 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.330561    0.001087    5.904786 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.313050    0.310261    6.215046 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.313050    0.000152    6.215199 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.205455    0.244344    6.459542 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.205455    0.000215    6.459757 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.348161    0.309158    6.768915 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.348171    0.001033    6.769947 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.142357    0.210814    6.980762 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.142357    0.000080    6.980842 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.170861    0.109256    7.090097 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.170861    0.000273    7.090371 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.336399    0.320625    7.410996 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.336399    0.000162    7.411158 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.248823    0.297572    7.708730 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.248831    0.000782    7.709511 v fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.228935    0.270070    7.979582 v fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.228936    0.000231    7.979813 v fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013382    0.161090    0.222608    8.202420 v fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.161090    0.000092    8.202513 v fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026971    0.291426    0.290799    8.493312 v fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.291430    0.000576    8.493888 v _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.006656    0.435596    0.321644    8.815532 ^ _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      0.435596    0.000139    8.815671 ^ _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002999    0.221403    0.149088    8.964759 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.221403    0.000029    8.964788 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.964788   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003585   24.340837 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200608   24.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100739    0.001110   24.542555 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292557   clock uncertainty
                                  0.000000   24.292557   clock reconvergence pessimism
                                 -0.168172   24.124386   library setup time
                                             24.124386   data required time
---------------------------------------------------------------------------------------------
                                             24.124386   data required time
                                             -8.964788   data arrival time
---------------------------------------------------------------------------------------------
                                             15.159596   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268565    0.000663    8.077518 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029116    0.341709    0.309972    8.387490 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.341712    0.000563    8.388053 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029902    0.350448    0.319299    8.707353 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.350448    0.000269    8.707622 ^ _1978_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005718    0.137436    0.084023    8.791644 v _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.137436    0.000114    8.791758 v _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003214    0.256201    0.163897    8.955655 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.256201    0.000033    8.955688 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.955688   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003356   24.340609 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201895   24.542503 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102183    0.000449   24.542953 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292953   clock uncertainty
                                  0.000000   24.292953   clock reconvergence pessimism
                                 -0.134865   24.158089   library setup time
                                             24.158089   data required time
---------------------------------------------------------------------------------------------
                                             24.158089   data required time
                                             -8.955688   data arrival time
---------------------------------------------------------------------------------------------
                                             15.202401   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268565    0.000663    8.077518 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029116    0.341709    0.309972    8.387490 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.341709    0.000159    8.387649 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025745    0.306424    0.293512    8.681161 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.306424    0.000305    8.681465 ^ _2229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006737    0.180174    0.091118    8.772584 v _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.180174    0.000139    8.772722 v _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004283    0.269472    0.184727    8.957449 ^ _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.269472    0.000083    8.957532 ^ _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.957532   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003602   24.340855 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842   24.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107327    0.000748   24.547445 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.297447   clock uncertainty
                                  0.000000   24.297447   clock reconvergence pessimism
                                 -0.133892   24.163553   library setup time
                                             24.163553   data required time
---------------------------------------------------------------------------------------------
                                             24.163553   data required time
                                             -8.957532   data arrival time
---------------------------------------------------------------------------------------------
                                             15.206021   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268565    0.000663    8.077518 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029116    0.341709    0.309972    8.387490 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.341712    0.000563    8.388053 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029902    0.350448    0.319299    8.707353 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.350452    0.000616    8.707969 ^ _2205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004817    0.131031    0.076968    8.784937 v _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.131031    0.000089    8.785026 v _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003154    0.254046    0.161538    8.946564 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.254046    0.000032    8.946596 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.946596   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011   24.341265 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380   24.538643 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096450    0.000572   24.539215 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.289217   clock uncertainty
                                  0.000000   24.289217   clock reconvergence pessimism
                                 -0.136322   24.152895   library setup time
                                             24.152895   data required time
---------------------------------------------------------------------------------------------
                                             24.152895   data required time
                                             -8.946596   data arrival time
---------------------------------------------------------------------------------------------
                                             15.206301   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247656    0.000634    8.065771 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030146    0.352667    0.315329    8.381101 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.352669    0.000510    8.381610 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026815    0.314136    0.313764    8.695374 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.314139    0.000568    8.695943 ^ _2170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005838    0.141723    0.084500    8.780443 v _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.141723    0.000115    8.780558 v _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002829    0.249424    0.162143    8.942701 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.249424    0.000027    8.942728 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.942728   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003817   24.341070 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200480   24.541550 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000336   24.541885 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.291887   clock uncertainty
                                  0.000000   24.291887   clock reconvergence pessimism
                                 -0.135186   24.156700   library setup time
                                             24.156700   data required time
---------------------------------------------------------------------------------------------
                                             24.156700   data required time
                                             -8.942728   data arrival time
---------------------------------------------------------------------------------------------
                                             15.213973   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247656    0.000634    8.065771 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030146    0.352667    0.315329    8.381101 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.352674    0.000915    8.382015 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025981    0.308940    0.295591    8.677607 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.308943    0.000592    8.678199 ^ _2183_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006861    0.154293    0.092095    8.770294 v _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.154293    0.000145    8.770439 v _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003276    0.254306    0.169342    8.939781 ^ _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.254306    0.000061    8.939842 ^ _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.939842   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004000   24.341253 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201771   24.543024 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101961    0.000465   24.543489 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293491   clock uncertainty
                                  0.000000   24.293491   clock reconvergence pessimism
                                 -0.134885   24.158606   library setup time
                                             24.158606   data required time
---------------------------------------------------------------------------------------------
                                             24.158606   data required time
                                             -8.939842   data arrival time
---------------------------------------------------------------------------------------------
                                             15.218763   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247656    0.000634    8.065771 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030146    0.352667    0.315329    8.381101 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.352669    0.000510    8.381610 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026815    0.314136    0.313764    8.695374 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.314138    0.000455    8.695829 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005592    0.295677    0.092258    8.788087 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.295677    0.000106    8.788193 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003752    0.146596    0.149237    8.937429 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.146596    0.000040    8.937469 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.937469   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003817   24.341070 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200480   24.541550 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000345   24.541895 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.291895   clock uncertainty
                                  0.000000   24.291895   clock reconvergence pessimism
                                 -0.127099   24.164795   library setup time
                                             24.164795   data required time
---------------------------------------------------------------------------------------------
                                             24.164795   data required time
                                             -8.937469   data arrival time
---------------------------------------------------------------------------------------------
                                             15.227325   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247656    0.000634    8.065771 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030146    0.352667    0.315329    8.381101 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.352674    0.000915    8.382015 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025981    0.308940    0.295591    8.677607 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.308944    0.000656    8.678263 ^ _2177_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005131    0.133723    0.079135    8.757398 v _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.133723    0.000098    8.757496 v _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002855    0.250235    0.159980    8.917475 ^ _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.250235    0.000028    8.917502 ^ _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.917502   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004000   24.341253 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201771   24.543024 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101961    0.000330   24.543354 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293356   clock uncertainty
                                  0.000000   24.293356   clock reconvergence pessimism
                                 -0.134816   24.158541   library setup time
                                             24.158541   data required time
---------------------------------------------------------------------------------------------
                                             24.158541   data required time
                                             -8.917502   data arrival time
---------------------------------------------------------------------------------------------
                                             15.241039   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268565    0.000663    8.077518 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029116    0.341709    0.309972    8.387490 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.341709    0.000159    8.387649 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025745    0.306424    0.293512    8.681161 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.306427    0.000528    8.681689 ^ _2219_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004855    0.133715    0.077069    8.758759 v _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.133715    0.000047    8.758805 v _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003002    0.251167    0.161132    8.919938 ^ _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.251167    0.000028    8.919967 ^ _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.919967   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003823   24.341076 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208594   24.549669 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000714   24.550385 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.300385   clock uncertainty
                                  0.000000   24.300385   clock reconvergence pessimism
                                 -0.132617   24.167768   library setup time
                                             24.167768   data required time
---------------------------------------------------------------------------------------------
                                             24.167768   data required time
                                             -8.919967   data arrival time
---------------------------------------------------------------------------------------------
                                             15.247804   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268565    0.000663    8.077518 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029116    0.341709    0.309972    8.387490 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.341709    0.000159    8.387649 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025745    0.306424    0.293512    8.681161 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.306427    0.000457    8.681619 ^ _1969_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006810    0.238220    0.100726    8.782344 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.238220    0.000145    8.782489 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003854    0.135472    0.135278    8.917768 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.135472    0.000069    8.917836 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.917836   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003823   24.341076 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208594   24.549669 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000510   24.550179 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.300180   clock uncertainty
                                  0.000000   24.300180   clock reconvergence pessimism
                                 -0.123439   24.176741   library setup time
                                             24.176741   data required time
---------------------------------------------------------------------------------------------
                                             24.176741   data required time
                                             -8.917836   data arrival time
---------------------------------------------------------------------------------------------
                                             15.258905   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268565    0.000663    8.077518 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029116    0.341709    0.309972    8.387490 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.341712    0.000563    8.388053 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029902    0.350448    0.319299    8.707353 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.350453    0.000705    8.708057 ^ _1950_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004764    0.130656    0.076553    8.784611 v _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.130656    0.000089    8.784699 v _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003130    0.164169    0.115691    8.900391 ^ _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.164169    0.000056    8.900447 ^ _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.900447   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011   24.341265 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380   24.538643 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096451    0.000666   24.539310 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.289310   clock uncertainty
                                  0.000000   24.289310   clock reconvergence pessimism
                                 -0.129931   24.159380   library setup time
                                             24.159380   data required time
---------------------------------------------------------------------------------------------
                                             24.159380   data required time
                                             -8.900447   data arrival time
---------------------------------------------------------------------------------------------
                                             15.258932   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247656    0.000634    8.065771 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030146    0.352667    0.315329    8.381101 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.352669    0.000510    8.381610 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026815    0.314136    0.313764    8.695374 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.314139    0.000570    8.695945 ^ _1910_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004583    0.122405    0.075052    8.770997 v _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.122405    0.000045    8.771042 v _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004712    0.181743    0.125513    8.896555 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.181743    0.000096    8.896650 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.896650   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003817   24.341070 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200480   24.541550 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000316   24.541866 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.291866   clock uncertainty
                                  0.000000   24.291866   clock reconvergence pessimism
                                 -0.130749   24.161118   library setup time
                                             24.161118   data required time
---------------------------------------------------------------------------------------------
                                             24.161118   data required time
                                             -8.896650   data arrival time
---------------------------------------------------------------------------------------------
                                             15.264467   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247656    0.000634    8.065771 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030146    0.352667    0.315329    8.381101 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.352674    0.000915    8.382015 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025981    0.308940    0.295591    8.677607 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.308941    0.000313    8.677919 ^ _2188_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005326    0.197216    0.090282    8.768202 v _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.197216    0.000056    8.768257 v _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003015    0.119610    0.117962    8.886219 ^ _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.119610    0.000030    8.886250 ^ _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.886250   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004000   24.341253 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201771   24.543024 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101962    0.000593   24.543617 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293619   clock uncertainty
                                  0.000000   24.293619   clock reconvergence pessimism
                                 -0.123931   24.169687   library setup time
                                             24.169687   data required time
---------------------------------------------------------------------------------------------
                                             24.169687   data required time
                                             -8.886250   data arrival time
---------------------------------------------------------------------------------------------
                                             15.283437   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247656    0.000634    8.065771 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030146    0.352667    0.315329    8.381101 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.352674    0.000915    8.382015 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025981    0.308940    0.295591    8.677607 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.308942    0.000452    8.678059 ^ _1922_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005206    0.125290    0.079709    8.757768 v _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.125290    0.000057    8.757824 v _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003268    0.161545    0.115191    8.873015 ^ _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.161545    0.000060    8.873075 ^ _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.873075   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003817   24.341070 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200480   24.541550 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000604   24.542154 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292154   clock uncertainty
                                  0.000000   24.292154   clock reconvergence pessimism
                                 -0.128652   24.163504   library setup time
                                             24.163504   data required time
---------------------------------------------------------------------------------------------
                                             24.163504   data required time
                                             -8.873075   data arrival time
---------------------------------------------------------------------------------------------
                                             15.290429   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268565    0.000663    8.077518 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029116    0.341709    0.309972    8.387490 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.341709    0.000159    8.387649 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025745    0.306424    0.293512    8.681161 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.306428    0.000591    8.681751 ^ _1961_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005031    0.123544    0.078386    8.760138 v _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.123544    0.000054    8.760192 v _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004061    0.172603    0.120814    8.881006 ^ _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.172603    0.000077    8.881083 ^ _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.881083   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003823   24.341076 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208594   24.549669 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111322    0.001018   24.550688 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.300688   clock uncertainty
                                  0.000000   24.300688   clock reconvergence pessimism
                                 -0.127223   24.173466   library setup time
                                             24.173466   data required time
---------------------------------------------------------------------------------------------
                                             24.173466   data required time
                                             -8.881083   data arrival time
---------------------------------------------------------------------------------------------
                                             15.292383   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247651    0.000231    8.065368 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013382    0.173357    0.216960    8.282328 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.173357    0.000092    8.282420 ^ fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026971    0.315367    0.289885    8.572306 ^ fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.315368    0.000356    8.572662 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005748    0.130444    0.083856    8.656518 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.130444    0.000062    8.656580 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003566    0.256277    0.177723    8.834303 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.256277    0.000068    8.834370 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.834370   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003485   24.340738 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963   24.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102452    0.001059   24.543760 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293760   clock uncertainty
                                  0.000000   24.293760   clock reconvergence pessimism
                                 -0.134802   24.158958   library setup time
                                             24.158958   data required time
---------------------------------------------------------------------------------------------
                                             24.158958   data required time
                                             -8.834370   data arrival time
---------------------------------------------------------------------------------------------
                                             15.324588   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363633    0.000985    7.512980 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.316422    0.316269    7.829249 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.316422    0.000307    7.829557 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.040655    0.464569    0.384702    8.214259 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.464574    0.000888    8.215147 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028514    0.336348    0.315497    8.530644 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.336352    0.000589    8.531233 ^ _2112_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005036    0.206214    0.129210    8.660443 v _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.206214    0.000093    8.660537 v _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002899    0.276296    0.167975    8.828511 ^ _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.276296    0.000028    8.828540 ^ _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.828540   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665   24.341917 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865   24.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102141    0.000835   24.544619 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294619   clock uncertainty
                                  0.000000   24.294619   clock reconvergence pessimism
                                 -0.135217   24.159403   library setup time
                                             24.159403   data required time
---------------------------------------------------------------------------------------------
                                             24.159403   data required time
                                             -8.828540   data arrival time
---------------------------------------------------------------------------------------------
                                             15.330862   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279538    0.000937    5.211181 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.184009    0.289508    5.500689 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.184205    0.003393    5.504081 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.122947    0.109507    5.613588 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.122947    0.000152    5.613740 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.330549    0.289958    5.903698 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.330561    0.001087    5.904786 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.313050    0.310261    6.215046 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.313050    0.000152    6.215199 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.205455    0.244344    6.459542 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.205455    0.000215    6.459757 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.348161    0.309158    6.768915 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.348171    0.001033    6.769947 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.142357    0.210814    6.980762 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.142357    0.000080    6.980842 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.170861    0.109256    7.090097 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.170861    0.000273    7.090371 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.336399    0.320625    7.410996 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.336399    0.000162    7.411158 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.248823    0.297572    7.708730 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.248823    0.000136    7.708866 v fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.248303    0.282127    7.990993 v fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.248309    0.000663    7.991656 v fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029116    0.215421    0.316768    8.308424 v fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.215426    0.000563    8.308988 v fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029902    0.219753    0.310077    8.619065 v fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.219757    0.000511    8.619576 v _1944_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003412    0.299974    0.203755    8.823331 ^ _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.299974    0.000063    8.823394 ^ _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823394   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004000   24.341253 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201771   24.543024 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101961    0.000446   24.543470 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293470   clock uncertainty
                                  0.000000   24.293470   clock reconvergence pessimism
                                 -0.135661   24.157810   library setup time
                                             24.157810   data required time
---------------------------------------------------------------------------------------------
                                             24.157810   data required time
                                             -8.823394   data arrival time
---------------------------------------------------------------------------------------------
                                             15.334416   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363633    0.000985    7.512980 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.316422    0.316269    7.829249 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.316422    0.000307    7.829557 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.040655    0.464569    0.384702    8.214259 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.464574    0.000888    8.215147 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028514    0.336348    0.315497    8.530644 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.336350    0.000473    8.531116 ^ _2126_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007277    0.153677    0.095881    8.626997 v _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.153677    0.000158    8.627155 v _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002776    0.247072    0.165262    8.792418 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.247072    0.000027    8.792444 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.792444   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003485   24.340738 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963   24.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102454    0.001222   24.543922 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293924   clock uncertainty
                                  0.000000   24.293924   clock reconvergence pessimism
                                 -0.134645   24.159279   library setup time
                                             24.159279   data required time
---------------------------------------------------------------------------------------------
                                             24.159279   data required time
                                             -8.792444   data arrival time
---------------------------------------------------------------------------------------------
                                             15.366836   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247651    0.000231    8.065368 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013382    0.173357    0.216960    8.282328 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.173357    0.000236    8.282564 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020745    0.249345    0.250930    8.533494 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.249346    0.000291    8.533786 ^ _2157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006529    0.122429    0.088520    8.622306 v _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.122429    0.000135    8.622440 v _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003607    0.259548    0.162583    8.785024 ^ _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.259548    0.000038    8.785062 ^ _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.785062   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003585   24.340837 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200608   24.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100737    0.000737   24.542183 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292183   clock uncertainty
                                  0.000000   24.292183   clock reconvergence pessimism
                                 -0.135261   24.156923   library setup time
                                             24.156923   data required time
---------------------------------------------------------------------------------------------
                                             24.156923   data required time
                                             -8.785062   data arrival time
---------------------------------------------------------------------------------------------
                                             15.371861   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247651    0.000231    8.065368 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013382    0.173357    0.216960    8.282328 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.173357    0.000236    8.282564 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020745    0.249345    0.250930    8.533494 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.249345    0.000199    8.533693 ^ _2146_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005404    0.149731    0.080633    8.614326 v _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.149731    0.000103    8.614429 v _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002991    0.251377    0.165776    8.780206 ^ _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.251377    0.000029    8.780234 ^ _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.780234   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003585   24.340837 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200608   24.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100739    0.001000   24.542446 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292446   clock uncertainty
                                  0.000000   24.292446   clock reconvergence pessimism
                                 -0.135124   24.157322   library setup time
                                             24.157322   data required time
---------------------------------------------------------------------------------------------
                                             24.157322   data required time
                                             -8.780234   data arrival time
---------------------------------------------------------------------------------------------
                                             15.377087   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279538    0.000937    5.211181 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.184009    0.289508    5.500689 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.184205    0.003393    5.504081 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.122947    0.109507    5.613588 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.122947    0.000152    5.613740 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.330549    0.289958    5.903698 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.330561    0.001087    5.904786 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.313050    0.310261    6.215046 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.313050    0.000152    6.215199 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.205455    0.244344    6.459542 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.205455    0.000215    6.459757 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.348161    0.309158    6.768915 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.348171    0.001033    6.769947 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.142357    0.210814    6.980762 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.142357    0.000080    6.980842 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.170861    0.109256    7.090097 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.170861    0.000273    7.090371 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.336399    0.320625    7.410996 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.336399    0.000162    7.411158 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.248823    0.297572    7.708730 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.248831    0.000782    7.709511 v fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.228935    0.270070    7.979582 v fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.228936    0.000231    7.979813 v fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013382    0.161090    0.222608    8.202420 v fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.161090    0.000092    8.202513 v fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026971    0.291426    0.290799    8.493312 v fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.291429    0.000516    8.493828 v _2130_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004965    0.262688    0.225461    8.719290 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.262688    0.000049    8.719338 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002941    0.100467    0.063218    8.782557 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.100467    0.000028    8.782585 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.782585   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003485   24.340738 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963   24.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102452    0.001025   24.543726 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293726   clock uncertainty
                                  0.000000   24.293726   clock reconvergence pessimism
                                 -0.130613   24.163113   library setup time
                                             24.163113   data required time
---------------------------------------------------------------------------------------------
                                             24.163113   data required time
                                             -8.782585   data arrival time
---------------------------------------------------------------------------------------------
                                             15.380529   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363633    0.000985    7.512980 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.316422    0.316269    7.829249 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.316422    0.000307    7.829557 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.040655    0.464569    0.384702    8.214259 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.464574    0.000888    8.215147 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028514    0.336348    0.315497    8.530644 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.336353    0.000735    8.531379 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005301    0.301037    0.090003    8.621381 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.301037    0.000102    8.621484 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003469    0.145137    0.148429    8.769912 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.145137    0.000064    8.769976 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                              8.769976   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311   24.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868   24.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111861    0.000526   24.550957 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 -0.250000   24.300959   clock uncertainty
                                  0.000000   24.300959   clock reconvergence pessimism
                                 -0.132217   24.168741   library setup time
                                             24.168741   data required time
---------------------------------------------------------------------------------------------
                                             24.168741   data required time
                                             -8.769976   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398766   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247651    0.000231    8.065368 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013382    0.173357    0.216960    8.282328 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.173357    0.000236    8.282564 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020745    0.249345    0.250930    8.533494 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.249345    0.000181    8.533675 ^ _1887_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005923    0.143338    0.084269    8.617944 v _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.143338    0.000120    8.618064 v _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003793    0.170886    0.124555    8.742619 ^ _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.170886    0.000072    8.742690 ^ _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.742690   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003585   24.340837 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200608   24.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100737    0.000709   24.542154 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292154   clock uncertainty
                                  0.000000   24.292154   clock reconvergence pessimism
                                 -0.129528   24.162626   library setup time
                                             24.162626   data required time
---------------------------------------------------------------------------------------------
                                             24.162626   data required time
                                             -8.742690   data arrival time
---------------------------------------------------------------------------------------------
                                             15.419936   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363633    0.000985    7.512980 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.316422    0.316269    7.829249 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.316422    0.000307    7.829557 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.040655    0.464569    0.384702    8.214259 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.464574    0.000888    8.215147 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028514    0.336348    0.315497    8.530644 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.336348    0.000317    8.530961 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005573    0.138015    0.082759    8.613720 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.138015    0.000060    8.613780 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003431    0.161297    0.120178    8.733958 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.161297    0.000064    8.734022 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.734022   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003585   24.340837 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200608   24.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100741    0.001345   24.542789 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292791   clock uncertainty
                                  0.000000   24.292791   clock reconvergence pessimism
                                 -0.128532   24.164259   library setup time
                                             24.164259   data required time
---------------------------------------------------------------------------------------------
                                             24.164259   data required time
                                             -8.734022   data arrival time
---------------------------------------------------------------------------------------------
                                             15.430237   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247656    0.000634    8.065771 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030146    0.352667    0.315329    8.381101 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.352667    0.000190    8.381290 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005499    0.221535    0.152650    8.533941 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.221535    0.000058    8.533998 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004308    0.198160    0.167246    8.701244 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.198160    0.000085    8.701329 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.701329   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003356   24.340609 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201895   24.542503 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102183    0.000417   24.542921 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292923   clock uncertainty
                                  0.000000   24.292923   clock reconvergence pessimism
                                 -0.132013   24.160908   library setup time
                                             24.160908   data required time
---------------------------------------------------------------------------------------------
                                             24.160908   data required time
                                             -8.701329   data arrival time
---------------------------------------------------------------------------------------------
                                             15.459579   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363633    0.000985    7.512980 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.316422    0.316269    7.829249 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.316435    0.001116    7.830365 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010733    0.147019    0.209695    8.040060 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.147019    0.000118    8.040178 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029476    0.345693    0.300373    8.340551 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.345708    0.001239    8.341790 ^ _2081_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007889    0.233724    0.148272    8.490062 v _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.233724    0.000174    8.490236 v _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004606    0.324294    0.187745    8.677981 ^ _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.324294    0.000092    8.678074 ^ _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.678074   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107   24.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202112   24.544472 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102492    0.000858   24.545330 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.295330   clock uncertainty
                                  0.000000   24.295330   clock reconvergence pessimism
                                 -0.135956   24.159374   library setup time
                                             24.159374   data required time
---------------------------------------------------------------------------------------------
                                             24.159374   data required time
                                             -8.678074   data arrival time
---------------------------------------------------------------------------------------------
                                             15.481300   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268561    0.000403    8.077257 ^ fanout195/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028045    0.326878    0.310838    8.388096 ^ fanout195/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net195 (net)
                      0.326880    0.000451    8.388547 ^ _2245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005607    0.164925    0.082895    8.471442 v _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.164925    0.000110    8.471553 v _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003659    0.260070    0.175448    8.647000 ^ _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.260070    0.000068    8.647068 ^ _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.647068   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003602   24.340855 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842   24.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000902   24.547600 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.297602   clock uncertainty
                                  0.000000   24.297602   clock reconvergence pessimism
                                 -0.133722   24.163879   library setup time
                                             24.163879   data required time
---------------------------------------------------------------------------------------------
                                             24.163879   data required time
                                             -8.647068   data arrival time
---------------------------------------------------------------------------------------------
                                             15.516811   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268563    0.000532    8.077386 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027477    0.324547    0.300010    8.377396 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.324550    0.000520    8.377916 ^ _1879_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005643    0.131582    0.083161    8.461078 v _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.131582    0.000060    8.461138 v _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003572    0.256403    0.178119    8.639256 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.256403    0.000066    8.639322 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.639322   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003356   24.340609 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201895   24.542503 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102184    0.000590   24.543093 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293095   clock uncertainty
                                  0.000000   24.293095   clock reconvergence pessimism
                                 -0.134868   24.158226   library setup time
                                             24.158226   data required time
---------------------------------------------------------------------------------------------
                                             24.158226   data required time
                                             -8.639322   data arrival time
---------------------------------------------------------------------------------------------
                                             15.518904   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247656    0.000634    8.065771 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030146    0.352667    0.315329    8.381101 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.352674    0.000880    8.381981 ^ _1930_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004726    0.130831    0.076272    8.458253 v _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.130831    0.000044    8.458297 v _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003589    0.256599    0.178022    8.636318 ^ _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.256599    0.000065    8.636383 ^ _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.636383   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004000   24.341253 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201771   24.543024 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101962    0.000574   24.543598 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293598   clock uncertainty
                                  0.000000   24.293598   clock reconvergence pessimism
                                 -0.134924   24.158676   library setup time
                                             24.158676   data required time
---------------------------------------------------------------------------------------------
                                             24.158676   data required time
                                             -8.636383   data arrival time
---------------------------------------------------------------------------------------------
                                             15.522293   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268561    0.000403    8.077257 ^ fanout195/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028045    0.326878    0.310838    8.388096 ^ fanout195/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net195 (net)
                      0.326880    0.000483    8.388579 ^ _2000_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005134    0.128458    0.079284    8.467863 v _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.128458    0.000095    8.467958 v _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003125    0.250298    0.173642    8.641600 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.250298    0.000031    8.641631 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.641631   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003602   24.340855 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842   24.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107330    0.001148   24.547846 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.297846   clock uncertainty
                                  0.000000   24.297846   clock reconvergence pessimism
                                 -0.133545   24.164301   library setup time
                                             24.164301   data required time
---------------------------------------------------------------------------------------------
                                             24.164301   data required time
                                             -8.641631   data arrival time
---------------------------------------------------------------------------------------------
                                             15.522670   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268561    0.000403    8.077257 ^ fanout195/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028045    0.326878    0.310838    8.388096 ^ fanout195/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net195 (net)
                      0.326879    0.000413    8.388509 ^ _2249_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005356    0.151985    0.080983    8.469492 v _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.151985    0.000099    8.469591 v _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003282    0.255531    0.168712    8.638304 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.255531    0.000033    8.638336 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.638336   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003602   24.340855 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842   24.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000947   24.547644 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.297646   clock uncertainty
                                  0.000000   24.297646   clock reconvergence pessimism
                                 -0.133640   24.164005   library setup time
                                             24.164005   data required time
---------------------------------------------------------------------------------------------
                                             24.164005   data required time
                                             -8.638336   data arrival time
---------------------------------------------------------------------------------------------
                                             15.525668   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268561    0.000403    8.077257 ^ fanout195/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028045    0.326878    0.310838    8.388096 ^ fanout195/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net195 (net)
                      0.326880    0.000493    8.388589 ^ _2238_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004958    0.127212    0.077940    8.466529 v _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.127212    0.000092    8.466621 v _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003276    0.258045    0.161371    8.627993 ^ _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.258045    0.000034    8.628027 ^ _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.628027   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003602   24.340855 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842   24.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107327    0.000789   24.547487 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.297487   clock uncertainty
                                  0.000000   24.297487   clock reconvergence pessimism
                                 -0.133686   24.163803   library setup time
                                             24.163803   data required time
---------------------------------------------------------------------------------------------
                                             24.163803   data required time
                                             -8.628027   data arrival time
---------------------------------------------------------------------------------------------
                                             15.535776   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268563    0.000532    8.077386 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027477    0.324547    0.300010    8.377396 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.324548    0.000373    8.377769 ^ _1985_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005372    0.129665    0.081099    8.458868 v _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.129665    0.000056    8.458923 v _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003130    0.256241    0.160948    8.619871 ^ _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.256241    0.000031    8.619903 ^ _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.619903   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003356   24.340609 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201895   24.542503 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102184    0.000531   24.543036 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293036   clock uncertainty
                                  0.000000   24.293036   clock reconvergence pessimism
                                 -0.134865   24.158171   library setup time
                                             24.158171   data required time
---------------------------------------------------------------------------------------------
                                             24.158171   data required time
                                             -8.619903   data arrival time
---------------------------------------------------------------------------------------------
                                             15.538270   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268565    0.000663    8.077518 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029116    0.341709    0.309972    8.387490 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.341719    0.001060    8.388551 ^ _2213_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004932    0.130058    0.077818    8.466369 v _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.130058    0.000091    8.466459 v _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003018    0.251597    0.160179    8.626637 ^ _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.251597    0.000030    8.626668 ^ _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.626668   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003823   24.341076 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208594   24.549669 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000599   24.550268 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.300270   clock uncertainty
                                  0.000000   24.300270   clock reconvergence pessimism
                                 -0.132625   24.167645   library setup time
                                             24.167645   data required time
---------------------------------------------------------------------------------------------
                                             24.167645   data required time
                                             -8.626668   data arrival time
---------------------------------------------------------------------------------------------
                                             15.540977   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363633    0.000985    7.512980 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.316422    0.316269    7.829249 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.316435    0.001116    7.830365 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010733    0.147019    0.209695    8.040060 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.147019    0.000118    8.040178 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029476    0.345693    0.300373    8.340551 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.345707    0.001197    8.341749 ^ _2088_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006884    0.154099    0.093047    8.434796 v _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.154099    0.000143    8.434939 v _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003518    0.258899    0.171173    8.606112 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.258899    0.000066    8.606178 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.606178   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107   24.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202112   24.544472 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102493    0.001016   24.545488 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.295488   clock uncertainty
                                  0.000000   24.295488   clock reconvergence pessimism
                                 -0.134838   24.160650   library setup time
                                             24.160650   data required time
---------------------------------------------------------------------------------------------
                                             24.160650   data required time
                                             -8.606178   data arrival time
---------------------------------------------------------------------------------------------
                                             15.554474   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268563    0.000532    8.077386 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027477    0.324547    0.300010    8.377396 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.324548    0.000359    8.377755 ^ _1993_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006083    0.134709    0.086496    8.464251 v _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.134709    0.000125    8.464376 v _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002995    0.161365    0.115828    8.580204 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.161365    0.000028    8.580233 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.580233   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003602   24.340855 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842   24.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107330    0.001174   24.547873 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.297873   clock uncertainty
                                  0.000000   24.297873   clock reconvergence pessimism
                                 -0.127006   24.170866   library setup time
                                             24.170866   data required time
---------------------------------------------------------------------------------------------
                                             24.170866   data required time
                                             -8.580233   data arrival time
---------------------------------------------------------------------------------------------
                                             15.590633   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363633    0.000985    7.512980 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.316422    0.316269    7.829249 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.316435    0.001116    7.830365 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010733    0.147019    0.209695    8.040060 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.147019    0.000118    8.040178 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029476    0.345693    0.300373    8.340551 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.345705    0.001117    8.341669 ^ _2073_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006443    0.198114    0.098564    8.440232 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.198114    0.000131    8.440363 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003698    0.126171    0.123014    8.563377 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.126171    0.000070    8.563447 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.563447   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107   24.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202112   24.544472 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102491    0.000737   24.545210 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.295210   clock uncertainty
                                  0.000000   24.295210   clock reconvergence pessimism
                                 -0.124490   24.170719   library setup time
                                             24.170719   data required time
---------------------------------------------------------------------------------------------
                                             24.170719   data required time
                                             -8.563447   data arrival time
---------------------------------------------------------------------------------------------
                                             15.607272   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279538    0.000937    5.211181 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.184009    0.289508    5.500689 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.184205    0.003393    5.504081 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.122947    0.109507    5.613588 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.122947    0.000152    5.613740 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.330549    0.289958    5.903698 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.330561    0.001087    5.904786 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.313050    0.310261    6.215046 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.313050    0.000152    6.215199 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.205455    0.244344    6.459542 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.205455    0.000215    6.459757 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.348161    0.309158    6.768915 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.348171    0.001033    6.769947 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.142357    0.210814    6.980762 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.142357    0.000080    6.980842 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.170861    0.109256    7.090097 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.170861    0.000273    7.090371 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.336399    0.320625    7.410996 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.336408    0.000985    7.411981 v fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.293043    0.325010    7.736991 v fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.293044    0.000307    7.737298 v fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.040655    0.285953    0.376770    8.114068 v fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.285970    0.001227    8.115295 v _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.008073    0.453439    0.334881    8.450176 ^ _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.453439    0.000247    8.450423 ^ _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002940    0.135119    0.090759    8.541182 v _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.135119    0.000028    8.541210 v _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.541210   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004443   24.341696 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185   24.543880 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000439   24.544319 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294321   clock uncertainty
                                  0.000000   24.294321   clock reconvergence pessimism
                                 -0.141232   24.153088   library setup time
                                             24.153088   data required time
---------------------------------------------------------------------------------------------
                                             24.153088   data required time
                                             -8.541210   data arrival time
---------------------------------------------------------------------------------------------
                                             15.611878   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279538    0.000937    5.211181 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.184009    0.289508    5.500689 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.184205    0.003393    5.504081 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.122947    0.109507    5.613588 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.122947    0.000152    5.613740 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.330549    0.289958    5.903698 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.330561    0.001087    5.904786 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.313050    0.310261    6.215046 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.313050    0.000152    6.215199 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.205455    0.244344    6.459542 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.205455    0.000215    6.459757 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.348161    0.309158    6.768915 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.348171    0.001033    6.769947 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.142357    0.210814    6.980762 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.142357    0.000080    6.980842 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.170861    0.109256    7.090097 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.170861    0.000273    7.090371 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.336399    0.320625    7.410996 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.336399    0.000162    7.411158 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.248823    0.297572    7.708730 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.248823    0.000136    7.708866 v fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.248303    0.282127    7.990993 v fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.248309    0.000663    7.991656 v fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029116    0.215421    0.316768    8.308424 v fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.215437    0.001039    8.309464 v _2199_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002884    0.336699    0.220450    8.529914 ^ _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.336699    0.000028    8.529943 ^ _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.529943   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011   24.341265 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380   24.538643 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096450    0.000622   24.539265 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.289267   clock uncertainty
                                  0.000000   24.289267   clock reconvergence pessimism
                                 -0.137718   24.151548   library setup time
                                             24.151548   data required time
---------------------------------------------------------------------------------------------
                                             24.151548   data required time
                                             -8.529943   data arrival time
---------------------------------------------------------------------------------------------
                                             15.621606   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268526    0.000136    7.800505 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022547    0.268559    0.276350    8.076854 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.268563    0.000532    8.077386 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027477    0.324547    0.300010    8.377396 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.324550    0.000552    8.377949 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005266    0.131430    0.080287    8.458235 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.131430    0.000053    8.458288 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003243    0.140916    0.086184    8.544472 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.140916    0.000059    8.544531 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.544531   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003356   24.340609 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201895   24.542503 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102184    0.000636   24.543140 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293140   clock uncertainty
                                  0.000000   24.293140   clock reconvergence pessimism
                                 -0.126087   24.167055   library setup time
                                             24.167055   data required time
---------------------------------------------------------------------------------------------
                                             24.167055   data required time
                                             -8.544531   data arrival time
---------------------------------------------------------------------------------------------
                                             15.622524   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363633    0.000985    7.512980 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.316422    0.316269    7.829249 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.316435    0.001116    7.830365 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010733    0.147019    0.209695    8.040060 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.147019    0.000118    8.040178 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029476    0.345693    0.300373    8.340551 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.345695    0.000481    8.341032 ^ _2101_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006383    0.192479    0.098165    8.439198 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.192479    0.000128    8.439325 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002913    0.117711    0.115859    8.555184 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.117711    0.000028    8.555213 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.555213   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311   24.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868   24.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111861    0.000519   24.550951 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.300951   clock uncertainty
                                  0.000000   24.300951   clock reconvergence pessimism
                                 -0.121507   24.179445   library setup time
                                             24.179445   data required time
---------------------------------------------------------------------------------------------
                                             24.179445   data required time
                                             -8.555213   data arrival time
---------------------------------------------------------------------------------------------
                                             15.624231   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363633    0.000985    7.512980 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.316422    0.316269    7.829249 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.316422    0.000307    7.829557 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.040655    0.464569    0.384702    8.214259 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.464577    0.001102    8.215361 ^ _2119_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005944    0.161486    0.085457    8.300818 v _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.161486    0.000068    8.300886 v _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002947    0.258008    0.168905    8.469791 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.258008    0.000028    8.469820 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.469820   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665   24.341917 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865   24.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102142    0.000860   24.544643 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294643   clock uncertainty
                                  0.000000   24.294643   clock reconvergence pessimism
                                 -0.134905   24.159739   library setup time
                                             24.159739   data required time
---------------------------------------------------------------------------------------------
                                             24.159739   data required time
                                             -8.469820   data arrival time
---------------------------------------------------------------------------------------------
                                             15.689918   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363633    0.000985    7.512980 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.316422    0.316269    7.829249 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.316422    0.000307    7.829557 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.040655    0.464569    0.384702    8.214259 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.464569    0.000340    8.214599 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005043    0.266055    0.084862    8.299461 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.266055    0.000049    8.299510 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004544    0.147532    0.147552    8.447062 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.147532    0.000093    8.447155 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.447155   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311   24.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868   24.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111868    0.001517   24.551949 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.301950   clock uncertainty
                                  0.000000   24.301950   clock reconvergence pessimism
                                 -0.124542   24.177408   library setup time
                                             24.177408   data required time
---------------------------------------------------------------------------------------------
                                             24.177408   data required time
                                             -8.447155   data arrival time
---------------------------------------------------------------------------------------------
                                             15.730251   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363633    0.000985    7.512980 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.316422    0.316269    7.829249 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.316432    0.000973    7.830223 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030184    0.353215    0.319442    8.149665 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.353222    0.000885    8.150550 ^ _2067_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005360    0.135454    0.081240    8.231790 v _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.135454    0.000102    8.231892 v _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004185    0.266974    0.170941    8.402833 ^ _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.266974    0.000083    8.402916 ^ _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.402916   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004897   24.342150 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199707   24.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099376    0.000599   24.542456 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292458   clock uncertainty
                                  0.000000   24.292458   clock reconvergence pessimism
                                 -0.135740   24.156717   library setup time
                                             24.156717   data required time
---------------------------------------------------------------------------------------------
                                             24.156717   data required time
                                             -8.402916   data arrival time
---------------------------------------------------------------------------------------------
                                             15.753800   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363633    0.000985    7.512980 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.316422    0.316269    7.829249 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.316432    0.000973    7.830223 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030184    0.353215    0.319442    8.149665 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.353217    0.000471    8.150136 ^ _1817_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005780    0.142057    0.084537    8.234673 v _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.142057    0.000115    8.234788 v _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005229    0.187171    0.135347    8.370135 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.187171    0.000108    8.370243 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.370243   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311   24.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868   24.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111865    0.001284   24.551716 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.301718   clock uncertainty
                                  0.000000   24.301718   clock reconvergence pessimism
                                 -0.128579   24.173140   library setup time
                                             24.173140   data required time
---------------------------------------------------------------------------------------------
                                             24.173140   data required time
                                             -8.370243   data arrival time
---------------------------------------------------------------------------------------------
                                             15.802896   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363633    0.000985    7.512980 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.316422    0.316269    7.829249 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.316432    0.000973    7.830223 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030184    0.353215    0.319442    8.149665 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.353222    0.000850    8.150516 ^ _2056_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005389    0.203304    0.090645    8.241160 v _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.203304    0.000102    8.241262 v _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003096    0.121562    0.120319    8.361581 ^ _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.121562    0.000031    8.361612 ^ _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.361612   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004897   24.342150 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199707   24.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099377    0.000700   24.542557 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292559   clock uncertainty
                                  0.000000   24.292559   clock reconvergence pessimism
                                 -0.124740   24.167818   library setup time
                                             24.167818   data required time
---------------------------------------------------------------------------------------------
                                             24.167818   data required time
                                             -8.361612   data arrival time
---------------------------------------------------------------------------------------------
                                             15.806207   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363633    0.000985    7.512980 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027044    0.316422    0.316269    7.829249 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.316432    0.000973    7.830223 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030184    0.353215    0.319442    8.149665 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.353217    0.000531    8.150196 ^ _1806_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005715    0.137974    0.084044    8.234241 v _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.137974    0.000063    8.234303 v _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002789    0.161308    0.115178    8.349482 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.161308    0.000027    8.349508 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.349508   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311   24.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868   24.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111863    0.000981   24.551413 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.301413   clock uncertainty
                                  0.000000   24.301413   clock reconvergence pessimism
                                 -0.125946   24.175468   library setup time
                                             24.175468   data required time
---------------------------------------------------------------------------------------------
                                             24.175468   data required time
                                             -8.349508   data arrival time
---------------------------------------------------------------------------------------------
                                             15.825959   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371191    0.000716    5.958955 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032964    0.382940    0.339887    6.298842 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.382944    0.000748    6.299591 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024572    0.290495    0.303568    6.603158 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.290500    0.000615    6.603773 ^ _1802_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.011222    0.162059    0.248702    6.852475 ^ _1802_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0170_ (net)
                      0.162059    0.000307    6.852782 ^ fanout232/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018101    0.221537    0.232276    7.085059 ^ fanout232/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net232 (net)
                      0.221537    0.000109    7.085167 ^ fanout225/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.031290    0.364748    0.320898    7.406066 ^ fanout225/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net225 (net)
                      0.364750    0.000407    7.406473 ^ fanout223/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035945    0.414565    0.357961    7.764434 ^ fanout223/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net223 (net)
                      0.414570    0.000850    7.765284 ^ fanout222/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022538    0.269301    0.294862    8.060145 ^ fanout222/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net222 (net)
                      0.269302    0.000280    8.060426 ^ _2095_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007620    0.144812    0.107648    8.168074 v _2095_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0424_ (net)
                      0.144812    0.000164    8.168238 v _2097_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004058    0.265305    0.149845    8.318083 ^ _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.265305    0.000082    8.318164 ^ _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.318164   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665   24.341917 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865   24.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102140    0.000300   24.544083 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294085   clock uncertainty
                                  0.000000   24.294085   clock reconvergence pessimism
                                 -0.135030   24.159054   library setup time
                                             24.159054   data required time
---------------------------------------------------------------------------------------------
                                             24.159054   data required time
                                             -8.318164   data arrival time
---------------------------------------------------------------------------------------------
                                             15.840890   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363636    0.001140    7.513136 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032727    0.380393    0.337966    7.851102 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.380397    0.000686    7.851788 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006825    0.154802    0.093312    7.945100 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.154802    0.000143    7.945243 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004263    0.267106    0.177189    8.122432 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.267106    0.000085    8.122518 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.122518   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004819   24.342072 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540   24.545612 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000471   24.546083 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.296083   clock uncertainty
                                  0.000000   24.296083   clock reconvergence pessimism
                                 -0.134578   24.161505   library setup time
                                             24.161505   data required time
---------------------------------------------------------------------------------------------
                                             24.161505   data required time
                                             -8.122518   data arrival time
---------------------------------------------------------------------------------------------
                                             16.038990   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363636    0.001140    7.513136 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032727    0.380393    0.337966    7.851102 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.380396    0.000552    7.851655 ^ _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004985    0.139516    0.078458    7.930113 v _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.139516    0.000092    7.930205 v _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004357    0.267828    0.173475    8.103680 ^ _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.267828    0.000083    8.103764 ^ _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.103764   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004819   24.342072 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540   24.545612 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000361   24.545973 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.295975   clock uncertainty
                                  0.000000   24.295975   clock reconvergence pessimism
                                 -0.134591   24.161383   library setup time
                                             24.161383   data required time
---------------------------------------------------------------------------------------------
                                             24.161383   data required time
                                             -8.103764   data arrival time
---------------------------------------------------------------------------------------------
                                             16.057619   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363636    0.001140    7.513136 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032727    0.380393    0.337966    7.851102 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.380397    0.000617    7.851719 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003858    0.076449    0.252753    8.104473 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.076449    0.000071    8.104544 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.104544   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004810   24.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192   24.543255 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101323    0.000309   24.543564 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293566   clock uncertainty
                                  0.000000   24.293566   clock reconvergence pessimism
                                 -0.123521   24.170044   library setup time
                                             24.170044   data required time
---------------------------------------------------------------------------------------------
                                             24.170044   data required time
                                             -8.104544   data arrival time
---------------------------------------------------------------------------------------------
                                             16.065500   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363636    0.001140    7.513136 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032727    0.380393    0.337966    7.851102 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.380400    0.000846    7.851948 ^ _2051_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004582    0.135473    0.075203    7.927151 v _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.135473    0.000083    7.927234 v _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003076    0.153493    0.129099    8.056334 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.153493    0.000030    8.056364 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.056364   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004819   24.342072 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540   24.545612 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104206    0.000579   24.546192 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.296192   clock uncertainty
                                  0.000000   24.296192   clock reconvergence pessimism
                                 -0.126921   24.169271   library setup time
                                             24.169271   data required time
---------------------------------------------------------------------------------------------
                                             24.169271   data required time
                                             -8.056364   data arrival time
---------------------------------------------------------------------------------------------
                                             16.112907   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000872    0.547570 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.005522    0.099620    0.458447    1.006017 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.099621    0.000109    1.006126 ^ fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017690    0.217056    0.218642    1.224768 ^ fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.217056    0.000292    1.225060 ^ fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019866    0.240015    0.252967    1.478027 ^ fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.240018    0.000463    1.478490 ^ fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024200    0.286022    0.283204    1.761693 ^ fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.286025    0.000509    1.762202 ^ fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009964    0.138681    0.200895    1.963097 ^ fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.138681    0.000225    1.963322 ^ fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.019618    0.237337    0.237727    2.201049 ^ fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.237338    0.000309    2.201358 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073368    0.220747    0.299132    2.500490 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.220756    0.000772    2.501261 ^ pll_out (out)
                                              2.501261   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.501261   data arrival time
---------------------------------------------------------------------------------------------
                                             16.448738   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305423    0.000189    5.925456 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017351    0.199255    0.260679    6.186134 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.199259    0.000451    6.186585 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.025818    0.280135    0.292350    6.478935 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.280138    0.000545    6.479480 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033569    0.242431    0.344626    6.824106 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.242439    0.000790    6.824895 v fanout330/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029851    0.320022    0.325618    7.150513 v fanout330/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net330 (net)
                      0.320022    0.000299    7.150813 v fanout328/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025319    0.194265    0.323563    7.474376 v fanout328/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net328 (net)
                      0.194268    0.000461    7.474837 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002940    0.137398    0.123879    7.598716 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.137398    0.000028    7.598744 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.598744   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003585   24.340837 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200608   24.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100741    0.001339   24.542784 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292786   clock uncertainty
                                  0.000000   24.292786   clock reconvergence pessimism
                                 -0.126052   24.166733   library setup time
                                             24.166733   data required time
---------------------------------------------------------------------------------------------
                                             24.166733   data required time
                                             -7.598744   data arrival time
---------------------------------------------------------------------------------------------
                                             16.567987   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289786    0.001008    6.245046 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.028026    0.302304    0.322635    6.567681 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.302309    0.000713    6.568394 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029359    0.217704    0.334409    6.902802 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.217706    0.000377    6.903180 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032470    0.235087    0.320804    7.223983 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.235106    0.001183    7.225167 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012856    0.210024    0.181745    7.406912 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      0.210024    0.000135    7.407047 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003854    0.101386    0.075229    7.482276 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.101386    0.000075    7.482351 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.482351   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004897   24.342150 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199707   24.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099376    0.000645   24.542501 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292503   clock uncertainty
                                  0.000000   24.292503   clock reconvergence pessimism
                                 -0.131544   24.160959   library setup time
                                             24.160959   data required time
---------------------------------------------------------------------------------------------
                                             24.160959   data required time
                                             -7.482351   data arrival time
---------------------------------------------------------------------------------------------
                                             16.678608   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305423    0.000189    5.925456 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017351    0.199255    0.260679    6.186134 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.199259    0.000451    6.186585 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.025818    0.280135    0.292350    6.478935 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.280138    0.000545    6.479480 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033569    0.242431    0.344626    6.824106 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.242439    0.000790    6.824895 v fanout330/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029851    0.320022    0.325618    7.150513 v fanout330/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net330 (net)
                      0.320027    0.000705    7.151218 v fanout329/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011184    0.143337    0.225445    7.376663 v fanout329/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net329 (net)
                      0.143337    0.000152    7.376815 v _1319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003000    0.143651    0.109398    7.486214 ^ _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.143651    0.000028    7.486242 ^ _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.486242   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003485   24.340738 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963   24.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102449    0.000254   24.542955 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292955   clock uncertainty
                                  0.000000   24.292955   clock reconvergence pessimism
                                 -0.126309   24.166647   library setup time
                                             24.166647   data required time
---------------------------------------------------------------------------------------------
                                             24.166647   data required time
                                             -7.486242   data arrival time
---------------------------------------------------------------------------------------------
                                             16.680403   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289786    0.001008    6.245046 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.028026    0.302304    0.322635    6.567681 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.302309    0.000713    6.568394 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029359    0.217704    0.334409    6.902802 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.217706    0.000377    6.903180 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032470    0.235087    0.320804    7.223983 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.235112    0.001343    7.225327 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012160    0.202547    0.177026    7.402352 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      0.202547    0.000181    7.402533 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003436    0.096544    0.071511    7.474044 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.096544    0.000065    7.474109 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.474109   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004897   24.342150 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199707   24.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099377    0.000703   24.542561 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292562   clock uncertainty
                                  0.000000   24.292562   clock reconvergence pessimism
                                 -0.130065   24.162497   library setup time
                                             24.162497   data required time
---------------------------------------------------------------------------------------------
                                             24.162497   data required time
                                             -7.474109   data arrival time
---------------------------------------------------------------------------------------------
                                             16.688389   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190689    0.000442    6.496945 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027991    0.301532    0.303671    6.800616 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.301537    0.000707    6.801323 v fanout311/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026803    0.202636    0.323912    7.125236 v fanout311/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net311 (net)
                      0.202642    0.000588    7.125824 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010715    0.185695    0.158292    7.284116 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      0.185695    0.000099    7.284215 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003248    0.133554    0.102030    7.386245 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.133554    0.000033    7.386278 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.386278   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004819   24.342072 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540   24.545612 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000560   24.546171 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.296173   clock uncertainty
                                  0.000000   24.296173   clock reconvergence pessimism
                                 -0.140417   24.155756   library setup time
                                             24.155756   data required time
---------------------------------------------------------------------------------------------
                                             24.155756   data required time
                                             -7.386278   data arrival time
---------------------------------------------------------------------------------------------
                                             16.769478   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190689    0.000442    6.496945 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027991    0.301532    0.303671    6.800616 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.301536    0.000643    6.801259 v fanout312/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015681    0.183836    0.249727    7.050986 v fanout312/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net312 (net)
                      0.183836    0.000209    7.051195 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004780    0.212197    0.178061    7.229256 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      0.212197    0.000045    7.229301 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002875    0.170078    0.142195    7.371497 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.170078    0.000028    7.371524 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.371524   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004810   24.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192   24.543255 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101323    0.000581   24.543837 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293837   clock uncertainty
                                  0.000000   24.293837   clock reconvergence pessimism
                                 -0.152191   24.141645   library setup time
                                             24.141645   data required time
---------------------------------------------------------------------------------------------
                                             24.141645   data required time
                                             -7.371524   data arrival time
---------------------------------------------------------------------------------------------
                                             16.770123   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218566    0.001148    6.798897 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027363    0.204600    0.300893    7.099790 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.204603    0.000415    7.100205 v _1755_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005705    0.138569    0.123482    7.223687 ^ _1755_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1134_ (net)
                      0.138569    0.000062    7.223749 ^ _1756_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.008999    0.196464    0.133333    7.357082 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.196464    0.000121    7.357203 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.357203   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004443   24.341696 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185   24.543880 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000421   24.544302 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294302   clock uncertainty
                                  0.000000   24.294302   clock reconvergence pessimism
                                 -0.160056   24.134247   library setup time
                                             24.134247   data required time
---------------------------------------------------------------------------------------------
                                             24.134247   data required time
                                             -7.357203   data arrival time
---------------------------------------------------------------------------------------------
                                             16.777044   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289786    0.001008    6.245046 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.028026    0.302304    0.322635    6.567681 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.302309    0.000713    6.568394 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029359    0.217704    0.334409    6.902802 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.217706    0.000377    6.903180 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032470    0.235087    0.320804    7.223983 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.235109    0.001258    7.225241 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002931    0.143555    0.135360    7.360601 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.143555    0.000028    7.360629 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.360629   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004897   24.342150 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199707   24.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099377    0.000686   24.542543 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292543   clock uncertainty
                                  0.000000   24.292543   clock reconvergence pessimism
                                 -0.127028   24.165516   library setup time
                                             24.165516   data required time
---------------------------------------------------------------------------------------------
                                             24.165516   data required time
                                             -7.360629   data arrival time
---------------------------------------------------------------------------------------------
                                             16.804888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190689    0.000442    6.496945 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027991    0.301532    0.303671    6.800616 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.301537    0.000707    6.801323 v fanout311/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026803    0.202636    0.323912    7.125236 v fanout311/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net311 (net)
                      0.202638    0.000309    7.125545 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010985    0.190231    0.160044    7.285589 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      0.190231    0.000239    7.285828 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002905    0.089816    0.066688    7.352517 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.089816    0.000028    7.352545 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.352545   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004819   24.342072 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540   24.545612 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000288   24.545900 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.295900   clock uncertainty
                                  0.000000   24.295900   clock reconvergence pessimism
                                 -0.127033   24.168869   library setup time
                                             24.168869   data required time
---------------------------------------------------------------------------------------------
                                             24.168869   data required time
                                             -7.352545   data arrival time
---------------------------------------------------------------------------------------------
                                             16.816322   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190689    0.000442    6.496945 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027991    0.301532    0.303671    6.800616 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.301536    0.000643    6.801259 v fanout312/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015681    0.183836    0.249727    7.050986 v fanout312/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net312 (net)
                      0.183838    0.000336    7.051322 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012342    0.206048    0.163763    7.215086 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      0.206048    0.000199    7.215284 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003740    0.128665    0.106399    7.321684 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.128665    0.000069    7.321753 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.321753   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004819   24.342072 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540   24.545612 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000352   24.545963 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.295965   clock uncertainty
                                  0.000000   24.295965   clock reconvergence pessimism
                                 -0.138916   24.157049   library setup time
                                             24.157049   data required time
---------------------------------------------------------------------------------------------
                                             24.157049   data required time
                                             -7.321753   data arrival time
---------------------------------------------------------------------------------------------
                                             16.835297   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000087    7.000250 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010244    0.305826    0.227210    7.227460 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.305826    0.000179    7.227638 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003377    0.111735    0.085510    7.313148 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.111735    0.000034    7.313183 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.313183   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004443   24.341696 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185   24.543880 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000409   24.544289 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294291   clock uncertainty
                                  0.000000   24.294291   clock reconvergence pessimism
                                 -0.134057   24.160234   library setup time
                                             24.160234   data required time
---------------------------------------------------------------------------------------------
                                             24.160234   data required time
                                             -7.313183   data arrival time
---------------------------------------------------------------------------------------------
                                             16.847050   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218566    0.001148    6.798897 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027363    0.204600    0.300893    7.099790 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.204602    0.000338    7.100128 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004111    0.244701    0.173781    7.273910 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.244701    0.000079    7.273989 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.273989   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004443   24.341696 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185   24.543880 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102520    0.000716   24.544596 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294598   clock uncertainty
                                  0.000000   24.294598   clock reconvergence pessimism
                                 -0.134588   24.160007   library setup time
                                             24.160007   data required time
---------------------------------------------------------------------------------------------
                                             24.160007   data required time
                                             -7.273989   data arrival time
---------------------------------------------------------------------------------------------
                                             16.886021   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000087    7.000250 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010244    0.305826    0.227210    7.227460 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.305826    0.000168    7.227628 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.227628   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004443   24.341696 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185   24.543880 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000304   24.544184 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294186   clock uncertainty
                                  0.000000   24.294186   clock reconvergence pessimism
                                 -0.135634   24.158552   library setup time
                                             24.158552   data required time
---------------------------------------------------------------------------------------------
                                             24.158552   data required time
                                             -7.227628   data arrival time
---------------------------------------------------------------------------------------------
                                             16.930923   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218566    0.001148    6.798897 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027363    0.204600    0.300893    7.099790 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.204602    0.000321    7.100111 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003000    0.145823    0.127583    7.227694 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.145823    0.000029    7.227723 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.227723   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004443   24.341696 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185   24.543880 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000584   24.544464 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294466   clock uncertainty
                                  0.000000   24.294466   clock reconvergence pessimism
                                 -0.126517   24.167948   library setup time
                                             24.167948   data required time
---------------------------------------------------------------------------------------------
                                             24.167948   data required time
                                             -7.227723   data arrival time
---------------------------------------------------------------------------------------------
                                             16.940226   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305423    0.000189    5.925456 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017351    0.199255    0.260679    6.186134 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.199255    0.000097    6.186231 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039513    0.278144    0.343124    6.529355 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.278157    0.001080    6.530435 v fanout324/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034196    0.246191    0.346787    6.877221 v fanout324/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net324 (net)
                      0.246192    0.000327    6.877549 v _1418_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003291    0.156363    0.142259    7.019808 ^ _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      0.156363    0.000032    7.019839 ^ _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004150    0.091644    0.177997    7.197836 ^ _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.091644    0.000075    7.197911 ^ _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.197911   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003602   24.340855 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842   24.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000874   24.547571 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.297573   clock uncertainty
                                  0.000000   24.297573   clock reconvergence pessimism
                                 -0.119286   24.178288   library setup time
                                             24.178288   data required time
---------------------------------------------------------------------------------------------
                                             24.178288   data required time
                                             -7.197911   data arrival time
---------------------------------------------------------------------------------------------
                                             16.980375   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371186    0.000220    5.958459 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023659    0.280885    0.296537    6.254996 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.280887    0.000428    6.255424 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032399    0.376737    0.331304    6.586728 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.376737    0.000220    6.586948 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022453    0.268253    0.289858    6.876806 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.268253    0.000156    6.876962 ^ _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005277    0.227181    0.118778    6.995740 v _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      0.227181    0.000058    6.995798 v _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003207    0.198573    0.168784    7.164582 ^ _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.198573    0.000032    7.164614 ^ _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.164614   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004810   24.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192   24.543255 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101324    0.000776   24.544031 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294033   clock uncertainty
                                  0.000000   24.294033   clock reconvergence pessimism
                                 -0.132261   24.161772   library setup time
                                             24.161772   data required time
---------------------------------------------------------------------------------------------
                                             24.161772   data required time
                                             -7.164614   data arrival time
---------------------------------------------------------------------------------------------
                                             16.997158   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371186    0.000220    5.958459 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023659    0.280885    0.296537    6.254996 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.280887    0.000428    6.255424 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032399    0.376737    0.331304    6.586728 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.376737    0.000220    6.586948 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022453    0.268253    0.289858    6.876806 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.268253    0.000156    6.876962 ^ _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005192    0.150868    0.118249    6.995211 v _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      0.150868    0.000056    6.995267 v _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003512    0.188320    0.159005    7.154272 ^ _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.188320    0.000036    7.154307 ^ _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.154307   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004810   24.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192   24.543255 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101324    0.000833   24.544088 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294088   clock uncertainty
                                  0.000000   24.294088   clock reconvergence pessimism
                                 -0.131198   24.162891   library setup time
                                             24.162891   data required time
---------------------------------------------------------------------------------------------
                                             24.162891   data required time
                                             -7.154307   data arrival time
---------------------------------------------------------------------------------------------
                                             17.008583   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371186    0.000220    5.958459 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023659    0.280885    0.296537    6.254996 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.280887    0.000428    6.255424 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032399    0.376737    0.331304    6.586728 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.376737    0.000220    6.586948 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022453    0.268253    0.289858    6.876806 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.268254    0.000276    6.877082 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002883    0.080585    0.192009    7.069091 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.080585    0.000028    7.069119 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.069119   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004810   24.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192   24.543255 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101325    0.000968   24.544224 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294224   clock uncertainty
                                  0.000000   24.294224   clock reconvergence pessimism
                                 -0.118787   24.175438   library setup time
                                             24.175438   data required time
---------------------------------------------------------------------------------------------
                                             24.175438   data required time
                                             -7.069119   data arrival time
---------------------------------------------------------------------------------------------
                                             17.106319   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371186    0.000220    5.958459 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023659    0.280885    0.296537    6.254996 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.280887    0.000428    6.255424 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032399    0.376737    0.331304    6.586728 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.376737    0.000220    6.586948 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022453    0.268253    0.289858    6.876806 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.268253    0.000249    6.877055 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002796    0.079756    0.191438    7.068492 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.079756    0.000026    7.068519 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.068519   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004810   24.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192   24.543255 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101325    0.000918   24.544174 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294174   clock uncertainty
                                  0.000000   24.294174   clock reconvergence pessimism
                                 -0.118649   24.175526   library setup time
                                             24.175526   data required time
---------------------------------------------------------------------------------------------
                                             24.175526   data required time
                                             -7.068519   data arrival time
---------------------------------------------------------------------------------------------
                                             17.107008   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305423    0.000189    5.925456 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017351    0.199255    0.260679    6.186134 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.199255    0.000097    6.186231 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039513    0.278144    0.343124    6.529355 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.278147    0.000596    6.529951 v fanout326/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032912    0.238510    0.341489    6.871440 v fanout326/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net326 (net)
                      0.238512    0.000378    6.871818 v _1392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005581    0.185601    0.164907    7.036725 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.185601    0.000121    7.036846 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.036846   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011   24.341265 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380   24.538643 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096451    0.000766   24.539410 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.289410   clock uncertainty
                                  0.000000   24.289410   clock reconvergence pessimism
                                 -0.132173   24.157236   library setup time
                                             24.157236   data required time
---------------------------------------------------------------------------------------------
                                             24.157236   data required time
                                             -7.036846   data arrival time
---------------------------------------------------------------------------------------------
                                             17.120392   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289786    0.001008    6.245046 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.028026    0.302304    0.322635    6.567681 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.302309    0.000713    6.568394 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029359    0.217704    0.334409    6.902802 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.217712    0.000742    6.903544 v _1269_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002789    0.138478    0.129197    7.032741 ^ _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.138478    0.000027    7.032768 ^ _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.032768   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665   24.341917 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865   24.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102140    0.000620   24.544403 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294403   clock uncertainty
                                  0.000000   24.294403   clock reconvergence pessimism
                                 -0.125844   24.168560   library setup time
                                             24.168560   data required time
---------------------------------------------------------------------------------------------
                                             24.168560   data required time
                                             -7.032768   data arrival time
---------------------------------------------------------------------------------------------
                                             17.135792   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100737    0.000738    0.542183 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004649    0.091462    0.451660    0.993843 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.091462    0.000050    0.993893 ^ fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015487    0.194222    0.203409    1.197302 ^ fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.194222    0.000205    1.197507 ^ fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026111    0.310016    0.285552    1.483059 ^ fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.310018    0.000386    1.483445 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074185    0.223449    0.314394    1.797840 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.223461    0.000876    1.798716 ^ debug_dco_word[18] (out)
                                              1.798716   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.798716   data arrival time
---------------------------------------------------------------------------------------------
                                             17.151283   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305423    0.000189    5.925456 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017351    0.199255    0.260679    6.186134 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.199259    0.000451    6.186585 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.025818    0.280135    0.292350    6.478935 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.280136    0.000346    6.479281 v fanout332/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034851    0.250057    0.349802    6.829083 v fanout332/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net332 (net)
                      0.250057    0.000187    6.829270 v _1383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003419    0.153531    0.144712    6.973982 ^ _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.153531    0.000035    6.974017 ^ _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.974017   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011   24.341265 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380   24.538643 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096451    0.000748   24.539392 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.289392   clock uncertainty
                                  0.000000   24.289392   clock reconvergence pessimism
                                 -0.128818   24.160574   library setup time
                                             24.160574   data required time
---------------------------------------------------------------------------------------------
                                             24.160574   data required time
                                             -6.974017   data arrival time
---------------------------------------------------------------------------------------------
                                             17.186558   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305423    0.000189    5.925456 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017351    0.199255    0.260679    6.186134 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.199255    0.000097    6.186231 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039513    0.278144    0.343124    6.529355 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.278144    0.000202    6.529557 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029495    0.218192    0.327703    6.857260 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.218194    0.000359    6.857619 v _1399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002991    0.141668    0.131525    6.989144 ^ _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.141668    0.000028    6.989172 ^ _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.989172   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003823   24.341076 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208594   24.549669 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111324    0.001243   24.550913 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.300915   clock uncertainty
                                  0.000000   24.300915   clock reconvergence pessimism
                                 -0.124070   24.176844   library setup time
                                             24.176844   data required time
---------------------------------------------------------------------------------------------
                                             24.176844   data required time
                                             -6.989172   data arrival time
---------------------------------------------------------------------------------------------
                                             17.187672   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305423    0.000189    5.925456 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017351    0.199255    0.260679    6.186134 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.199255    0.000097    6.186231 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039513    0.278144    0.343124    6.529355 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.278144    0.000202    6.529557 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029495    0.218192    0.327703    6.857260 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.218196    0.000480    6.857740 v _1412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002920    0.140571    0.130755    6.988495 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.140571    0.000028    6.988523 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.988523   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003823   24.341076 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208594   24.549669 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000583   24.550253 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.300253   clock uncertainty
                                  0.000000   24.300253   clock reconvergence pessimism
                                 -0.123959   24.176296   library setup time
                                             24.176296   data required time
---------------------------------------------------------------------------------------------
                                             24.176296   data required time
                                             -6.988523   data arrival time
---------------------------------------------------------------------------------------------
                                             17.187771   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305423    0.000189    5.925456 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017351    0.199255    0.260679    6.186134 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.199255    0.000097    6.186231 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039513    0.278144    0.343124    6.529355 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.278144    0.000202    6.529557 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029495    0.218192    0.327703    6.857260 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.218194    0.000361    6.857621 v _1407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002810    0.138874    0.129567    6.987188 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.138874    0.000027    6.987216 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.987216   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003823   24.341076 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208594   24.549669 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111324    0.001325   24.550995 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.300995   clock uncertainty
                                  0.000000   24.300995   clock reconvergence pessimism
                                 -0.123785   24.177210   library setup time
                                             24.177210   data required time
---------------------------------------------------------------------------------------------
                                             24.177210   data required time
                                             -6.987216   data arrival time
---------------------------------------------------------------------------------------------
                                             17.189995   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305423    0.000189    5.925456 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017351    0.199255    0.260679    6.186134 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.199259    0.000451    6.186585 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.025818    0.280135    0.292350    6.478935 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.280138    0.000545    6.479480 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033569    0.242431    0.344626    6.824106 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.242441    0.000846    6.824952 v _1336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003071    0.146934    0.138829    6.963781 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.146934    0.000030    6.963811 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.963811   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003585   24.340837 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200608   24.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100736    0.000592   24.542036 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292038   clock uncertainty
                                  0.000000   24.292038   clock reconvergence pessimism
                                 -0.127043   24.164995   library setup time
                                             24.164995   data required time
---------------------------------------------------------------------------------------------
                                             24.164995   data required time
                                             -6.963811   data arrival time
---------------------------------------------------------------------------------------------
                                             17.201183   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218570    0.001272    6.799021 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002845    0.216193    0.160555    6.959575 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.216193    0.000027    6.959602 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.959602   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004528   24.341782 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620   24.547401 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107183    0.001753   24.549154 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.299156   clock uncertainty
                                  0.000000   24.299156   clock reconvergence pessimism
                                 -0.132668   24.166487   library setup time
                                             24.166487   data required time
---------------------------------------------------------------------------------------------
                                             24.166487   data required time
                                             -6.959602   data arrival time
---------------------------------------------------------------------------------------------
                                             17.206884   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190689    0.000442    6.496945 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027991    0.301532    0.303671    6.800616 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.301534    0.000436    6.801053 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003087    0.157135    0.154614    6.955666 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.157135    0.000055    6.955720 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.955720   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004810   24.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192   24.543255 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101323    0.000615   24.543869 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293871   clock uncertainty
                                  0.000000   24.293871   clock reconvergence pessimism
                                 -0.127965   24.165905   library setup time
                                             24.165905   data required time
---------------------------------------------------------------------------------------------
                                             24.165905   data required time
                                             -6.955720   data arrival time
---------------------------------------------------------------------------------------------
                                             17.210184   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101324    0.000850    0.544107 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010813    0.151415    0.490018    1.034124 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.151415    0.000084    1.034208 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021239    0.254546    0.250156    1.284364 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.254548    0.000314    1.284678 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006305    0.102191    0.173903    1.458581 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.102191    0.000117    1.458698 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076256    0.226799    0.273589    1.732287 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.226836    0.001594    1.733880 ^ debug_dco_word[0] (out)
                                              1.733880   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.733880   data arrival time
---------------------------------------------------------------------------------------------
                                             17.216118   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371191    0.000716    5.958955 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032964    0.382940    0.339887    6.298842 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.382944    0.000748    6.299591 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024572    0.290495    0.303568    6.603158 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.290500    0.000612    6.603770 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009360    0.162431    0.120775    6.724544 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.162431    0.000156    6.724700 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004987    0.214270    0.176653    6.901353 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.214270    0.000099    6.901452 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.901452   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004528   24.341782 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620   24.547401 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107175    0.000757   24.548159 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.298159   clock uncertainty
                                  0.000000   24.298159   clock reconvergence pessimism
                                 -0.132473   24.165686   library setup time
                                             24.165686   data required time
---------------------------------------------------------------------------------------------
                                             24.165686   data required time
                                             -6.901452   data arrival time
---------------------------------------------------------------------------------------------
                                             17.264233   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371191    0.000716    5.958955 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032964    0.382940    0.339887    6.298842 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.382944    0.000748    6.299591 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024572    0.290495    0.303568    6.603158 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.290500    0.000612    6.603770 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009360    0.162431    0.120775    6.724544 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.162431    0.000164    6.724709 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004140    0.204866    0.167649    6.892357 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.204866    0.000080    6.892437 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.892437   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004528   24.341782 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620   24.547401 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107175    0.000718   24.548119 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.298120   clock uncertainty
                                  0.000000   24.298120   clock reconvergence pessimism
                                 -0.131508   24.166613   library setup time
                                             24.166613   data required time
---------------------------------------------------------------------------------------------
                                             24.166613   data required time
                                             -6.892437   data arrival time
---------------------------------------------------------------------------------------------
                                             17.274176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472471    0.000300    5.621706 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027999    0.327225    0.334348    5.956053 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.327227    0.000463    5.956516 ^ fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036500    0.420065    0.358708    6.315225 ^ fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.420068    0.000682    6.315907 ^ fanout344/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019327    0.235559    0.275496    6.591402 ^ fanout344/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net344 (net)
                      0.235559    0.000144    6.591546 ^ _1263_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004594    0.192508    0.113259    6.704805 v _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      0.192508    0.000085    6.704891 v _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004913    0.222181    0.180913    6.885804 ^ _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.222181    0.000100    6.885904 ^ _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.885904   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107   24.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202112   24.544472 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102490    0.000313   24.544785 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294786   clock uncertainty
                                  0.000000   24.294786   clock reconvergence pessimism
                                 -0.134210   24.160574   library setup time
                                             24.160574   data required time
---------------------------------------------------------------------------------------------
                                             24.160574   data required time
                                             -6.885904   data arrival time
---------------------------------------------------------------------------------------------
                                             17.274672   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371191    0.000716    5.958955 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032964    0.382940    0.339887    6.298842 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.382944    0.000748    6.299591 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024572    0.290495    0.303568    6.603158 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.290497    0.000391    6.603549 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004599    0.193722    0.115042    6.718591 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      0.193722    0.000087    6.718678 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002935    0.182282    0.160147    6.878825 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.182282    0.000028    6.878853 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.878853   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004443   24.341696 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185   24.543880 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102519    0.000341   24.544222 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294222   clock uncertainty
                                  0.000000   24.294222   clock reconvergence pessimism
                                 -0.130290   24.163933   library setup time
                                             24.163933   data required time
---------------------------------------------------------------------------------------------
                                             24.163933   data required time
                                             -6.878853   data arrival time
---------------------------------------------------------------------------------------------
                                             17.285078   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099377    0.000701    0.542558 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011728    0.160717    0.495175    1.037733 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.160717    0.000169    1.037902 ^ fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029284    0.343834    0.301290    1.339192 ^ fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.343836    0.000452    1.339644 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074616    0.224234    0.321291    1.660935 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.224262    0.001370    1.662305 ^ debug_dco_word[5] (out)
                                              1.662305   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.662305   data arrival time
---------------------------------------------------------------------------------------------
                                             17.287695   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004899    0.342152 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199706    0.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099376    0.000599    0.542456 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011636    0.159802    0.494639    1.037095 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.159802    0.000088    1.037183 ^ fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024660    0.294707    0.272251    1.309434 ^ fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.294708    0.000322    1.309755 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074284    0.223677    0.311751    1.621506 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.223683    0.000643    1.622149 ^ debug_dco_word[6] (out)
                                              1.622149   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.622149   data arrival time
---------------------------------------------------------------------------------------------
                                             17.327850   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289786    0.001008    6.245046 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.028026    0.302304    0.322635    6.567681 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.302319    0.001226    6.568906 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011272    0.199295    0.188745    6.757651 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      0.199295    0.000093    6.757744 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004328    0.102747    0.077684    6.835428 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.102747    0.000082    6.835510 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.835510   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107   24.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202112   24.544472 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102490    0.000341   24.544813 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294813   clock uncertainty
                                  0.000000   24.294813   clock reconvergence pessimism
                                 -0.131305   24.163509   library setup time
                                             24.163509   data required time
---------------------------------------------------------------------------------------------
                                             24.163509   data required time
                                             -6.835510   data arrival time
---------------------------------------------------------------------------------------------
                                             17.327999   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371186    0.000220    5.958459 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023659    0.280885    0.296537    6.254996 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.280887    0.000428    6.255424 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032399    0.376737    0.331304    6.586728 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.376740    0.000589    6.587317 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003435    0.074617    0.250656    6.837973 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.074617    0.000062    6.838035 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.838035   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004810   24.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192   24.543255 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101324    0.000851   24.544106 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294107   clock uncertainty
                                  0.000000   24.294107   clock reconvergence pessimism
                                 -0.122962   24.171144   library setup time
                                             24.171144   data required time
---------------------------------------------------------------------------------------------
                                             24.171144   data required time
                                             -6.838035   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333109   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472471    0.000300    5.621706 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027999    0.327225    0.334348    5.956053 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.327227    0.000463    5.956516 ^ fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036500    0.420065    0.358708    6.315225 ^ fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.420068    0.000682    6.315907 ^ fanout344/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019327    0.235559    0.275496    6.591402 ^ fanout344/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net344 (net)
                      0.235560    0.000388    6.591790 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003339    0.073906    0.243703    6.835494 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.073906    0.000062    6.835556 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.835556   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665   24.341917 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865   24.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102140    0.000638   24.544420 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294422   clock uncertainty
                                  0.000000   24.294422   clock reconvergence pessimism
                                 -0.122597   24.171824   library setup time
                                             24.171824   data required time
---------------------------------------------------------------------------------------------
                                             24.171824   data required time
                                             -6.835556   data arrival time
---------------------------------------------------------------------------------------------
                                             17.336267   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371192    0.000852    5.959091 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025243    0.297469    0.306131    6.265222 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.297477    0.000886    6.266108 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010432    0.161777    0.114818    6.380926 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.161777    0.000165    6.381091 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022739    0.249733    0.265213    6.646304 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.249734    0.000313    6.646617 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003412    0.221900    0.178239    6.824856 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.221900    0.000064    6.824920 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.824920   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004528   24.341782 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620   24.547401 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107179    0.001402   24.548803 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.298803   clock uncertainty
                                  0.000000   24.298803   clock reconvergence pessimism
                                 -0.133069   24.165735   library setup time
                                             24.165735   data required time
---------------------------------------------------------------------------------------------
                                             24.165735   data required time
                                             -6.824920   data arrival time
---------------------------------------------------------------------------------------------
                                             17.340815   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371192    0.000852    5.959091 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025243    0.297469    0.306131    6.265222 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.297477    0.000886    6.266108 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010432    0.161777    0.114818    6.380926 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.161777    0.000165    6.381091 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022739    0.249733    0.265213    6.646304 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.249734    0.000298    6.646603 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002933    0.210677    0.171391    6.817994 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.210677    0.000028    6.818022 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.818022   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004528   24.341782 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620   24.547401 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107183    0.001712   24.549114 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.299114   clock uncertainty
                                  0.000000   24.299114   clock reconvergence pessimism
                                 -0.132102   24.167011   library setup time
                                             24.167011   data required time
---------------------------------------------------------------------------------------------
                                             24.167011   data required time
                                             -6.818022   data arrival time
---------------------------------------------------------------------------------------------
                                             17.348989   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107327    0.000748    0.547446 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.041593    0.472161    0.680402    1.227848 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.472181    0.001695    1.229543 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075129    0.226883    0.344162    1.573705 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.226889    0.001453    1.575158 ^ debug_dco_word[28] (out)
                                              1.575158   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.575158   data arrival time
---------------------------------------------------------------------------------------------
                                             17.374842   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371192    0.000852    5.959091 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025243    0.297469    0.306131    6.265222 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.297477    0.000886    6.266108 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010432    0.161777    0.114818    6.380926 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.161777    0.000165    6.381091 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022739    0.249733    0.265213    6.646304 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.249733    0.000221    6.646525 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003652    0.157041    0.147217    6.793742 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.157041    0.000071    6.793813 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.793813   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004528   24.341782 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620   24.547401 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107178    0.001286   24.548687 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.298689   clock uncertainty
                                  0.000000   24.298689   clock reconvergence pessimism
                                 -0.126598   24.172091   library setup time
                                             24.172091   data required time
---------------------------------------------------------------------------------------------
                                             24.172091   data required time
                                             -6.793813   data arrival time
---------------------------------------------------------------------------------------------
                                             17.378277   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371186    0.000220    5.958459 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023659    0.280885    0.296537    6.254996 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.280887    0.000428    6.255424 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032399    0.376737    0.331304    6.586728 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.376739    0.000578    6.587306 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003075    0.084617    0.206589    6.793894 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.084617    0.000030    6.793924 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.793924   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004810   24.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192   24.543255 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101323    0.000593   24.543848 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293850   clock uncertainty
                                  0.000000   24.293850   clock reconvergence pessimism
                                 -0.119459   24.174389   library setup time
                                             24.174389   data required time
---------------------------------------------------------------------------------------------
                                             24.174389   data required time
                                             -6.793924   data arrival time
---------------------------------------------------------------------------------------------
                                             17.380466   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371192    0.000852    5.959091 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025243    0.297469    0.306131    6.265222 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.297477    0.000886    6.266108 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010432    0.161777    0.114818    6.380926 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.161777    0.000165    6.381091 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022739    0.249733    0.265213    6.646304 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.249733    0.000188    6.646492 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003419    0.153483    0.144629    6.791121 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.153483    0.000036    6.791158 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.791158   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004528   24.341782 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620   24.547401 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107176    0.001007   24.548409 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.298409   clock uncertainty
                                  0.000000   24.298409   clock reconvergence pessimism
                                 -0.126233   24.172176   library setup time
                                             24.172176   data required time
---------------------------------------------------------------------------------------------
                                             24.172176   data required time
                                             -6.791158   data arrival time
---------------------------------------------------------------------------------------------
                                             17.381018   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305423    0.000189    5.925456 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017351    0.199255    0.260679    6.186134 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.199255    0.000097    6.186231 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039513    0.278144    0.343124    6.529355 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.278180    0.001789    6.531144 v _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003288    0.300705    0.242904    6.774048 ^ _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.300705    0.000060    6.774108 ^ _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.774108   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193929    0.003356   24.340609 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050608    0.102183    0.201895   24.542503 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.102184    0.000634   24.543139 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293139   clock uncertainty
                                  0.000000   24.293139   clock reconvergence pessimism
                                 -0.135623   24.157516   library setup time
                                             24.157516   data required time
---------------------------------------------------------------------------------------------
                                             24.157516   data required time
                                             -6.774108   data arrival time
---------------------------------------------------------------------------------------------
                                             17.383408   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371186    0.000220    5.958459 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023659    0.280885    0.296537    6.254996 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.280887    0.000428    6.255424 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032399    0.376737    0.331304    6.586728 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.376741    0.000751    6.587479 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003315    0.086890    0.208177    6.795655 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.086890    0.000034    6.795690 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.795690   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004528   24.341782 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620   24.547401 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107181    0.001526   24.548927 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.298927   clock uncertainty
                                  0.000000   24.298927   clock reconvergence pessimism
                                 -0.118520   24.180408   library setup time
                                             24.180408   data required time
---------------------------------------------------------------------------------------------
                                             24.180408   data required time
                                             -6.795690   data arrival time
---------------------------------------------------------------------------------------------
                                             17.384718   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000903    0.547601 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.039450    0.449602    0.667401    1.215002 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.449611    0.001156    1.216158 ^ output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073633    0.223542    0.338836    1.554994 ^ output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.223543    0.000803    1.555796 ^ debug_dco_word[30] (out)
                                              1.555796   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.555796   data arrival time
---------------------------------------------------------------------------------------------
                                             17.394203   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102491    0.000736    0.545210 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.034851    0.401037    0.638117    1.183327 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.401039    0.000408    1.183735 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074176    0.224430    0.332166    1.515900 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.224430    0.000641    1.516541 ^ debug_dco_word[7] (out)
                                              1.516541   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.516541   data arrival time
---------------------------------------------------------------------------------------------
                                             17.433458   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279528    0.000191    5.210434 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.290522    0.375719    5.586153 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.290529    0.000799    5.586952 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.232127    0.340764    5.927716 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.232136    0.000851    5.928567 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025243    0.274560    0.295436    6.224004 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.274569    0.000886    6.224890 v _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010432    0.204813    0.191545    6.416434 ^ _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.204813    0.000073    6.416508 ^ fanout149/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010651    0.144768    0.193747    6.610254 ^ fanout149/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net149 (net)
                      0.144768    0.000088    6.610342 ^ _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003119    0.139061    0.111907    6.722249 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.139061    0.000032    6.722281 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.722281   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004528   24.341782 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620   24.547401 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107174    0.000572   24.547974 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.297974   clock uncertainty
                                  0.000000   24.297974   clock reconvergence pessimism
                                 -0.141520   24.156454   library setup time
                                             24.156454   data required time
---------------------------------------------------------------------------------------------
                                             24.156454   data required time
                                             -6.722281   data arrival time
---------------------------------------------------------------------------------------------
                                             17.434172   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000948    0.547646 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.034223    0.394224    0.634791    1.182437 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.394236    0.001216    1.183653 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073487    0.222574    0.329682    1.513335 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.222575    0.000790    1.514125 ^ debug_dco_word[31] (out)
                                              1.514125   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.514125   data arrival time
---------------------------------------------------------------------------------------------
                                             17.435875   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371192    0.000852    5.959091 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025243    0.297469    0.306131    6.265222 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.297477    0.000886    6.266108 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010432    0.161777    0.114818    6.380926 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.161777    0.000073    6.380999 v fanout149/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010651    0.134564    0.190878    6.571877 v fanout149/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net149 (net)
                      0.134564    0.000113    6.571990 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003357    0.217334    0.140740    6.712731 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.217334    0.000063    6.712794 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.712794   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004443   24.341696 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185   24.543880 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102520    0.000671   24.544552 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294554   clock uncertainty
                                  0.000000   24.294554   clock reconvergence pessimism
                                 -0.133916   24.160637   library setup time
                                             24.160637   data required time
---------------------------------------------------------------------------------------------
                                             24.160637   data required time
                                             -6.712794   data arrival time
---------------------------------------------------------------------------------------------
                                             17.447844   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000360    0.545974 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030028    0.350226    0.608320    1.154294 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.350231    0.000763    1.155057 ^ output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074137    0.223839    0.322276    1.477333 ^ output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.223839    0.000635    1.477969 ^ debug_dco_word[2] (out)
                                              1.477969   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.477969   data arrival time
---------------------------------------------------------------------------------------------
                                             17.472029   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194056    0.004811    0.342064 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049842    0.101323    0.201192    0.543256 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.101323    0.000309    0.543566 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030134    0.351408    0.608530    1.152096 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.351412    0.000695    1.152791 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074635    0.225135    0.323266    1.476057 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.225136    0.000642    1.476699 ^ debug_dco_word[1] (out)
                                              1.476699   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.476699   data arrival time
---------------------------------------------------------------------------------------------
                                             17.473299   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104205    0.000469    0.546083 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029633    0.346068    0.605865    1.151949 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.346075    0.000818    1.152766 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074551    0.224074    0.321611    1.474377 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.224103    0.001390    1.475767 ^ debug_dco_word[3] (out)
                                              1.475767   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.475767   data arrival time
---------------------------------------------------------------------------------------------
                                             17.474232   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000714    0.550384 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027878    0.327724    0.596529    1.146913 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.327728    0.000663    1.147576 ^ output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074301    0.224028    0.318149    1.465726 ^ output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.224031    0.000670    1.466396 ^ debug_dco_word[27] (out)
                                              1.466396   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.466396   data arrival time
---------------------------------------------------------------------------------------------
                                             17.483603   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102140    0.000302    0.544085 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028397    0.333203    0.597983    1.142068 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.333206    0.000503    1.142570 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074197    0.223708    0.318903    1.461473 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.223714    0.000875    1.462348 ^ debug_dco_word[10] (out)
                                              1.462348   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.462348   data arrival time
---------------------------------------------------------------------------------------------
                                             17.487652   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003818    0.341071 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200481    0.541551 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000335    0.541886 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027745    0.326370    0.593600    1.135486 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.326372    0.000439    1.135924 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073926    0.222954    0.317181    1.453105 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.222960    0.000850    1.453955 ^ debug_dco_word[20] (out)
                                              1.453955   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.453955   data arrival time
---------------------------------------------------------------------------------------------
                                             17.496044   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100739    0.001110    0.542555 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027083    0.319436    0.589584    1.132140 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.319438    0.000423    1.132563 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073465    0.221776    0.315159    1.447722 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.221781    0.000801    1.448522 ^ debug_dco_word[16] (out)
                                              1.448522   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.448522   data arrival time
---------------------------------------------------------------------------------------------
                                             17.501476   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011    0.341264 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380    0.538644 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096450    0.000623    0.539267 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027268    0.321413    0.589985    1.129252 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.321415    0.000430    1.129682 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074491    0.224431    0.317183    1.446865 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.224439    0.000727    1.447592 ^ debug_dco_word[24] (out)
                                              1.447592   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.447592   data arrival time
---------------------------------------------------------------------------------------------
                                             17.502407   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102141    0.000835    0.544618 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026334    0.311630    0.585310    1.129928 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.311631    0.000356    1.130284 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074354    0.223893    0.314952    1.445236 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.223905    0.000900    1.446136 ^ debug_dco_word[12] (out)
                                              1.446136   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.446136   data arrival time
---------------------------------------------------------------------------------------------
                                             17.503864   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101962    0.000594    0.543619 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025248    0.300221    0.578493    1.122112 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.300223    0.000459    1.122572 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075036    0.224813    0.313404    1.435976 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.224847    0.001512    1.437487 ^ debug_dco_word[23] (out)
                                              1.437487   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.437487   data arrival time
---------------------------------------------------------------------------------------------
                                             17.512512   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004529    0.341783 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620    0.547402 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107175    0.000757    0.548159 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.024554    0.292831    0.575124    1.123283 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.292883    0.000652    1.123935 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073664    0.221980    0.310302    1.434236 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.221990    0.000835    1.435072 ^ lock_detect (out)
                                              1.435072   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.435072   data arrival time
---------------------------------------------------------------------------------------------
                                             17.514929   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004821    0.342074 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540    0.545614 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104206    0.000579    0.546193 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024664    0.294088    0.575300    1.121493 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.294090    0.000436    1.121929 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074400    0.223220    0.311347    1.433276 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.223247    0.001344    1.434620 ^ debug_dco_word[4] (out)
                                              1.434620   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.434620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.515379   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193983    0.004011    0.341264 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045341    0.096450    0.197380    0.538644 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.096450    0.000572    0.539216 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024074    0.287883    0.570178    1.109394 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.287884    0.000419    1.109812 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074466    0.224053    0.310664    1.420476 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.224061    0.000715    1.421191 ^ debug_dco_word[25] (out)
                                              1.421191   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.421191   data arrival time
---------------------------------------------------------------------------------------------
                                             17.528809   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279528    0.000191    5.210434 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.290522    0.375719    5.586153 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.290523    0.000300    5.586453 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027999    0.302107    0.322804    5.909257 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.302109    0.000463    5.909720 v fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036500    0.259794    0.362498    6.272219 v fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.259831    0.001743    6.273962 v _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005674    0.220548    0.187995    6.461957 ^ _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      0.220548    0.000064    6.462021 ^ _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002946    0.158588    0.124812    6.586833 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.158588    0.000028    6.586862 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.586862   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194065    0.004897   24.342150 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048028    0.099375    0.199707   24.541857 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.099376    0.000606   24.542463 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292463   clock uncertainty
                                  0.000000   24.292463   clock reconvergence pessimism
                                 -0.149072   24.143393   library setup time
                                             24.143393   data required time
---------------------------------------------------------------------------------------------
                                             24.143393   data required time
                                             -6.586862   data arrival time
---------------------------------------------------------------------------------------------
                                             17.556530   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003603    0.340856 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842    0.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107327    0.000790    0.547488 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.019150    0.236357    0.541747    1.089235 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.236357    0.000652    1.089887 ^ output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075460    0.226096    0.302134    1.392021 ^ output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.226107    0.000855    1.392876 ^ debug_dco_word[29] (out)
                                              1.392876   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.392876   data arrival time
---------------------------------------------------------------------------------------------
                                             17.557125   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102451    0.000743    0.543446 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015242    0.196633    0.517114    1.060559 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.196633    0.000316    1.060875 ^ output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073479    0.220756    0.290748    1.351623 ^ output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.220766    0.000801    1.352424 ^ debug_dco_word[19] (out)
                                              1.352424   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.352424   data arrival time
---------------------------------------------------------------------------------------------
                                             17.597576   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290062    0.000741    5.512772 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036512    0.420347    0.357144    5.869916 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.420357    0.001176    5.871091 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038474    0.441493    0.376240    6.247332 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.441493    0.000241    6.247573 ^ _1348_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005000    0.179923    0.121709    6.369282 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      0.179923    0.000095    6.369377 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005029    0.218441    0.180024    6.549401 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.218441    0.000105    6.549506 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.549506   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003817   24.341070 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200480   24.541550 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000442   24.541992 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.291992   clock uncertainty
                                  0.000000   24.291992   clock reconvergence pessimism
                                 -0.134560   24.157433   library setup time
                                             24.157433   data required time
---------------------------------------------------------------------------------------------
                                             24.157433   data required time
                                             -6.549506   data arrival time
---------------------------------------------------------------------------------------------
                                             17.607925   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193967    0.003824    0.341077 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.058543    0.111319    0.208593    0.549670 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.111320    0.000600    0.550270 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012568    0.169332    0.502683    1.052952 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.169332    0.000139    1.053092 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075150    0.224200    0.286831    1.339923 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.224233    0.001496    1.341418 ^ debug_dco_word[26] (out)
                                              1.341418   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.341418   data arrival time
---------------------------------------------------------------------------------------------
                                             17.608582   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102452    0.001025    0.543727 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013449    0.178274    0.506237    1.049964 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.178274    0.000238    1.050202 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073894    0.221694    0.287269    1.337471 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.221705    0.000871    1.338343 ^ debug_dco_word[15] (out)
                                              1.338343   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.338343   data arrival time
---------------------------------------------------------------------------------------------
                                             17.611656   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003586    0.340839 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200606    0.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100739    0.001000    0.542446 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012821    0.171845    0.502056    1.044502 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.171845    0.000272    1.044773 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073611    0.220992    0.285450    1.330223 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.221002    0.000802    1.331025 ^ debug_dco_word[17] (out)
                                              1.331025   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.331025   data arrival time
---------------------------------------------------------------------------------------------
                                             17.618973   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472471    0.000300    5.621706 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027999    0.327225    0.334348    5.956053 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.327225    0.000266    5.956319 ^ fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026914    0.318797    0.299991    6.256310 ^ fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.318797    0.000184    6.256494 ^ _1249_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005796    0.223436    0.123901    6.380394 v _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      0.223436    0.000068    6.380463 v _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002898    0.186340    0.164848    6.545310 ^ _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.186340    0.000028    6.545339 ^ _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.545339   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107   24.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202112   24.544472 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102491    0.000577   24.545050 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.295050   clock uncertainty
                                  0.000000   24.295050   clock reconvergence pessimism
                                 -0.130716   24.164333   library setup time
                                             24.164333   data required time
---------------------------------------------------------------------------------------------
                                             24.164333   data required time
                                             -6.545339   data arrival time
---------------------------------------------------------------------------------------------
                                             17.618996   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279528    0.000191    5.210434 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.290522    0.375719    5.586153 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.290529    0.000799    5.586952 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.232127    0.340764    5.927716 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.232127    0.000220    5.927936 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023659    0.259085    0.286056    6.213992 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.259086    0.000381    6.214373 v _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004640    0.210341    0.180775    6.395147 ^ _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      0.210341    0.000045    6.395193 ^ _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004042    0.168696    0.130579    6.525771 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.168696    0.000075    6.525846 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.525846   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004819   24.342072 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540   24.545612 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104206    0.000636   24.546247 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.296249   clock uncertainty
                                  0.000000   24.296249   clock reconvergence pessimism
                                 -0.151208   24.145041   library setup time
                                             24.145041   data required time
---------------------------------------------------------------------------------------------
                                             24.145041   data required time
                                             -6.525846   data arrival time
---------------------------------------------------------------------------------------------
                                             17.619194   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279528    0.000191    5.210434 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.290522    0.375719    5.586153 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.290529    0.000799    5.586952 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.232127    0.340764    5.927716 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.232127    0.000220    5.927936 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023659    0.259085    0.286056    6.213992 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.259088    0.000507    6.214499 v _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004625    0.210203    0.180671    6.395170 ^ _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      0.210203    0.000047    6.395216 ^ _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004009    0.165960    0.130327    6.525543 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.165960    0.000044    6.525588 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.525588   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004819   24.342072 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540   24.545612 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104206    0.000579   24.546192 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.296192   clock uncertainty
                                  0.000000   24.296192   clock reconvergence pessimism
                                 -0.150368   24.145824   library setup time
                                             24.145824   data required time
---------------------------------------------------------------------------------------------
                                             24.145824   data required time
                                             -6.525588   data arrival time
---------------------------------------------------------------------------------------------
                                             17.620237   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102493    0.001015    0.545488 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012046    0.163906    0.497657    1.043145 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.163906    0.000332    1.043477 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074627    0.223527    0.285170    1.328647 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.223540    0.000942    1.329589 ^ debug_dco_word[9] (out)
                                              1.329589   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.329589   data arrival time
---------------------------------------------------------------------------------------------
                                             17.620411   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107    0.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202113    0.544473 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102492    0.000857    0.545331 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011944    0.162914    0.497085    1.042416 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.162914    0.000231    1.042647 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074164    0.222345    0.284279    1.326926 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.222356    0.000874    1.327800 ^ debug_dco_word[8] (out)
                                              1.327800   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.327800   data arrival time
---------------------------------------------------------------------------------------------
                                             17.622200   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279528    0.000191    5.210434 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.290522    0.375719    5.586153 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.290529    0.000799    5.586952 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.232127    0.340764    5.927716 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.232127    0.000220    5.927936 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023659    0.259085    0.286056    6.213992 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.259085    0.000143    6.214136 v _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004647    0.210413    0.180829    6.394964 ^ _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      0.210413    0.000046    6.395010 ^ _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002914    0.182450    0.122763    6.517773 v _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.182450    0.000028    6.517801 v _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.517801   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194057    0.004819   24.342072 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052448    0.104205    0.203540   24.545612 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.104206    0.000604   24.546217 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.296217   clock uncertainty
                                  0.000000   24.296217   clock reconvergence pessimism
                                 -0.155432   24.140785   library setup time
                                             24.140785   data required time
---------------------------------------------------------------------------------------------
                                             24.140785   data required time
                                             -6.517801   data arrival time
---------------------------------------------------------------------------------------------
                                             17.622984   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279528    0.000191    5.210434 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.290522    0.375719    5.586153 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.290523    0.000300    5.586453 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027999    0.302107    0.322804    5.909257 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.302107    0.000266    5.909523 v fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026914    0.203304    0.324555    6.234078 v fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.203307    0.000411    6.234489 v _1254_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004389    0.196483    0.162048    6.396537 ^ _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      0.196483    0.000042    6.396579 ^ _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003487    0.155891    0.124107    6.520687 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.155891    0.000064    6.520751 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.520751   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107   24.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202112   24.544472 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102490    0.000334   24.544806 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294807   clock uncertainty
                                  0.000000   24.294807   clock reconvergence pessimism
                                 -0.147612   24.147196   library setup time
                                             24.147196   data required time
---------------------------------------------------------------------------------------------
                                             24.147196   data required time
                                             -6.520751   data arrival time
---------------------------------------------------------------------------------------------
                                             17.626444   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003486    0.340739 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963    0.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102454    0.001221    0.543924 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011539    0.158801    0.494635    1.038558 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.158801    0.000187    1.038746 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073581    0.220866    0.282497    1.321242 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.220877    0.000818    1.322061 ^ debug_dco_word[14] (out)
                                              1.322061   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.322061   data arrival time
---------------------------------------------------------------------------------------------
                                             17.627939   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101961    0.000330    0.543355 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011455    0.157932    0.494011    1.037366 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.157932    0.000209    1.037575 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073514    0.220699    0.282200    1.319775 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.220709    0.000818    1.320592 ^ debug_dco_word[21] (out)
                                              1.320592   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.320592   data arrival time
---------------------------------------------------------------------------------------------
                                             17.629408   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311    0.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868    0.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111861    0.000519    0.550951 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010244    0.145601    0.488622    1.039573 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.145601    0.000182    1.039755 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073561    0.220769    0.279535    1.319290 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.220779    0.000818    1.320107 ^ debug_dco_word[11] (out)
                                              1.320107   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.320107   data arrival time
---------------------------------------------------------------------------------------------
                                             17.629892   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004002    0.341255 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201770    0.543025 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101961    0.000466    0.543491 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011296    0.156268    0.493002    1.036493 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.156268    0.000302    1.036795 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073940    0.221736    0.282456    1.319251 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.221747    0.000871    1.320122 ^ debug_dco_word[22] (out)
                                              1.320122   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.320122   data arrival time
---------------------------------------------------------------------------------------------
                                             17.629877   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371191    0.000716    5.958955 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032964    0.382940    0.339887    6.298842 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.382945    0.000762    6.299603 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005105    0.166070    0.121707    6.421310 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.166070    0.000053    6.421364 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003583    0.156021    0.123084    6.544447 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.156021    0.000067    6.544515 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.544515   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194009    0.004311   24.341564 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059065    0.111861    0.208868   24.550432 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.111868    0.001522   24.551954 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.301954   clock uncertainty
                                  0.000000   24.301954   clock reconvergence pessimism
                                 -0.125406   24.176548   library setup time
                                             24.176548   data required time
---------------------------------------------------------------------------------------------
                                             24.176548   data required time
                                             -6.544515   data arrival time
---------------------------------------------------------------------------------------------
                                             17.632032   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.048991    0.152076    0.083178    0.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000    0.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254075    0.337253 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665    0.341918 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865    0.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102142    0.000861    0.544644 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010791    0.151168    0.490016    1.034660 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.151168    0.000191    1.034851 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073829    0.221440    0.281169    1.316020 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.221451    0.000848    1.316868 ^ debug_dco_word[13] (out)
                                              1.316868   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.316868   data arrival time
---------------------------------------------------------------------------------------------
                                             17.633131   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290062    0.000741    5.512772 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036512    0.420347    0.357144    5.869916 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.420357    0.001176    5.871091 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038474    0.441493    0.376240    6.247332 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.441493    0.000429    6.247760 ^ _1343_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004864    0.182826    0.120650    6.368410 v _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      0.182826    0.000049    6.368459 v _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003023    0.183874    0.159232    6.527691 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.183874    0.000030    6.527721 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.527721   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003817   24.341070 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200480   24.541550 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000359   24.541908 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.291910   clock uncertainty
                                  0.000000   24.291910   clock reconvergence pessimism
                                 -0.130970   24.160938   library setup time
                                             24.160938   data required time
---------------------------------------------------------------------------------------------
                                             24.160938   data required time
                                             -6.527721   data arrival time
---------------------------------------------------------------------------------------------
                                             17.633219   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279528    0.000191    5.210434 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.290522    0.375719    5.586153 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.290529    0.000799    5.586952 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.232127    0.340764    5.927716 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.232133    0.000715    5.928432 v fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032964    0.238285    0.327574    6.256006 v fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.238291    0.000647    6.256653 v _2005_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006661    0.225439    0.187923    6.444576 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.225439    0.000137    6.444713 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002827    0.091450    0.074986    6.519699 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.091450    0.000027    6.519725 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.519725   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194021    0.004443   24.341696 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050910    0.102519    0.202185   24.543880 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.102520    0.000684   24.544565 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294565   clock uncertainty
                                  0.000000   24.294565   clock reconvergence pessimism
                                 -0.127859   24.166706   library setup time
                                             24.166706   data required time
---------------------------------------------------------------------------------------------
                                             24.166706   data required time
                                             -6.519725   data arrival time
---------------------------------------------------------------------------------------------
                                             17.646982   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290062    0.000741    5.512772 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036512    0.420347    0.357144    5.869916 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.420357    0.001176    5.871091 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038474    0.441493    0.376240    6.247332 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.441502    0.001081    6.248413 ^ _1376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005212    0.159777    0.096234    6.344647 v _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.159777    0.000056    6.344703 v _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003658    0.191542    0.162068    6.506771 ^ _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.191542    0.000066    6.506837 ^ _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.506837   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193982    0.004000   24.341253 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050380    0.101961    0.201771   24.543024 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.101962    0.000613   24.543636 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293638   clock uncertainty
                                  0.000000   24.293638   clock reconvergence pessimism
                                 -0.131380   24.162256   library setup time
                                             24.162256   data required time
---------------------------------------------------------------------------------------------
                                             24.162256   data required time
                                             -6.506837   data arrival time
---------------------------------------------------------------------------------------------
                                             17.655420   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472471    0.000300    5.621706 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027999    0.327225    0.334348    5.956053 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.327225    0.000266    5.956319 ^ fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026914    0.318797    0.299991    6.256310 ^ fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.318799    0.000457    6.256767 ^ _1243_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005189    0.134657    0.091079    6.347846 v _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      0.134657    0.000054    6.347900 v _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003234    0.152641    0.113540    6.461440 ^ _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.152641    0.000032    6.461473 ^ _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.461473   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194086    0.005107   24.342360 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050918    0.102490    0.202112   24.544472 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.102492    0.000760   24.545233 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.295233   clock uncertainty
                                  0.000000   24.295233   clock reconvergence pessimism
                                 -0.127229   24.168003   library setup time
                                             24.168003   data required time
---------------------------------------------------------------------------------------------
                                             24.168003   data required time
                                             -6.461473   data arrival time
---------------------------------------------------------------------------------------------
                                             17.706530   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472475    0.000799    5.622205 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.371186    0.336034    5.958240 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.371192    0.000852    5.959091 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025243    0.297469    0.306131    6.265222 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.297470    0.000392    6.265614 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002782    0.080212    0.194923    6.460537 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.080212    0.000026    6.460563 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.460563   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004528   24.341782 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620   24.547401 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107183    0.001680   24.549082 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.299082   clock uncertainty
                                  0.000000   24.299082   clock reconvergence pessimism
                                 -0.117398   24.181684   library setup time
                                             24.181684   data required time
---------------------------------------------------------------------------------------------
                                             24.181684   data required time
                                             -6.460563   data arrival time
---------------------------------------------------------------------------------------------
                                             17.721121   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290062    0.000741    5.512772 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036512    0.420347    0.357144    5.869916 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.420359    0.001271    5.871186 ^ fanout349/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012847    0.169960    0.235869    6.107055 ^ fanout349/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net349 (net)
                      0.169960    0.000096    6.107152 ^ _1357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004235    0.178338    0.107236    6.214387 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      0.178338    0.000040    6.214427 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004511    0.209629    0.174269    6.388696 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.209629    0.000086    6.388782 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.388782   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003817   24.341070 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200480   24.541550 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100339    0.000657   24.542208 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292208   clock uncertainty
                                  0.000000   24.292208   clock reconvergence pessimism
                                 -0.133645   24.158564   library setup time
                                             24.158564   data required time
---------------------------------------------------------------------------------------------
                                             24.158564   data required time
                                             -6.388782   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769783   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279528    0.000191    5.210434 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.290522    0.375719    5.586153 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.290523    0.000300    5.586453 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027999    0.302107    0.322804    5.909257 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.302114    0.000852    5.910109 v _1286_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006687    0.240031    0.207717    6.117826 ^ _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      0.240031    0.000140    6.117966 ^ _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005125    0.179626    0.142600    6.260566 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.179626    0.000099    6.260664 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.260664   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665   24.341917 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865   24.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102142    0.000918   24.544701 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294703   clock uncertainty
                                  0.000000   24.294703   clock reconvergence pessimism
                                 -0.154962   24.139740   library setup time
                                             24.139740   data required time
---------------------------------------------------------------------------------------------
                                             24.139740   data required time
                                             -6.260664   data arrival time
---------------------------------------------------------------------------------------------
                                             17.879074   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279528    0.000191    5.210434 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.290522    0.375719    5.586153 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.290529    0.000799    5.586952 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031818    0.232127    0.340764    5.927716 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.232136    0.000851    5.928567 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025243    0.274560    0.295436    6.224004 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.274568    0.000809    6.224813 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.224813   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194029    0.004528   24.341782 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055332    0.107174    0.205620   24.547401 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.107175    0.000703   24.548105 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.298105   clock uncertainty
                                  0.000000   24.298105   clock reconvergence pessimism
                                 -0.187322   24.110783   library setup time
                                             24.110783   data required time
---------------------------------------------------------------------------------------------
                                             24.110783   data required time
                                             -6.224813   data arrival time
---------------------------------------------------------------------------------------------
                                             17.885971   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290062    0.000741    5.512772 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036512    0.420347    0.357144    5.869916 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.420359    0.001271    5.871186 ^ fanout349/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012847    0.169960    0.235869    6.107055 ^ fanout349/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net349 (net)
                      0.169960    0.000221    6.107276 ^ _1364_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002813    0.078352    0.176854    6.284130 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.078352    0.000027    6.284156 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.284156   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193966    0.003817   24.341070 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.048893    0.100338    0.200480   24.541550 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.100338    0.000611   24.542162 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292162   clock uncertainty
                                  0.000000   24.292162   clock reconvergence pessimism
                                 -0.118639   24.173523   library setup time
                                             24.173523   data required time
---------------------------------------------------------------------------------------------
                                             24.173523   data required time
                                             -6.284156   data arrival time
---------------------------------------------------------------------------------------------
                                             17.889366   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302812    0.000191    5.232692 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.472471    0.388714    5.621406 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.472471    0.000300    5.621706 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.027999    0.327225    0.334348    5.956053 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.327233    0.000941    5.956995 ^ _1281_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004154    0.127707    0.082695    6.039690 v _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      0.127707    0.000038    6.039728 v _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004399    0.205124    0.164555    6.204283 ^ _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.205124    0.000090    6.204373 ^ _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.204373   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.194042    0.004665   24.341917 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.050576    0.102140    0.201865   24.543783 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.102141    0.000785   24.544567 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.294569   clock uncertainty
                                  0.000000   24.294569   clock reconvergence pessimism
                                 -0.132744   24.161825   library setup time
                                             24.161825   data required time
---------------------------------------------------------------------------------------------
                                             24.161825   data required time
                                             -6.204373   data arrival time
---------------------------------------------------------------------------------------------
                                             17.957453   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290062    0.000741    5.512772 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036512    0.420347    0.357144    5.869916 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.420350    0.000671    5.870586 ^ _1313_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004754    0.173664    0.119853    5.990439 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      0.173664    0.000048    5.990487 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006181    0.235851    0.191050    6.181536 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.235851    0.000145    6.181681 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.181681   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003585   24.340837 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200608   24.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100741    0.001288   24.542732 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.292734   clock uncertainty
                                  0.000000   24.292734   clock reconvergence pessimism
                                 -0.134864   24.157871   library setup time
                                             24.157871   data required time
---------------------------------------------------------------------------------------------
                                             24.157871   data required time
                                             -6.181681   data arrival time
---------------------------------------------------------------------------------------------
                                             17.976191   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290062    0.000741    5.512772 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036512    0.420347    0.357144    5.869916 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.420353    0.000891    5.870807 ^ _1330_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004715    0.151365    0.091237    5.962044 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      0.151365    0.000048    5.962092 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003628    0.156509    0.120809    6.082901 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.156509    0.000068    6.082969 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.082969   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193947    0.003585   24.340837 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049356    0.100736    0.200608   24.541445 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.100736    0.000490   24.541935 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.291937   clock uncertainty
                                  0.000000   24.291937   clock reconvergence pessimism
                                 -0.128036   24.163900   library setup time
                                             24.163900   data required time
---------------------------------------------------------------------------------------------
                                             24.163900   data required time
                                             -6.082969   data arrival time
---------------------------------------------------------------------------------------------
                                             18.080931   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279528    0.000191    5.210434 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041392    0.290522    0.375719    5.586153 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.290533    0.001004    5.587157 v _1296_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005275    0.223879    0.194639    5.781796 ^ _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      0.223879    0.000141    5.781937 ^ _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004585    0.170913    0.136728    5.918664 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.170913    0.000090    5.918754 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.918754   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003485   24.340738 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963   24.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102454    0.001288   24.543989 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293989   clock uncertainty
                                  0.000000   24.293989   clock reconvergence pessimism
                                 -0.152228   24.141762   library setup time
                                             24.141762   data required time
---------------------------------------------------------------------------------------------
                                             24.141762   data required time
                                             -5.918754   data arrival time
---------------------------------------------------------------------------------------------
                                             18.223007   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004354    0.044811    0.017921    4.817921 v rst_n (in)
                                                         rst_n (net)
                      0.044811    0.000000    4.817921 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.082758    0.126984    4.944905 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.082758    0.000060    4.944964 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.279528    0.265279    5.210244 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.279538    0.000937    5.211181 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.184009    0.289508    5.500689 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.184157    0.002923    5.503612 v _1422_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004914    0.339856    0.174292    5.677904 ^ _1422_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0803_ (net)
                      0.339856    0.000051    5.677954 ^ _1423_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004395    0.204512    0.150258    5.828212 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.204512    0.000088    5.828300 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.828300   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003602   24.340855 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842   24.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107328    0.000872   24.547569 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.297571   clock uncertainty
                                  0.000000   24.297571   clock reconvergence pessimism
                                 -0.161617   24.135954   library setup time
                                             24.135954   data required time
---------------------------------------------------------------------------------------------
                                             24.135954   data required time
                                             -5.828300   data arrival time
---------------------------------------------------------------------------------------------
                                             18.307653   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290117    0.002336    5.514367 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004731    0.158470    0.111267    5.625634 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      0.158470    0.000046    5.625679 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003810    0.148922    0.124058    5.749738 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.148922    0.000072    5.749810 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.749810   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193949    0.003602   24.340855 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055401    0.107326    0.205842   24.546698 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.107330    0.001128   24.547825 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.297827   clock uncertainty
                                  0.000000   24.297827   clock reconvergence pessimism
                                 -0.125729   24.172098   library setup time
                                             24.172098   data required time
---------------------------------------------------------------------------------------------
                                             24.172098   data required time
                                             -5.749810   data arrival time
---------------------------------------------------------------------------------------------
                                             18.422289   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004354    0.077308    0.029301    4.829301 ^ rst_n (in)
                                                         rst_n (net)
                      0.077308    0.000000    4.829301 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005166    0.088553    0.135731    4.965033 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.088553    0.000060    4.965092 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025785    0.302812    0.267409    5.232501 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.302821    0.000937    5.233438 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.050228    0.290056    0.278593    5.512031 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.290182    0.003396    5.515428 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006896    0.139317    0.115248    5.630675 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.139317    0.000152    5.630827 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028397    0.305423    0.294439    5.925266 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.305435    0.001087    5.926353 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026730    0.289775    0.317685    6.244039 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.289775    0.000152    6.244190 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016452    0.190686    0.252313    6.496503 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.190687    0.000215    6.496718 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029740    0.218547    0.301030    6.797749 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.218562    0.001032    6.798780 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010231    0.131711    0.201382    7.000163 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.131711    0.000080    7.000243 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010228    0.261681    0.179994    7.180237 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.261681    0.000273    7.180510 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.031532    0.363625    0.331486    7.511996 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.363625    0.000162    7.512157 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022502    0.268526    0.288211    7.800369 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.268534    0.000782    7.801150 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020571    0.247651    0.263987    8.065137 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.247656    0.000634    8.065771 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030146    0.352667    0.315329    8.381101 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.352669    0.000510    8.381610 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026815    0.314136    0.313764    8.695374 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.314136    0.000305    8.695679 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007065    0.249383    0.141368    8.837047 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.249383    0.000151    8.837198 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002957    0.192288    0.166192    9.003390 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.192288    0.000029    9.003420 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.003420   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.048991    0.152076    0.083178   24.083178 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.152327    0.000000   24.083178 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.251387    0.193798    0.254076   24.337254 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.193939    0.003485   24.340738 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050931    0.102449    0.201963   24.542702 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.102451    0.000744   24.543446 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.293446   clock uncertainty
                                  0.000000   24.293446   clock reconvergence pessimism
                                 -0.131341   24.162104   library setup time
                                             24.162104   data required time
---------------------------------------------------------------------------------------------
                                             24.162104   data required time
                                             -9.003420   data arrival time
---------------------------------------------------------------------------------------------
                                             15.158684   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_5v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_5v50 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_0_sys_clk/Z                        4     16    -12 (VIOLATED)
clkbuf_4_2_0_sys_clk/Z                    4     11     -7 (VIOLATED)
clkbuf_4_0_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_13_0_sys_clk/Z                   4     10     -6 (VIOLATED)
clkbuf_4_1_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_3_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_8_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_15_0_sys_clk/Z                   4      9     -5 (VIOLATED)
clkbuf_4_5_0_sys_clk/Z                    4      9     -5 (VIOLATED)
clkbuf_4_10_0_sys_clk/Z                   4      8     -4 (VIOLATED)
clkbuf_4_7_0_sys_clk/Z                    4      8     -4 (VIOLATED)
clkbuf_4_12_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_14_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_4_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_6_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_9_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_11_0_sys_clk/Z                   4      6     -2 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
clkbuf_0_sys_clk/Z                      0.200000    0.251387   -0.051387 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 15 unannotated drivers.
 clkload0/Z
 clkload1/Z
 clkload10/ZN
 clkload11/ZN
 clkload12/Z
 clkload13/ZN
 clkload14/ZN
 clkload2/Z
 clkload3/ZN
 clkload4/ZN
 clkload5/ZN
 clkload6/ZN
 clkload7/Z
 clkload8/ZN
 clkload9/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:min_ff_n40C_5v50 0
max fanout violation count 17
%OL_METRIC_I design__max_fanout_violation__count__corner:min_ff_n40C_5v50 17
max cap violation count 1
%OL_METRIC_I design__max_cap_violation__count__corner:min_ff_n40C_5v50 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 unclocked register/latch pins.
  _2319_/CLK
  _2407_/CLK
  _2408_/CLK
  _2409_/CLK
  _2410_/CLK
  _2411_/CLK
  _2412_/CLK
  _2413_/CLK
  _2414_/CLK
  _2415_/CLK
  _2416_/CLK
  _2417_/CLK
  _2418_/CLK
  _2419_/CLK
  _2420_/CLK
  _2421_/CLK
  _2422_/CLK
  _2423_/CLK
  _2424_/CLK
  _2425_/CLK
  _2426_/CLK
  _2427_/CLK
  _2428_/CLK
  _2429_/CLK
  _2430_/CLK
  _2431_/CLK
  _2432_/CLK
  _2433_/CLK
  _2434_/CLK
  _2435_/CLK
  _2436_/CLK
  _2437_/CLK
  _2438_/CLK
Warning: There are 33 unconstrained endpoints.
  _2319_/D
  _2407_/D
  _2408_/D
  _2409_/D
  _2410_/D
  _2411_/D
  _2412_/D
  _2413_/D
  _2414_/D
  _2415_/D
  _2416_/D
  _2417_/D
  _2418_/D
  _2419_/D
  _2420_/D
  _2421_/D
  _2422_/D
  _2423_/D
  _2424_/D
  _2425_/D
  _2426_/D
  _2427_/D
  _2428_/D
  _2429_/D
  _2430_/D
  _2431_/D
  _2432_/D
  _2433_/D
  _2434_/D
  _2435_/D
  _2436_/D
  _2437_/D
  _2438_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= min_ff_n40C_5v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.265489e-03 4.896602e-04 7.400275e-08 4.755223e-03  34.1%
Combinational        2.841872e-03 2.970837e-03 2.270726e-07 5.812936e-03  41.7%
Clock                2.006512e-03 1.358679e-03 1.712192e-07 3.365362e-03  24.2%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                9.113871e-03 4.819173e-03 4.722953e-07 1.393352e-02 100.0%
                            65.4%        34.6%         0.0%
%OL_METRIC_F power__internal__total 0.009113871492445469
%OL_METRIC_F power__switching__total 0.004819173365831375
%OL_METRIC_F power__leakage__total 4.72295340614437e-7
%OL_METRIC_F power__total 0.013933517038822174

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:min_ff_n40C_5v50 1.0710208578715759
======================= min_ff_n40C_5v50 Corner ===================================

Clock sys_clk
1.869949 source latency _2319_/CLK ^
-0.548928 target latency _2328_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
1.071021 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:min_ff_n40C_5v50 1.5710209133827286
======================= min_ff_n40C_5v50 Corner ===================================

Clock sys_clk
1.869949 source latency _2319_/CLK ^
-0.548928 target latency _2328_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
1.571021 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:min_ff_n40C_5v50 0.2399793764965113
min_ff_n40C_5v50: 0.2399793764965113
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:min_ff_n40C_5v50 15.158683626286042
min_ff_n40C_5v50: 15.158683626286042
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:min_ff_n40C_5v50 0.0
min_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:min_ff_n40C_5v50 0.0
min_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:min_ff_n40C_5v50 0
min_ff_n40C_5v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:min_ff_n40C_5v50 0.0
min_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:min_ff_n40C_5v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:min_ff_n40C_5v50 0.239979
%OL_METRIC_I timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50 0
%OL_METRIC_I timing__setup_vio__count__corner:min_ff_n40C_5v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:min_ff_n40C_5v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: sys_clk
Sources: sys_clk 
Generated: no
Virtual: yes
Propagated: no
Period: 24.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
sys_clk              24.000000    0.000000 12.000000

===========================================================================
report_clock_latency
============================================================================
Clock sys_clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.539216         network latency _2400_/CLK
        2.201377 network latency _2408_/CLK
---------------
0.539216 2.201377 latency
        1.662161 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.435143         network latency _2415_/CLK
        2.170706 network latency _2408_/CLK
---------------
1.435143 2.170706 latency
        0.735563 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.511800         network latency _2400_/CLK
        0.526049 network latency _2372_/CLK
---------------
0.511800 0.526049 latency
        0.014250 skew



===========================================================================
report_clock_min_period
============================================================================
sys_clk period_min = 8.19 fmax = 122.04
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the min_ff_n40C_5v50 corner to /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/54-openroad-stapostpnr/min_ff_n40C_5v50/pll_top__min_ff_n40C_5v50.lib…
