#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0084EDD8 .scope module, "Exemplo0044" "Exemplo0044" 2 19;
 .timescale 0 0;
v008430C8_0 .net "clk", 0 0, v00843070_0; 1 drivers
v00844DF8_0 .net "p1", 0 0, v00843AB0_0; 1 drivers
S_00842FE8 .scope module, "CLK1" "clock" 2 21, 3 4, S_0084EDD8;
 .timescale 0 0;
v00843070_0 .var "clk", 0 0;
S_008439D0 .scope module, "pulse1" "pulse" 2 23, 2 5, S_0084EDD8;
 .timescale 0 0;
v00843A58_0 .alias "clock", 0 0, v008430C8_0;
v00843AB0_0 .var "signal", 0 0;
E_00849350 .event edge, v00843A58_0;
    .scope S_00842FE8;
T_0 ;
    %set/v v00843070_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00842FE8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00843070_0, 1;
    %inv 8, 1;
    %set/v v00843070_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_008439D0;
T_2 ;
    %wait E_00849350;
    %set/v v00843AB0_0, 1, 1;
    %delay 4, 0;
    %set/v v00843AB0_0, 0, 1;
    %delay 4, 0;
    %set/v v00843AB0_0, 1, 1;
    %delay 4, 0;
    %set/v v00843AB0_0, 0, 1;
    %delay 4, 0;
    %set/v v00843AB0_0, 1, 1;
    %delay 4, 0;
    %set/v v00843AB0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0084EDD8;
T_3 ;
    %vpi_call 2 25 "$dumpfile", "Exemplo044.vcd";
    %vpi_call 2 26 "$dumpvars";
    %delay 1200, 0;
    %vpi_call 2 27 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Exemplo0044.v";
    "./clock.v";
