INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:30:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 buffer17/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer17/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.818ns (13.940%)  route 5.050ns (86.060%))
  Logic Levels:           12  (LUT3=2 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2325, unset)         0.508     0.508    buffer17/clk
                         FDRE                                         r  buffer17/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer17/dataReg_reg[1]/Q
                         net (fo=3, unplaced)         0.406     1.140    buffer17/control/Q[1]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.259 r  buffer17/control/Memory[0][1]_i_1__7/O
                         net (fo=10, unplaced)        0.748     2.007    buffer17/control/dataReg_reg[1]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.050 r  buffer17/control/Memory[3][0]_i_2__0/O
                         net (fo=37, unplaced)        0.452     2.502    buffer59/fifo/Memory_reg[0][0]_3
                         LUT6 (Prop_lut6_I3_O)        0.043     2.545 r  buffer59/fifo/transmitValue_i_2__71/O
                         net (fo=9, unplaced)         0.285     2.830    control_merge0/tehb/control/minusOp_carry_i_8
                         LUT6 (Prop_lut6_I4_O)        0.043     2.873 r  control_merge0/tehb/control/minusOp_carry_i_9/O
                         net (fo=3, unplaced)         0.262     3.135    control_merge0/tehb/control/fullReg_reg_2
                         LUT6 (Prop_lut6_I4_O)        0.043     3.178 r  control_merge0/tehb/control/fullReg_i_2__4/O
                         net (fo=17, unplaced)        0.300     3.478    buffer31/control/transmitValue_reg_9
                         LUT6 (Prop_lut6_I5_O)        0.043     3.521 r  buffer31/control/outputValid_i_3__3/O
                         net (fo=7, unplaced)         0.740     4.261    buffer31/control/transmitValue_reg_3
                         LUT6 (Prop_lut6_I0_O)        0.043     4.304 f  buffer31/control/fullReg_i_5__1/O
                         net (fo=2, unplaced)         0.388     4.692    fork25/control/generateBlocks[1].regblock/fullReg_i_2__2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.735 r  fork25/control/generateBlocks[1].regblock/fullReg_i_3__1/O
                         net (fo=2, unplaced)         0.255     4.990    fork23/control/generateBlocks[1].regblock/transmitValue_i_4__0
                         LUT6 (Prop_lut6_I5_O)        0.043     5.033 r  fork23/control/generateBlocks[1].regblock/transmitValue_i_9/O
                         net (fo=1, unplaced)         0.377     5.410    fork23/control/generateBlocks[3].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     5.453 r  fork23/control/generateBlocks[3].regblock/transmitValue_i_4__0/O
                         net (fo=10, unplaced)        0.287     5.740    fork22/control/generateBlocks[1].regblock/anyBlockStop
                         LUT3 (Prop_lut3_I0_O)        0.043     5.783 r  fork22/control/generateBlocks[1].regblock/fullReg_i_2__1/O
                         net (fo=6, unplaced)         0.276     6.059    fork11/control/generateBlocks[2].regblock/dataReg_reg[4]_0
                         LUT6 (Prop_lut6_I4_O)        0.043     6.102 r  fork11/control/generateBlocks[2].regblock/dataReg[4]_i_1/O
                         net (fo=5, unplaced)         0.274     6.376    buffer17/dataReg_reg[4]_1[0]
                         FDRE                                         r  buffer17/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=2325, unset)         0.483     8.183    buffer17/clk
                         FDRE                                         r  buffer17/dataReg_reg[0]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.955    buffer17/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  1.579    




