Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,6
design__inferred_latch__count,0
design__instance__count,2117
design__instance__area,31505.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0008629906224086881
power__switching__total,0.00015596304729115218
power__leakage__total,0.0000021214182197581977
power__total,0.0010210750624537468
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2654884720544089
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2656058226314307
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12306039868776075
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.556336992221445
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.123060
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.28544847848926175
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2855658845774363
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6650644667670826
timing__setup__ws__corner:nom_slow_1p08V_125C,12.859351281125242
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.665064
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2739760440509863
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2740935056503137
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31902814626389403
timing__setup__ws__corner:nom_typ_1p20V_25C,13.937525306146783
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.319028
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2654884720544089
clock__skew__worst_setup,0.2656058226314307
timing__hold__ws,0.12306039868776075
timing__setup__ws,12.859351281125242
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.123060
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2117
design__instance__area__stdcell,31505.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.524133
design__instance__utilization__stdcell,0.524133
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,263
design__instance__area__class:inverter,1433.38
design__instance__count__class:sequential_cell,281
design__instance__area__class:sequential_cell,13256
design__instance__count__class:multi_input_combinational_cell,960
design__instance__area__class:multi_input_combinational_cell,8277.29
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,559
design__instance__area__class:timing_repair_buffer,8054.12
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,34004.1
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,3
design__instance__area__class:clock_inverter,23.5872
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,417
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2410
route__net__special,2
route__drc_errors__iter:0,511
route__wirelength__iter:0,34585
route__drc_errors__iter:1,238
route__wirelength__iter:1,34303
route__drc_errors__iter:2,210
route__wirelength__iter:2,34198
route__drc_errors__iter:3,81
route__wirelength__iter:3,34142
route__drc_errors__iter:4,6
route__wirelength__iter:4,34087
route__drc_errors__iter:5,0
route__wirelength__iter:5,34091
route__drc_errors,0
route__wirelength,34091
route__vias,10442
route__vias__singlecut,10442
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,355.16
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,296
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,296
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,296
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,296
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000123739
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000118779
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000558413
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000118779
design_powergrid__voltage__worst,0.0000118779
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000123739
design_powergrid__drop__worst__net:VPWR,0.0000123739
design_powergrid__voltage__worst__net:VGND,0.0000118779
design_powergrid__drop__worst__net:VGND,0.0000118779
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000060800000000000002330882882539686562495262478478252887725830078125
ir__drop__worst,0.00001239999999999999986239306026813977723577409051358699798583984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
