<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005430A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005430</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17778597</doc-number><date>20210115</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>CN</country><doc-number>202010053738.X</doc-number><date>20200117</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>09</class><subclass>G</subclass><main-group>3</main-group><subgroup>3266</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>09</class><subclass>G</subclass><main-group>3</main-group><subgroup>3233</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>09</class><subclass>G</subclass><main-group>3</main-group><subgroup>20</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>11</class><subclass>C</subclass><main-group>19</main-group><subgroup>28</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>09</class><subclass>G</subclass><main-group>3</main-group><subgroup>3266</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>09</class><subclass>G</subclass><main-group>3</main-group><subgroup>3233</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>09</class><subclass>G</subclass><main-group>3</main-group><subgroup>2096</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>11</class><subclass>C</subclass><main-group>19</main-group><subgroup>28</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>09</class><subclass>G</subclass><main-group>2310</main-group><subgroup>0286</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>09</class><subclass>G</subclass><main-group>2310</main-group><subgroup>08</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>09</class><subclass>G</subclass><main-group>2300</main-group><subgroup>0842</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>09</class><subclass>G</subclass><main-group>2330</main-group><subgroup>021</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>09</class><subclass>G</subclass><main-group>2300</main-group><subgroup>0408</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">DISPLAY SUBSTRATE AND DETECTION METHOD THEREFOR, AND DISPLAY APPARATUS</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Hefei Xinsheng Optoelectronics Technology Co., Ltd.</orgname><address><city>Hefei, Anhui</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant><us-applicant sequence="01" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>BOE Technology Group Co., Ltd.</orgname><address><city>Beijing</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>LI</last-name><first-name>Guangyao</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>LIU</last-name><first-name>Zheng</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>WANG</last-name><first-name>Haitao</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>WANG</last-name><first-name>Jun</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>WANG</last-name><first-name>Dongfang</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor></inventors></us-parties><pct-or-regional-filing-data><document-id><country>WO</country><doc-number>PCT/CN2021/072098</doc-number><date>20210115</date></document-id><us-371c12-date><date>20220520</date></us-371c12-date></pct-or-regional-filing-data></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">Provided are a display substrate and a detection method therefor, and a display apparatus. Compensation sub-circuits that are in one-to-one correspondence with each stage of a shift register are arranged in a gate driving circuit, and a first capacitor in each compensation sub-circuit is thus charged under the control of a detection input circuit when each stage of the shift register outputs a signal stage by stage; and an output control circuit is used to disconnect the compensation sub-circuit from a pull-up node of the corresponding stage of the shift register. The triggering of each stage of the shift register is stopped after each stage of the shift register (CR(n)) completes outputting, and the output control circuit provides a signal of a first power voltage end to the pull-up node of the corresponding stage of the shift register under the control of a second control end and the first capacitor.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="175.85mm" wi="137.41mm" file="US20230005430A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="191.94mm" wi="139.45mm" file="US20230005430A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="237.07mm" wi="166.79mm" orientation="landscape" file="US20230005430A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="170.60mm" wi="132.16mm" file="US20230005430A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="125.22mm" wi="165.95mm" file="US20230005430A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="220.56mm" wi="133.52mm" file="US20230005430A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="235.03mm" wi="147.83mm" orientation="landscape" file="US20230005430A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="224.96mm" wi="146.98mm" file="US20230005430A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="204.13mm" wi="164.85mm" file="US20230005430A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="203.71mm" wi="166.62mm" file="US20230005430A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="193.38mm" wi="146.13mm" file="US20230005430A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="225.72mm" wi="149.69mm" file="US20230005430A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="94.49mm" wi="163.49mm" file="US20230005430A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="171.03mm" wi="162.39mm" file="US20230005430A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="227.92mm" wi="158.67mm" file="US20230005430A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE OF RELATED APPLICATIONS</heading><p id="p-0002" num="0001">The disclosure is a US National Stage of International Application No. PCT/CN2021/072098, filed on Jan. 15, 2021, which claims the priority of the Chinese Patent Application No. 202010053738.X, filed with the Chinese Patent Office on Jan. 17, 2020 and entitled &#x201c;Array Substrate and Detection Method therefor, and Display Apparatus&#x201d;, which is hereby incorporated by reference in its entirety.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">FIELD OF INVENTION</heading><p id="p-0003" num="0002">The disclosure relates to the field of displays, and in particular, to a display substrate and a detection method therefor, and a display apparatus.</p><heading id="h-0003" level="1">BACKGROUND</heading><p id="p-0004" num="0003">With the rapid development of display technologies, a display panel is increasingly developing towards a direction with high integration and low cost. Here, a Gate Driver on Array (GOA) technology of a display substrate integrates a Thin Film Transistor (TFT) gate switch circuit on the display substrate of the display panel to form a scan drive for the display panel, thereby omitting a wiring space of a bonding area of a gate Integrated Circuit (IC) and a fan-out area. This can not only reduce a product cost in terms of material cost and preparation process, but also make the display panel realize an aesthetic design with two symmetrical sides and narrow border; and this integrated process can also omit the bonding process in a direction of the gate scanning line, thereby improving the productivity and yield.</p><heading id="h-0004" level="1">SUMMARY</heading><p id="p-0005" num="0004">An embodiment of the disclosure provides a display substrate, where the display substrate has a display area and a frame area; the frame area is provided with a gate drive circuit; the gate drive circuit includes a plurality of shift registers cascaded on a base substrate and compensation sub-circuits in one-to-one correspondence to the shift registers; and each of the compensation sub-circuits includes: a detection input circuit, a first capacitor and an output control circuit; wherein:</p><p id="p-0006" num="0005">the detection input circuit is electrically connected to a first control terminal, a first input terminal, and first and second poles of the first capacitor respectively; the detection input circuit is configured to charge the first capacitor under control of the first control terminal and the first input terminal; a first input terminal of a compensation sub-circuit corresponding to a n<sup>th</sup>-stage shift register is electrically connected to a cascade output terminal of a (n&#x2212;y)<sup>th</sup>-stage shift register, wherein y is an integer greater than or equal to 1;</p><p id="p-0007" num="0006">the second pole of the first capacitor is electrically connected to a first power voltage terminal; and</p><p id="p-0008" num="0007">the output control circuit is electrically connected to a second control terminal, the first pole of the first capacitor, the first power voltage terminal, and a pull-up node of a corresponding-stage shift register respectively, and the output control circuit is configured to provide a signal of the first power voltage terminal to the pull-up node of the corresponding-stage shift register under control of the second control terminal and the first capacitor.</p><p id="p-0009" num="0008">In some embodiments, in the display substrate provided by the embodiment of the disclosure, the display area includes a pixel electrode;</p><p id="p-0010" num="0009">the second pole of the first capacitor includes a transparent conductive electrode disposed in a same layer as the pixel electrode.</p><p id="p-0011" num="0010">In some embodiments, in the display substrate provided by the embodiment of the disclosure, the second pole of the first capacitor further includes a first metal electrode electrically connected to the transparent conductive electrode;</p><p id="p-0012" num="0011">the first pole of the first capacitor includes a second metal electrode; and</p><p id="p-0013" num="0012">the first metal electrode, the second metal electrode and the transparent conductive electrode are disposed in different layers, and the first metal electrode and the second metal electrode are both located between the transparent conductive electrode and the base substrate.</p><p id="p-0014" num="0013">In some embodiments, in the display substrate provided by the embodiment of the disclosure, the display area further includes a data signal line and a scan signal line;</p><p id="p-0015" num="0014">the first metal electrode is arranged in a same layer as the scan signal line, and the second metal electrode is arranged in a same layer as the data signal line; or,</p><p id="p-0016" num="0015">the second metal electrode is arranged in a same layer as the scan signal line, and the first metal electrode is arranged in a same layer as the data signal line.</p><p id="p-0017" num="0016">In some embodiments, in the display substrate provided by the embodiment of the disclosure, the detection input circuit includes: a first transistor, a second transistor and a third transistor; wherein:</p><p id="p-0018" num="0017">a gate of the first transistor is electrically connected to the first control terminal, a first pole of the first transistor is electrically connected to the first input terminal, and a second pole of the first transistor is electrically connected to a first pole of the second transistor and a first pole of the third transistor respectively;</p><p id="p-0019" num="0018">a gate of the second transistor is electrically connected to the first control terminal, and a second pole of the second transistor is electrically connected to the first pole of the first capacitor and a gate of the third transistor respectively; and a second pole of the third transistor is electrically connected to the second pole of the first capacitor.</p><p id="p-0020" num="0019">In some embodiments, in the display substrate provided by the embodiment of the disclosure, the output control circuit includes: a fourth transistor and a fifth transistor; wherein:</p><p id="p-0021" num="0020">a gate of the fourth transistor is electrically connected to the first pole of the first capacitor, a first pole of the fourth transistor is electrically connected to the first power voltage terminal, and a second pole of the fourth transistor is electrically connected to a first pole of the fifth transistor; and</p><p id="p-0022" num="0021">a gate of the fifth transistor is electrically connected to the second control terminal, and a second pole of the fifth transistor is electrically connected to the pull-up node of the corresponding-stage shift register.</p><p id="p-0023" num="0022">In some embodiments, in the display substrate provided by the embodiment of the disclosure, each of the shift registers includes: an input circuit, a reset circuit, a node control circuit, a first output circuit, a second output circuit and a pull-down circuit; in the n<sup>th</sup>-stage shift register:</p><p id="p-0024" num="0023">the input circuit is electrically connected to a second input terminal, a third input terminal and a pull-up node respectively; and the input circuit is configured to provide a signal of the third input terminal to the pull-up node under control of the second input terminal;</p><p id="p-0025" num="0024">the reset circuit is electrically connected to a fourth input terminal, a second power voltage terminal and the pull-up node respectively; and the reset circuit is configured to provide a signal of the second power voltage terminal to the pull-up node under control of the fourth input terminal;</p><p id="p-0026" num="0025">the node control circuit is electrically connected to the pull-up node and a pull-down node respectively; and the node control circuit is configured to make potentials of the pull-up node and the pull-down node opposite to each other;</p><p id="p-0027" num="0026">the first output circuit is electrically connected to the pull-up node, a first clock signal terminal and a cascade output terminal of the shift register respectively; and the first output circuit is configured to provide a signal of the first clock signal terminal to the cascade output terminal of the shift register under control of the pull-up node;</p><p id="p-0028" num="0027">the second output circuit is electrically connected to the pull-up node, a second clock signal terminal and a drive output terminal of the shift register respectively; and the second output circuit is configured to provide a signal of the second clock signal terminal to the drive output terminal of the shift register under control of the pull-up node; and</p><p id="p-0029" num="0028">the pull-down circuit is electrically connected to a third power voltage terminal and the pull-down node respectively; and the pull-down circuit is configured to provide a signal of the third power voltage terminal respectively to the cascade output terminal and the drive output terminal under control of the pull-down node.</p><p id="p-0030" num="0029">In some embodiments, in the display substrate provided by the embodiment of the disclosure, one of the second input terminal and the third input terminal of the n<sup>th</sup>-stage shift register is electrically connected to the cascade output terminal of the (n&#x2212;y)<sup>th</sup>-stage shift register, and the other is electrically connected to the first power voltage terminal or a fourth power voltage terminal.</p><p id="p-0031" num="0030">In some embodiments, in the display substrate provided by the embodiment of the disclosure, the second input terminal and the third input terminal of the n<sup>th</sup>-stage shift register are both electrically connected to the cascade output terminal of the (n&#x2212;y)<sup>th</sup>-stage shift register.</p><p id="p-0032" num="0031">In some embodiments, in the display substrate provided by the embodiment of the disclosure, the fourth input terminal of the n<sup>th</sup>-stage shift register is electrically connected to a cascade output terminal of a (n+y)<sup>th</sup>-stage shift register.</p><p id="p-0033" num="0032">Correspondingly, an embodiment of the disclosure further provides a detection method for the above-mentioned display substrate, including:</p><p id="p-0034" num="0033">a charging phase: controlling a cascade output terminal of a shift register in each stage to output a valid potential signal, to enable the output control circuit to disconnect a signal transmission with the pull-up node of the corresponding-stage shift register under control of the second control terminal, and to enable the detection input circuit to charge the first capacitor under control of the first control terminal and the first input terminal;</p><p id="p-0035" num="0034">a reset phase: controlling all nodes containing the pull-up node and the cascade output terminal of the shift register in each stage to output invalid potential signals;</p><p id="p-0036" num="0035">a discharging phase: turning on the output control circuit with the pull-up node of the corresponding-stage shift register under control of the second control terminal, and discharging only the first capacitor to the pull-up node; and</p><p id="p-0037" num="0036">a detection phase: controlling a drive output terminal of the shift register in each stage to output a valid potential signal, providing a data voltage to at least one data signal line in the display area, detecting a voltage of a pixel electrode corresponding to the data signal line, and determining whether each of the compensation sub-circuits is abnormal.</p><p id="p-0038" num="0037">In some embodiments, in the detection method provided by the embodiment of the disclosure, the charging phase further includes:</p><p id="p-0039" num="0038">controlling the cascade output terminal of the shift register in each stage to output a high-potential signal and the drive output terminal of the shift register in each stage to output a low-potential signal; and</p><p id="p-0040" num="0039">loading the high-potential signal to the first control terminal, and loading the low-potential signal to the second control terminal.</p><p id="p-0041" num="0040">In some embodiments, in the detection method provided by the embodiment of the disclosure, after the charging phase ends and before the reset phase, the method further includes: loading a low-potential signal to the first control terminal.</p><p id="p-0042" num="0041">In some embodiments, in the detection method provided by the embodiment of the disclosure, the reset phase further includes:</p><p id="p-0043" num="0042">controlling the cascade output terminal of the shift register in each stage to output a low-potential signal and the drive output terminal of the shift register in each stage to output a low-potential signal.</p><p id="p-0044" num="0043">In some embodiments, in the detection method provided by the embodiment of the disclosure, the discharging phase further includes:</p><p id="p-0045" num="0044">loading a high-potential signal to the second control terminal.</p><p id="p-0046" num="0045">In some embodiments, in the detection method provided by the embodiment of the disclosure, the detection phase further includes:</p><p id="p-0047" num="0046">controlling the drive output terminal of the shift register in each stage to output a high-potential signal.</p><p id="p-0048" num="0047">Correspondingly, an embodiment of the disclosure further provides another detection method for the above-mentioned display substrate, including:</p><p id="p-0049" num="0048">a charging phase: controlling a cascade output terminal of a shift register in each stage to output a valid potential signal, to enable the output control circuit to disconnect a signal transmission with the pull-up node of the corresponding-stage shift register under control of the second control terminal, and to enable the detection input circuit to charge the first capacitor under control of the first control terminal and the first input terminal; and a detection phase: detecting a voltage of the second pole of the first capacitor in each compensation sub-circuit, and determining whether the compensation sub-circuit is abnormal.</p><p id="p-0050" num="0049">In some embodiments, in the detection method provided by the embodiment of the disclosure, the charging phase further includes:</p><p id="p-0051" num="0050">controlling the cascade output terminal of the shift register in each stage to output a high-potential signal and the drive output terminal of the shift register in each stage to output a low-potential signal; and</p><p id="p-0052" num="0051">loading the high-potential signal to the first control terminal, and loading the low-potential signal to the second control terminal.</p><p id="p-0053" num="0052">Correspondingly, an embodiment of the disclosure further provides a display apparatus, including any display substrate provided by the embodiments of the disclosure.</p><p id="p-0054" num="0053">In some embodiments, the display apparatus provided by the embodiment of the disclosure further includes: a timing controller configured to:</p><p id="p-0055" num="0054">a charging phase: load a corresponding signal to a shift register in each stage, and control a cascade output terminal of the shift register in each stage to output a high-potential signal and a drive output terminal of the shift register in each stage to output a low-potential signal; load the low-potential signal to the second control terminal to enable the output control circuit to disconnect a signal transmission with a pull-up node of a corresponding-stage shift register, and load the low-potential signal to the first control terminal to enable the detection input circuit to charge the first capacitor; and load the low-potential signal to the first control terminal after the charging phase ends;</p><p id="p-0056" num="0055">a reset phase: load a corresponding signal to the shift register in each stage, and control the cascade output terminal of the shift register in each stage to output a low-potential signal and the drive output terminal of the shift register in each stage to output a low-potential signal;</p><p id="p-0057" num="0056">a discharging phase: load a high-potential signal to the second control terminal to turn on the output control circuit with the pull-up node of the corresponding-stage shift register, and discharge only the first capacitor to the pull-up node; and</p><p id="p-0058" num="0057">a detection phase: load a corresponding signal to the shift register in each stage, control the drive output terminal of the shift register in each stage to output a high-potential signal, and provide a data voltage to at least one data signal line in the display area, to detect a voltage of a pixel electrode corresponding to the data signal line and determine whether each of the compensation sub-circuits is abnormal.</p><p id="p-0059" num="0058">In some embodiments, the display apparatus provided by the embodiment of the disclosure further includes: a timing controller configured to:</p><p id="p-0060" num="0059">a charging phase: load a corresponding signal to a shift register in each stage, and control a cascade output terminal of the shift register in each stage to output a high-potential signal and a drive output terminal of the shift register in each stage to output a low-potential signal; load the low-potential signal to the second control terminal to enable the output control circuit to disconnect a signal transmission with a pull-up node of a corresponding-stage shift register, and load the low-potential signal to the first control terminal to enable the detection input circuit to charge the first capacitor, to detect a voltage of the second pole of the first capacitor in each compensation sub-circuit and determine whether the compensation sub-circuit is abnormal in a subsequent detection phase.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0061" num="0060"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a structural schematic diagram of a gate drive circuit in a display substrate according to an embodiment of the disclosure.</p><p id="p-0062" num="0061"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a schematic diagram of a partial structure of the gate drive circuit in the display substrate according to an embodiment of the disclosure.</p><p id="p-0063" num="0062"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a structural schematic diagram of a compensation sub-circuit according to an embodiment of the disclosure.</p><p id="p-0064" num="0063"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a structural schematic diagram of a shift register according to an embodiment of the disclosure.</p><p id="p-0065" num="0064"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a circuit timing diagram corresponding to the shift register shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>.</p><p id="p-0066" num="0065"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a circuit structure diagram of a shift register and a compensation sub-circuit in a gate region circuit according to an embodiment of the disclosure.</p><p id="p-0067" num="0066"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a circuit timing diagram corresponding to the circuit shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>.</p><p id="p-0068" num="0067"><figref idref="DRAWINGS">FIG. <b>8</b>A</figref> is a structural schematic diagram of a first capacitor according to an embodiment of the disclosure.</p><p id="p-0069" num="0068"><figref idref="DRAWINGS">FIG. <b>8</b>B</figref> is a schematic top view corresponding to <figref idref="DRAWINGS">FIG. <b>8</b>A</figref>.</p><p id="p-0070" num="0069"><figref idref="DRAWINGS">FIG. <b>9</b>A</figref> is a structural schematic diagram of a first capacitor according to another embodiment of the disclosure.</p><p id="p-0071" num="0070"><figref idref="DRAWINGS">FIG. <b>9</b>B</figref> is a schematic top view corresponding to <figref idref="DRAWINGS">FIG. <b>9</b>A</figref>.</p><p id="p-0072" num="0071"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a schematic flowchart of a detection method according to an embodiment of the disclosure.</p><p id="p-0073" num="0072"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a timing diagram corresponding to the detection method according to an embodiment of the disclosure.</p><p id="p-0074" num="0073"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a schematic flowchart of a detection method according to another embodiment of the disclosure.</p><p id="p-0075" num="0074"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a structural diagram of a display substrate according to some embodiments.</p><p id="p-0076" num="0075"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a structural diagram of a pixel drive circuit according to some embodiments.</p><p id="p-0077" num="0076"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a timing diagram based on the pixel drive circuit of <figref idref="DRAWINGS">FIG. <b>14</b></figref> in the related art.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0006" level="1">DETAILED DESCRIPTION OF THE EMBODIMENTS</heading><p id="p-0078" num="0077">An embodiment of the disclosure provides a display apparatus. As shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the display apparatus includes a display substrate <b>100</b>. The display substrate <b>100</b> has a display area (Active Area, AA) and at least one peripheral area S around the display area.</p><p id="p-0079" num="0078">As shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the display substrate <b>100</b> includes a plurality of sub-pixels P disposed in the display area. The plurality of sub-pixels P include at least first color sub-pixels, second color sub-pixels and third color sub-pixels. The first color, the second color and the third color are three primary colors, such as red, green and blue.</p><p id="p-0080" num="0079">It should be noted that the plurality of sub-pixels P are arranged in an array of n rows and m columns as an example for illustration in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, but the embodiments of the disclosure are not limited thereto. The plurality of sub-pixels P may also be arranged in other ways. Here, the sub-pixels P arranged as a line in a horizontal direction X are called sub-pixels in the same row, and the sub-pixels P arranged as a line in a vertical direction Y are called sub-pixels in the same column.</p><p id="p-0081" num="0080">In some embodiments, as shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the display substrate <b>100</b> is provided with a plurality of first scan signal lines GL<b>1</b>(<b>1</b>)-GL<b>1</b>(<i>n</i>), a plurality of second scan signal lines GL<b>2</b>(<b>1</b>)-GL<b>2</b>(<i>n</i>), and a plurality of data signal lines DL(<b>1</b>)-DL(m). Exemplarily, the first scan signal line GL<b>1</b> and the second scan signal line GL<b>2</b> extend in the horizontal direction X, and the data signal line DL extends in the vertical direction Y.</p><p id="p-0082" num="0081">In some embodiments, as shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the peripheral area S of the display substrate <b>100</b> is provided with a gate drive circuit <b>10</b>. The gate drive circuit <b>10</b> includes a plurality of cascaded shift register circuits RS(<b>1</b>)-RS(n). Each shift register circuit RS is coupled to a first scan signal line GL<b>1</b> and a second scan signal line GL<b>2</b>, and is configured to provide a first scan signal and a second scan signal to the first scan signal line GL<b>1</b> and the second scan signal line GL<b>2</b>.</p><p id="p-0083" num="0082">In other embodiments, the display apparatus further includes a gate driver. The gate driver is internally integrated with a gate drive circuit and is bonded to an edge of the display substrate <b>100</b>. The gate drive circuit includes a plurality of cascaded shift register circuits RS(<b>1</b>)-RS(n), where each shift register circuit RS is coupled to a first scan signal line GL<b>1</b>(<b>1</b>)-GL<b>1</b>(<i>n</i>) and a second scan signal lines GL<b>2</b>(<b>1</b>)-GL<b>2</b>(<i>n</i>), and is configured to provide a first scan signal and a second scan signal to the first scan signal line GL<b>1</b> and the second scan signal line GL<b>2</b>.</p><p id="p-0084" num="0083">It should be noted that the embodiments of the disclosure are described by taking the gate drive circuit disposed in the peripheral area S of the display substrate <b>100</b>, i.e., a GOA (Gate Driver on Array) circuit, as an example.</p><p id="p-0085" num="0084">In some embodiments, as shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, each sub-pixel P is provided with a pixel drive circuit <b>20</b>. As shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>, the pixel drive circuit <b>20</b> is coupled to a light emitting device L, and is configured to drive the light emitting device L to emit light.</p><p id="p-0086" num="0085">Exemplarily, the light emitting device L includes an OLED (Organic Light-Emitting Diode) or a QLED (Quantum Dot Light Emitting Diode).</p><p id="p-0087" num="0086">Exemplarily, as shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>, the pixel drive circuit <b>20</b> includes a storage capacitor Cst, a first switch transistor T<b>1</b>, a second switch transistor T<b>2</b> and a drive transistor DT.</p><p id="p-0088" num="0087">A control pole of the first switch transistor T<b>1</b> is coupled to the first scan signal terminal G<b>1</b>, a first pole of the first switch transistor T<b>1</b> is coupled to a data signal terminal D, and a second pole of the first switch transistor T<b>1</b> is coupled to a control pole G of the drive transistor DT. A control pole of the second switch transistor T<b>2</b> is coupled to a second scan signal terminal G<b>2</b>, a first pole of the second switch transistor T<b>2</b> is coupled to a reference signal terminal VREF, and a second pole of the second switch transistor T<b>2</b> is coupled to a second pole S of the drive transistor DT. A first pole of the drive transistor DT is coupled to a first power signal terminal ELVDD. One terminal of the storage capacitor Cst is coupled to the control pole G of the drive transistor DT, and the other terminal is coupled to the second pole S of the drive transistor DT.</p><p id="p-0089" num="0088">A first pole of the light emitting device L is coupled to the second pole S of the drive transistor DT, and a second pole of the light emitting device L is coupled to a second power signal terminal ELVSS.</p><p id="p-0090" num="0089">Here, the first scan signal line GL<b>1</b> is configured to provide a first scan signal to the first scan signal terminal G<b>1</b>, the second scan signal line GL<b>2</b> is configured to provide a second scan signal to the second scan signal terminal G<b>2</b>, and the data signal line DL is configured to provide a data signal to the data signal terminal D.</p><p id="p-0091" num="0090">It should be noted that all transistors in the embodiments of the disclosure may be either P-type transistors or N-type transistors. For convenience, the N-type transistor is taken as an example for description below.</p><p id="p-0092" num="0091">In the related art, as shown in <figref idref="DRAWINGS">FIGS. <b>14</b> and <b>15</b></figref>, the process in which the pixel drive circuit <b>20</b> drives the light emitting device L to emit light includes a data writing phase F<b>1</b> and a light emitting phase F<b>2</b>.</p><p id="p-0093" num="0092">In the data writing phase F<b>1</b>, the first scan signal line GL<b>1</b> provides a first scan signal at a high potential to the first scan signal terminal G<b>1</b>, and the first switch transistor T<b>1</b> is turned on to write a data signal provided by the data signal terminal D into the control pole G of the drive transistor DT; and at the same time, the second scan signal line GL<b>2</b> provides a second scan signal at a high potential to the second scan signal terminal G<b>2</b>, and the second switch transistor T<b>2</b> is turned on to write a reference signal provided by the reference signal terminal VREF into the second pole S of the drive transistor DT.</p><p id="p-0094" num="0093">In the light emitting phase F<b>2</b>, the first scan signal provided by the first scan signal line GL<b>1</b> to the first scan signal terminal G<b>1</b> and the second scan signal provided by the second scan signal line GL<b>2</b> to the second scan signal terminal G<b>2</b> are both at low potentials, and the first switch transistor T<b>1</b> and the second switch transistor T<b>2</b> are turned off. Under the action of the high potential of the control pole G of the drive transistor DT, the drive transistor DT is turned on to transmit a first power signal provided by the first power signal terminal ELVDD to the second pole S of the drive transistor DT. At this time, due to the bootstrapping function of the storage capacitor Cst, the potential of the control pole G of the drive transistor DT is further pulled up, and the drive transistor DT continues to be turned on and drives the light emitting device L to emit light.</p><p id="p-0095" num="0094">That is, a general gate drive circuit is composed of a plurality of cascaded shift registers, the drive signal output terminal of the shift register in each stage is electrically connected to at least one scan signal line, and the scan signals are input to the scan signal lines on the display panel in turn through the shift registers in all the stages. In the liquid crystal display panel, the scan signal line in each row is electrically connected to the gates of the display transistors configured to control the charging of the pixel electrodes in the display panel, and controls whether to turn on these display transistors to control whether to charge the pixel electrodes.</p><p id="p-0096" num="0095">When the display substrate is detected, it is necessary to perform the row-by-row detection and random row detection. However, the current gate drive circuit only has the function of row-by-row detection and cannot realize the random detection.</p><p id="p-0097" num="0096">In order to make the above-mentioned objects, features and advantages of the disclosure more apparent, the disclosure will be further illustrated below in combination with the drawings and embodiments. However, the exemplary embodiments can be implemented in various forms and should not be understood as being limited to the embodiments illustrated here; and on the contrary, these embodiments are provided to make the disclosure more comprehensive and complete, and the concept of the exemplary embodiments is fully conveyed to those skilled in the art. The same reference numbers represent the same or similar structures in the figures, so the repeated description thereof will be omitted. The words expressing the positions and directions described in the disclosure are all intended to illustrate by taking the drawings as examples, but can also be changed as needed, where the changes made are all contained in the protection scope of the disclosure. The drawings of the disclosure are merely configured to illustrate the relative position relationship, but not represent the real proportion.</p><p id="p-0098" num="0097">It is necessary to note that the specific details are illustrated in the following description so as to fully understand the disclosure. But the disclosure can be implemented in many other ways different from that described here, and those skilled in the art can make the similar modifications without violating the connotation of the disclosure. Thus the disclosure is not limited by the specific embodiments disclosed below. The following description of the specification is the preferred embodiments implementing the disclosure, but the said description is for the purpose of illustrating the general principle of the disclosure, and not intended to limit the scope of the disclosure. The protection scope of the disclosure should be limited by the attached claims.</p><p id="p-0099" num="0098">The display substrate, the detection method therefor and the display apparatus provided by the embodiments of the disclosure will be described in detail below with reference to the accompanying drawings.</p><p id="p-0100" num="0099">An embodiment of the disclosure provides a display substrate. The display substrate has a display area and a frame area. The frame area is provided with a gate drive circuit. As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the gate drive circuit includes a plurality of shift registers CR(n) cascaded on a base substrate and compensation sub-circuits SE(n) in one-to-one correspondence to the shift registers CR(n). As shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, each compensation sub-circuit SE(n) includes: a detection input circuit <b>01</b>, a first capacitor C<b>1</b> and an output control circuit <b>02</b>; wherein:</p><p id="p-0101" num="0100">the detection input circuit <b>01</b> is electrically connected to a first control terminal OE<b>1</b>, a first input terminal IN<b>1</b>, and first and second poles of the first capacitor C<b>1</b> respectively; and the detection input circuit <b>01</b> is configured to charge the first capacitor C<b>1</b> under control of the first control terminal OE<b>1</b> and the first input terminal IN<b>1</b>;</p><p id="p-0102" num="0101">the second pole of the first capacitor C<b>1</b> is electrically connected to a first power voltage terminal VDD;</p><p id="p-0103" num="0102">the output control circuit <b>02</b> is electrically connected to a second control terminal OE<b>2</b>, the first pole of the first capacitor C<b>1</b>, the first power voltage terminal VDD, and a pull-up node Q of a corresponding-stage shift register CR(n) respectively, and the output control circuit is configured to provide a signal of the first power voltage terminal VDD to the pull-up node Q of the corresponding-stage shift register CR(n) under control of the second control terminal OE<b>2</b> and the first capacitor C<b>1</b>;</p><p id="p-0104" num="0103">wherein a first input terminal IN<b>1</b> of the compensation sub-circuit SE(n) corresponding to a n<sup>th</sup>-stage shift register CR(n) is electrically connected to a cascade output terminal G(n&#x2212;y) of a (n&#x2212;y)&#x2032;-stage shift register CR(n&#x2212;y).</p><p id="p-0105" num="0104">In the display substrate provided by the embodiments of the disclosure, the compensation sub-circuits in one-to-one correspondence to the shift registers in all stages are arranged in the gate drive circuit; wherein the compensation sub-circuit includes a detection input circuit, a first capacitor and an output control circuit; when the shift register in each stage outputs a signal, the first capacitor in each compensation sub-circuit is charged under the control of the detection input circuit, and the compensation sub-circuit is disconnected from the pull-up node of the shift register in the corresponding stage through the output control circuit, to prevent the compensation sub-circuit from affecting the output of the shift register. When the output of the shift register in each stage is completed, the shift register in each stage stops being triggered, and the output control circuit provides the signal of the first power voltage terminal to the pull-up node of the shift register in the corresponding stage under the control of the second control terminal and the first capacitor, so as to use the compensation sub-circuit to control the output to the shift register in the corresponding stage. The output control circuit in each compensation sub-circuit can be controlled independently, so the addition of the compensation sub-circuits can realize the function of row-by-row detection or random row detection.</p><p id="p-0106" num="0105">The disclosure will be described in detail below with reference to specific embodiments. It should be noted that this embodiment is intended for better explanation of the disclosure but does not limit the disclosure.</p><p id="p-0107" num="0106">Optionally, in the display substrate provided by the embodiment of the disclosure, as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the detection input circuit <b>01</b> may include: a first transistor T<b>1</b>, a second transistor T<b>2</b> and a third transistor T<b>3</b>; wherein:</p><p id="p-0108" num="0107">a gate of the first transistor T<b>1</b> is electrically connected to the first control terminal OE<b>1</b>, a first pole of the first transistor T<b>1</b> is electrically connected to the first input terminal IN<b>1</b>, and a second pole of the first transistor T<b>1</b> is electrically connected to a first pole of the second transistor T<b>2</b> and a first pole of the third transistor T<b>3</b> respectively;</p><p id="p-0109" num="0108">a gate of the second transistor T<b>2</b> is electrically connected to the first control terminal OE<b>1</b>, and a second pole of the second transistor T<b>2</b> is electrically connected to the first pole of the first capacitor C<b>1</b> and a gate of the third transistor T<b>3</b> respectively;</p><p id="p-0110" num="0109">a second pole of the third transistor T<b>3</b> is electrically connected to the second pole of the first capacitor C<b>1</b>.</p><p id="p-0111" num="0110">In a specific implementation, when the first control terminal OE<b>1</b> controls the first transistor T<b>1</b> and the second transistor T<b>2</b> to be turned on, the signal of the first input terminal IN<b>1</b> charges the first capacitor C<b>1</b> through the first transistor T<b>1</b> and the second transistor T<b>2</b>.</p><p id="p-0112" num="0111">Optionally, in the display substrate provided by the embodiment of the disclosure, as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the output control circuit <b>02</b> may include: a fourth transistor T<b>4</b> and a fifth transistor T<b>5</b>; wherein:</p><p id="p-0113" num="0112">a gate of the fourth transistor T<b>4</b> is electrically connected to the first pole of the first capacitor C<b>1</b>, a first pole of the fourth transistor T<b>4</b> is electrically connected to the first power voltage terminal VDD, and a second pole of the fourth transistor T<b>4</b> is electrically connected to a first pole of the fifth transistor T<b>5</b>;</p><p id="p-0114" num="0113">a gate of the fifth transistor T<b>5</b> is electrically connected to the second control terminal OE<b>2</b>, and a second pole of the fifth transistor T<b>5</b> is electrically connected to the pull-up node Q of the corresponding-stage shift register CR(n).</p><p id="p-0115" num="0114">In a specific implementation, when the voltage of the first pole of the first capacitor is charged to be greater than the turn-on voltage of the gate of the fourth transistor, the fourth transistor is turned on, and the signal of the first power voltage terminal is provided to the fifth transistor through the fourth transistor; when the second control terminal controls the fifth transistor to be turned on, the voltage output by the fourth transistor is provided to the pull-up node of the shift register through the fifth transistor, and the scanning function of the scan signal line can be realized by controlling the pull-up node.</p><p id="p-0116" num="0115">The above is only an example of the specific structures of the detection input circuit and the output control circuit in the compensation sub-circuit. In a specific implementation, the specific structures of the detection input circuit and the output control circuit are not limited to the above structures provided by the embodiments of the disclosure and may also be other structures known to those skilled in the art, which are not limited here.</p><p id="p-0117" num="0116">It should be noted that, in a specific implementation, the structure of the shift register is not limited in the gate drive circuit provided by the embodiments of the disclosure, as long as it is ensured that the shift register has a structure with a pull-up node and a pull-down node. Furthermore, the cascading relationship of shift registers is not limited. They can be cascaded sequentially, for example, the n<sup>th </sup>stage is cascaded with the (n+1)<sup>th </sup>stage. Of course, they can also be cascaded in an interval, for example, the n<sup>th </sup>stage is cascaded with the (n+x)<sup>th </sup>stage, where x is an integer greater than 1.</p><p id="p-0118" num="0117">The shift register provided by the embodiments of the disclosure will be briefly described below with a specific embodiment.</p><p id="p-0119" num="0118">Optionally, in the display substrate provided by the embodiments of the disclosure, as shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the shift register may include: an input circuit <b>11</b>, a reset circuit <b>12</b>, a node control circuit <b>13</b>, a first output circuit <b>14</b>, a second output circuit <b>15</b> and a pull-down circuit <b>16</b>; in the n<sup>th</sup>-stage shift register CR(n):</p><p id="p-0120" num="0119">the input circuit <b>11</b> is electrically connected to a second input terminal IN<b>2</b>, a third input terminal IN<b>3</b> and a pull-up node Q respectively; and the input circuit <b>11</b> is configured to provide a signal of the third input terminal IN<b>3</b> to the pull-up node Q under control of the second input terminal IN<b>2</b>;</p><p id="p-0121" num="0120">the reset circuit <b>12</b> is electrically connected to a fourth input terminal IN<b>4</b>, a second power voltage terminal VGL<b>1</b> and the pull-up node Q respectively; and the reset circuit <b>12</b> is configured to provide a signal of the second power voltage terminal VGL<b>1</b> to the pull-up node Q under control of the fourth input terminal IN<b>4</b>;</p><p id="p-0122" num="0121">the node control circuit <b>13</b> is electrically connected to the pull-up node Q and a pull-down node QB respectively; and the node control circuit <b>13</b> is configured to make potentials of the pull-up node Q and the pull-down node QB opposite to each other;</p><p id="p-0123" num="0122">the first output circuit <b>14</b> is electrically connected to the pull-up node Q, a first clock signal terminal CLKA and a cascade output terminal Gn of the shift register CR(n) respectively; and the first output circuit <b>14</b> is configured to provide a signal of the first clock signal terminal CLKA to the cascade output terminal Gn of the shift register CR(n) under control of the pull-up node Q;</p><p id="p-0124" num="0123">the second output circuit <b>15</b> is electrically connected to the pull-up node, a second clock signal terminal CLKB and a drive output terminal OUTn of the shift register CR(n) respectively; and the second output circuit is configured to provide a signal of the second clock signal terminal to the drive output terminal OUTn of the shift register CR(n) under control of the pull-up node;</p><p id="p-0125" num="0124">the pull-down circuit <b>16</b> is electrically connected to a third power voltage terminal VGL<b>2</b> and the pull-down node QB respectively; and the pull-down circuit <b>16</b> is configured to provide a signal of the third power voltage terminal VGL<b>2</b> respectively to the cascade output terminal Gn and the drive output terminal under control of the pull-down node QB.</p><p id="p-0126" num="0125">Further, in a specific implementation, one of the second input terminal and the third input terminal of the n<sup>th</sup>-stage shift register is electrically connected to the cascade output terminal of the (n&#x2212;y)<sup>th</sup>-stage shift register, and the other is electrically connected to the first power voltage terminal or a fourth power voltage terminal VGH<b>1</b>, or both the second input terminal and the third input terminal of the n<sup>th</sup>-stage shift register are electrically connected to the cascade output terminal of the (n&#x2212;y)<sup>th</sup>-stage shift register, which is not limited here, wherein y is an integer greater than or equal to 1.</p><p id="p-0127" num="0126">In a specific implementation, the fourth input terminal of the n<sup>th</sup>-stage shift register is generally electrically connected to the cascade output terminal of the (n+y)<sup>th</sup>-stage shift register.</p><p id="p-0128" num="0127">Further, in a specific implementation, the shift register may be provided with a plurality of second output circuits, where each second output circuit corresponds to a drive output terminal, and each drive output terminal is electrically connected to a first scan signal line, which is not limited here. The cascade output terminal of the shift register is connected to a second scan signal line.</p><p id="p-0129" num="0128">In a specific implementation, in the shift register provided by the embodiment of the disclosure, each circuit may generally be composed of one or more transistors, and the specific structure of each circuit is not limited in the disclosure.</p><p id="p-0130" num="0129">In some embodiments, the specific structure of the shift register is as shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>. The input circuit <b>11</b> may include a transistor M<b>1</b>; the reset circuit <b>12</b> includes a transistor M<b>2</b>; the node control circuit <b>13</b> includes a transistor M<b>7</b>, a transistor M<b>8</b> and a transistor M<b>9</b>; the first output circuit <b>14</b> includes a transistor M<b>3</b> and a second capacitor C<b>2</b>; the second output circuit <b>15</b> includes a transistor M<b>5</b>; and the pull-down circuit <b>16</b> includes a transistor M<b>4</b> and a transistor M<b>6</b>. The specific connection relationship of the transistors M<b>1</b>-M<b>9</b> is shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, and the corresponding timing diagram during normal operation is shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>.</p><p id="p-0131" num="0130">Specifically, in the first phase, IN<b>2</b>=1, CLKA=CLKB=0, CLKC=1, IN<b>4</b>=0. The transistor M<b>1</b> is turned on, the potential of the pull-up node Q is high, and the transistor M<b>3</b>, the transistor M<b>5</b> and the transistor M<b>9</b> are turned on; since CLKC=1, the transistor M<b>7</b> is turned on; since the transistor M<b>7</b> and the transistor M<b>9</b> are both turned on, the potential of the pull-down node QB is low; since the transistor M<b>3</b> and the transistor M<b>5</b> are turned on and CLKA=CLKB=0, the cascade output terminal Gn and the drive output terminal OUTn both output low-potential signals.</p><p id="p-0132" num="0131">In the second phase, IN<b>2</b>=0, CLKA=CLKB=1, CLKC=0, IN<b>4</b>=0. Since CLKA=1, the potential of the pull-up node Q is further pulled up, and the transistor M<b>3</b>, the transistor M<b>5</b> and the ninth switch transistor M<b>9</b> are turned on; since the transistor M<b>9</b> is turned on, the potential of the pull-down node QB is low; since the transistor M<b>3</b> and the transistor M<b>5</b> are turned on and CLKA=CLKB=1, the cascade output terminal Gn and the drive output terminal OUTn both output high-potential signals.</p><p id="p-0133" num="0132">In the third phase, IN<b>2</b>=0, CLKA=CLKB=0, CLKC=1, IN<b>4</b>=1. Since IN<b>4</b>=1, the transistor M<b>2</b> is turned on, and the potential of the pull-up node Q is low; since CLKC=1, the transistor M<b>7</b> is turned on, the potential of the pull-down node QB is high, and the transistor M<b>4</b>, the transistor M<b>6</b> and the transistor M<b>8</b> are turned on; since the transistor M<b>8</b> is turned on, the potential of the pull-up node Q is further guaranteed to be low; since the transistor M<b>4</b> and the transistor M<b>6</b> are turned on, the cascade output terminal Gn and the drive output terminal OUTn both output low-potential signals.</p><p id="p-0134" num="0133">In the fourth phase, IN<b>2</b>=0, CLKA=CLKB=1, CLKC=0, IN<b>4</b>=0. The potential of the pull-up node Q is low, the potential of the pull-down node QB is still high, and the transistor M<b>4</b>, the transistor M<b>6</b> and the transistor M<b>8</b> are turned on; since the transistor M<b>8</b> is turned on, the potential of the pull-up node Q is further guaranteed to be low; since the transistor M<b>4</b> and the transistor M<b>6</b> are turned on, the cascade output terminal Gn and the drive output terminal OUTn both output low-potential signals.</p><p id="p-0135" num="0134">In the fifth phase, IN<b>2</b>=0, CLKA=CLKB=0, CLKC=1, IN<b>4</b>=0. Since CLKC=1, the transistor M<b>7</b> is turned on, the potential of the pull-down node QB is high, and the transistor M<b>4</b>, transistor M<b>6</b> and transistor M<b>8</b> are turned on; since the transistor M<b>8</b> is turned on, the potential of the pull-up node Q is low; since the transistor M<b>4</b> and the transistor M<b>6</b> are turned on, and the cascade output terminal Gn and the drive output terminal OUTn both output low-potential signals.</p><p id="p-0136" num="0135">After that, the fourth and fifth phases are cycled until the next frame begins.</p><p id="p-0137" num="0136">It should be noted that any transistor mentioned in the above embodiments of the disclosure may be a Thin Film Transistor (TFT) or a Metal Oxide Semiconductor (MOS) field effect transistor, which is not limited here. In a specific implementation, the functions of the sources and drains of these transistors may be interchanged according to the transistor type and input signals, and no specific distinction is made here.</p><p id="p-0138" num="0137">Further, as shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the working principle of the compensation sub-circuit provided by the embodiment of the disclosure will be described with reference to the shift register shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>. Specifically, the corresponding timing diagram is as shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p><p id="p-0139" num="0138">Specifically, when the shift units in all stages perform the normal scanning operation, OE=1 and OE<b>2</b>=0. The fifth transistor T<b>5</b> is turned off, the compensation sub-circuit is disconnected from the shift register, and there is no signal transmission between the compensation sub-circuit and the shift register, so the compensation sub-circuit will not affect the normal operation of the shift register. In the compensation sub-circuit, the first transistor T<b>1</b> and the second transistor T<b>2</b> are turned on. When the cascade output terminal G(n&#x2212;y) of the (n&#x2212;y)&#x2032;-stage shift register outputs a high-potential signal, the first capacitor C<b>1</b> begins to be charged, and then the first power voltage terminal VDD maintains the potential of the second pole of the first capacitor C<b>1</b>.</p><p id="p-0140" num="0139">When the display substrate detection is performed, OE=0 and OE<b>2</b>=1. The first transistor T<b>1</b> and the second transistor T<b>2</b> are turned off, the fifth transistor T<b>5</b> is turned on, and at the same time the first capacitor C<b>1</b> begins to discharge, the fourth transistor T<b>4</b> is turned on, and the signal of the first power voltage terminal VDD is transmitted to the pull-up node Q of the corresponding-stage shift register. The first clock signal terminal CLKA=0, and the cascade output terminal Gn outputs a low-potential signal to avoid triggering shift registers in other stages; the second clock signal terminal CLKB=1, and the drive output terminal OUTn outputs a high-potential signal to drive the first scan signal line in the corresponding row.</p><p id="p-0141" num="0140">Since each compensation sub-circuit can be controlled independently, the random row detection of pixels in the display area can be realized.</p><p id="p-0142" num="0141">In a specific implementation, since each of the shift registers and compensation sub-circuits includes a plurality of transistors with different channel width-to-length ratios, the structure is complex, and the abnormality of any transistor or cross line will cause the display abnormality inside the display panel and even some areas cannot be displayed. However, the current test of the display substrate can only detect the shift register. For the compensation sub-circuit, if the compensation sub-circuit is abnormal but it is not detected, the display surface with the abnormal compensation sub-circuit will be fabricated by subsequent processes, thereby wasting the manpower and material resources, and thus resulting in the increased production cost.</p><p id="p-0143" num="0142">Therefore, optionally, in the display substrate provided by the embodiments of the disclosure, in order to realize the detection of the compensation sub-circuit, as shown in <figref idref="DRAWINGS">FIG. <b>8</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>9</b>A</figref>, the display area AA includes a pixel electrode p.</p><p id="p-0144" num="0143">The second pole of the first capacitor C<b>1</b> includes a transparent conductive electrode <b>004</b> disposed in a same layer as the pixel electrode p. Since the current detection device of the display substrate can only perform the voltage detection on the film layer on the surface of the display substrate, the second pole of the first capacitor C<b>1</b> is set as the transparent conductive electrode <b>004</b> disposed in the same layer as the pixel electrode p in the embodiment of the disclosure, so that the voltage detection is performed on the second pole of the first capacitor C<b>1</b>, so as to detect whether the compensation sub-circuit is abnormal.</p><p id="p-0145" num="0144">In some embodiments, as shown in <figref idref="DRAWINGS">FIG. <b>8</b>A</figref> and <figref idref="DRAWINGS">FIG. <b>9</b>A</figref>, the second pole of the first capacitor C<b>1</b> further includes a first metal electrode <b>002</b> electrically connected to the transparent conductive electrode <b>004</b>.</p><p id="p-0146" num="0145">The first pole of the first capacitor C<b>1</b> includes a second metal electrode <b>003</b>.</p><p id="p-0147" num="0146">The first metal electrode <b>002</b>, the second metal electrode <b>003</b> and the transparent conductive electrode <b>004</b> are disposed in different layers, and the first metal electrode <b>002</b> and the second metal electrode <b>003</b> are both located between the transparent conductive electrode <b>004</b> and the base substrate <b>001</b>.</p><p id="p-0148" num="0147">In a specific implementation, the transparent conductive electrode <b>004</b> is electrically connected to the first metal electrode <b>002</b> through a via hole.</p><p id="p-0149" num="0148">Further, the display substrate is generally provided with a plurality of metal layers, such as a data signal line, a scan signal line and a storage capacitor electrode located in the display area. In order to simplify the manufacturing process and reduce the production cost, the first metal electrode and the metal layers of the display area may be set to be in the same layer and of the same material.</p><p id="p-0150" num="0149">Optionally, in the display substrate provided by the embodiment of the disclosure, as shown in <figref idref="DRAWINGS">FIG. <b>8</b>A</figref>, the first metal electrode <b>002</b> is arranged in the same layer as the data signal line d, and the second metal electrode <b>003</b> is arranged in the same layer as the scan signal line g. At this time, the second metal electrode <b>003</b> is disposed below the first metal electrode <b>002</b>. Therefore, as shown in <figref idref="DRAWINGS">FIG. <b>8</b>B</figref>, the first metal electrode <b>002</b> and the transparent conductive electrode <b>004</b> may be electrically connected through a plurality of via holes (indicated by circles in the figure).</p><p id="p-0151" num="0150">Alternatively, as shown in <figref idref="DRAWINGS">FIG. <b>9</b>A</figref>, the first metal electrode <b>002</b> is arranged in the same layer as the scan signal line g, and the second metal electrode <b>003</b> is arranged in the same layer as the data signal line d. At this time, the second metal electrode <b>003</b> is disposed between the first metal electrode <b>002</b> and the transparent conductive electrode <b>004</b>. Therefore, as shown in <figref idref="DRAWINGS">FIG. <b>9</b>B</figref>, the first metal electrode <b>002</b> and the transparent conductive electrode <b>004</b> may be electrically connected through a via hole (indicated by a circle in the figure) penetrating through the second metal electrode <b>003</b>.</p><p id="p-0152" num="0151">Based on the same inventive concept, an embodiment of the disclosure further provides a detection method for any above-mentioned display substrate. As shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the detection method includes S<b>101</b>-S<b>104</b>.</p><p id="p-0153" num="0152">S<b>101</b>. A charging phase: controlling a cascade output terminal of a shift register in each stage to output a valid potential signal, to enable the output control circuit to disconnect a signal transmission with a pull-up node of the corresponding-stage shift register under control of the second control terminal, and to enable the detection input circuit to charge the first capacitor under control of the first control terminal and the first input terminal.</p><p id="p-0154" num="0153">S<b>102</b>. A reset phase: controlling all nodes containing a pull-up node and the cascade output terminal of the shift register in each stage to output invalid potential signals.</p><p id="p-0155" num="0154">S<b>103</b>. A discharging phase: turning on the output control circuit with the pull-up node of the corresponding-stage shift register under control of the second control terminal, and discharging only the first capacitor to the pull-up node.</p><p id="p-0156" num="0155">S<b>104</b>. A detection phase: controlling a drive output terminal of the shift register in each stage to output a valid potential signal, providing a data voltage to at least one data signal line in a display area, detecting a voltage of a pixel electrode corresponding to the data signal line, and determining whether each compensation sub-circuit is abnormal.</p><p id="p-0157" num="0156">In a specific implementation, when the compensation sub-circuit is normal, the first capacitor in the compensation sub-circuit is charged in the charging phase and will be discharged in the detection phase, so that the signal of the first power voltage terminal is provided to the pull-up node of the corresponding-stage shift register, and the pull-up node controls the drive output terminal to output a high-potential signal to each scan signal line corresponding to the display area. At this time, if a data voltage is provided to the data signal line, the data voltage will be transmitted to the pixel electrode electrically connected to the data signal line in this row, to thereby detect the voltage of the pixel electrode corresponding to the data signal line. If the voltage on the pixel electrode is this data voltage, it proves that the compensation sub-circuit in the corresponding row is normal. If the voltage on the pixel electrode is not this data voltage, it proves that the compensation sub-circuit in the corresponding row is abnormal.</p><p id="p-0158" num="0157">Therefore, the above-mentioned detection method provided by the embodiment of the disclosure can perform the fault detection on each compensation sub-circuit in the gate drive circuit. This has the great significance for the detection and fault interception of the display substrate, and prevents the cost loss caused by the subsequent process after missed detection.</p><p id="p-0159" num="0158">The foregoing detection method provided by the embodiment of the disclosure will be described in detail below with reference to the structures of the compensation sub-circuit and the shift register shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>. It should be noted that, for the first-stage shift register, the second input terminal (Gn&#x2212;y) is electrically connected to the frame trigger terminal STV, and the first input terminal (Gn&#x2212;y) of the corresponding compensation sub-circuit is electrically connected to the frame trigger terminal STV, wherein all the transistors are N-type transistors, the valid potential signal is a high-potential signal, and the invalid potential signal is a low-potential signal.</p><p id="p-0160" num="0159">Specifically, refer to the timing diagram shown in <figref idref="DRAWINGS">FIG. <b>11</b></figref>.</p><p id="p-0161" num="0160">In the phase t<b>1</b>, i.e., in the charging phase, STV=1, CLKA=1, CLKB=0, CLKC=0, VDD=1, VGL<b>1</b>=1 and VGH<b>1</b>=1, so that the cascade output terminal Gn of the shift register in each stage outputs a high-potential signal, and the drive output terminal OUTn of the shift register in each stage outputs a low-potential signal; at the same time, OE<b>1</b>=1 and OE<b>2</b>=0, so that the high-potential signal output by the cascade output terminal Gn of the shift register in each stage can be stored in the first capacitor of the compensation sub-circuit in the corresponding stage; and at the same time, no signal is applied to VGL<b>2</b> to reduce the interference of its signal.</p><p id="p-0162" num="0161">In the phase t<b>2</b>, that is, after the charging phase ends, OE<b>1</b>=0, the first capacitor stops being charged, the first power voltage terminal VDD always maintains a high voltage, and the first capacitor keeps the voltage across both terminals unchanged.</p><p id="p-0163" num="0162">In the phase t<b>3</b>, i.e., in the reset phase, VGL<b>2</b>=0, the pull-down node QB of the shift register is pulled down; CLKA=0, the cascade output terminal Gn of the shift register in each stage outputs a low-potential signal, so that the cascade connection between the shift registers starts to be disconnected; VGH<b>1</b>=0, VGL<b>1</b>=0, the pull-up node Q is pulled down, and both the cascade output terminal and the drive output terminal output low-potential signals, so that the shift registers in the gate drive circuit are all at the low voltage, except for the compensation sub-circuits.</p><p id="p-0164" num="0163">In the phase t<b>4</b>, i.e., in the discharging phase, OE<b>2</b>=1, the first capacitor controls the fourth transistor to turn on, and the signal of the first power voltage terminal VDD is transmitted to the pull-up node Q of the corresponding shift register through the fourth transistor and the fifth transistor.</p><p id="p-0165" num="0164">In the phase t<b>5</b>, i.e., in the detection phase, CLKB=1, the drive output terminal OUTn outputs a high-potential signal to the scan signal line in the display area; and a data voltage is provided to at least one data signal line in the display area. If the voltage on the scan signal line is normal, the data voltage will be transmitted to the pixel electrode electrically connected to the data signal line in this row, to detect the voltage of the pixel electrode corresponding to the data signal line. If the voltage on the pixel electrode is this data voltage, it proves that the compensation sub-circuit in the corresponding row is normal. If the voltage on the pixel electrode is not this data voltage, it proves that the compensation sub-circuit in the corresponding row is abnormal.</p><p id="p-0166" num="0165">The above detection method realizes the detection of the compensation sub-circuit by detecting the voltage of the pixel electrode in the display area.</p><p id="p-0167" num="0166">Specifically, when the second pole of the first capacitor in the compensation sub-circuit includes a transparent conductive electrode disposed in the same layer as the pixel electrode, the detection of the compensation sub-circuit can also be realized by detecting the transparent conductive electrode.</p><p id="p-0168" num="0167">Therefore, based on the same inventive concept, an embodiment of the disclosure further provides another detection method for a display substrate. As shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the detection method includes S<b>201</b> and S<b>202</b>.</p><p id="p-0169" num="0168">S<b>201</b>. A charging phase: controlling a cascade output terminal of a shift register in each stage to output a valid potential signal, so that the output control circuit disconnects a signal transmission with a pull-up node of the corresponding-stage shift register under control of the second control terminal, and the detection input circuit charges the first capacitor under control of the first control terminal and the first input terminal.</p><p id="p-0170" num="0169">S<b>202</b>. A detection phase: detecting a voltage of a second pole of a first capacitor in each compensation sub-circuit, and determining whether the compensation sub-circuit is abnormal.</p><p id="p-0171" num="0170">In a specific implementation, when the compensation sub-circuit is normal, the charge of the first capacitor in the compensation sub-circuit during the charging phase will change the voltage of the second pole of the first capacitor, so the voltage of the transparent conductive electrode of the second pole can be directly detected to determine the compensation sub-circuit is abnormal.</p><p id="p-0172" num="0171">The foregoing detection method provided by the embodiment of the disclosure will be briefly described with reference to the structures of the compensation sub-circuit and the shift register shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, wherein all the transistors are N-type transistors, the valid potential signal is a high-potential signal, and the invalid potential signal is a low-potential signal.</p><p id="p-0173" num="0172">In the charging phase, STV=1, CLKA=1, VDD=1, VGH=1 and VGL<b>1</b>=1, so that the cascade output terminal Gn of the shift register in each stage outputs a high-potential signal, and the drive output terminal OUTn of the shift register in each stage outputs a low-potential signal; at the same time, OE<b>1</b>=1 and OE<b>2</b>=0, so that the high-potential signal output by the cascade output terminal Gn of the shift register in each stage can be stored in the first capacitor of the compensation sub-circuit in the corresponding stage.</p><p id="p-0174" num="0173">In the detection phase, the voltage of the second pole of the first capacitor in each compensation sub-circuit is detected to determine whether the compensation sub-circuit is abnormal. Meanwhile, in order to reduce the signal interference, no signal may be applied to VGL<b>2</b>, CLKB and CLKC.</p><p id="p-0175" num="0174">Based on the same inventive concept, an embodiment of the disclosure further provides a display apparatus, including the above-mentioned display substrate provided by the embodiments of the disclosure. Since the principle of the display apparatus to solve the problem is similar to that of the above-mentioned display substrate, the implementations of the display apparatus can refer to the implementations of the above-mentioned display substrate, and the repeated description thereof will be omitted.</p><p id="p-0176" num="0175">In a specific implementation, the display apparatus may be a mobile phone, a tablet, a television, a display, a laptop, a digital photo frame, a navigator, or any other product or component with display functions. The implementations of this display apparatus can refer to the embodiments of the above-mentioned display panel, and the repeated description thereof will be omitted here.</p><p id="p-0177" num="0176">Specifically, the above-mentioned display apparatus provided by the embodiment of the disclosure may further include: a timing controller configured to provide a signal to the display substrate and control a gate drive circuit to work, so as to detect whether the compensation sub-circuit is abnormal.</p><p id="p-0178" num="0177">Optionally, the timing controller may be specifically configured to:</p><p id="p-0179" num="0178">a charging phase: load a corresponding signal to a shift register in each stage, and control a cascade output terminal of the shift register in each stage to output a high-potential signal and a drive output terminal of the shift register in each stage to output a low-potential signal; load the low-potential signal to the second control terminal so that the output control circuit disconnects a signal transmission with a pull-up node of a corresponding-stage shift register, and load the low-potential signal to the first control terminal so that the detection input circuit charges the first capacitor; and load the low-potential signal to the first control terminal after the charging phase ends;</p><p id="p-0180" num="0179">a reset phase: load a corresponding signal to the shift register in each stage, and control the cascade output terminal of the shift register in each stage to output a low-potential signal and the drive output terminal of the shift register in each stage to output a low-potential signal;</p><p id="p-0181" num="0180">a discharging phase: load a high-potential signal to the second control terminal to turn on the output control circuit with the pull-up node of the corresponding-stage shift register, and discharge only the first capacitor to the pull-up node;</p><p id="p-0182" num="0181">a detection phase: load a corresponding signal to the shift register in each stage, control the drive output terminal of the shift register in each stage to output a high-potential signal, and provide a data voltage to at least one data signal line in a display area, so as to detect a voltage of a pixel electrode corresponding to the data signal line and determine whether each compensation sub-circuit is abnormal.</p><p id="p-0183" num="0182">Or optionally, the timing controller may be specifically configured to:</p><p id="p-0184" num="0183">a charging phase: load a corresponding signal to a shift register in each stage, and control a cascade output terminal of the shift register in each stage to output a high-potential signal and a drive output terminal of the shift register in each stage to output a low-potential signal; load the low-potential signal to the second control terminal so that the output control circuit disconnects a signal transmission with a pull-up node of a corresponding-stage shift register, and load the low-potential signal to the first control terminal so that the detection input circuit charges the first capacitor; so as to detect a voltage of a second pole of the first capacitor in each compensation sub-circuit and determine whether the compensation sub-circuit is abnormal in a subsequent detection phase.</p><p id="p-0185" num="0184">In the display substrate, the detection method therefor and the display apparatus provided by the embodiments of the disclosure, the compensation sub-circuits in one-to-one correspondence to the shift registers in all stages are arranged in the gate drive circuit; wherein the compensation sub-circuit includes a detection input circuit, a first capacitor and an output control circuit; when the shift register in each stage outputs a signal, the first capacitor in each compensation sub-circuit is charged under the control of the detection input circuit, and the compensation sub-circuit is disconnected from the pull-up node of the shift register in the corresponding stage through the output control circuit, to prevent the compensation sub-circuit from affecting the output of the shift register. When the output of the shift register in each stage is completed, the shift register in each stage stops being triggered, and the output control circuit provides the signal of the first power voltage terminal to the pull-up node of the shift register in the corresponding stage under the control of the second control terminal and the first capacitor, so as to use the compensation sub-circuit to control the output to the shift register in the corresponding stage. The output control circuit in each compensation sub-circuit can be controlled independently, so the addition of the compensation sub-circuits can realize the function of row-by-row detection or random row detection.</p><p id="p-0186" num="0185">Evidently those skilled in the art can make various modifications and variations to the disclosure without departing from the spirit and scope of the disclosure. Thus the disclosure is also intended to encompass these modifications and variations to the disclosure as long as these modifications and variations come into the scope of the claims of the disclosure and their equivalents.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A display substrate, wherein the display substrate has a display area and a frame area; the frame area is provided with a gate drive circuit; the gate drive circuit comprises a plurality of shift registers cascaded on a base substrate and compensation sub-circuits in one-to-one correspondence to the shift registers; and each of the compensation sub-circuits comprises: a detection input circuit, a first capacitor and an output control circuit; wherein:<claim-text>the detection input circuit is electrically connected to a first control terminal, a first input terminal, and first and second poles of the first capacitor respectively; the detection input circuit is configured to charge the first capacitor under control of the first control terminal and the first input terminal; a first input terminal of a compensation sub-circuit corresponding to a n<sup>th</sup>-stage shift register is electrically connected to a cascade output terminal of a (n&#x2212;y)<sup>th</sup>-stage shift register, wherein y is an integer greater than or equal to 1;</claim-text><claim-text>the second pole of the first capacitor is electrically connected to a first power voltage terminal; and</claim-text><claim-text>the output control circuit is electrically connected to a second control terminal, the first pole of the first capacitor, the first power voltage terminal, and a pull-up node of a corresponding-stage shift register respectively, and the output control circuit is configured to provide a signal of the first power voltage terminal to the pull-up node of the corresponding-stage shift register under control of the second control terminal and the first capacitor.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The display substrate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the display area comprises a pixel electrode;<claim-text>the second pole of the first capacitor comprises a transparent conductive electrode disposed in a same layer as the pixel electrode.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The display substrate of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the second pole of the first capacitor further comprises a first metal electrode electrically connected to the transparent conductive electrode;<claim-text>the first pole of the first capacitor comprises a second metal electrode; and</claim-text><claim-text>the first metal electrode, the second metal electrode and the transparent conductive electrode are disposed in different layers, and the first metal electrode and the second metal electrode are both located between the transparent conductive electrode and the base substrate.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The display substrate of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the display area further comprises a data signal line and a scan signal line;<claim-text>the first metal electrode is arranged in a same layer as the scan signal line, and the second metal electrode is arranged in a same layer as the data signal line; or,</claim-text><claim-text>the second metal electrode is arranged in a same layer as the scan signal line, and the first metal electrode is arranged in a same layer as the data signal line.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The display substrate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the detection input circuit comprises: a first transistor, a second transistor and a third transistor; wherein:<claim-text>a gate of the first transistor is electrically connected to the first control terminal, a first pole of the first transistor is electrically connected to the first input terminal, and a second pole of the first transistor is electrically connected to a first pole of the second transistor and a first pole of the third transistor respectively;</claim-text><claim-text>a gate of the second transistor is electrically connected to the first control terminal, and a second pole of the second transistor is electrically connected to the first pole of the first capacitor and a gate of the third transistor respectively; and</claim-text><claim-text>a second pole of the third transistor is electrically connected to the second pole of the first capacitor.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The display substrate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the output control circuit comprises: a fourth transistor and a fifth transistor; wherein:<claim-text>a gate of the fourth transistor is electrically connected to the first pole of the first capacitor, a first pole of the fourth transistor is electrically connected to the first power voltage terminal, and a second pole of the fourth transistor is electrically connected to a first pole of the fifth transistor; and</claim-text><claim-text>a gate of the fifth transistor is electrically connected to the second control terminal, and a second pole of the fifth transistor is electrically connected to the pull-up node of the corresponding-stage shift register.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The display substrate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein each of the shift registers comprises: an input circuit, a reset circuit, a node control circuit, a first output circuit, a second output circuit and a pull-down circuit; in the nth-stage shift register:<claim-text>the input circuit is electrically connected to a second input terminal, a third input terminal and a pull-up node respectively; and the input circuit is configured to provide a signal of the third input terminal to the pull-up node under control of the second input terminal;</claim-text><claim-text>the reset circuit is electrically connected to a fourth input terminal, a second power voltage terminal and the pull-up node respectively; and the reset circuit is configured to provide a signal of the second power voltage terminal to the pull-up node under control of the fourth input terminal;</claim-text><claim-text>the node control circuit is electrically connected to the pull-up node and a pull-down node respectively; and the node control circuit is configured to make potentials of the pull-up node and the pull-down node opposite to each other;</claim-text><claim-text>the first output circuit is electrically connected to the pull-up node, a first clock signal terminal and a cascade output terminal of the shift register respectively; and the first output circuit is configured to provide a signal of the first clock signal terminal to the cascade output terminal of the shift register under control of the pull-up node;</claim-text><claim-text>the second output circuit is electrically connected to the pull-up node, a second clock signal terminal and a drive output terminal of the shift register respectively; and the second output circuit is configured to provide a signal of the second clock signal terminal to the drive output terminal of the shift register under control of the pull-up node; and</claim-text><claim-text>the pull-down circuit is electrically connected to a third power voltage terminal and the pull-down node respectively; and the pull-down circuit is configured to provide a signal of the third power voltage terminal respectively to the cascade output terminal and the drive output terminal under control of the pull-down node.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The display substrate of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein one of the second input terminal and the third input terminal of the n<sup>th</sup>-stage shift register is electrically connected to the cascade output terminal of the (n&#x2212;y)th-stage shift register, and the other is electrically connected to the first power voltage terminal or a fourth power voltage terminal.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The display substrate of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the second input terminal and the third input terminal of the n<sup>th</sup>-stage shift register are both electrically connected to the cascade output terminal of the (n&#x2212;y)<sup>th</sup>-stage shift register.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The display substrate of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the fourth input terminal of the nth-stage shift register is electrically connected to a cascade output terminal of a (n+y)<sup>th</sup>-stage shift register.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. A detection method for the display substrate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the detection method comprises:<claim-text>a charging phase: controlling a cascade output terminal of a shift register in each stage to output a valid potential signal, to enable the output control circuit to disconnect a signal transmission with the pull-up node of the corresponding-stage shift register under control of the second control terminal, and to enable the detection input circuit to charge the first capacitor under control of the first control terminal and the first input terminal;</claim-text><claim-text>a reset phase: controlling all nodes containing the pull-up node and the cascade output terminal of the shift register in each stage to output invalid potential signals;</claim-text><claim-text>a discharging phase: turning on the output control circuit with the pull-up node of the corresponding-stage shift register under control of the second control terminal, and discharging only the first capacitor to the pull-up node; and</claim-text><claim-text>a detection phase: controlling a drive output terminal of the shift register in each stage to output a valid potential signal, providing a data voltage to at least one data signal line in the display area, detecting a voltage of a pixel electrode corresponding to the data signal line, and determining whether each of the compensation sub-circuits is abnormal.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The detection method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the charging phase further comprises:<claim-text>controlling the cascade output terminal of the shift register in each stage to output a high-potential signal and the drive output terminal of the shift register in each stage to output a low-potential signal; and</claim-text><claim-text>loading the high-potential signal to the first control terminal, and loading the low-potential signal to the second control terminal.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The detection method of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein, after the charging phase ends and before the reset phase, the method further comprises:<claim-text>loading a low-potential signal to the first control terminal.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The detection method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the reset phase further comprises:<claim-text>controlling the cascade output terminal of the shift register in each stage to output a low-potential signal and the drive output terminal of the shift register in each stage to output a low-potential signal.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The detection method of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the discharging phase further comprises:<claim-text>loading a high-potential signal to the second control terminal;</claim-text><claim-text>wherein the detection phase further comprises:</claim-text><claim-text>controlling the drive output terminal of the shift register in each stage to output a high-potential signal.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. (canceled)</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. A detection method for the display substrate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the detection method comprises:<claim-text>a charging phase: controlling a cascade output terminal of a shift register in each stage to output a valid potential signal, to enable the output control circuit to disconnect a signal transmission with the pull-up node of the corresponding-stage shift register under control of the second control terminal, and to enable the detection input circuit to charge the first capacitor under control of the first control terminal and the first input terminal; and</claim-text><claim-text>a detection phase: detecting a voltage of the second pole of the first capacitor in each compensation sub-circuit, and determining whether the compensation sub-circuit is abnormal.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The detection method of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein the charging phase further comprises:<claim-text>controlling the cascade output terminal of the shift register in each stage to output a high-potential signal and the drive output terminal of the shift register in each stage to output a low-potential signal; and</claim-text><claim-text>loading the high-potential signal to the first control terminal, and loading the low-potential signal to the second control terminal.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. A display apparatus, comprising a display substrate of, wherein the display substrate has a display area and a frame area; the frame area is provided with a gate drive circuit; the gate drive circuit comprises a plurality of shift registers cascaded on a base substrate and compensation sub-circuits in one-to-one correspondence to the shift registers; and each of the compensation sub-circuits comprises: a detection input circuit, a first capacitor and an output control circuit; wherein:<claim-text>the detection input circuit is electrically connected to a first control terminal, a first input terminal, and first and second poles of the first capacitor respectively; the detection input circuit is configured to charge the first capacitor under control of the first control terminal and the first input terminal; a first input terminal of a compensation sub-circuit corresponding to a n<sup>th</sup>-stage shift register is electrically connected to a cascade output terminal of a (n&#x2212;y)<sup>th</sup>-stage shift register, wherein y is an integer greater than or equal to 1;</claim-text><claim-text>the second pole of the first capacitor is electrically connected to a first power voltage terminal; and</claim-text><claim-text>the output control circuit is electrically connected to a second control terminal, the first pole of the first capacitor, the first power voltage terminal, and a pull-up node of a corresponding-stage shift register respectively, and the output control circuit is configured to provide a signal of the first power voltage terminal to the pull-up node of the corresponding-stage shift register under control of the second control terminal and the first capacitor.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The display apparatus of <claim-ref idref="CLM-00019">claim 19</claim-ref>, further comprising: a timing controller configured to:<claim-text>a charging phase: load a corresponding signal to a shift register in each stage, and control a cascade output terminal of the shift register in each stage to output a high-potential signal and a drive output terminal of the shift register in each stage to output a low-potential signal; load the low-potential signal to the second control terminal to enable the output control circuit to disconnect a signal transmission with a pull-up node of a corresponding-stage shift register, and load the low-potential signal to the first control terminal to enable the detection input circuit to charge the first capacitor; and load the low-potential signal to the first control terminal after the charging phase ends;</claim-text><claim-text>a reset phase: load a corresponding signal to the shift register in each stage, and control the cascade output terminal of the shift register in each stage to output a low-potential signal and the drive output terminal of the shift register in each stage to output a low-potential signal;</claim-text><claim-text>a discharging phase: load a high-potential signal to the second control terminal to turn on the output control circuit with the pull-up node of the corresponding-stage shift register, and discharge only the first capacitor to the pull-up node; and</claim-text><claim-text>a detection phase: load a corresponding signal to the shift register in each stage, control the drive output terminal of the shift register in each stage to output a high-potential signal, and provide a data voltage to at least one data signal line in the display area, to detect a voltage of a pixel electrode corresponding to the data signal line and determine whether each of the compensation sub-circuits is abnormal.</claim-text></claim-text></claim><claim id="CLM-00021" num="00021"><claim-text><b>21</b>. The display apparatus of <claim-ref idref="CLM-00019">claim 19</claim-ref>, further comprising: a timing controller configured to:<claim-text>a charging phase: load a corresponding signal to a shift register in each stage, and control a cascade output terminal of the shift register in each stage to output a high-potential signal and a drive output terminal of the shift register in each stage to output a low-potential signal; load the low-potential signal to the second control terminal to enable the output control circuit to disconnect a signal transmission with a pull-up node of a corresponding-stage shift register, and load the low-potential signal to the first control terminal to enable the detection input circuit to charge the first capacitor, to detect a voltage of the second pole of the first capacitor in each compensation sub-circuit and determine whether the compensation sub-circuit is abnormal in a subsequent detection phase.</claim-text></claim-text></claim></claims></us-patent-application>