# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../" \
"../../../../Neural.ip_user_files/bd/ram/ip/ram_blk_mem_gen_0_0/sim/ram_blk_mem_gen_0_0.v" \
"../../../../Neural.ip_user_files/bd/ram/sim/ram.v" \
"../../../../Neural.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" \
"../../../../Neural.srcs/sim_4/new/ram_wrapper_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
