{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 05:40:56 2015 " "Info: Processing started: Fri Apr 17 05:40:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSC343_Latches_Flipflop -c CSC343_Latches_Flipflop --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CSC343_Latches_Flipflop -c CSC343_Latches_Flipflop --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_latch-behav " "Info: Found design unit 1: D_latch-behav" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Info: Found entity 1: D_latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec_7seg-struct " "Info: Found design unit 1: Dec_7seg-struct" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dec_7seg " "Info: Found entity 1: Dec_7seg" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2to4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode2to4-arch " "Info: Found design unit 1: decode2to4-arch" {  } { { "decode2to4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode2to4 " "Info: Found entity 1: decode2to4" {  } { { "decode2to4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gated_sr_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gated_sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gated_SR_Latch-behav " "Info: Found design unit 1: Gated_SR_Latch-behav" {  } { { "Gated_SR_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Gated_SR_latch.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Gated_SR_Latch " "Info: Found entity 1: Gated_SR_Latch" {  } { { "Gated_SR_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Gated_SR_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flip_flop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jk_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_Flip_Flop-behav " "Info: Found design unit 1: JK_Flip_Flop-behav" {  } { { "JK_Flip_Flop.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/JK_Flip_Flop.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 JK_Flip_Flop " "Info: Found entity 1: JK_Flip_Flop" {  } { { "JK_Flip_Flop.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/JK_Flip_Flop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_slave_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file master_slave_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Master_Slave_Dff-behav " "Info: Found design unit 1: Master_Slave_Dff-behav" {  } { { "Master_Slave_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Master_Slave_Dff.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Master_Slave_Dff " "Info: Found entity 1: Master_Slave_Dff" {  } { { "Master_Slave_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Master_Slave_Dff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positive_dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file positive_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Positive_Dff-behav " "Info: Found design unit 1: Positive_Dff-behav" {  } { { "Positive_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Positive_Dff.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Positive_Dff " "Info: Found entity 1: Positive_Dff" {  } { { "Positive_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Positive_Dff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_latch-behav " "Info: Found design unit 1: SR_latch-behav" {  } { { "SR_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SR_latch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SR_latch " "Info: Found entity 1: SR_latch" {  } { { "SR_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SR_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM-behav " "Info: Found design unit 1: SRAM-behav" {  } { { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Info: Found entity 1: SRAM" {  } { { "SRAM.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flip_flop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_Flip_Flop-behav " "Info: Found design unit 1: T_Flip_Flop-behav" {  } { { "T_Flip_Flop.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/T_Flip_Flop.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T_Flip_Flop " "Info: Found entity 1: T_Flip_Flop" {  } { { "T_Flip_Flop.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/T_Flip_Flop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM16-behav " "Info: Found design unit 1: SRAM16-behav" {  } { { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM16 " "Info: Found entity 1: SRAM16" {  } { { "SRAM16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4x16_sram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4x16_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4x16_SRAM " "Info: Found entity 1: 4x16_SRAM" {  } { { "4x16_SRAM.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/4x16_SRAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg_sel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec_7seg_sel-struct " "Info: Found design unit 1: Dec_7seg_sel-struct" {  } { { "Dec_7seg_sel.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg_sel.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dec_7seg_sel " "Info: Found entity 1: Dec_7seg_sel" {  } { { "Dec_7seg_sel.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg_sel.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode4to16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4to16-arch " "Info: Found design unit 1: decode4to16-arch" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode4to16.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode4to16 " "Info: Found entity 1: decode4to16" {  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode4to16.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM4-behav " "Info: Found design unit 1: SRAM4-behav" {  } { { "SRAM4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM4 " "Info: Found entity 1: SRAM4" {  } { { "SRAM4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg_hex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg_HEX-a " "Info: Found design unit 1: dec_7seg_HEX-a" {  } { { "dec_7seg_HEX.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/dec_7seg_HEX.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg_HEX " "Info: Found entity 1: dec_7seg_HEX" {  } { { "dec_7seg_HEX.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/dec_7seg_HEX.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16x4_sram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 16x4_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16x4_SRAM " "Info: Found entity 1: 16x4_SRAM" {  } { { "16x4_SRAM.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/16x4_SRAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "4x16_SRAM " "Info: Elaborating entity \"4x16_SRAM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec_7seg_sel Dec_7seg_sel:inst5 " "Info: Elaborating entity \"Dec_7seg_sel\" for hierarchy \"Dec_7seg_sel:inst5\"" {  } { { "4x16_SRAM.bdf" "inst5" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/4x16_SRAM.bdf" { { 400 -96 32 560 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec_7seg Dec_7seg:inst6 " "Info: Elaborating entity \"Dec_7seg\" for hierarchy \"Dec_7seg:inst6\"" {  } { { "4x16_SRAM.bdf" "inst6" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/4x16_SRAM.bdf" { { 272 512 672 432 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM16 SRAM16:inst8 " "Info: Elaborating entity \"SRAM16\" for hierarchy \"SRAM16:inst8\"" {  } { { "4x16_SRAM.bdf" "inst8" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/4x16_SRAM.bdf" { { 248 256 400 344 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM16:inst8\|SRAM:s16_s0 " "Info: Elaborating entity \"SRAM\" for hierarchy \"SRAM16:inst8\|SRAM:s16_s0\"" {  } { { "SRAM16.vhd" "s16_s0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM16.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Positive_Dff SRAM16:inst8\|SRAM:s16_s0\|Positive_Dff:s0 " "Info: Elaborating entity \"Positive_Dff\" for hierarchy \"SRAM16:inst8\|SRAM:s16_s0\|Positive_Dff:s0\"" {  } { { "SRAM.vhd" "s0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/SRAM.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NQ1 Positive_Dff.vhd(14) " "Warning (10036): Verilog HDL or VHDL warning at Positive_Dff.vhd(14): object \"NQ1\" assigned a value but never read" {  } { { "Positive_Dff.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Positive_Dff.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch SRAM16:inst8\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0 " "Info: Elaborating entity \"D_latch\" for hierarchy \"SRAM16:inst8\|SRAM:s16_s0\|Positive_Dff:s0\|D_latch:p_dff0\"" {  } { { "Positive_Dff.vhd" "p_dff0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Positive_Dff.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q D_latch.vhd(11) " "Warning (10631): VHDL Process Statement warning at D_latch.vhd(11): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "notQ D_latch.vhd(11) " "Warning (10631): VHDL Process Statement warning at D_latch.vhd(11): inferring latch(es) for signal or variable \"notQ\", which holds its previous value in one or more paths through the process" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "notQ D_latch.vhd(11) " "Info (10041): Inferred latch for \"notQ\" at D_latch.vhd(11)" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q D_latch.vhd(11) " "Info (10041): Inferred latch for \"Q\" at D_latch.vhd(11)" {  } { { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/D_latch.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2to4 decode2to4:inst " "Info: Elaborating entity \"decode2to4\" for hierarchy \"decode2to4:inst\"" {  } { { "4x16_SRAM.bdf" "inst" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/4x16_SRAM.bdf" { { 248 16 112 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "36 " "Info: Inferred 36 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "decode2to4:inst\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode2to4:inst\|Mux0\"" {  } { { "decode2to4.vhd" "Mux0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode2to4:inst\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode2to4:inst\|Mux1\"" {  } { { "decode2to4.vhd" "Mux1" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode2to4:inst\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode2to4:inst\|Mux2\"" {  } { { "decode2to4.vhd" "Mux2" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decode2to4:inst\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decode2to4:inst\|Mux3\"" {  } { { "decode2to4.vhd" "Mux3" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux0\"" {  } { { "Dec_7seg.vhd" "Mux0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux1\"" {  } { { "Dec_7seg.vhd" "Mux1" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux2\"" {  } { { "Dec_7seg.vhd" "Mux2" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux3\"" {  } { { "Dec_7seg.vhd" "Mux3" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux4\"" {  } { { "Dec_7seg.vhd" "Mux4" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux5\"" {  } { { "Dec_7seg.vhd" "Mux5" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux6\"" {  } { { "Dec_7seg.vhd" "Mux6" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux7\"" {  } { { "Dec_7seg.vhd" "Mux7" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux8\"" {  } { { "Dec_7seg.vhd" "Mux8" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux9\"" {  } { { "Dec_7seg.vhd" "Mux9" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux10\"" {  } { { "Dec_7seg.vhd" "Mux10" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux11\"" {  } { { "Dec_7seg.vhd" "Mux11" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux12\"" {  } { { "Dec_7seg.vhd" "Mux12" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux13\"" {  } { { "Dec_7seg.vhd" "Mux13" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 52 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux14\"" {  } { { "Dec_7seg.vhd" "Mux14" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux15\"" {  } { { "Dec_7seg.vhd" "Mux15" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux16\"" {  } { { "Dec_7seg.vhd" "Mux16" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux17\"" {  } { { "Dec_7seg.vhd" "Mux17" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux18\"" {  } { { "Dec_7seg.vhd" "Mux18" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux19\"" {  } { { "Dec_7seg.vhd" "Mux19" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux20\"" {  } { { "Dec_7seg.vhd" "Mux20" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 76 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux21\"" {  } { { "Dec_7seg.vhd" "Mux21" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux22\"" {  } { { "Dec_7seg.vhd" "Mux22" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux23\"" {  } { { "Dec_7seg.vhd" "Mux23" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux24\"" {  } { { "Dec_7seg.vhd" "Mux24" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux25\"" {  } { { "Dec_7seg.vhd" "Mux25" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux26\"" {  } { { "Dec_7seg.vhd" "Mux26" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg:inst6\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg:inst6\|Mux27\"" {  } { { "Dec_7seg.vhd" "Mux27" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg_sel:inst5\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg_sel:inst5\|Mux0\"" {  } { { "Dec_7seg_sel.vhd" "Mux0" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg_sel.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg_sel:inst5\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg_sel:inst5\|Mux1\"" {  } { { "Dec_7seg_sel.vhd" "Mux1" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg_sel.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg_sel:inst5\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg_sel:inst5\|Mux2\"" {  } { { "Dec_7seg_sel.vhd" "Mux2" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg_sel.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dec_7seg_sel:inst5\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dec_7seg_sel:inst5\|Mux3\"" {  } { { "Dec_7seg_sel.vhd" "Mux3" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg_sel.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode2to4:inst\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"decode2to4:inst\|lpm_mux:Mux0\"" {  } { { "decode2to4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode2to4:inst\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"decode2to4:inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode2to4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode2to4:inst\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"decode2to4:inst\|lpm_mux:Mux1\"" {  } { { "decode2to4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode2to4:inst\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"decode2to4:inst\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode2to4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode2to4:inst\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"decode2to4:inst\|lpm_mux:Mux2\"" {  } { { "decode2to4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode2to4:inst\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"decode2to4:inst\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode2to4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decode2to4:inst\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"decode2to4:inst\|lpm_mux:Mux3\"" {  } { { "decode2to4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode2to4:inst\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"decode2to4:inst\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decode2to4.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/decode2to4.vhd" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg:inst6\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Dec_7seg:inst6\|lpm_mux:Mux0\"" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg:inst6\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Dec_7seg:inst6\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg:inst6\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"Dec_7seg:inst6\|lpm_mux:Mux1\"" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg:inst6\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"Dec_7seg:inst6\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg:inst6\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"Dec_7seg:inst6\|lpm_mux:Mux2\"" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg:inst6\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"Dec_7seg:inst6\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg:inst6\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"Dec_7seg:inst6\|lpm_mux:Mux3\"" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg:inst6\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"Dec_7seg:inst6\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg:inst6\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"Dec_7seg:inst6\|lpm_mux:Mux4\"" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg:inst6\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"Dec_7seg:inst6\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg:inst6\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"Dec_7seg:inst6\|lpm_mux:Mux5\"" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg:inst6\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"Dec_7seg:inst6\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg:inst6\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"Dec_7seg:inst6\|lpm_mux:Mux6\"" {  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg:inst6\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"Dec_7seg:inst6\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg_sel:inst5\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Dec_7seg_sel:inst5\|lpm_mux:Mux0\"" {  } { { "Dec_7seg_sel.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg_sel.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg_sel:inst5\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Dec_7seg_sel:inst5\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg_sel.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg_sel.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Dec_7seg_sel:inst5\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"Dec_7seg_sel:inst5\|lpm_mux:Mux1\"" {  } { { "Dec_7seg_sel.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg_sel.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dec_7seg_sel:inst5\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"Dec_7seg_sel:inst5\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Dec_7seg_sel.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab4 SRAM/CSC343_Latches_Flipflop2/Dec_7seg_sel.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 05:41:02 2015 " "Info: Processing ended: Fri Apr 17 05:41:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
