{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768095319256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768095319257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 10 17:35:18 2026 " "Processing started: Sat Jan 10 17:35:18 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768095319257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768095319257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_Part3 -c Lab1_Part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_Part3 -c Lab1_Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768095319257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768095319612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768095319612 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab1_part3.v(22) " "Verilog HDL information at lab1_part3.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1768095324928 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab1_part3.v 2 2 " "Using design file lab1_part3.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InputFeeder " "Found entity 1: InputFeeder" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768095324928 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab1_Part3 " "Found entity 2: Lab1_Part3" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768095324928 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1768095324928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_Part3 " "Elaborating entity \"Lab1_Part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768095324931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 lab1_part3.v(171) " "Verilog HDL assignment warning at lab1_part3.v(171): truncated value with size 32 to match size of target (25)" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768095324931 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 lab1_part3.v(189) " "Verilog HDL assignment warning at lab1_part3.v(189): truncated value with size 32 to match size of target (25)" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768095324931 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR lab1_part3.v(67) " "Output port \"DRAM_ADDR\" at lab1_part3.v(67) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA lab1_part3.v(68) " "Output port \"DRAM_BA\" at lab1_part3.v(68) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B lab1_part3.v(119) " "Output port \"VGA_B\" at lab1_part3.v(119) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G lab1_part3.v(121) " "Output port \"VGA_G\" at lab1_part3.v(121) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R lab1_part3.v(123) " "Output port \"VGA_R\" at lab1_part3.v(123) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST lab1_part3.v(47) " "Output port \"ADC_CONVST\" at lab1_part3.v(47) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN lab1_part3.v(48) " "Output port \"ADC_DIN\" at lab1_part3.v(48) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK lab1_part3.v(50) " "Output port \"ADC_SCLK\" at lab1_part3.v(50) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT lab1_part3.v(56) " "Output port \"AUD_DACDAT\" at lab1_part3.v(56) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK lab1_part3.v(58) " "Output port \"AUD_XCK\" at lab1_part3.v(58) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N lab1_part3.v(69) " "Output port \"DRAM_CAS_N\" at lab1_part3.v(69) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE lab1_part3.v(70) " "Output port \"DRAM_CKE\" at lab1_part3.v(70) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK lab1_part3.v(71) " "Output port \"DRAM_CLK\" at lab1_part3.v(71) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N lab1_part3.v(72) " "Output port \"DRAM_CS_N\" at lab1_part3.v(72) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM lab1_part3.v(74) " "Output port \"DRAM_LDQM\" at lab1_part3.v(74) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N lab1_part3.v(75) " "Output port \"DRAM_RAS_N\" at lab1_part3.v(75) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM lab1_part3.v(76) " "Output port \"DRAM_UDQM\" at lab1_part3.v(76) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N lab1_part3.v(77) " "Output port \"DRAM_WE_N\" at lab1_part3.v(77) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK lab1_part3.v(80) " "Output port \"FPGA_I2C_SCLK\" at lab1_part3.v(80) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD lab1_part3.v(93) " "Output port \"IRDA_TXD\" at lab1_part3.v(93) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N lab1_part3.v(114) " "Output port \"TD_RESET_N\" at lab1_part3.v(114) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N lab1_part3.v(118) " "Output port \"VGA_BLANK_N\" at lab1_part3.v(118) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK lab1_part3.v(120) " "Output port \"VGA_CLK\" at lab1_part3.v(120) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS lab1_part3.v(122) " "Output port \"VGA_HS\" at lab1_part3.v(122) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N lab1_part3.v(124) " "Output port \"VGA_SYNC_N\" at lab1_part3.v(124) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS lab1_part3.v(126) " "Output port \"VGA_VS\" at lab1_part3.v(126) has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768095324933 "|Lab1_Part3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputFeeder InputFeeder:u0 " "Elaborating entity \"InputFeeder\" for hierarchy \"InputFeeder:u0\"" {  } { { "lab1_part3.v" "u0" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768095324942 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InputBuffer.data_a 0 lab1_part3.v(10) " "Net \"InputBuffer.data_a\" at lab1_part3.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1768095324944 "|Lab1_Part3|InputFeeder:u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InputBuffer.waddr_a 0 lab1_part3.v(10) " "Net \"InputBuffer.waddr_a\" at lab1_part3.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1768095324944 "|Lab1_Part3|InputFeeder:u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InputBuffer.we_a 0 lab1_part3.v(10) " "Net \"InputBuffer.we_a\" at lab1_part3.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1768095324944 "|Lab1_Part3|InputFeeder:u0"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "current_clk " "Found clock multiplexer current_clk" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 140 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1768095325068 "|Lab1_Part3|current_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1768095325068 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "InputFeeder:u0\|InputBuffer " "RAM logic \"InputFeeder:u0\|InputBuffer\" is uninferred due to inappropriate RAM size" {  } { { "lab1_part3.v" "InputBuffer" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1768095325140 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1768095325140 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/db/Lab1_Part3.ram0_InputFeeder_43fb2b5b.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/db/Lab1_Part3.ram0_InputFeeder_43fb2b5b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1768095325141 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1768095325245 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1768095325245 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768095325266 "|Lab1_Part3|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1768095325266 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1768095325323 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.map.smsg " "Generated suppressed messages file C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/Lab1_Part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768095325475 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1768095325564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768095325564 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "lab1_part3.v" "" { Text "C:/Users/Justin/Documents/School/Senior Design/Lab 1/Part 3/lab1_part3.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768095325601 "|Lab1_Part3|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1768095325601 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "315 " "Implemented 315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1768095325603 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1768095325603 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1768095325603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1768095325603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1768095325603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768095325623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 10 17:35:25 2026 " "Processing ended: Sat Jan 10 17:35:25 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768095325623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768095325623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768095325623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768095325623 ""}
