Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 12 04:38:30 2022
| Host         : DESKTOP-ICG9OBG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file descrambler_control_sets_placed.rpt
| Design       : descrambler
| Device       : xczu7ev
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              85 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------+---------------------+------------------+----------------+
|        Clock Signal       |        Enable Signal        |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------------+---------------------+------------------+----------------+
|  r_trigger_RM_reg_i_2_n_0 |                             |                     |                1 |              2 |
|  i_clk_IBUF_BUFG          |                             | i_reset_IBUF_inst/O |                2 |              5 |
|  i_clk_IBUF_BUFG          | r_trigger_RM                | i_reset_IBUF_inst/O |                2 |              6 |
|  i_clk_IBUF_BUFG          | r_counter_reinit[5]_i_1_n_0 | i_reset_IBUF_inst/O |                2 |              6 |
|  i_clk_IBUF_BUFG          | r_counter_1600[10]_i_1_n_0  | i_reset_IBUF_inst/O |                3 |             11 |
|  i_clk_IBUF_BUFG          | r_x2                        | i_reset_IBUF_inst/O |               13 |             62 |
+---------------------------+-----------------------------+---------------------+------------------+----------------+


