Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov 30 08:02:17 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 blur/stage1_data_reg_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            blur/stage2_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 3.061ns (52.067%)  route 2.818ns (47.933%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=406, unplaced)       0.584     2.920    blur/CLK
                         FDRE                                         r  blur/stage1_data_reg_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  blur/stage1_data_reg_reg[4][3]/Q
                         net (fo=3, unplaced)         0.759     4.135    blur/stage1_data_reg_reg[4][3]
                         LUT3 (Prop_lut3_I0_O)        0.320     4.455 r  blur/stage2_data[11]_i_25/O
                         net (fo=2, unplaced)         0.643     5.098    blur/stage2_data[11]_i_25_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332     5.430 r  blur/stage2_data[11]_i_29/O
                         net (fo=1, unplaced)         0.000     5.430    blur/stage2_data[11]_i_29_n_0
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.977 r  blur/stage2_data_reg[11]_i_12/O[2]
                         net (fo=2, unplaced)         0.916     6.893    blur/stage2_data_reg[11]_i_12_n_5
                         LUT3 (Prop_lut3_I0_O)        0.330     7.223 r  blur/stage2_data[7]_i_3/O
                         net (fo=2, unplaced)         0.500     7.723    blur/stage2_data[7]_i_3_n_0
                         LUT4 (Prop_lut4_I3_O)        0.327     8.050 r  blur/stage2_data[7]_i_7/O
                         net (fo=1, unplaced)         0.000     8.050    blur/stage2_data[7]_i_7_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.451 r  blur/stage2_data_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.451    blur/stage2_data_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.799 r  blur/stage2_data_reg[11]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.799    blur/stage2_data_reg[11]_i_1_n_6
                         FDRE                                         r  blur/stage2_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=406, unplaced)       0.439    12.660    blur/CLK
                         FDRE                                         r  blur/stage2_data_reg[9]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.062    12.802    blur/stage2_data_reg[9]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  4.003    




