Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 31 01:45:50 2019
| Host         : DESKTOP-E1P9V9O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.983        0.000                      0                  266        0.138        0.000                      0                  266        4.500        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.983        0.000                      0                  266        0.138        0.000                      0                  266        4.500        0.000                       0                   191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 i_deplasare/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_deplasare/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 2.016ns (50.150%)  route 2.004ns (49.850%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.624     5.145    i_deplasare/CLK
    SLICE_X59Y29         FDRE                                         r  i_deplasare/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  i_deplasare/counter_reg[29]/Q
                         net (fo=39, routed)          1.995     7.596    i_deplasare/p_0_in
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124     7.720 r  i_deplasare/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     7.720    i_deplasare/counter[0]_i_7_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.252 r  i_deplasare/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.252    i_deplasare/counter_reg[0]_i_2_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.366 r  i_deplasare/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_deplasare/counter_reg[4]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.480 r  i_deplasare/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.489    i_deplasare/counter_reg[8]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  i_deplasare/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    i_deplasare/counter_reg[12]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  i_deplasare/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_deplasare/counter_reg[16]_i_1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_deplasare/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_deplasare/counter_reg[20]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.165 r  i_deplasare/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.165    i_deplasare/counter_reg[24]_i_1_n_6
    SLICE_X59Y28         FDRE                                         r  i_deplasare/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.506    14.847    i_deplasare/CLK
    SLICE_X59Y28         FDRE                                         r  i_deplasare/counter_reg[25]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y28         FDRE (Setup_fdre_C_D)        0.062    15.148    i_deplasare/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 i_deplasare/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_deplasare/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.995ns (49.888%)  route 2.004ns (50.111%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.624     5.145    i_deplasare/CLK
    SLICE_X59Y29         FDRE                                         r  i_deplasare/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  i_deplasare/counter_reg[29]/Q
                         net (fo=39, routed)          1.995     7.596    i_deplasare/p_0_in
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124     7.720 r  i_deplasare/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     7.720    i_deplasare/counter[0]_i_7_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.252 r  i_deplasare/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.252    i_deplasare/counter_reg[0]_i_2_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.366 r  i_deplasare/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_deplasare/counter_reg[4]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.480 r  i_deplasare/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.489    i_deplasare/counter_reg[8]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  i_deplasare/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    i_deplasare/counter_reg[12]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  i_deplasare/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_deplasare/counter_reg[16]_i_1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_deplasare/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_deplasare/counter_reg[20]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.144 r  i_deplasare/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.144    i_deplasare/counter_reg[24]_i_1_n_4
    SLICE_X59Y28         FDRE                                         r  i_deplasare/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.506    14.847    i_deplasare/CLK
    SLICE_X59Y28         FDRE                                         r  i_deplasare/counter_reg[27]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y28         FDRE (Setup_fdre_C_D)        0.062    15.148    i_deplasare/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 i_deplasare/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_deplasare/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 2.019ns (50.187%)  route 2.004ns (49.813%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.624     5.145    i_deplasare/CLK
    SLICE_X59Y29         FDRE                                         r  i_deplasare/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  i_deplasare/counter_reg[29]/Q
                         net (fo=39, routed)          1.995     7.596    i_deplasare/p_0_in
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124     7.720 r  i_deplasare/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     7.720    i_deplasare/counter[0]_i_7_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.252 r  i_deplasare/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.252    i_deplasare/counter_reg[0]_i_2_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.366 r  i_deplasare/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_deplasare/counter_reg[4]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.480 r  i_deplasare/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.489    i_deplasare/counter_reg[8]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  i_deplasare/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    i_deplasare/counter_reg[12]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  i_deplasare/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_deplasare/counter_reg[16]_i_1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_deplasare/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_deplasare/counter_reg[20]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  i_deplasare/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.945    i_deplasare/counter_reg[24]_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.168 r  i_deplasare/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.168    i_deplasare/counter_reg[28]_i_1_n_7
    SLICE_X59Y29         FDRE                                         r  i_deplasare/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.507    14.848    i_deplasare/CLK
    SLICE_X59Y29         FDRE                                         r  i_deplasare/counter_reg[28]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)        0.062    15.172    i_deplasare/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 i_deplasare/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_deplasare/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.953ns (49.357%)  route 2.004ns (50.643%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.624     5.145    i_deplasare/CLK
    SLICE_X59Y29         FDRE                                         r  i_deplasare/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  i_deplasare/counter_reg[29]/Q
                         net (fo=39, routed)          1.995     7.596    i_deplasare/p_0_in
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124     7.720 r  i_deplasare/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     7.720    i_deplasare/counter[0]_i_7_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.252 r  i_deplasare/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.252    i_deplasare/counter_reg[0]_i_2_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.366 r  i_deplasare/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_deplasare/counter_reg[4]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.480 r  i_deplasare/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.489    i_deplasare/counter_reg[8]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  i_deplasare/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    i_deplasare/counter_reg[12]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  i_deplasare/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_deplasare/counter_reg[16]_i_1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_deplasare/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_deplasare/counter_reg[20]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  i_deplasare/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.945    i_deplasare/counter_reg[24]_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.102 r  i_deplasare/counter_reg[28]_i_1/CO[1]
                         net (fo=1, routed)           0.000     9.102    i_deplasare/counter_reg[28]_i_1_n_2
    SLICE_X59Y29         FDRE                                         r  i_deplasare/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.507    14.848    i_deplasare/CLK
    SLICE_X59Y29         FDRE                                         r  i_deplasare/counter_reg[29]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)        0.046    15.156    i_deplasare/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 i_deplasare/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_deplasare/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.921ns (48.944%)  route 2.004ns (51.056%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.624     5.145    i_deplasare/CLK
    SLICE_X59Y29         FDRE                                         r  i_deplasare/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  i_deplasare/counter_reg[29]/Q
                         net (fo=39, routed)          1.995     7.596    i_deplasare/p_0_in
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124     7.720 r  i_deplasare/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     7.720    i_deplasare/counter[0]_i_7_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.252 r  i_deplasare/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.252    i_deplasare/counter_reg[0]_i_2_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.366 r  i_deplasare/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_deplasare/counter_reg[4]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.480 r  i_deplasare/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.489    i_deplasare/counter_reg[8]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  i_deplasare/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    i_deplasare/counter_reg[12]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  i_deplasare/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_deplasare/counter_reg[16]_i_1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_deplasare/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_deplasare/counter_reg[20]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.070 r  i_deplasare/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.070    i_deplasare/counter_reg[24]_i_1_n_5
    SLICE_X59Y28         FDRE                                         r  i_deplasare/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.506    14.847    i_deplasare/CLK
    SLICE_X59Y28         FDRE                                         r  i_deplasare/counter_reg[26]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y28         FDRE (Setup_fdre_C_D)        0.062    15.148    i_deplasare/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 i_deplasare/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_deplasare/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.905ns (48.735%)  route 2.004ns (51.265%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.624     5.145    i_deplasare/CLK
    SLICE_X59Y29         FDRE                                         r  i_deplasare/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  i_deplasare/counter_reg[29]/Q
                         net (fo=39, routed)          1.995     7.596    i_deplasare/p_0_in
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124     7.720 r  i_deplasare/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     7.720    i_deplasare/counter[0]_i_7_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.252 r  i_deplasare/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.252    i_deplasare/counter_reg[0]_i_2_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.366 r  i_deplasare/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_deplasare/counter_reg[4]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.480 r  i_deplasare/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.489    i_deplasare/counter_reg[8]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  i_deplasare/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    i_deplasare/counter_reg[12]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  i_deplasare/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_deplasare/counter_reg[16]_i_1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  i_deplasare/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_deplasare/counter_reg[20]_i_1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.054 r  i_deplasare/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.054    i_deplasare/counter_reg[24]_i_1_n_7
    SLICE_X59Y28         FDRE                                         r  i_deplasare/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.506    14.847    i_deplasare/CLK
    SLICE_X59Y28         FDRE                                         r  i_deplasare/counter_reg[24]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y28         FDRE (Setup_fdre_C_D)        0.062    15.148    i_deplasare/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 i_deplasare/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_deplasare/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.902ns (48.695%)  route 2.004ns (51.305%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.624     5.145    i_deplasare/CLK
    SLICE_X59Y29         FDRE                                         r  i_deplasare/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  i_deplasare/counter_reg[29]/Q
                         net (fo=39, routed)          1.995     7.596    i_deplasare/p_0_in
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124     7.720 r  i_deplasare/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     7.720    i_deplasare/counter[0]_i_7_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.252 r  i_deplasare/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.252    i_deplasare/counter_reg[0]_i_2_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.366 r  i_deplasare/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_deplasare/counter_reg[4]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.480 r  i_deplasare/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.489    i_deplasare/counter_reg[8]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  i_deplasare/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    i_deplasare/counter_reg[12]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  i_deplasare/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_deplasare/counter_reg[16]_i_1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.051 r  i_deplasare/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.051    i_deplasare/counter_reg[20]_i_1_n_6
    SLICE_X59Y27         FDRE                                         r  i_deplasare/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.504    14.845    i_deplasare/CLK
    SLICE_X59Y27         FDRE                                         r  i_deplasare/counter_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y27         FDRE (Setup_fdre_C_D)        0.062    15.146    i_deplasare/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 debounce_right/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_right/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 2.135ns (54.211%)  route 1.803ns (45.789%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.562     5.083    debounce_right/CLK
    SLICE_X55Y17         FDRE                                         r  debounce_right/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  debounce_right/counter_reg[2]/Q
                         net (fo=3, routed)           0.814     6.353    debounce_right/counter_reg_n_0_[2]
    SLICE_X55Y18         LUT1 (Prop_lut1_I0_O)        0.124     6.477 r  debounce_right/minusOp_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.477    debounce_right/minusOp_carry_i_3__2_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  debounce_right/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.027    debounce_right/minusOp_carry_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  debounce_right/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.141    debounce_right/minusOp_carry__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  debounce_right/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.255    debounce_right/minusOp_carry__1_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  debounce_right/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.369    debounce_right/minusOp_carry__2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  debounce_right/minusOp_carry__3/O[1]
                         net (fo=1, routed)           0.989     8.693    debounce_right/minusOp_carry__3_n_6
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.329     9.022 r  debounce_right/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.022    debounce_right/counter[18]_i_1_n_0
    SLICE_X56Y22         FDRE                                         r  debounce_right/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.439    14.780    debounce_right/CLK
    SLICE_X56Y22         FDRE                                         r  debounce_right/counter_reg[18]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y22         FDRE (Setup_fdre_C_D)        0.118    15.123    debounce_right/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 i_deplasare/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_deplasare/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.881ns (48.418%)  route 2.004ns (51.582%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.624     5.145    i_deplasare/CLK
    SLICE_X59Y29         FDRE                                         r  i_deplasare/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  i_deplasare/counter_reg[29]/Q
                         net (fo=39, routed)          1.995     7.596    i_deplasare/p_0_in
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124     7.720 r  i_deplasare/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     7.720    i_deplasare/counter[0]_i_7_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.252 r  i_deplasare/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.252    i_deplasare/counter_reg[0]_i_2_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.366 r  i_deplasare/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_deplasare/counter_reg[4]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.480 r  i_deplasare/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.489    i_deplasare/counter_reg[8]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  i_deplasare/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    i_deplasare/counter_reg[12]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  i_deplasare/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_deplasare/counter_reg[16]_i_1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.030 r  i_deplasare/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.030    i_deplasare/counter_reg[20]_i_1_n_4
    SLICE_X59Y27         FDRE                                         r  i_deplasare/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.504    14.845    i_deplasare/CLK
    SLICE_X59Y27         FDRE                                         r  i_deplasare/counter_reg[23]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y27         FDRE (Setup_fdre_C_D)        0.062    15.146    i_deplasare/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 i_deplasare/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_deplasare/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.807ns (47.416%)  route 2.004ns (52.584%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.624     5.145    i_deplasare/CLK
    SLICE_X59Y29         FDRE                                         r  i_deplasare/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  i_deplasare/counter_reg[29]/Q
                         net (fo=39, routed)          1.995     7.596    i_deplasare/p_0_in
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124     7.720 r  i_deplasare/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     7.720    i_deplasare/counter[0]_i_7_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.252 r  i_deplasare/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.252    i_deplasare/counter_reg[0]_i_2_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.366 r  i_deplasare/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.366    i_deplasare/counter_reg[4]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.480 r  i_deplasare/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.489    i_deplasare/counter_reg[8]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  i_deplasare/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    i_deplasare/counter_reg[12]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.717 r  i_deplasare/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.717    i_deplasare/counter_reg[16]_i_1_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.956 r  i_deplasare/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.956    i_deplasare/counter_reg[20]_i_1_n_5
    SLICE_X59Y27         FDRE                                         r  i_deplasare/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.504    14.845    i_deplasare/CLK
    SLICE_X59Y27         FDRE                                         r  i_deplasare/counter_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y27         FDRE (Setup_fdre_C_D)        0.062    15.146    i_deplasare/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  6.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 debounce_up/synced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_up/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.587     1.470    debounce_up/CLK
    SLICE_X65Y19         FDRE                                         r  debounce_up/synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  debounce_up/synced_reg/Q
                         net (fo=21, routed)          0.086     1.698    debounce_up/synced_reg_n_0
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.045     1.743 r  debounce_up/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.743    debounce_up/counter[4]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  debounce_up/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.856     1.983    debounce_up/CLK
    SLICE_X64Y19         FDRE                                         r  debounce_up/counter_reg[4]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.121     1.604    debounce_up/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 debounce_down/o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect_down/o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.586     1.469    debounce_down/CLK
    SLICE_X61Y19         FDRE                                         r  debounce_down/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  debounce_down/o_reg/Q
                         net (fo=2, routed)           0.103     1.713    debounce_down/o
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.758 r  debounce_down/o_i_1/O
                         net (fo=1, routed)           0.000     1.758    edge_detect_down/o_reg_0
    SLICE_X60Y19         FDRE                                         r  edge_detect_down/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.854     1.981    edge_detect_down/CLK
    SLICE_X60Y19         FDRE                                         r  edge_detect_down/o_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.121     1.603    edge_detect_down/o_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 debounce_left/o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect_left/o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.555     1.438    debounce_left/CLK
    SLICE_X56Y24         FDRE                                         r  debounce_left/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.148     1.586 r  debounce_left/o_reg/Q
                         net (fo=2, routed)           0.075     1.661    debounce_left/debounced_left
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.098     1.759 r  debounce_left/o_i_1__1/O
                         net (fo=1, routed)           0.000     1.759    edge_detect_left/o_reg_0
    SLICE_X56Y24         FDRE                                         r  edge_detect_left/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.821     1.948    edge_detect_left/CLK
    SLICE_X56Y24         FDRE                                         r  edge_detect_left/o_reg/C
                         clock pessimism             -0.510     1.438    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.120     1.558    edge_detect_left/o_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 edge_detect_right/last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect_right/o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.630%)  route 0.114ns (35.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.555     1.438    edge_detect_right/CLK
    SLICE_X56Y24         FDRE                                         r  edge_detect_right/last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.164     1.602 f  edge_detect_right/last_reg/Q
                         net (fo=1, routed)           0.114     1.717    debounce_right/last
    SLICE_X56Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.762 r  debounce_right/o_i_1__2/O
                         net (fo=1, routed)           0.000     1.762    edge_detect_right/o_reg_0
    SLICE_X56Y24         FDRE                                         r  edge_detect_right/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.821     1.948    edge_detect_right/CLK
    SLICE_X56Y24         FDRE                                         r  edge_detect_right/o_reg/C
                         clock pessimism             -0.510     1.438    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.121     1.559    edge_detect_right/o_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 numarator3/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_display_7segmente/to_decode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.584     1.467    numarator3/CLK
    SLICE_X58Y21         FDRE                                         r  numarator3/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  numarator3/count_reg[0]/Q
                         net (fo=7, routed)           0.132     1.740    i_display_7segmente/to_decode_reg[3]_0[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  i_display_7segmente/to_decode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    i_display_7segmente/to_decode[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  i_display_7segmente/to_decode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.852     1.979    i_display_7segmente/CLK
    SLICE_X59Y21         FDRE                                         r  i_display_7segmente/to_decode_reg[0]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.092     1.572    i_display_7segmente/to_decode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 numarator2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_display_7segmente/to_decode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.663%)  route 0.137ns (42.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.584     1.467    numarator2/CLK
    SLICE_X58Y22         FDRE                                         r  numarator2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  numarator2/count_reg[2]/Q
                         net (fo=5, routed)           0.137     1.745    i_display_7segmente/to_decode_reg[3]_1[2]
    SLICE_X59Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  i_display_7segmente/to_decode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    i_display_7segmente/to_decode[2]_i_1_n_0
    SLICE_X59Y20         FDRE                                         r  i_display_7segmente/to_decode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.853     1.980    i_display_7segmente/CLK
    SLICE_X59Y20         FDRE                                         r  i_display_7segmente/to_decode_reg[2]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.091     1.573    i_display_7segmente/to_decode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 numarator0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_salvare_parola/unlock1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.109%)  route 0.122ns (36.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.584     1.467    numarator0/CLK
    SLICE_X60Y21         FDRE                                         r  numarator0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  numarator0/count_reg[0]/Q
                         net (fo=7, routed)           0.122     1.753    numarator3/unlock2_reg_0[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  numarator3/unlock1_i_1/O
                         net (fo=1, routed)           0.000     1.798    i_salvare_parola/save01
    SLICE_X59Y21         FDRE                                         r  i_salvare_parola/unlock1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.852     1.979    i_salvare_parola/CLK
    SLICE_X59Y21         FDRE                                         r  i_salvare_parola/unlock1_reg/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.092     1.573    i_salvare_parola/unlock1_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debounce_up/synced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_up/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.746%)  route 0.173ns (48.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.587     1.470    debounce_up/CLK
    SLICE_X65Y19         FDRE                                         r  debounce_up/synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  debounce_up/synced_reg/Q
                         net (fo=21, routed)          0.173     1.785    debounce_up/synced_reg_n_0
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.045     1.830 r  debounce_up/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    debounce_up/counter[2]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  debounce_up/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.856     1.983    debounce_up/CLK
    SLICE_X64Y19         FDRE                                         r  debounce_up/counter_reg[2]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.121     1.604    debounce_up/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debounce_up/synced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_up/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.587     1.470    debounce_up/CLK
    SLICE_X65Y19         FDRE                                         r  debounce_up/synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  debounce_up/synced_reg/Q
                         net (fo=21, routed)          0.174     1.786    debounce_up/synced_reg_n_0
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.045     1.831 r  debounce_up/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    debounce_up/counter[1]_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  debounce_up/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.856     1.983    debounce_up/CLK
    SLICE_X64Y19         FDRE                                         r  debounce_up/counter_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.120     1.603    debounce_up/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debounce_left/almost_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_left/synced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.560     1.443    debounce_left/CLK
    SLICE_X54Y17         FDRE                                         r  debounce_left/almost_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  debounce_left/almost_synced_reg/Q
                         net (fo=1, routed)           0.119     1.710    debounce_left/almost_synced_reg_n_0
    SLICE_X55Y17         FDRE                                         r  debounce_left/synced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.829     1.956    debounce_left/CLK
    SLICE_X55Y17         FDRE                                         r  debounce_left/synced_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.022     1.478    debounce_left/synced_reg
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   debounce_down/almost_synced_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   debounce_down/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   debounce_down/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   debounce_down/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   debounce_down/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   debounce_down/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   debounce_down/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   debounce_down/counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   debounce_down/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   debounce_down/o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   debounce_left/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   edge_detect_down/o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   edge_detect_up/last_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   edge_detect_up/o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   debounce_left/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   debounce_left/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   debounce_left/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   debounce_left/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   edge_detect_down/last_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   debounce_down/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   debounce_left/almost_synced_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   debounce_left/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   debounce_left/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   debounce_left/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   debounce_left/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   debounce_left/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   debounce_left/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   debounce_left/counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   debounce_right/counter_reg[2]/C



