---
title: ps_1_1__ps_1_2__ps_1_3__ps_1_4 registri
description: I pixel shader dipendono dai registri per ottenere i dati dei vertici, per l'output dei dati pixel, per contenere risultati temporanei durante i calcoli e per identificare le fasi di campionamento delle trame.
ms.assetid: ca25a030-b4da-4893-b9f3-e3bb12f18d83
keywords:
- 'Registri : ps_1_1 per ps_1_4'
ms.topic: article
ms.date: 05/31/2018
topic_type:
- kbArticle
api_name: ''
api_type: ''
api_location: ''
ms.openlocfilehash: 291f78b8bf74a20dfecf4a74ed65173a895bcc1b
ms.sourcegitcommit: b6fe9acffad983c14864b8fe0296f6025cb1f961
ms.translationtype: MT
ms.contentlocale: it-IT
ms.lasthandoff: 04/26/2021
ms.locfileid: "107998638"
---
# <a name="ps_1_1__ps_1_2__ps_1_3__ps_1_4-registers"></a><span data-ttu-id="0ba36-104">ps \_ 1 \_ 1 \_ \_ ps \_ 1 \_ 2 ps \_ \_ \_ 1 \_ 3 ps \_ \_ \_ 1 \_ 4 Registri</span><span class="sxs-lookup"><span data-stu-id="0ba36-104">ps\_1\_1\_\_ps\_1\_2\_\_ps\_1\_3\_\_ps\_1\_4 Registers</span></span>

<span data-ttu-id="0ba36-105">I pixel shader dipendono dai registri per ottenere i dati dei vertici, per l'output dei dati pixel, per contenere risultati temporanei durante i calcoli e per identificare le fasi di campionamento delle trame.</span><span class="sxs-lookup"><span data-stu-id="0ba36-105">Pixel shaders depend on registers to get vertex data, to output pixel data, to hold temporary results during calculations and to identify texture sampling stages.</span></span> <span data-ttu-id="0ba36-106">Esistono diversi tipi di registri, ognuno con una funzionalità univoca.</span><span class="sxs-lookup"><span data-stu-id="0ba36-106">There are several types of registers, each with a unique functionality.</span></span> <span data-ttu-id="0ba36-107">Questa sezione contiene informazioni di riferimento per i registri di input e output implementati da pixel shader versione 1 \_ X.</span><span class="sxs-lookup"><span data-stu-id="0ba36-107">This section contains reference information for the input and output registers implemented by pixel shader version 1\_X.</span></span>

<span data-ttu-id="0ba36-108">Registra i dati di conservazione per l'uso da parte del pixel shader.</span><span class="sxs-lookup"><span data-stu-id="0ba36-108">Registers hold data for use by the pixel shader.</span></span> <span data-ttu-id="0ba36-109">I registri sono descritti in modo completo nelle sezioni seguenti.</span><span class="sxs-lookup"><span data-stu-id="0ba36-109">Registers are fully described in the following sections.</span></span>

-   <span data-ttu-id="0ba36-110">I tipi di registro descrivono i quattro tipi di registri disponibili e i relativi scopi.</span><span class="sxs-lookup"><span data-stu-id="0ba36-110">Register Types describes the four types of registers available and their purposes.</span></span>
-   <span data-ttu-id="0ba36-111">In Read Port Limit sono dettagliate le restrizioni relative all'uso di più registri in una singola istruzione.</span><span class="sxs-lookup"><span data-stu-id="0ba36-111">Read Port Limit details the restrictions on using multiple registers in a single instruction.</span></span>
-   <span data-ttu-id="0ba36-112">Lettura in sola lettura descrive quali registri possono essere usati per la lettura, la scrittura o entrambi.</span><span class="sxs-lookup"><span data-stu-id="0ba36-112">Read only Read Write describes which registers can be used for reading, writing, or both.</span></span>
-   <span data-ttu-id="0ba36-113">L'intervallo dettaglia l'intervallo dei dati del componente.</span><span class="sxs-lookup"><span data-stu-id="0ba36-113">Range details the range of the component data.</span></span>

## <a name="register-types"></a><span data-ttu-id="0ba36-114">Registrare i tipi</span><span class="sxs-lookup"><span data-stu-id="0ba36-114">Register Types</span></span>



|      |                    | <span data-ttu-id="0ba36-115">Versioni</span><span class="sxs-lookup"><span data-stu-id="0ba36-115">Versions</span></span> |      |      |              |
|------|--------------------|----------|------|------|--------------|
| <span data-ttu-id="0ba36-116">Nome</span><span class="sxs-lookup"><span data-stu-id="0ba36-116">Name</span></span> | <span data-ttu-id="0ba36-117">Tipo</span><span class="sxs-lookup"><span data-stu-id="0ba36-117">Type</span></span>               | <span data-ttu-id="0ba36-118">1\_1</span><span class="sxs-lookup"><span data-stu-id="0ba36-118">1\_1</span></span>     | <span data-ttu-id="0ba36-119">1\_2</span><span class="sxs-lookup"><span data-stu-id="0ba36-119">1\_2</span></span> | <span data-ttu-id="0ba36-120">1 \_ 3</span><span class="sxs-lookup"><span data-stu-id="0ba36-120">1\_3</span></span> | <span data-ttu-id="0ba36-121">1\_4</span><span class="sxs-lookup"><span data-stu-id="0ba36-121">1\_4</span></span>         |
| <span data-ttu-id="0ba36-122">c\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-122">c\#</span></span>  | <span data-ttu-id="0ba36-123">Registro costanti</span><span class="sxs-lookup"><span data-stu-id="0ba36-123">Constant register</span></span>  | <span data-ttu-id="0ba36-124">8</span><span class="sxs-lookup"><span data-stu-id="0ba36-124">8</span></span>        | <span data-ttu-id="0ba36-125">8</span><span class="sxs-lookup"><span data-stu-id="0ba36-125">8</span></span>    | <span data-ttu-id="0ba36-126">8</span><span class="sxs-lookup"><span data-stu-id="0ba36-126">8</span></span>    | <span data-ttu-id="0ba36-127">8</span><span class="sxs-lookup"><span data-stu-id="0ba36-127">8</span></span>            |
| <span data-ttu-id="0ba36-128">R\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-128">r\#</span></span>  | <span data-ttu-id="0ba36-129">Registro temporaneo</span><span class="sxs-lookup"><span data-stu-id="0ba36-129">Temporary register</span></span> | <span data-ttu-id="0ba36-130">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-130">2</span></span>        | <span data-ttu-id="0ba36-131">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-131">2</span></span>    | <span data-ttu-id="0ba36-132">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-132">2</span></span>    | <span data-ttu-id="0ba36-133">6</span><span class="sxs-lookup"><span data-stu-id="0ba36-133">6</span></span>            |
| <span data-ttu-id="0ba36-134">t\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-134">t\#</span></span>  | <span data-ttu-id="0ba36-135">Registro trame</span><span class="sxs-lookup"><span data-stu-id="0ba36-135">Texture register</span></span>   | <span data-ttu-id="0ba36-136">4</span><span class="sxs-lookup"><span data-stu-id="0ba36-136">4</span></span>        | <span data-ttu-id="0ba36-137">4</span><span class="sxs-lookup"><span data-stu-id="0ba36-137">4</span></span>    | <span data-ttu-id="0ba36-138">4</span><span class="sxs-lookup"><span data-stu-id="0ba36-138">4</span></span>    | <span data-ttu-id="0ba36-139">6</span><span class="sxs-lookup"><span data-stu-id="0ba36-139">6</span></span>            |
| <span data-ttu-id="0ba36-140">Presso\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-140">v\#</span></span>  | <span data-ttu-id="0ba36-141">Registro colori</span><span class="sxs-lookup"><span data-stu-id="0ba36-141">Color register</span></span>     | <span data-ttu-id="0ba36-142">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-142">2</span></span>        | <span data-ttu-id="0ba36-143">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-143">2</span></span>    | <span data-ttu-id="0ba36-144">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-144">2</span></span>    | <span data-ttu-id="0ba36-145">2 nella fase 2</span><span class="sxs-lookup"><span data-stu-id="0ba36-145">2 in phase 2</span></span> |



 

-   <span data-ttu-id="0ba36-146">I registri costanti contengono dati costanti.</span><span class="sxs-lookup"><span data-stu-id="0ba36-146">Constant registers contain constant data.</span></span> <span data-ttu-id="0ba36-147">I dati possono essere caricati in un registro costante usando [**SetPixelShaderConstantF**](/windows/desktop/api/d3d9helper/nf-d3d9helper-idirect3ddevice9-setpixelshaderconstantf) oppure possono essere definiti usando [def - ps](def---ps.md).</span><span class="sxs-lookup"><span data-stu-id="0ba36-147">Data can be loaded into a constant register using [**SetPixelShaderConstantF**](/windows/desktop/api/d3d9helper/nf-d3d9helper-idirect3ddevice9-setpixelshaderconstantf) or it can be defined using [def - ps](def---ps.md).</span></span> <span data-ttu-id="0ba36-148">I registri costanti non sono utilizzabili dalle istruzioni dell'indirizzo di trama.</span><span class="sxs-lookup"><span data-stu-id="0ba36-148">Constant registers are not usable by texture address instructions.</span></span> <span data-ttu-id="0ba36-149">L'unica eccezione è l'istruzione [texm3x3spec - ps,](texm3x3spec---ps.md) che usa un registro costante per fornire un vettore di raggio oculare.</span><span class="sxs-lookup"><span data-stu-id="0ba36-149">The only exception is the [texm3x3spec - ps](texm3x3spec---ps.md) instruction, which uses a constant register to supply an eye-ray vector.</span></span>
-   <span data-ttu-id="0ba36-150">I registri temporanei vengono usati per archiviare i risultati intermedi.</span><span class="sxs-lookup"><span data-stu-id="0ba36-150">Temporary registers are used to store intermediate results.</span></span> <span data-ttu-id="0ba36-151">r0 funge anche da output pixel shader output.</span><span class="sxs-lookup"><span data-stu-id="0ba36-151">r0 additionally serves as the pixel shader output.</span></span> <span data-ttu-id="0ba36-152">Il valore in r0 alla fine dello shader è il colore pixel per lo shader.</span><span class="sxs-lookup"><span data-stu-id="0ba36-152">The value in r0 at the end of the shader is the pixel color for the shader.</span></span>

    <span data-ttu-id="0ba36-153">La convalida dello shader avrà esito negativo [**per CreatePixelShader**](/windows/desktop/api/d3d9/nf-d3d9-idirect3ddevice9-createpixelshader) in qualsiasi shader che tenta di leggere da un registro temporaneo che non è stato scritto da un'istruzione precedente.</span><span class="sxs-lookup"><span data-stu-id="0ba36-153">Shader validation will fail [**CreatePixelShader**](/windows/desktop/api/d3d9/nf-d3d9-idirect3ddevice9-createpixelshader) on any shader that attempts to read from a temporary register that has not been written by a previous instruction.</span></span> <span data-ttu-id="0ba36-154">[**D3DXAssembleShader**](/windows/desktop/direct3d9/d3dxassembleshader) avrà esito negativo in modo analogo, presupponendo che la convalida sia abilitata (non usare D3DXSHADER \_ SKIPVALIDATION).</span><span class="sxs-lookup"><span data-stu-id="0ba36-154">[**D3DXAssembleShader**](/windows/desktop/direct3d9/d3dxassembleshader) will fail similarly, assuming validation is enabled (do not use D3DXSHADER\_SKIPVALIDATION).</span></span>

-   <span data-ttu-id="0ba36-155">Registri di trama</span><span class="sxs-lookup"><span data-stu-id="0ba36-155">Texture registers</span></span>

    <span data-ttu-id="0ba36-156">Ad pixel shader versione 1 \_ da 1 a 1 3, i registri delle trame contengono dati di trama \_ o coordinate di trama.</span><span class="sxs-lookup"><span data-stu-id="0ba36-156">For pixel shader version 1\_1 to 1\_3, texture registers contain texture data or texture coordinates.</span></span> <span data-ttu-id="0ba36-157">I dati della trama vengono caricati in un registro di trama quando viene campionata una trama.</span><span class="sxs-lookup"><span data-stu-id="0ba36-157">Texture data is loaded into a texture register when a texture is sampled.</span></span> <span data-ttu-id="0ba36-158">Il campionamento trame usa le coordinate della trama per cercare, o campionare, un valore di colore in corrispondenza delle coordinate specificate (u,v,w,q) tenendo conto degli attributi dello stato della fase della trama.</span><span class="sxs-lookup"><span data-stu-id="0ba36-158">Texture sampling uses texture coordinates to look up, or sample, a color value at the specified (u,v,w,q) coordinates while taking into account the texture stage state attributes.</span></span> <span data-ttu-id="0ba36-159">I dati delle coordinate della trama vengono interpolati dai dati delle coordinate della trama dei vertici e sono associati a una fase di trama specifica.</span><span class="sxs-lookup"><span data-stu-id="0ba36-159">The texture coordinate data is interpolated from the vertex texture coordinate data and is associated with a specific texture stage.</span></span> <span data-ttu-id="0ba36-160">Esiste un'associazione uno-a-uno predefinita tra il numero della fase della trama e l'ordine di dichiarazione delle coordinate della trama.</span><span class="sxs-lookup"><span data-stu-id="0ba36-160">There is a default one-to-one association between texture stage number and texture coordinate declaration order.</span></span> <span data-ttu-id="0ba36-161">Per impostazione predefinita, il primo set di coordinate di trama definito nel formato vertice è associato alla fase di trama 0.</span><span class="sxs-lookup"><span data-stu-id="0ba36-161">By default, the first set of texture coordinates defined in the vertex format is associated with texture stage 0.</span></span>

    <span data-ttu-id="0ba36-162">Per queste pixel shader, i registri di trama si comportano esattamente come i registri temporanei quando vengono usati da istruzioni aritmetiche.</span><span class="sxs-lookup"><span data-stu-id="0ba36-162">For these pixel shader versions, texture registers behave just like temporary registers when used by arithmetic instructions.</span></span>

    <span data-ttu-id="0ba36-163">Ad pixel shader versione 1 4, i registri di trama (t ) contengono dati delle coordinate di \_ \# trama di sola lettura.</span><span class="sxs-lookup"><span data-stu-id="0ba36-163">For pixel shader version 1\_4, texture registers (t\#) contain read-only texture coordinate data.</span></span> <span data-ttu-id="0ba36-164">Ciò significa che il set di coordinate della trama e il numero di fase della trama sono indipendenti l'uno dall'altro.</span><span class="sxs-lookup"><span data-stu-id="0ba36-164">This means that the texture coordinate set and the texture stage number are independent from each other.</span></span> <span data-ttu-id="0ba36-165">Il numero di fase della trama (da cui campionare una trama) è determinato dal numero di registro di destinazione (da r0 a r5).</span><span class="sxs-lookup"><span data-stu-id="0ba36-165">The texture stage number (from which to sample a texture) is determined by the destination register number (r0 to r5).</span></span> <span data-ttu-id="0ba36-166">Per l'istruzione texld, il set di coordinate della trama è determinato dal registro di origine (da t0 a t5), quindi il set di coordinate di trama può essere mappato a qualsiasi fase della trama.</span><span class="sxs-lookup"><span data-stu-id="0ba36-166">For the texld instruction, the texture coordinate set is determined by the source register (t0 to t5), so the texture coordinate set can be mapped to any texture stage.</span></span> <span data-ttu-id="0ba36-167">Inoltre, il registro di origine (che specifica le coordinate della trama) per texld può anche essere un registro temporaneo (r ), nel qual caso il contenuto del registro temporaneo viene usato come coordinate \# di trama.</span><span class="sxs-lookup"><span data-stu-id="0ba36-167">In addition, the source register (specifying texture coordinates) for texld can also be a temporary register (r\#), in which case the contents of the temporary register are used as texture coordinates.</span></span>

-   <span data-ttu-id="0ba36-168">I registri colori contengono valori di colore per pixel.</span><span class="sxs-lookup"><span data-stu-id="0ba36-168">Color registers contain per-pixel color values.</span></span> <span data-ttu-id="0ba36-169">I valori vengono ottenuti dall'iterazione per pixel dei valori di colore diffusi e speculari nei dati dei vertici.</span><span class="sxs-lookup"><span data-stu-id="0ba36-169">The values are obtained by per-pixel iteration of the diffuse and specular color values in the vertex data.</span></span> <span data-ttu-id="0ba36-170">Per pixel shader shader versione \_ 1 4, i registri colori sono disponibili solo durante la seconda fase.</span><span class="sxs-lookup"><span data-stu-id="0ba36-170">For pixel shader version 1\_4 shaders, color registers are available only during the second phase.</span></span>

    <span data-ttu-id="0ba36-171">Se la modalità ombreggiatura è impostata su D3DSHADE FLAT, l'iterazione di entrambi i colori dei vertici (diffuse e \_ speculari) è disabilitata.</span><span class="sxs-lookup"><span data-stu-id="0ba36-171">If the shade mode is set to D3DSHADE\_FLAT, the iteration of both vertex colors (diffuse and specular) is disabled.</span></span> <span data-ttu-id="0ba36-172">Indipendentemente dalla modalità ombreggiatura, la nebbia verrà comunque iterata dalla pipeline se è abilitata la nebbia pixel.</span><span class="sxs-lookup"><span data-stu-id="0ba36-172">Regardless of the shade mode, fog will still be iterated by the pipeline if pixel fog is enabled.</span></span> <span data-ttu-id="0ba36-173">Tenere presente che la nebbia viene applicata in un secondo momento nella pipeline rispetto al pixelshader.</span><span class="sxs-lookup"><span data-stu-id="0ba36-173">Keep in mind that fog is applied later in the pipeline than the pixelshader.</span></span>

    <span data-ttu-id="0ba36-174">È comune caricare il registro v0 con i dati sui colori diffusi dei vertici.</span><span class="sxs-lookup"><span data-stu-id="0ba36-174">It is common to load the v0 register with the vertex diffuse color data.</span></span> <span data-ttu-id="0ba36-175">È anche comune caricare il registro v1 con i dati sui colori speculari dei vertici.</span><span class="sxs-lookup"><span data-stu-id="0ba36-175">It is also common to load the v1 register with the vertex specular color data.</span></span>

    <span data-ttu-id="0ba36-176">I valori dei dati dei colori di input vengono definiti (saturati) nell'intervallo compreso tra 0 e 1 perché si tratta dell'intervallo di input valido per i registri colori nel pixel shader.</span><span class="sxs-lookup"><span data-stu-id="0ba36-176">Input color data values are clamped (saturated) to the range 0 through 1 because this is the valid input range for color registers in the pixel shader.</span></span>

    <span data-ttu-id="0ba36-177">I pixel shader hanno accesso in sola lettura ai registri colori.</span><span class="sxs-lookup"><span data-stu-id="0ba36-177">Pixel shaders have read only access to color registers.</span></span> <span data-ttu-id="0ba36-178">Il contenuto di questi registri è un valore iterato, ma l'iterazione può essere eseguita a una precisione molto inferiore rispetto alle coordinate della trama.</span><span class="sxs-lookup"><span data-stu-id="0ba36-178">The contents of these registers are iterated values, but iteration may be performed at much lower precision than texture coordinates.</span></span>

## <a name="read-port-limit"></a><span data-ttu-id="0ba36-179">Limite di porte di lettura</span><span class="sxs-lookup"><span data-stu-id="0ba36-179">Read Port Limit</span></span>

<span data-ttu-id="0ba36-180">Il limite di porte di lettura specifica il numero di registri diversi di ogni tipo di registro che possono essere usati come registro di origine in una singola istruzione.</span><span class="sxs-lookup"><span data-stu-id="0ba36-180">The read port limit specifies the number of different registers of each register type that can be used as a source register in a single instruction.</span></span>



|      |                    | <span data-ttu-id="0ba36-181">Versioni</span><span class="sxs-lookup"><span data-stu-id="0ba36-181">Versions</span></span> |      |      |              |
|------|--------------------|----------|------|------|--------------|
| <span data-ttu-id="0ba36-182">Nome</span><span class="sxs-lookup"><span data-stu-id="0ba36-182">Name</span></span> | <span data-ttu-id="0ba36-183">Tipo</span><span class="sxs-lookup"><span data-stu-id="0ba36-183">Type</span></span>               | <span data-ttu-id="0ba36-184">1\_1</span><span class="sxs-lookup"><span data-stu-id="0ba36-184">1\_1</span></span>     | <span data-ttu-id="0ba36-185">1\_2</span><span class="sxs-lookup"><span data-stu-id="0ba36-185">1\_2</span></span> | <span data-ttu-id="0ba36-186">1 \_ 3</span><span class="sxs-lookup"><span data-stu-id="0ba36-186">1\_3</span></span> | <span data-ttu-id="0ba36-187">1\_4</span><span class="sxs-lookup"><span data-stu-id="0ba36-187">1\_4</span></span>         |
| <span data-ttu-id="0ba36-188">c\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-188">c\#</span></span>  | <span data-ttu-id="0ba36-189">Registro costanti</span><span class="sxs-lookup"><span data-stu-id="0ba36-189">Constant register</span></span>  | <span data-ttu-id="0ba36-190">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-190">2</span></span>        | <span data-ttu-id="0ba36-191">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-191">2</span></span>    | <span data-ttu-id="0ba36-192">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-192">2</span></span>    | <span data-ttu-id="0ba36-193">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-193">2</span></span>            |
| <span data-ttu-id="0ba36-194">R\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-194">r\#</span></span>  | <span data-ttu-id="0ba36-195">Registro temporaneo</span><span class="sxs-lookup"><span data-stu-id="0ba36-195">Temporary register</span></span> | <span data-ttu-id="0ba36-196">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-196">2</span></span>        | <span data-ttu-id="0ba36-197">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-197">2</span></span>    | <span data-ttu-id="0ba36-198">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-198">2</span></span>    | <span data-ttu-id="0ba36-199">3</span><span class="sxs-lookup"><span data-stu-id="0ba36-199">3</span></span>            |
| <span data-ttu-id="0ba36-200">t\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-200">t\#</span></span>  | <span data-ttu-id="0ba36-201">Registro delle trame</span><span class="sxs-lookup"><span data-stu-id="0ba36-201">Texture register</span></span>   | <span data-ttu-id="0ba36-202">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-202">2</span></span>        | <span data-ttu-id="0ba36-203">3</span><span class="sxs-lookup"><span data-stu-id="0ba36-203">3</span></span>    | <span data-ttu-id="0ba36-204">3</span><span class="sxs-lookup"><span data-stu-id="0ba36-204">3</span></span>    | <span data-ttu-id="0ba36-205">1</span><span class="sxs-lookup"><span data-stu-id="0ba36-205">1</span></span>            |
| <span data-ttu-id="0ba36-206">Presso\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-206">v\#</span></span>  | <span data-ttu-id="0ba36-207">Registro colori</span><span class="sxs-lookup"><span data-stu-id="0ba36-207">Color register</span></span>     | <span data-ttu-id="0ba36-208">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-208">2</span></span>        | <span data-ttu-id="0ba36-209">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-209">2</span></span>    | <span data-ttu-id="0ba36-210">2</span><span class="sxs-lookup"><span data-stu-id="0ba36-210">2</span></span>    | <span data-ttu-id="0ba36-211">2 nella fase 2</span><span class="sxs-lookup"><span data-stu-id="0ba36-211">2 in phase 2</span></span> |



 

<span data-ttu-id="0ba36-212">Ad esempio, i registri colori per quasi tutte le versioni hanno un limite di porte di lettura di due.</span><span class="sxs-lookup"><span data-stu-id="0ba36-212">For example, the color registers for almost all versions have a read port limit of two.</span></span> <span data-ttu-id="0ba36-213">Ciò significa che una singola istruzione può usare un massimo di due registri colori diversi (v0 e v1, ad esempio) come registri di origine.</span><span class="sxs-lookup"><span data-stu-id="0ba36-213">This means that a single instruction can use a maximum of two different color registers (v0 and v1 for instance) as source registers.</span></span> <span data-ttu-id="0ba36-214">Questo esempio mostra due registri colori usati nella stessa istruzione:</span><span class="sxs-lookup"><span data-stu-id="0ba36-214">This example shows two color registers being used in the same instruction:</span></span>


```
mad r0, v1, c2, v0
```



## <a name="read-only-readwrite"></a><span data-ttu-id="0ba36-215">Sola lettura, Lettura/Scrittura</span><span class="sxs-lookup"><span data-stu-id="0ba36-215">Read-only, Read/Write</span></span>

<span data-ttu-id="0ba36-216">I tipi di registro vengono identificati in base alla funzionalità di sola lettura (RO) o alla funzionalità di lettura/scrittura (RW) nella tabella seguente.</span><span class="sxs-lookup"><span data-stu-id="0ba36-216">The register types are identified according to read-only (RO) capability or read/write (RW) capability in the following table.</span></span> <span data-ttu-id="0ba36-217">I registri di sola lettura possono essere usati solo come registri di origine in un'istruzione . non possono mai essere usati come registro di destinazione.</span><span class="sxs-lookup"><span data-stu-id="0ba36-217">Read-only registers can be used only as source registers in an instruction; they can never be used as a destination register.</span></span>



|      |                    | <span data-ttu-id="0ba36-218">Versioni</span><span class="sxs-lookup"><span data-stu-id="0ba36-218">Versions</span></span> |      |      |                    |
|------|--------------------|----------|------|------|--------------------|
| <span data-ttu-id="0ba36-219">Nome</span><span class="sxs-lookup"><span data-stu-id="0ba36-219">Name</span></span> | <span data-ttu-id="0ba36-220">Tipo</span><span class="sxs-lookup"><span data-stu-id="0ba36-220">Type</span></span>               | <span data-ttu-id="0ba36-221">1\_1</span><span class="sxs-lookup"><span data-stu-id="0ba36-221">1\_1</span></span>     | <span data-ttu-id="0ba36-222">1\_2</span><span class="sxs-lookup"><span data-stu-id="0ba36-222">1\_2</span></span> | <span data-ttu-id="0ba36-223">1 \_ 3</span><span class="sxs-lookup"><span data-stu-id="0ba36-223">1\_3</span></span> | <span data-ttu-id="0ba36-224">1\_4</span><span class="sxs-lookup"><span data-stu-id="0ba36-224">1\_4</span></span>               |
| <span data-ttu-id="0ba36-225">c\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-225">c\#</span></span>  | <span data-ttu-id="0ba36-226">Registro delle costanti</span><span class="sxs-lookup"><span data-stu-id="0ba36-226">Constant register</span></span>  | <span data-ttu-id="0ba36-227">RO</span><span class="sxs-lookup"><span data-stu-id="0ba36-227">RO</span></span>       | <span data-ttu-id="0ba36-228">RO</span><span class="sxs-lookup"><span data-stu-id="0ba36-228">RO</span></span>   | <span data-ttu-id="0ba36-229">RO</span><span class="sxs-lookup"><span data-stu-id="0ba36-229">RO</span></span>   | <span data-ttu-id="0ba36-230">RO</span><span class="sxs-lookup"><span data-stu-id="0ba36-230">RO</span></span>                 |
| <span data-ttu-id="0ba36-231">R\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-231">r\#</span></span>  | <span data-ttu-id="0ba36-232">Registro temporaneo</span><span class="sxs-lookup"><span data-stu-id="0ba36-232">Temporary register</span></span> | <span data-ttu-id="0ba36-233">LS</span><span class="sxs-lookup"><span data-stu-id="0ba36-233">RW</span></span>       | <span data-ttu-id="0ba36-234">LS</span><span class="sxs-lookup"><span data-stu-id="0ba36-234">RW</span></span>   | <span data-ttu-id="0ba36-235">LS</span><span class="sxs-lookup"><span data-stu-id="0ba36-235">RW</span></span>   | <span data-ttu-id="0ba36-236">LS</span><span class="sxs-lookup"><span data-stu-id="0ba36-236">RW</span></span>                 |
| <span data-ttu-id="0ba36-237">t\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-237">t\#</span></span>  | <span data-ttu-id="0ba36-238">Registro delle trame</span><span class="sxs-lookup"><span data-stu-id="0ba36-238">Texture register</span></span>   | <span data-ttu-id="0ba36-239">LS</span><span class="sxs-lookup"><span data-stu-id="0ba36-239">RW</span></span>       | <span data-ttu-id="0ba36-240">LS</span><span class="sxs-lookup"><span data-stu-id="0ba36-240">RW</span></span>   | <span data-ttu-id="0ba36-241">LS</span><span class="sxs-lookup"><span data-stu-id="0ba36-241">RW</span></span>   | <span data-ttu-id="0ba36-242">Vedere la nota seguente</span><span class="sxs-lookup"><span data-stu-id="0ba36-242">See following note</span></span> |
| <span data-ttu-id="0ba36-243">Presso\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-243">v\#</span></span>  | <span data-ttu-id="0ba36-244">Registro colori</span><span class="sxs-lookup"><span data-stu-id="0ba36-244">Color register</span></span>     | <span data-ttu-id="0ba36-245">RO</span><span class="sxs-lookup"><span data-stu-id="0ba36-245">RO</span></span>       | <span data-ttu-id="0ba36-246">RO</span><span class="sxs-lookup"><span data-stu-id="0ba36-246">RO</span></span>   | <span data-ttu-id="0ba36-247">RO</span><span class="sxs-lookup"><span data-stu-id="0ba36-247">RO</span></span>   | <span data-ttu-id="0ba36-248">RO</span><span class="sxs-lookup"><span data-stu-id="0ba36-248">RO</span></span>                 |



 

<span data-ttu-id="0ba36-249">I registri che supportano RW possono essere usati per archiviare i risultati intermedi.</span><span class="sxs-lookup"><span data-stu-id="0ba36-249">Registers that are RW capable can be used to store intermediate results.</span></span> <span data-ttu-id="0ba36-250">Sono inclusi i registri temporanei e i registri delle trame per alcune versioni dello shader.</span><span class="sxs-lookup"><span data-stu-id="0ba36-250">This includes the temporary registers and texture registers for some of the shader versions.</span></span>

> [!Note]  
>
> -   <span data-ttu-id="0ba36-251">Per pixel shader versione 1 4, i registri di trama sono ro per le istruzioni di indirizzamento delle trame e i registri di trama non possono essere né letti né scritti da istruzioni \_ aritmetiche.</span><span class="sxs-lookup"><span data-stu-id="0ba36-251">For pixel shader version 1\_4, texture registers are RO for texture addressing instructions, and texture registers can be neither read from nor written to by arithmetic instructions.</span></span> <span data-ttu-id="0ba36-252">Inoltre, poiché i registri trame sono diventati registri delle coordinate di trama, l'accesso ro non è una regressione delle funzionalità precedenti.</span><span class="sxs-lookup"><span data-stu-id="0ba36-252">Also, because texture registers have become texture coordinate registers, having RO access is not a regression of previous functionality.</span></span>

 

## <a name="range"></a><span data-ttu-id="0ba36-253">Intervallo</span><span class="sxs-lookup"><span data-stu-id="0ba36-253">Range</span></span>

<span data-ttu-id="0ba36-254">L'intervallo è il valore massimo e minimo dei dati del registro.</span><span class="sxs-lookup"><span data-stu-id="0ba36-254">The range is the maximum and minimum register data value.</span></span> <span data-ttu-id="0ba36-255">Gli intervalli variano in base al tipo di registro.</span><span class="sxs-lookup"><span data-stu-id="0ba36-255">The ranges vary based on the type of register.</span></span> <span data-ttu-id="0ba36-256">Gli intervalli per alcuni registri possono essere sottoposti a query dai limiti del dispositivo usando [**GetDeviceCaps**](/windows/desktop/api/d3d9/nf-d3d9-idirect3d9-getdevicecaps).</span><span class="sxs-lookup"><span data-stu-id="0ba36-256">The ranges for some of the registers can be queried from the device caps using [**GetDeviceCaps**](/windows/desktop/api/d3d9/nf-d3d9-idirect3d9-getdevicecaps).</span></span>



| <span data-ttu-id="0ba36-257">Nome</span><span class="sxs-lookup"><span data-stu-id="0ba36-257">Name</span></span> | <span data-ttu-id="0ba36-258">Tipo</span><span class="sxs-lookup"><span data-stu-id="0ba36-258">Type</span></span>               | <span data-ttu-id="0ba36-259">Intervallo</span><span class="sxs-lookup"><span data-stu-id="0ba36-259">Range</span></span>                                               | <span data-ttu-id="0ba36-260">Versioni</span><span class="sxs-lookup"><span data-stu-id="0ba36-260">Versions</span></span>     |
|------|--------------------|-----------------------------------------------------|--------------|
| <span data-ttu-id="0ba36-261">c\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-261">c\#</span></span>  | <span data-ttu-id="0ba36-262">Registro costanti</span><span class="sxs-lookup"><span data-stu-id="0ba36-262">Constant register</span></span>  | <span data-ttu-id="0ba36-263">Da -1 a +1</span><span class="sxs-lookup"><span data-stu-id="0ba36-263">-1 to +1</span></span>                                            | <span data-ttu-id="0ba36-264">Tutte le versioni</span><span class="sxs-lookup"><span data-stu-id="0ba36-264">All versions</span></span> |
| <span data-ttu-id="0ba36-265">R\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-265">r\#</span></span>  | <span data-ttu-id="0ba36-266">Registro temporaneo</span><span class="sxs-lookup"><span data-stu-id="0ba36-266">Temporary register</span></span> | <span data-ttu-id="0ba36-267">\- PixelShader1xMaxValue in + PixelShader1xMaxValue</span><span class="sxs-lookup"><span data-stu-id="0ba36-267">\- PixelShader1xMaxValue to + PixelShader1xMaxValue</span></span> | <span data-ttu-id="0ba36-268">Tutte le versioni</span><span class="sxs-lookup"><span data-stu-id="0ba36-268">All versions</span></span> |
| <span data-ttu-id="0ba36-269">t\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-269">t\#</span></span>  | <span data-ttu-id="0ba36-270">Registro trame</span><span class="sxs-lookup"><span data-stu-id="0ba36-270">Texture register</span></span>   | <span data-ttu-id="0ba36-271">\- MaxTextureRepeat a + MaxTextureRepeat</span><span class="sxs-lookup"><span data-stu-id="0ba36-271">\- MaxTextureRepeat to + MaxTextureRepeat</span></span>           | <span data-ttu-id="0ba36-272">Tutte le versioni</span><span class="sxs-lookup"><span data-stu-id="0ba36-272">All versions</span></span> |
| <span data-ttu-id="0ba36-273">Presso\#</span><span class="sxs-lookup"><span data-stu-id="0ba36-273">v\#</span></span>  | <span data-ttu-id="0ba36-274">Registro colori</span><span class="sxs-lookup"><span data-stu-id="0ba36-274">Color register</span></span>     | <span data-ttu-id="0ba36-275">Da 0 a 1</span><span class="sxs-lookup"><span data-stu-id="0ba36-275">0 to 1</span></span>                                              | <span data-ttu-id="0ba36-276">Tutte le versioni</span><span class="sxs-lookup"><span data-stu-id="0ba36-276">All versions</span></span> |



 

<span data-ttu-id="0ba36-277">L pixel shader hardware rappresenta i dati nei registri usando un numero a virgola fissa.</span><span class="sxs-lookup"><span data-stu-id="0ba36-277">Early pixel shader hardware represents data in registers using a fixed-point number.</span></span> <span data-ttu-id="0ba36-278">Ciò limita la precisione a un massimo di circa otto bit per la parte frazionaria di un numero.</span><span class="sxs-lookup"><span data-stu-id="0ba36-278">This limits precision to a maximum of approximately eight bits for the fractional part of a number.</span></span> <span data-ttu-id="0ba36-279">Tenere presente questo problema durante la progettazione di uno shader.</span><span class="sxs-lookup"><span data-stu-id="0ba36-279">Keep this in mind when designing a shader.</span></span>

<span data-ttu-id="0ba36-280">Per pixel shader versione \_ 1 da 1 \_ a 1 3, MaxTextureRepeat deve essere almeno uno.</span><span class="sxs-lookup"><span data-stu-id="0ba36-280">For pixel shader version 1\_1 to 1\_3, MaxTextureRepeat must be a minimum of one.</span></span> <span data-ttu-id="0ba36-281">Per 1 \_ 4, MaxTextureRepeat deve essere almeno otto.</span><span class="sxs-lookup"><span data-stu-id="0ba36-281">For 1\_4, MaxTextureRepeat must be a minimum of eight.</span></span>

<span data-ttu-id="0ba36-282">Per altre informazioni su PixelShader1xMaxValue, vedere [**D3DCAPS9.**](/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dcaps9)</span><span class="sxs-lookup"><span data-stu-id="0ba36-282">See [**D3DCAPS9**](/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dcaps9) for more information about PixelShader1xMaxValue.</span></span>

## <a name="related-topics"></a><span data-ttu-id="0ba36-283">Argomenti correlati</span><span class="sxs-lookup"><span data-stu-id="0ba36-283">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="0ba36-284">Registri</span><span class="sxs-lookup"><span data-stu-id="0ba36-284">Registers</span></span>](dx9-graphics-reference-asm-ps-registers.md)
</dt> </dl>

 

 
