Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Jul 20 15:18:28 2022
| Host             : Gregory running 64-bit major release  (build 9200)
| Command          : report_power -file InputMod_wrapper_power_routed.rpt -pb InputMod_wrapper_power_summary_routed.pb -rpx InputMod_wrapper_power_routed.rpx
| Design           : InputMod_wrapper
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.177        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.107        |
| Device Static (W)        | 0.070        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |    <0.001 |        5 |       --- |             --- |
| Slice Logic             |     0.000 |       22 |       --- |             --- |
|   Others                |     0.000 |        9 |       --- |             --- |
|   LUT as Logic          |     0.000 |        2 |     32600 |           <0.01 |
|   Register              |     0.000 |       10 |     65200 |            0.02 |
|   LUT as Shift Register |     0.000 |        1 |      9600 |            0.01 |
| Signals                 |    <0.001 |       15 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |        75 |            0.67 |
| MMCM                    |     0.106 |        1 |         5 |           20.00 |
| I/O                     |    <0.001 |        4 |       210 |            1.90 |
| Static Power            |     0.070 |          |           |                 |
| Total                   |     0.177 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.010 |       0.001 |      0.010 |
| Vccaux    |       1.800 |     0.072 |       0.059 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                   |
+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                          |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                          |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes        |                                                                                                          |
| Device models               | High       | Device models are Production                          |                                                                                                          |
|                             |            |                                                       |                                                                                                          |
| Overall confidence level    | Medium     |                                                       |                                                                                                          |
+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------+-----------------+
| Clock                         | Domain                                                  | Constraint (ns) |
+-------------------------------+---------------------------------------------------------+-----------------+
| clk                           | clk                                                     |            10.0 |
| clk_out1_InputMod_clk_wiz_0_0 | InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0 |           100.0 |
| clkfbout_InputMod_clk_wiz_0_0 | InputMod_i/clk_wiz_0/inst/clkfbout_InputMod_clk_wiz_0_0 |            20.0 |
+-------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| InputMod_wrapper                             |     0.107 |
|   InputMod_i                                 |     0.107 |
|     clk_wiz_0                                |     0.107 |
|       inst                                   |     0.107 |
|     fifo_generator_0                         |    <0.001 |
|       U0                                     |    <0.001 |
|         inst_fifo_gen                        |    <0.001 |
|           gconvfifo.rf                       |    <0.001 |
|             gbi.bi                           |    <0.001 |
|               g7ser_birst.rstbt              |    <0.001 |
|               v7_bi_fifo.fblk                |    <0.001 |
|                 gextw[1].gnll_fifo.inst_extd |    <0.001 |
|                   gonep.inst_prim            |    <0.001 |
|     selectio_wiz_0                           |    <0.001 |
|       inst                                   |    <0.001 |
|     xlconstant_0                             |     0.000 |
+----------------------------------------------+-----------+


