Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Dec 13 23:14:31 2022
| Host         : EECS-DIGITAL-44 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.eeM8C0/obj/synthrpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 genblk1[0].filterm/mbuff/vcount_pipe_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            genblk1[0].filterm/mconv/vcount_pipe_reg[2][4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.341ns  (logic 4.819ns (46.601%)  route 5.522ns (53.399%))
  Logic Levels:           14  (CARRY4=7 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 13.147 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_gen/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    clk_gen/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_gen/clkout1_buf/O
                         net (fo=4546, unplaced)      0.584    -1.562    genblk1[0].filterm/mbuff/clkb
                         FDRE                                         r  genblk1[0].filterm/mbuff/vcount_pipe_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  genblk1[0].filterm/mbuff/vcount_pipe_reg[1][2]/Q
                         net (fo=48, unplaced)        0.844    -0.240    genblk1[0].filterm/mbuff/vcount_pipe_reg[1]_4[2]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.055 r  genblk1[0].filterm/mbuff/vcount_out0_carry__0_i_10/O
                         net (fo=9, unplaced)         0.490     0.545    genblk1[0].filterm/mbuff/vcount_out0_carry__0_i_10_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     0.669 r  genblk1[0].filterm/mbuff/vcount_out0_carry__0_i_9/O
                         net (fo=37, unplaced)        0.524     1.193    genblk1[0].filterm/mbuff/vcount_out0_carry__0_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.317 r  genblk1[0].filterm/mbuff/vcount_out0_carry__0_i_2/O
                         net (fo=2, unplaced)         0.485     1.802    genblk1[0].filterm/mbuff/vcount_out0_carry__0_i_2_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     2.206 r  genblk1[0].filterm/mbuff/vcount_out0__21_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.206    genblk1[0].filterm/mbuff/vcount_out0__21_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     2.537 r  genblk1[0].filterm/mbuff/vcount_out0__21_carry__1/O[3]
                         net (fo=2, unplaced)         0.459     2.996    genblk1[0].filterm/mbuff/vcount_out0__21_carry__1_n_4
                         LUT4 (Prop_lut4_I3_O)        0.307     3.303 r  genblk1[0].filterm/mbuff/vcount_out0__56_carry__2_i_1/O
                         net (fo=2, unplaced)         0.430     3.733    genblk1[0].filterm/mbuff/vcount_out0__56_carry__2_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.857 r  genblk1[0].filterm/mbuff/vcount_out0__56_carry__2_i_4/O
                         net (fo=1, unplaced)         0.000     3.857    genblk1[0].filterm/mbuff/vcount_out0__56_carry__2_i_4_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.233 r  genblk1[0].filterm/mbuff/vcount_out0__56_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.233    genblk1[0].filterm/mbuff/vcount_out0__56_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.350 r  genblk1[0].filterm/mbuff/vcount_out0__56_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.350    genblk1[0].filterm/mbuff/vcount_out0__56_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.582 r  genblk1[0].filterm/mbuff/vcount_out0__56_carry__4/O[0]
                         net (fo=2, unplaced)         0.677     5.259    genblk1[0].filterm/mbuff/vcount_out0__56_carry__4_n_7
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.722     5.981 r  genblk1[0].filterm/mbuff/vcount_out0__104_carry/O[1]
                         net (fo=1, unplaced)         0.312     6.293    genblk1[0].filterm/mbuff/vcount_out0__104_carry_n_6
                         LUT6 (Prop_lut6_I5_O)        0.306     6.599 r  genblk1[0].filterm/mbuff/vcount_out0__113_carry__0_i_4/O
                         net (fo=1, unplaced)         0.000     6.599    genblk1[0].filterm/mbuff/vcount_out0__113_carry__0_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.177 f  genblk1[0].filterm/mbuff/vcount_out0__113_carry__0/O[2]
                         net (fo=4, unplaced)         0.968     8.145    genblk1[0].filterm/mbuff/vcount_out0__113_carry__0_n_5
                         LUT6 (Prop_lut6_I0_O)        0.301     8.446 r  genblk1[0].filterm/mbuff/vcount_pipe_reg[2][4]_srl3_i_1/O
                         net (fo=1, unplaced)         0.333     8.779    genblk1[0].filterm/mconv/vcount_buff[0]
                         SRL16E                                       r  genblk1[0].filterm/mconv/vcount_pipe_reg[2][4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    17.235    clk_gen/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    11.854 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.617    clk_gen/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.708 r  clk_gen/clkout1_buf/O
                         net (fo=4546, unplaced)      0.439    13.147    genblk1[0].filterm/mconv/clkb
                         SRL16E                                       r  genblk1[0].filterm/mconv/vcount_pipe_reg[2][4]_srl3/CLK
                         clock pessimism              0.531    13.677    
                         clock uncertainty           -0.130    13.547    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    13.503    genblk1[0].filterm/mconv/vcount_pipe_reg[2][4]_srl3
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  4.724    




