
Loading design for application trce from file counter_impl1_map.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Sat Jul 16 22:35:34 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2411 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.829ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[6]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.094ns  (25.5% logic, 74.5% route), 6 logic levels.

 Constraint Details:

      6.094ns physical path delay Packetiser/UART_Inst/SLICE_96 to Packetiser/UART_Inst/SLICE_90 meets
     20.000ns delay constraint less
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.829ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_96 to Packetiser/UART_Inst/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_96.CLK to *t/SLICE_96.Q0 Packetiser/UART_Inst/SLICE_96 (from ipClk_c)
ROUTE         2   e 0.908 *t/SLICE_96.Q0 to */SLICE_237.C0 Packetiser/UART_Inst/rxClkCount[6]
CTOF_DEL    ---     0.238 */SLICE_237.C0 to */SLICE_237.F0 Packetiser/UART_Inst/SLICE_237
ROUTE         1   e 0.908 */SLICE_237.F0 to */SLICE_199.A1 Packetiser/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238 */SLICE_199.A1 to */SLICE_199.F1 Packetiser/UART_Inst/SLICE_199
ROUTE        15   e 0.908 */SLICE_199.F1 to */SLICE_196.C1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238 */SLICE_196.C1 to */SLICE_196.F1 Packetiser/UART_Inst/SLICE_196
ROUTE         5   e 0.908 */SLICE_196.F1 to   SLICE_218.C0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238   SLICE_218.C0 to   SLICE_218.F0 SLICE_218
ROUTE         1   e 0.908   SLICE_218.F0 to *t/SLICE_90.C1 Packetiser/UART_Inst/un1_BitsReceived_4_c2
CTOF_DEL    ---     0.238 *t/SLICE_90.C1 to *t/SLICE_90.F1 Packetiser/UART_Inst/SLICE_90
ROUTE         1   e 0.001 *t/SLICE_90.F1 to */SLICE_90.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Report:  162.048MHz is the maximum frequency for this preference.


================================================================================
Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: INPUT_SETUP
            252 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_122 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_207.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_207.B1 to */SLICE_207.F1 Packetiser/SLICE_207
ROUTE         6   e 0.908 */SLICE_207.F1 to */SLICE_216.A1 Packetiser/N_568
CTOF_DEL    ---     0.238 */SLICE_216.A1 to */SLICE_216.F1 Packetiser/SLICE_216
ROUTE         1   e 0.908 */SLICE_216.F1 to */SLICE_122.C0 Packetiser/UART_TxData_13_0_iv_0_1[6]
CTOF_DEL    ---     0.238 */SLICE_122.C0 to */SLICE_122.F0 Packetiser/SLICE_122
ROUTE         1   e 0.001 */SLICE_122.F0 to *SLICE_122.DI0 Packetiser/UART_TxData_13[6] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_120 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_206.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_206.B1 to */SLICE_206.F1 Packetiser/SLICE_206
ROUTE         6   e 0.908 */SLICE_206.F1 to */SLICE_207.B0 Packetiser/N_569
CTOF_DEL    ---     0.238 */SLICE_207.B0 to */SLICE_207.F0 Packetiser/SLICE_207
ROUTE         1   e 0.908 */SLICE_207.F0 to */SLICE_120.C1 Packetiser/UART_TxData_13_0_iv_0_0[3]
CTOF_DEL    ---     0.238 */SLICE_120.C1 to */SLICE_120.F1 Packetiser/SLICE_120
ROUTE         1   e 0.001 */SLICE_120.F1 to *SLICE_120.DI1 Packetiser/UART_TxData_13[3] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_122 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_207.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_207.B1 to */SLICE_207.F1 Packetiser/SLICE_207
ROUTE         6   e 0.908 */SLICE_207.F1 to */SLICE_206.A0 Packetiser/N_568
CTOF_DEL    ---     0.238 */SLICE_206.A0 to */SLICE_206.F0 Packetiser/SLICE_206
ROUTE         1   e 0.908 */SLICE_206.F0 to */SLICE_122.C1 Packetiser/UART_TxData_13_0_iv_0_0[7]
CTOF_DEL    ---     0.238 */SLICE_122.C1 to */SLICE_122.F1 Packetiser/SLICE_122
ROUTE         1   e 0.001 */SLICE_122.F1 to *SLICE_122.DI1 Packetiser/UART_TxData_13[7] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_119 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_207.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_207.B1 to */SLICE_207.F1 Packetiser/SLICE_207
ROUTE         6   e 0.908 */SLICE_207.F1 to */SLICE_216.A0 Packetiser/N_568
CTOF_DEL    ---     0.238 */SLICE_216.A0 to */SLICE_216.F0 Packetiser/SLICE_216
ROUTE         1   e 0.908 */SLICE_216.F0 to */SLICE_119.C1 Packetiser/UART_TxData_13_0_iv_0_0[1]
CTOF_DEL    ---     0.238 */SLICE_119.C1 to */SLICE_119.F1 Packetiser/SLICE_119
ROUTE         1   e 0.001 */SLICE_119.F1 to *SLICE_119.DI1 Packetiser/UART_TxData_13[1] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_124 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_210.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 Packetiser/SLICE_210
ROUTE         1   e 0.908 */SLICE_210.F1 to */SLICE_204.D0 Packetiser/rxState_srsts_i_a2_0_6[0]
CTOF_DEL    ---     0.238 */SLICE_204.D0 to */SLICE_204.F0 Packetiser/SLICE_204
ROUTE         2   e 0.908 */SLICE_204.F0 to */SLICE_124.B0 Packetiser/N_113
CTOF_DEL    ---     0.238 */SLICE_124.B0 to */SLICE_124.F0 Packetiser/SLICE_124
ROUTE         1   e 0.001 */SLICE_124.F0 to *SLICE_124.DI0 Packetiser/N_83_i (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_124 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_210.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 Packetiser/SLICE_210
ROUTE         1   e 0.908 */SLICE_210.F1 to */SLICE_204.D0 Packetiser/rxState_srsts_i_a2_0_6[0]
CTOF_DEL    ---     0.238 */SLICE_204.D0 to */SLICE_204.F0 Packetiser/SLICE_204
ROUTE         2   e 0.908 */SLICE_204.F0 to */SLICE_124.A1 Packetiser/N_113
CTOF_DEL    ---     0.238 */SLICE_124.A1 to */SLICE_124.F1 Packetiser/SLICE_124
ROUTE         1   e 0.001 */SLICE_124.F1 to *SLICE_124.DI1 Packetiser/N_41s (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_121 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_207.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_207.B1 to */SLICE_207.F1 Packetiser/SLICE_207
ROUTE         6   e 0.908 */SLICE_207.F1 to */SLICE_217.A1 Packetiser/N_568
CTOF_DEL    ---     0.238 */SLICE_217.A1 to */SLICE_217.F1 Packetiser/SLICE_217
ROUTE         1   e 0.908 */SLICE_217.F1 to */SLICE_121.C1 Packetiser/UART_TxData_13_0_iv_0_0[5]
CTOF_DEL    ---     0.238 */SLICE_121.C1 to */SLICE_121.F1 Packetiser/SLICE_121
ROUTE         1   e 0.001 */SLICE_121.F1 to *SLICE_121.DI1 Packetiser/UART_TxData_13[5] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.469ns delay ipReset to Packetiser/SLICE_121 (4.392ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_207.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_207.B1 to */SLICE_207.F1 Packetiser/SLICE_207
ROUTE         6   e 0.908 */SLICE_207.F1 to */SLICE_217.A0 Packetiser/N_568
CTOF_DEL    ---     0.238 */SLICE_217.A0 to */SLICE_217.F0 Packetiser/SLICE_217
ROUTE         1   e 0.908 */SLICE_217.F0 to */SLICE_121.C0 Packetiser/UART_TxData_13_0_iv_0_1[4]
CTOF_DEL    ---     0.238 */SLICE_121.C0 to */SLICE_121.F0 Packetiser/SLICE_121
ROUTE         1   e 0.001 */SLICE_121.F0 to *SLICE_121.DI0 Packetiser/UART_TxData_13[4] (to ipClk_c)
                  --------
                    4.392   (38.0% logic, 62.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.150ns delay ipReset to Packetiser/UART_Inst/SLICE_107 (4.073ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_12.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO Packetiser/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO Packetiser/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO Packetiser/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *t/SLICE_9.FCI to *t/SLICE_9.FCO Packetiser/UART_Inst/SLICE_9
ROUTE         1   e 0.001 *t/SLICE_9.FCO to *t/SLICE_8.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF1_DE  ---     0.310 *t/SLICE_8.FCI to *st/SLICE_8.F1 Packetiser/UART_Inst/SLICE_8
ROUTE         1   e 0.908 *st/SLICE_8.F1 to */SLICE_107.A0 Packetiser/UART_Inst/txClkCount_4[8]
CTOF_DEL    ---     0.238 */SLICE_107.A0 to */SLICE_107.F0 Packetiser/UART_Inst/SLICE_107
ROUTE         1   e 0.001 */SLICE_107.F0 to *SLICE_107.DI0 Packetiser/UART_Inst/txClkCount_RNO[8] (to ipClk_c)
                  --------
                    4.073   (55.3% logic, 44.7% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.148ns delay ipReset to Packetiser/UART_Inst/SLICE_107 (4.071ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_12.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO Packetiser/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO Packetiser/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO Packetiser/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *t/SLICE_9.FCI to *t/SLICE_9.FCO Packetiser/UART_Inst/SLICE_9
ROUTE         1   e 0.001 *t/SLICE_9.FCO to *t/SLICE_8.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOFCO_D  ---     0.067 *t/SLICE_8.FCI to *t/SLICE_8.FCO Packetiser/UART_Inst/SLICE_8
ROUTE         1   e 0.001 *t/SLICE_8.FCO to *t/SLICE_7.FCI Packetiser/UART_Inst/txClkCount_4_cry_8
FCITOF0_DE  ---     0.240 *t/SLICE_7.FCI to *st/SLICE_7.F0 Packetiser/UART_Inst/SLICE_7
ROUTE         1   e 0.908 *st/SLICE_7.F0 to */SLICE_107.A1 Packetiser/UART_Inst/txClkCount_4[9]
CTOF_DEL    ---     0.238 */SLICE_107.A1 to */SLICE_107.F1 Packetiser/UART_Inst/SLICE_107
ROUTE         1   e 0.001 */SLICE_107.F1 to *SLICE_107.DI1 Packetiser/UART_Inst/txClkCount_RNO[9] (to ipClk_c)
                  --------
                    4.071   (55.2% logic, 44.8% route), 8 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.082ns delay ipReset to Packetiser/UART_Inst/SLICE_106 (4.005ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_12.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO Packetiser/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO Packetiser/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO Packetiser/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF1_DE  ---     0.310 *t/SLICE_9.FCI to *st/SLICE_9.F1 Packetiser/UART_Inst/SLICE_9
ROUTE         1   e 0.908 *st/SLICE_9.F1 to */SLICE_106.A0 Packetiser/UART_Inst/txClkCount_4[6]
CTOF_DEL    ---     0.238 */SLICE_106.A0 to */SLICE_106.F0 Packetiser/UART_Inst/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F0 to *SLICE_106.DI0 Packetiser/UART_Inst/txClkCount_RNO[6] (to ipClk_c)
                  --------
                    4.005   (54.6% logic, 45.4% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.080ns delay ipReset to Packetiser/UART_Inst/SLICE_106 (4.003ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_12.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO Packetiser/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO Packetiser/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO Packetiser/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *t/SLICE_9.FCI to *t/SLICE_9.FCO Packetiser/UART_Inst/SLICE_9
ROUTE         1   e 0.001 *t/SLICE_9.FCO to *t/SLICE_8.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF0_DE  ---     0.240 *t/SLICE_8.FCI to *st/SLICE_8.F0 Packetiser/UART_Inst/SLICE_8
ROUTE         1   e 0.908 *st/SLICE_8.F0 to */SLICE_106.A1 Packetiser/UART_Inst/txClkCount_4[7]
CTOF_DEL    ---     0.238 */SLICE_106.A1 to */SLICE_106.F1 Packetiser/UART_Inst/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F1 to *SLICE_106.DI1 Packetiser/UART_Inst/txClkCount_RNO[7] (to ipClk_c)
                  --------
                    4.003   (54.5% logic, 45.5% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.014ns delay ipReset to Packetiser/UART_Inst/SLICE_105 (3.937ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_12.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO Packetiser/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO Packetiser/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF1_DE  ---     0.310 */SLICE_10.FCI to *t/SLICE_10.F1 Packetiser/UART_Inst/SLICE_10
ROUTE         1   e 0.908 *t/SLICE_10.F1 to */SLICE_105.A0 Packetiser/UART_Inst/txClkCount_4[4]
CTOF_DEL    ---     0.238 */SLICE_105.A0 to */SLICE_105.F0 Packetiser/UART_Inst/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F0 to *SLICE_105.DI0 Packetiser/UART_Inst/txClkCount_RNO[4] (to ipClk_c)
                  --------
                    3.937   (53.8% logic, 46.2% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.012ns delay ipReset to Packetiser/UART_Inst/SLICE_105 (3.935ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_12.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO Packetiser/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO Packetiser/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_10.FCI to */SLICE_10.FCO Packetiser/UART_Inst/SLICE_10
ROUTE         1   e 0.001 */SLICE_10.FCO to *t/SLICE_9.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF0_DE  ---     0.240 *t/SLICE_9.FCI to *st/SLICE_9.F0 Packetiser/UART_Inst/SLICE_9
ROUTE         1   e 0.908 *st/SLICE_9.F0 to */SLICE_105.A1 Packetiser/UART_Inst/txClkCount_4[5]
CTOF_DEL    ---     0.238 */SLICE_105.A1 to */SLICE_105.F1 Packetiser/UART_Inst/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F1 to *SLICE_105.DI1 Packetiser/UART_Inst/txClkCount_RNO[5] (to ipClk_c)
                  --------
                    3.935   (53.7% logic, 46.3% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.946ns delay ipReset to Packetiser/UART_Inst/SLICE_104 (3.869ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_12.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO Packetiser/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF1_DE  ---     0.310 */SLICE_11.FCI to *t/SLICE_11.F1 Packetiser/UART_Inst/SLICE_11
ROUTE         1   e 0.908 *t/SLICE_11.F1 to */SLICE_104.A0 Packetiser/UART_Inst/txClkCount_4[2]
CTOF_DEL    ---     0.238 */SLICE_104.A0 to */SLICE_104.F0 Packetiser/UART_Inst/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F0 to *SLICE_104.DI0 Packetiser/UART_Inst/txClkCount_RNO[2] (to ipClk_c)
                  --------
                    3.869   (53.0% logic, 47.0% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.944ns delay ipReset to Packetiser/UART_Inst/SLICE_104 (3.867ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_12.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO Packetiser/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_11.FCI to */SLICE_11.FCO Packetiser/UART_Inst/SLICE_11
ROUTE         1   e 0.001 */SLICE_11.FCO to */SLICE_10.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF0_DE  ---     0.240 */SLICE_10.FCI to *t/SLICE_10.F0 Packetiser/UART_Inst/SLICE_10
ROUTE         1   e 0.908 *t/SLICE_10.F0 to */SLICE_104.A1 Packetiser/UART_Inst/txClkCount_4[3]
CTOF_DEL    ---     0.238 */SLICE_104.A1 to */SLICE_104.F1 Packetiser/UART_Inst/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F1 to *SLICE_104.DI1 Packetiser/UART_Inst/txClkCount_RNO[3] (to ipClk_c)
                  --------
                    3.867   (53.0% logic, 47.0% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.876ns delay ipReset to Packetiser/UART_Inst/SLICE_103 (3.799ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_12.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_12.B0 to */SLICE_12.FCO Packetiser/UART_Inst/SLICE_12
ROUTE         1   e 0.001 */SLICE_12.FCO to */SLICE_11.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF0_DE  ---     0.240 */SLICE_11.FCI to *t/SLICE_11.F0 Packetiser/UART_Inst/SLICE_11
ROUTE         1   e 0.908 *t/SLICE_11.F0 to */SLICE_103.A1 Packetiser/UART_Inst/txClkCount_4[1]
CTOF_DEL    ---     0.238 */SLICE_103.A1 to */SLICE_103.F1 Packetiser/UART_Inst/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F1 to *SLICE_103.DI1 Packetiser/UART_Inst/txClkCount_RNO[1] (to ipClk_c)
                  --------
                    3.799   (52.1% logic, 47.9% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.793ns delay ipReset to Packetiser/SLICE_123 (3.716ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_202.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_202.D0 to */SLICE_202.F0 Packetiser/SLICE_202
ROUTE         5   e 0.908 */SLICE_202.F0 to */SLICE_123.B1 Packetiser/N_481
CTOF_DEL    ---     0.238 */SLICE_123.B1 to */SLICE_123.F1 Packetiser/SLICE_123
ROUTE         1   e 0.232 */SLICE_123.F1 to */SLICE_123.A0 Packetiser/N_176
CTOF_DEL    ---     0.238 */SLICE_123.A0 to */SLICE_123.F0 Packetiser/SLICE_123
ROUTE         1   e 0.001 */SLICE_123.F0 to *SLICE_123.DI0 Packetiser/fb_0 (to ipClk_c)
                  --------
                    3.716   (44.9% logic, 55.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipReset to Control/SLICE_41 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_192.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_192.A1 to */SLICE_192.F1 Control/SLICE_192
ROUTE         2   e 0.232 */SLICE_192.F1 to */SLICE_192.A0 Control/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_192.A0 to */SLICE_192.F0 Control/SLICE_192
ROUTE         4   e 0.908 */SLICE_192.F0 to *l/SLICE_41.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipReset to Control/SLICE_38 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_192.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_192.A1 to */SLICE_192.F1 Control/SLICE_192
ROUTE         2   e 0.232 */SLICE_192.F1 to */SLICE_192.A0 Control/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_192.A0 to */SLICE_192.F0 Control/SLICE_192
ROUTE         4   e 0.908 */SLICE_192.F0 to *l/SLICE_38.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipReset to Control/SLICE_40 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_192.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_192.A1 to */SLICE_192.F1 Control/SLICE_192
ROUTE         2   e 0.232 */SLICE_192.F1 to */SLICE_192.A0 Control/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_192.A0 to */SLICE_192.F0 Control/SLICE_192
ROUTE         4   e 0.908 */SLICE_192.F0 to *l/SLICE_40.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.703ns delay ipReset to Control/SLICE_39 (3.477ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_192.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_192.A1 to */SLICE_192.F1 Control/SLICE_192
ROUTE         2   e 0.232 */SLICE_192.F1 to */SLICE_192.A0 Control/opAddress_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_192.A0 to */SLICE_192.F0 Control/SLICE_192
ROUTE         4   e 0.908 */SLICE_192.F0 to *l/SLICE_39.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    3.477   (41.1% logic, 58.9% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.452ns delay ipReset to Packetiser/UART_Inst/SLICE_103 (3.375ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_12.B0 ipReset_c
CTOF1_DEL   ---     0.367 *t/SLICE_12.B0 to *t/SLICE_12.F1 Packetiser/UART_Inst/SLICE_12
ROUTE         1   e 0.908 *t/SLICE_12.F1 to */SLICE_103.A0 Packetiser/UART_Inst/txClkCount_4[0]
CTOF_DEL    ---     0.238 */SLICE_103.A0 to */SLICE_103.F0 Packetiser/UART_Inst/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F0 to *SLICE_103.DI0 Packetiser/UART_Inst/txClkCount_RNO[0] (to ipClk_c)
                  --------
                    3.375   (46.2% logic, 53.8% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_168 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_247.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_247.B0 to */SLICE_247.F0 Packetiser/SLICE_247
ROUTE         3   e 0.908 */SLICE_247.F0 to *SLICE_168.LSR Packetiser/Valid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_75 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_247.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_247.B0 to */SLICE_247.F0 Packetiser/SLICE_247
ROUTE         3   e 0.908 */SLICE_247.F0 to */SLICE_75.LSR Packetiser/Valid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_74 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_247.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_247.B0 to */SLICE_247.F0 Packetiser/SLICE_247
ROUTE         3   e 0.908 */SLICE_247.F0 to */SLICE_74.LSR Packetiser/Valid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_91 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_198.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_198.C0 to */SLICE_198.F0 Packetiser/UART_Inst/SLICE_198
ROUTE         2   e 0.908 */SLICE_198.F0 to */SLICE_91.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_117 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_199.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_199.C0 to */SLICE_199.F0 Packetiser/UART_Inst/SLICE_199
ROUTE         1   e 0.908 */SLICE_199.F0 to *SLICE_117.LSR Packetiser/UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_92 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_198.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_198.C0 to */SLICE_198.F0 Packetiser/UART_Inst/SLICE_198
ROUTE         2   e 0.908 */SLICE_198.F0 to */SLICE_92.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Control/SLICE_42 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_192.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_192.A1 to */SLICE_192.F1 Control/SLICE_192
ROUTE         2   e 0.908 */SLICE_192.F1 to */SLICE_42.LSR Control/opAddress_0_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_90 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_214.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_214.A1 to */SLICE_214.F1 Packetiser/UART_Inst/SLICE_214
ROUTE         2   e 0.908 */SLICE_214.F1 to */SLICE_90.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/SLICE_153 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_187.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_187.B0 to */SLICE_187.F0 Packetiser/SLICE_187
ROUTE         1   e 0.908 */SLICE_187.F0 to *SLICE_153.LSR Packetiser/fb (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to Packetiser/UART_Inst/SLICE_89 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_214.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_214.A1 to */SLICE_214.F1 Packetiser/UART_Inst/SLICE_214
ROUTE         2   e 0.908 */SLICE_214.F1 to */SLICE_89.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to Packetiser/SLICE_119 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_200.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Packetiser/SLICE_200
ROUTE         1   e 0.908 */SLICE_200.F1 to */SLICE_119.B0 Packetiser/UART_TxData_13_0_iv_0_1[0]
CTOF_DEL    ---     0.238 */SLICE_119.B0 to */SLICE_119.F0 Packetiser/SLICE_119
ROUTE         1   e 0.001 */SLICE_119.F0 to *SLICE_119.DI0 Packetiser/UART_TxData_13_0_iv_i[0] (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to Control/SLICE_60 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_218.D1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_218.D1 to   SLICE_218.F1 SLICE_218
ROUTE         1   e 0.908   SLICE_218.F1 to *l/SLICE_60.B1 Control/State_srsts_i_0_1[1]
CTOF_DEL    ---     0.238 *l/SLICE_60.B1 to *l/SLICE_60.F1 Control/SLICE_60
ROUTE         1   e 0.001 *l/SLICE_60.F1 to */SLICE_60.DI1 Control/N_23_i (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.323ns delay ipReset to Packetiser/SLICE_120 (3.246ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_201.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_201.D1 to */SLICE_201.F1 Packetiser/SLICE_201
ROUTE         1   e 0.908 */SLICE_201.F1 to */SLICE_120.B0 Packetiser/UART_TxData_13_0_iv_0_1[2]
CTOF_DEL    ---     0.238 */SLICE_120.B0 to */SLICE_120.F0 Packetiser/SLICE_120
ROUTE         1   e 0.001 */SLICE_120.F0 to *SLICE_120.DI0 Packetiser/UART_TxData_13_0_iv_i[2] (to ipClk_c)
                  --------
                    3.246   (44.0% logic, 56.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_155 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to */SLICE_155.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_17 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_251.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_251.A0 to */SLICE_251.F0 Packetiser/SLICE_251
ROUTE         5   e 0.908 */SLICE_251.F0 to *r/SLICE_17.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_45 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_45.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_18 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_251.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_251.A0 to */SLICE_251.F0 Packetiser/SLICE_251
ROUTE         5   e 0.908 */SLICE_251.F0 to *r/SLICE_18.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_119 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_202.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_202.D0 to */SLICE_202.F0 Packetiser/SLICE_202
ROUTE         5   e 0.908 */SLICE_202.F0 to */SLICE_119.CE Packetiser/N_481 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_58 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_58.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_184 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_168.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_168.C1 to */SLICE_168.F1 Packetiser/SLICE_168
ROUTE         4   e 0.908 */SLICE_168.F1 to */SLICE_184.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_185 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_168.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_168.C1 to */SLICE_168.F1 Packetiser/SLICE_168
ROUTE         4   e 0.908 */SLICE_168.F1 to */SLICE_185.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_122 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_202.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_202.D0 to */SLICE_202.F0 Packetiser/SLICE_202
ROUTE         5   e 0.908 */SLICE_202.F0 to */SLICE_122.CE Packetiser/N_481 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_113 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_117.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_117.D0 to */SLICE_117.F0 Packetiser/UART_Inst/SLICE_117
ROUTE         5   e 0.908 */SLICE_117.F0 to */SLICE_113.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_78 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_194.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_194.C1 to */SLICE_194.F1 Packetiser/SLICE_194
ROUTE        13   e 0.908 */SLICE_194.F1 to *r/SLICE_78.CE Packetiser/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_79 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_194.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_194.C1 to */SLICE_194.F1 Packetiser/SLICE_194
ROUTE        13   e 0.908 */SLICE_194.F1 to *r/SLICE_79.CE Packetiser/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_82 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_194.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_194.C1 to */SLICE_194.F1 Packetiser/SLICE_194
ROUTE        13   e 0.908 */SLICE_194.F1 to *r/SLICE_82.CE Packetiser/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_83 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_194.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_194.C1 to */SLICE_194.F1 Packetiser/SLICE_194
ROUTE        13   e 0.908 */SLICE_194.F1 to *r/SLICE_83.CE Packetiser/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_85 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_194.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_194.C1 to */SLICE_194.F1 Packetiser/SLICE_194
ROUTE        13   e 0.908 */SLICE_194.F1 to *r/SLICE_85.CE Packetiser/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_110 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_212.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Packetiser/UART_Inst/SLICE_212
ROUTE         4   e 0.908 */SLICE_212.F1 to */SLICE_110.CE Packetiser/UART_Inst/N_150 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_114 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_117.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_117.D0 to */SLICE_117.F0 Packetiser/UART_Inst/SLICE_117
ROUTE         5   e 0.908 */SLICE_117.F0 to */SLICE_114.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_52 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_52.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_163 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_241.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.B0 to */SLICE_241.F0 Packetiser/SLICE_241
ROUTE         2   e 0.908 */SLICE_241.F0 to */SLICE_163.CE Packetiser/N_119_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_159 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_242.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_242.C0 to */SLICE_242.F0 Packetiser/SLICE_242
ROUTE         4   e 0.908 */SLICE_242.F0 to */SLICE_159.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_165 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_243.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_243.C0 to */SLICE_243.F0 Packetiser/SLICE_243
ROUTE         4   e 0.908 */SLICE_243.F0 to */SLICE_165.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_166 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_243.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_243.C0 to */SLICE_243.F0 Packetiser/SLICE_243
ROUTE         4   e 0.908 */SLICE_243.F0 to */SLICE_166.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_71 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to *l/SLICE_71.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_111 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_212.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Packetiser/UART_Inst/SLICE_212
ROUTE         4   e 0.908 */SLICE_212.F1 to */SLICE_111.CE Packetiser/UART_Inst/N_150 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_87 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_194.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_194.C1 to */SLICE_194.F1 Packetiser/SLICE_194
ROUTE        13   e 0.908 */SLICE_194.F1 to *r/SLICE_87.CE Packetiser/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_167 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_243.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_243.C0 to */SLICE_243.F0 Packetiser/SLICE_243
ROUTE         4   e 0.908 */SLICE_243.F0 to */SLICE_167.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_180 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_190.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_190.D0 to */SLICE_190.F0 Control/SLICE_190
ROUTE         4   e 0.908 */SLICE_190.F0 to */SLICE_180.CE Control/N_57_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_116 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_117.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_117.D0 to */SLICE_117.F0 Packetiser/UART_Inst/SLICE_117
ROUTE         5   e 0.908 */SLICE_117.F0 to */SLICE_116.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_20 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_251.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_251.A0 to */SLICE_251.F0 Packetiser/SLICE_251
ROUTE         5   e 0.908 */SLICE_251.F0 to *r/SLICE_20.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_57 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_57.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_59 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_59.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_175 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_208.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_208.A0 to */SLICE_208.F0 Control/SLICE_208
ROUTE         8   e 0.908 */SLICE_208.F0 to */SLICE_175.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_62 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to *l/SLICE_62.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_66 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to *l/SLICE_66.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_70 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to *l/SLICE_70.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_81 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_194.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_194.C1 to */SLICE_194.F1 Packetiser/SLICE_194
ROUTE        13   e 0.908 */SLICE_194.F1 to *r/SLICE_81.CE Packetiser/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_56 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_56.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_170 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_208.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_208.A0 to */SLICE_208.F0 Control/SLICE_208
ROUTE         8   e 0.908 */SLICE_208.F0 to */SLICE_170.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_130 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_251.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_251.A0 to */SLICE_251.F0 Packetiser/SLICE_251
ROUTE         5   e 0.908 */SLICE_251.F0 to */SLICE_130.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_171 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_208.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_208.A0 to */SLICE_208.F0 Control/SLICE_208
ROUTE         8   e 0.908 */SLICE_208.F0 to */SLICE_171.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_49 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_49.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_176 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_208.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_208.A0 to */SLICE_208.F0 Control/SLICE_208
ROUTE         8   e 0.908 */SLICE_208.F0 to */SLICE_176.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_183 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_168.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_168.C1 to */SLICE_168.F1 Packetiser/SLICE_168
ROUTE         4   e 0.908 */SLICE_168.F1 to */SLICE_183.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_63 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to *l/SLICE_63.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_54 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_54.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_172 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_208.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_208.A0 to */SLICE_208.F0 Control/SLICE_208
ROUTE         8   e 0.908 */SLICE_208.F0 to */SLICE_172.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_19 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_251.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_251.A0 to */SLICE_251.F0 Packetiser/SLICE_251
ROUTE         5   e 0.908 */SLICE_251.F0 to *r/SLICE_19.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_177 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_208.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_208.A0 to */SLICE_208.F0 Control/SLICE_208
ROUTE         8   e 0.908 */SLICE_208.F0 to */SLICE_177.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_120 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_202.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_202.D0 to */SLICE_202.F0 Packetiser/SLICE_202
ROUTE         5   e 0.908 */SLICE_202.F0 to */SLICE_120.CE Packetiser/N_481 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_64 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to *l/SLICE_64.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_121 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_202.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_202.D0 to */SLICE_202.F0 Packetiser/SLICE_202
ROUTE         5   e 0.908 */SLICE_202.F0 to */SLICE_121.CE Packetiser/N_481 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_67 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to *l/SLICE_67.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_109 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_212.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Packetiser/UART_Inst/SLICE_212
ROUTE         4   e 0.908 */SLICE_212.F1 to */SLICE_109.CE Packetiser/UART_Inst/N_150 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_68 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to *l/SLICE_68.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_76 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_194.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_194.C1 to */SLICE_194.F1 Packetiser/SLICE_194
ROUTE        13   e 0.908 */SLICE_194.F1 to *r/SLICE_76.CE Packetiser/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_156 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to */SLICE_156.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_205 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_213.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 Packetiser/UART_Inst/SLICE_213
ROUTE         1   e 0.908 */SLICE_213.F1 to */SLICE_205.CE Packetiser/UART_Inst/N_148 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_157 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to */SLICE_157.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_80 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_194.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_194.C1 to */SLICE_194.F1 Packetiser/SLICE_194
ROUTE        13   e 0.908 */SLICE_194.F1 to *r/SLICE_80.CE Packetiser/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_169 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_208.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_208.A0 to */SLICE_208.F0 Control/SLICE_208
ROUTE         8   e 0.908 */SLICE_208.F0 to */SLICE_169.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_108 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_212.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Packetiser/UART_Inst/SLICE_212
ROUTE         4   e 0.908 */SLICE_212.F1 to */SLICE_108.CE Packetiser/UART_Inst/N_150 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_179 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_190.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_190.D0 to */SLICE_190.F0 Control/SLICE_190
ROUTE         4   e 0.908 */SLICE_190.F0 to */SLICE_179.CE Control/N_57_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_101 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_196.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_196.B0 to */SLICE_196.F0 Packetiser/UART_Inst/SLICE_196
ROUTE         4   e 0.908 */SLICE_196.F0 to */SLICE_101.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_181 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_190.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_190.D0 to */SLICE_190.F0 Control/SLICE_190
ROUTE         4   e 0.908 */SLICE_190.F0 to */SLICE_181.CE Control/N_57_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_186 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_168.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_168.C1 to */SLICE_168.F1 Packetiser/SLICE_168
ROUTE         4   e 0.908 */SLICE_168.F1 to */SLICE_186.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_174 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_208.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_208.A0 to */SLICE_208.F0 Control/SLICE_208
ROUTE         8   e 0.908 */SLICE_208.F0 to */SLICE_174.CE Control/OutputData_1_sqmuxa_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_100 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_196.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_196.B0 to */SLICE_196.F0 Packetiser/UART_Inst/SLICE_196
ROUTE         4   e 0.908 */SLICE_196.F0 to */SLICE_100.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_61 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to *l/SLICE_61.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_77 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_194.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_194.C1 to */SLICE_194.F1 Packetiser/SLICE_194
ROUTE        13   e 0.908 */SLICE_194.F1 to *r/SLICE_77.CE Packetiser/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_65 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to *l/SLICE_65.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_86 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_194.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_194.C1 to */SLICE_194.F1 Packetiser/SLICE_194
ROUTE        13   e 0.908 */SLICE_194.F1 to *r/SLICE_86.CE Packetiser/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_69 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to *l/SLICE_69.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_164 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_243.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_243.C0 to */SLICE_243.F0 Packetiser/SLICE_243
ROUTE         4   e 0.908 */SLICE_243.F0 to */SLICE_164.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_154 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to */SLICE_154.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_240 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_194.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_194.C1 to */SLICE_194.F1 Packetiser/SLICE_194
ROUTE        13   e 0.908 */SLICE_194.F1 to */SLICE_240.CE Packetiser/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_43 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_43.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_160 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_242.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_242.C0 to */SLICE_242.F0 Packetiser/SLICE_242
ROUTE         4   e 0.908 */SLICE_242.F0 to */SLICE_160.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_44 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_44.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_161 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_242.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_242.C0 to */SLICE_242.F0 Packetiser/SLICE_242
ROUTE         4   e 0.908 */SLICE_242.F0 to */SLICE_161.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_182 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_190.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_190.D0 to */SLICE_190.F0 Control/SLICE_190
ROUTE         4   e 0.908 */SLICE_190.F0 to */SLICE_182.CE Control/N_57_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_117 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_195.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_195.A0 to */SLICE_195.F0 Packetiser/UART_Inst/SLICE_195
ROUTE         1   e 0.908 */SLICE_195.F0 to */SLICE_117.CE Packetiser/UART_Inst/opRxValid_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_46 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_46.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_115 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_117.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_117.D0 to */SLICE_117.F0 Packetiser/UART_Inst/SLICE_117
ROUTE         5   e 0.908 */SLICE_117.F0 to */SLICE_115.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_47 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_47.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_168 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_241.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_241.B0 to */SLICE_241.F0 Packetiser/SLICE_241
ROUTE         2   e 0.908 */SLICE_241.F0 to */SLICE_168.CE Packetiser/N_119_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_48 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_48.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_162 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_242.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_242.C0 to */SLICE_242.F0 Packetiser/SLICE_242
ROUTE         4   e 0.908 */SLICE_242.F0 to */SLICE_162.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_50 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_50.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_98 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_196.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_196.B0 to */SLICE_196.F0 Packetiser/UART_Inst/SLICE_196
ROUTE         4   e 0.908 */SLICE_196.F0 to *t/SLICE_98.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_53 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_53.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/SLICE_88 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_194.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_194.C1 to */SLICE_194.F1 Packetiser/SLICE_194
ROUTE        13   e 0.908 */SLICE_194.F1 to *r/SLICE_88.CE Packetiser/N_161_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_51 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_51.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Packetiser/UART_Inst/SLICE_99 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_196.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_196.B0 to */SLICE_196.F0 Packetiser/UART_Inst/SLICE_196
ROUTE         4   e 0.908 */SLICE_196.F0 to *t/SLICE_99.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_55 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Control/SLICE_209
ROUTE        17   e 0.908 */SLICE_209.F1 to *l/SLICE_55.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to Control/SLICE_72 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_232.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_232.A0 to */SLICE_232.F0 Control/SLICE_232
ROUTE        16   e 0.908 */SLICE_232.F0 to *l/SLICE_72.CE Control/N_66_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.211ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_197.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_197.C0 to */SLICE_197.F0 Packetiser/UART_Inst/SLICE_197
ROUTE         1   e 0.908 */SLICE_197.F0 to *_Tx_MGIOL.LSR N_157_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.107ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_236.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_236.C0 to */SLICE_236.F0 Packetiser/UART_Inst/SLICE_236
ROUTE         1   e 0.908 */SLICE_236.F0 to *x_MGIOL.ONEG0 Packetiser.UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.049ns delay ipReset to opUART_Tx_MGIOL (3.007ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_235.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_235.B0 to */SLICE_235.F0 Packetiser/UART_Inst/SLICE_235
ROUTE         1   e 0.908 */SLICE_235.F0 to *T_Tx_MGIOL.CE Packetiser.UART_Inst.txClkCount_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.936ns delay ipReset to Packetiser/SLICE_17 (2.859ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *r/SLICE_20.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *r/SLICE_20.B0 to */SLICE_20.FCO Packetiser/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI Packetiser/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_19.FCI to */SLICE_19.FCO Packetiser/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI Packetiser/un1_BytesReceived_3_a_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_18.FCI to */SLICE_18.FCO Packetiser/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI Packetiser/un1_BytesReceived_3_a_4_cry_6
FCITOF1_DE  ---     0.310 */SLICE_17.FCI to *r/SLICE_17.F1 Packetiser/SLICE_17
ROUTE         1   e 0.001 *r/SLICE_17.F1 to */SLICE_17.DI1 Packetiser/un1_BytesReceived_3_a_4_0[8] (to ipClk_c)
                  --------
                    2.859   (68.1% logic, 31.9% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.868ns delay ipReset to Packetiser/SLICE_18 (2.791ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *r/SLICE_20.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *r/SLICE_20.B0 to */SLICE_20.FCO Packetiser/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI Packetiser/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_19.FCI to */SLICE_19.FCO Packetiser/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI Packetiser/un1_BytesReceived_3_a_4_cry_4
FCITOF1_DE  ---     0.310 */SLICE_18.FCI to *r/SLICE_18.F1 Packetiser/SLICE_18
ROUTE         1   e 0.001 *r/SLICE_18.F1 to */SLICE_18.DI1 Packetiser/un1_BytesReceived_3_a_4_0[6] (to ipClk_c)
                  --------
                    2.791   (67.4% logic, 32.6% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.866ns delay ipReset to Packetiser/SLICE_17 (2.789ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *r/SLICE_20.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *r/SLICE_20.B0 to */SLICE_20.FCO Packetiser/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI Packetiser/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_19.FCI to */SLICE_19.FCO Packetiser/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI Packetiser/un1_BytesReceived_3_a_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_18.FCI to */SLICE_18.FCO Packetiser/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI Packetiser/un1_BytesReceived_3_a_4_cry_6
FCITOF0_DE  ---     0.240 */SLICE_17.FCI to *r/SLICE_17.F0 Packetiser/SLICE_17
ROUTE         1   e 0.001 *r/SLICE_17.F0 to */SLICE_17.DI0 Packetiser/un1_BytesReceived_3_a_4_0[7] (to ipClk_c)
                  --------
                    2.789   (67.3% logic, 32.7% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.800ns delay ipReset to Packetiser/SLICE_19 (2.723ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *r/SLICE_20.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *r/SLICE_20.B0 to */SLICE_20.FCO Packetiser/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI Packetiser/un1_BytesReceived_3_a_4_cry_2
FCITOF1_DE  ---     0.310 */SLICE_19.FCI to *r/SLICE_19.F1 Packetiser/SLICE_19
ROUTE         1   e 0.001 *r/SLICE_19.F1 to */SLICE_19.DI1 Packetiser/un1_BytesReceived_3_a_4_0[4] (to ipClk_c)
                  --------
                    2.723   (66.6% logic, 33.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.798ns delay ipReset to Packetiser/SLICE_18 (2.721ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *r/SLICE_20.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *r/SLICE_20.B0 to */SLICE_20.FCO Packetiser/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI Packetiser/un1_BytesReceived_3_a_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_19.FCI to */SLICE_19.FCO Packetiser/SLICE_19
ROUTE         1   e 0.001 */SLICE_19.FCO to */SLICE_18.FCI Packetiser/un1_BytesReceived_3_a_4_cry_4
FCITOF0_DE  ---     0.240 */SLICE_18.FCI to *r/SLICE_18.F0 Packetiser/SLICE_18
ROUTE         1   e 0.001 *r/SLICE_18.F0 to */SLICE_18.DI0 Packetiser/un1_BytesReceived_3_a_4_0[5] (to ipClk_c)
                  --------
                    2.721   (66.5% logic, 33.5% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.754ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.861ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.730ns delay ipReset to Packetiser/SLICE_19 (2.653ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *r/SLICE_20.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *r/SLICE_20.B0 to */SLICE_20.FCO Packetiser/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI Packetiser/un1_BytesReceived_3_a_4_cry_2
FCITOF0_DE  ---     0.240 */SLICE_19.FCI to *r/SLICE_19.F0 Packetiser/SLICE_19
ROUTE         1   e 0.001 *r/SLICE_19.F0 to */SLICE_19.DI0 Packetiser/un1_BytesReceived_3_a_4_0[3] (to ipClk_c)
                  --------
                    2.653   (65.7% logic, 34.3% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.617ns delay ipReset to Packetiser/SLICE_20 (2.540ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *r/SLICE_21.B1 ipReset_c
C1TOFCO_DE  ---     0.367 *r/SLICE_21.B1 to */SLICE_21.FCO Packetiser/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI Packetiser/un1_BytesReceived_3_a_4_cry_0
FCITOF1_DE  ---     0.310 */SLICE_20.FCI to *r/SLICE_20.F1 Packetiser/SLICE_20
ROUTE         1   e 0.001 *r/SLICE_20.F1 to */SLICE_20.DI1 Packetiser/un1_BytesReceived_3_a_4_0[2] (to ipClk_c)
                  --------
                    2.540   (64.2% logic, 35.8% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.547ns delay ipReset to Packetiser/SLICE_20 (2.470ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *r/SLICE_21.B1 ipReset_c
C1TOFCO_DE  ---     0.367 *r/SLICE_21.B1 to */SLICE_21.FCO Packetiser/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI Packetiser/un1_BytesReceived_3_a_4_cry_0
FCITOF0_DE  ---     0.240 */SLICE_20.FCI to *r/SLICE_20.F0 Packetiser/SLICE_20
ROUTE         1   e 0.001 *r/SLICE_20.F0 to */SLICE_20.DI0 Packetiser/un1_BytesReceived_3_a_4_0[1] (to ipClk_c)
                  --------
                    2.470   (63.2% logic, 36.8% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_165 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_165.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_167 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_167.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_183 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_183.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_185 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_185.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_205 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_205.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_123 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_123.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_49 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_49.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_130 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_130.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_159 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_159.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_160 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_160.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_161 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_161.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_162 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_162.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_47 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_47.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_43 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_43.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_166 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_166.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_45 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_45.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_164 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_164.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_46 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_46.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_184 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_184.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_44 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_44.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Packetiser/SLICE_186 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *SLICE_186.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_48 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_48.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_50 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_50.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to Control/SLICE_51 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_51.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_147 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to  SLICE_147.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_22 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_22.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_23 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_23.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_24 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_24.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_25 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_25.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_26 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_26.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_27 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_27.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_28 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_28.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_29 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_29.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_30 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_30.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_31 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_31.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_32 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_32.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_33 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_33.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_34 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_34.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_35 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_35.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_36 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_36.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.286ns delay ipReset to SLICE_37 (1.861ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_37.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[0]" CLKPORT "ipClk" 

Report:    2.177ns delay ipBtn[0] to Register/SLICE_131 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         54.PAD to       54.PADDI ipBtn[0]
ROUTE         1   e 0.908       54.PADDI to */SLICE_131.C0 ipBtn_c[0]
CTOF_DEL    ---     0.238 */SLICE_131.C0 to */SLICE_131.F0 Register/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F0 to *SLICE_131.DI0 Register/N_441 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[1]" CLKPORT "ipClk" 

Report:    2.177ns delay ipBtn[1] to Register/SLICE_131 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         52.PAD to       52.PADDI ipBtn[1]
ROUTE         1   e 0.908       52.PADDI to */SLICE_131.C1 ipBtn_c[1]
CTOF_DEL    ---     0.238 */SLICE_131.C1 to */SLICE_131.F1 Register/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F1 to *SLICE_131.DI1 Register/N_442 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[2]" CLKPORT "ipClk" 

Report:    2.177ns delay ipBtn[2] to Register/SLICE_132 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         53.PAD to       53.PADDI ipBtn[2]
ROUTE         1   e 0.908       53.PADDI to */SLICE_132.C0 ipBtn_c[2]
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 Register/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 Register/N_443 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[3]" CLKPORT "ipClk" 

Report:    2.177ns delay ipBtn[3] to Register/SLICE_132 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         50.PAD to       50.PADDI ipBtn[3]
ROUTE         1   e 0.908       50.PADDI to */SLICE_132.C1 ipBtn_c[3]
CTOF_DEL    ---     0.238 */SLICE_132.C1 to */SLICE_132.F1 Register/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 Register/N_444 (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_99 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_99.C0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_99.C0 to *t/SLICE_99.F0 Packetiser/UART_Inst/SLICE_99
ROUTE         1   e 0.001 *t/SLICE_99.F0 to */SLICE_99.DI0 Packetiser/UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_112 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_112.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_112.D0 to */SLICE_112.F0 Packetiser/UART_Inst/SLICE_112
ROUTE         1   e 0.001 */SLICE_112.F0 to *SLICE_112.DI0 Packetiser/UART_Inst/N_81s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_73 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_73.D1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_73.D1 to *l/SLICE_73.F1 Control/SLICE_73
ROUTE         1   e 0.001 *l/SLICE_73.F1 to */SLICE_73.DI1 Control/N_27s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_53 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_53.D0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_53.D0 to *l/SLICE_53.F0 Control/SLICE_53
ROUTE         1   e 0.001 *l/SLICE_53.F0 to */SLICE_53.DI0 Control/N_194_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_101 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_101.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_101.C1 to */SLICE_101.F1 Packetiser/UART_Inst/SLICE_101
ROUTE         1   e 0.001 */SLICE_101.F1 to *SLICE_101.DI1 Packetiser/UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_55 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_55.D0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_55.D0 to *l/SLICE_55.F0 Control/SLICE_55
ROUTE         1   e 0.001 *l/SLICE_55.F0 to */SLICE_55.DI0 Control/N_202_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_111 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_111.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_111.D0 to */SLICE_111.F0 Packetiser/UART_Inst/SLICE_111
ROUTE         1   e 0.001 */SLICE_111.F0 to *SLICE_111.DI0 Packetiser/UART_Inst/N_272_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_53 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_53.D1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_53.D1 to *l/SLICE_53.F1 Control/SLICE_53
ROUTE         1   e 0.001 *l/SLICE_53.F1 to */SLICE_53.DI1 Control/N_196_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_117 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_117.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_117.D0 to */SLICE_117.F0 Packetiser/UART_Inst/SLICE_117
ROUTE         5   e 0.001 */SLICE_117.F0 to *SLICE_117.DI0 Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_75 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *r/SLICE_75.D0 ipReset_c
CTOF_DEL    ---     0.238 *r/SLICE_75.D0 to *r/SLICE_75.F0 Packetiser/SLICE_75
ROUTE         1   e 0.001 *r/SLICE_75.F0 to */SLICE_75.DI0 Packetiser/BytesReceived_5[2] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_98 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_98.C1 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_98.C1 to *t/SLICE_98.F1 Packetiser/UART_Inst/SLICE_98
ROUTE         1   e 0.001 *t/SLICE_98.F1 to */SLICE_98.DI1 Packetiser/UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_126 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_126.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_126.D0 to */SLICE_126.F0 Packetiser/SLICE_126
ROUTE         1   e 0.001 */SLICE_126.F0 to *SLICE_126.DI0 Packetiser/N_90_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_102 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_102.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_102.D0 to */SLICE_102.F0 Packetiser/UART_Inst/SLICE_102
ROUTE         1   e 0.001 */SLICE_102.F0 to *SLICE_102.DI0 Packetiser/UART_Inst/N_55s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_153 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_153.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_153.C0 to */SLICE_153.F0 Packetiser/SLICE_153
ROUTE         1   e 0.001 */SLICE_153.F0 to *SLICE_153.DI0 Packetiser/N_159_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_125 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_125.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_125.D0 to */SLICE_125.F0 Packetiser/SLICE_125
ROUTE         1   e 0.001 */SLICE_125.F0 to *SLICE_125.DI0 Packetiser/N_86_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_108 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_108.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_108.D1 to */SLICE_108.F1 Packetiser/UART_Inst/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 Packetiser/UART_Inst/N_282_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_128 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_128.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_128.D1 to */SLICE_128.F1 Packetiser/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F1 to *SLICE_128.DI1 Packetiser/N_206_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_57 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_57.C0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_57.C0 to *l/SLICE_57.F0 Control/SLICE_57
ROUTE         1   e 0.001 *l/SLICE_57.F0 to */SLICE_57.DI0 Control/OutputData_RNO[27] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_127 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_127.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_127.D1 to */SLICE_127.F1 Packetiser/SLICE_127
ROUTE         1   e 0.001 */SLICE_127.F1 to *SLICE_127.DI1 Packetiser/N_210_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_109 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_109.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_109.D0 to */SLICE_109.F0 Packetiser/UART_Inst/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 Packetiser/UART_Inst/N_280_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_168 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_168.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_168.C0 to */SLICE_168.F0 Packetiser/SLICE_168
ROUTE         1   e 0.001 */SLICE_168.F0 to *SLICE_168.DI0 Packetiser/SoP_1_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_57 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_57.C1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_57.C1 to *l/SLICE_57.F1 Control/SLICE_57
ROUTE         1   e 0.001 *l/SLICE_57.F1 to */SLICE_57.DI1 Control/OutputData_RNO[28] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_129 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_129.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_129.D0 to */SLICE_129.F0 Packetiser/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F0 to *SLICE_129.DI0 Packetiser/N_204_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_42 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_42.C0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_42.C0 to *l/SLICE_42.F0 Control/SLICE_42
ROUTE         1   e 0.001 *l/SLICE_42.F0 to */SLICE_42.DI0 Control/N_65_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_100 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_100.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_100.C0 to */SLICE_100.F0 Packetiser/UART_Inst/SLICE_100
ROUTE         1   e 0.001 */SLICE_100.F0 to *SLICE_100.DI0 Packetiser/UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_109 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_109.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_109.D1 to */SLICE_109.F1 Packetiser/UART_Inst/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F1 to *SLICE_109.DI1 Packetiser/UART_Inst/N_278_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_100 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_100.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_100.C1 to */SLICE_100.F1 Packetiser/UART_Inst/SLICE_100
ROUTE         1   e 0.001 */SLICE_100.F1 to *SLICE_100.DI1 Packetiser/UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_52 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_52.D0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_52.D0 to *l/SLICE_52.F0 Control/SLICE_52
ROUTE         1   e 0.001 *l/SLICE_52.F0 to */SLICE_52.DI0 Control/N_190_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_101 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_101.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_101.C0 to */SLICE_101.F0 Packetiser/UART_Inst/SLICE_101
ROUTE         1   e 0.001 */SLICE_101.F0 to *SLICE_101.DI0 Packetiser/UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_54 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_54.D0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_54.D0 to *l/SLICE_54.F0 Control/SLICE_54
ROUTE         1   e 0.001 *l/SLICE_54.F0 to */SLICE_54.DI0 Control/N_198_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_99 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_99.C1 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_99.C1 to *t/SLICE_99.F1 Packetiser/UART_Inst/SLICE_99
ROUTE         1   e 0.001 *t/SLICE_99.F1 to */SLICE_99.DI1 Packetiser/UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_56 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_56.C0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_56.C0 to *l/SLICE_56.F0 Control/SLICE_56
ROUTE         1   e 0.001 *l/SLICE_56.F0 to */SLICE_56.DI0 Control/OutputData_RNO[25] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_128 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_128.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_128.D0 to */SLICE_128.F0 Packetiser/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F0 to *SLICE_128.DI0 Packetiser/N_208_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_58 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_58.C0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_58.C0 to *l/SLICE_58.F0 Control/SLICE_58
ROUTE         1   e 0.001 *l/SLICE_58.F0 to */SLICE_58.DI0 Control/OutputData_RNO[29] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_60 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_60.D0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_60.D0 to *l/SLICE_60.F0 Control/SLICE_60
ROUTE         1   e 0.001 *l/SLICE_60.F0 to */SLICE_60.DI0 Control/State_nss[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_42 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_42.D1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_42.D1 to *l/SLICE_42.F1 Control/SLICE_42
ROUTE         1   e 0.001 *l/SLICE_42.F1 to */SLICE_42.DI1 Control/BytesWritten_8[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_111 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_111.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_111.C1 to */SLICE_111.F1 Packetiser/UART_Inst/SLICE_111
ROUTE         1   e 0.001 */SLICE_111.F1 to *SLICE_111.DI1 Packetiser/UART_Inst/txData_RNO[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_108 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_108.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_108.D0 to */SLICE_108.F0 Packetiser/UART_Inst/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 Packetiser/UART_Inst/N_284_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_125 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_125.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_125.D1 to */SLICE_125.F1 Packetiser/SLICE_125
ROUTE         1   e 0.001 */SLICE_125.F1 to *SLICE_125.DI1 Packetiser/N_88_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_110 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_110.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_110.D0 to */SLICE_110.F0 Packetiser/UART_Inst/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F0 to *SLICE_110.DI0 Packetiser/UART_Inst/N_276_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_127 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_127.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_127.C0 to */SLICE_127.F0 Packetiser/SLICE_127
ROUTE         1   e 0.001 */SLICE_127.F0 to *SLICE_127.DI0 Packetiser/txState_nss[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_73 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_73.D0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_73.D0 to *l/SLICE_73.F0 Control/SLICE_73
ROUTE         1   e 0.001 *l/SLICE_73.F0 to */SLICE_73.DI0 Control/N_26s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_163 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_163.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_163.C0 to */SLICE_163.F0 Packetiser/SLICE_163
ROUTE         1   e 0.001 */SLICE_163.F0 to *SLICE_163.DI0 Packetiser/N_134_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_52 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_52.D1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_52.D1 to *l/SLICE_52.F1 Control/SLICE_52
ROUTE         1   e 0.001 *l/SLICE_52.F1 to */SLICE_52.DI1 Control/N_192_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_59 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_59.C0 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_59.C0 to *l/SLICE_59.F0 Control/SLICE_59
ROUTE         1   e 0.001 *l/SLICE_59.F0 to */SLICE_59.DI0 Control/OutputData_RNO[31] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_54 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_54.D1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_54.D1 to *l/SLICE_54.F1 Control/SLICE_54
ROUTE         1   e 0.001 *l/SLICE_54.F1 to */SLICE_54.DI1 Control/N_200_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_74 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *r/SLICE_74.D0 ipReset_c
CTOF_DEL    ---     0.238 *r/SLICE_74.D0 to *r/SLICE_74.F0 Packetiser/SLICE_74
ROUTE         1   e 0.001 *r/SLICE_74.F0 to */SLICE_74.DI0 Packetiser/BytesReceived_5[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_56 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_56.C1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_56.C1 to *l/SLICE_56.F1 Control/SLICE_56
ROUTE         1   e 0.001 *l/SLICE_56.F1 to */SLICE_56.DI1 Control/OutputData_RNO[26] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_74 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *r/SLICE_74.C1 ipReset_c
CTOF_DEL    ---     0.238 *r/SLICE_74.C1 to *r/SLICE_74.F1 Packetiser/SLICE_74
ROUTE         1   e 0.001 *r/SLICE_74.F1 to */SLICE_74.DI1 Packetiser/BytesReceived_5[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_58 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_58.C1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_58.C1 to *l/SLICE_58.F1 Control/SLICE_58
ROUTE         1   e 0.001 *l/SLICE_58.F1 to */SLICE_58.DI1 Control/OutputData_RNO[30] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/SLICE_129 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_129.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_129.D1 to */SLICE_129.F1 Packetiser/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F1 to *SLICE_129.DI1 Packetiser/N_202_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_110 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_110.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_110.D1 to */SLICE_110.F1 Packetiser/UART_Inst/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F1 to *SLICE_110.DI1 Packetiser/UART_Inst/N_274_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Packetiser/UART_Inst/SLICE_98 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_98.C0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_98.C0 to *t/SLICE_98.F0 Packetiser/UART_Inst/SLICE_98
ROUTE         1   e 0.001 *t/SLICE_98.F0 to */SLICE_98.DI0 Packetiser/UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to Control/SLICE_55 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *l/SLICE_55.C1 ipReset_c
CTOF_DEL    ---     0.238 *l/SLICE_55.C1 to *l/SLICE_55.F1 Control/SLICE_55
ROUTE         1   e 0.001 *l/SLICE_55.F1 to */SLICE_55.DI1 Control/OutputData_RNO[24] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to SLICE_152 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to   SLICE_152.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_152.A0 to   SLICE_152.F0 SLICE_152
ROUTE         1   e 0.001   SLICE_152.F0 to  SLICE_152.DI0 ipReset_c_i (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Control/SLICE_173 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_173.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Control/SLICE_178 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_178.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_93 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_93.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_96 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_96.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_94 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_94.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_97 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_97.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Control/SLICE_158 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to */SLICE_158.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to Packetiser/UART_Inst/SLICE_95 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *t/SLICE_95.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.062ns delay ipReset to ipUART_Rx_MGIOL (1.861ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE       172   e 0.908       19.PADDI to *_Rx_MGIOL.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.


================================================================================
Preference: Unconstrained: CLOCK_TO_OUT
            9 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[2]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_149 to opLED[2]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q0 Register/SLICE_149 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_149.Q0 to */SLICE_226.A0 Register/LEDs[2]
CTOF_DEL    ---     0.238 */SLICE_226.A0 to */SLICE_226.F0 Register/SLICE_226
ROUTE         1   e 0.908 */SLICE_226.F0 to       44.PADDO WrRegisters.LEDs_i[2]
DOPAD_DEL   ---     1.117       44.PADDO to         44.PAD opLED[2]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[3]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_149 to opLED[3]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_149.CLK to */SLICE_149.Q1 Register/SLICE_149 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_149.Q1 to */SLICE_227.A0 Register/LEDs[3]
CTOF_DEL    ---     0.238 */SLICE_227.A0 to */SLICE_227.F0 Register/SLICE_227
ROUTE         1   e 0.908 */SLICE_227.F0 to       43.PADDO WrRegisters.LEDs_i[3]
DOPAD_DEL   ---     1.117       43.PADDO to         43.PAD opLED[3]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_151 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_151.CLK to */SLICE_151.Q0 Register/SLICE_151 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_151.Q0 to */SLICE_230.A0 Register/LEDs[6]
CTOF_DEL    ---     0.238 */SLICE_230.A0 to */SLICE_230.F0 Register/SLICE_230
ROUTE         1   e 0.908 */SLICE_230.F0 to       38.PADDO WrRegisters.LEDs_i[6]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_151 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_151.CLK to */SLICE_151.Q1 Register/SLICE_151 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_151.Q1 to */SLICE_231.A0 Register/LEDs[7]
CTOF_DEL    ---     0.238 */SLICE_231.A0 to */SLICE_231.F0 Register/SLICE_231
ROUTE         1   e 0.908 */SLICE_231.F0 to       37.PADDO WrRegisters.LEDs_i[7]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[0]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_148 to opLED[0]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_148.CLK to */SLICE_148.Q0 Register/SLICE_148 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_148.Q0 to */SLICE_224.A0 Register/LEDs[0]
CTOF_DEL    ---     0.238 */SLICE_224.A0 to */SLICE_224.F0 Register/SLICE_224
ROUTE         1   e 0.908 */SLICE_224.F0 to       46.PADDO WrRegisters.LEDs_i[0]
DOPAD_DEL   ---     1.117       46.PADDO to         46.PAD opLED[0]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[1]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_148 to opLED[1]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_148.CLK to */SLICE_148.Q1 Register/SLICE_148 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_148.Q1 to */SLICE_225.A0 Register/LEDs[1]
CTOF_DEL    ---     0.238 */SLICE_225.A0 to */SLICE_225.F0 Register/SLICE_225
ROUTE         1   e 0.908 */SLICE_225.F0 to       45.PADDO WrRegisters.LEDs_i[1]
DOPAD_DEL   ---     1.117       45.PADDO to         45.PAD opLED[1]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[4]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_150 to opLED[4]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_150.CLK to */SLICE_150.Q0 Register/SLICE_150 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_150.Q0 to */SLICE_228.A0 Register/LEDs[4]
CTOF_DEL    ---     0.238 */SLICE_228.A0 to */SLICE_228.F0 Register/SLICE_228
ROUTE         1   e 0.908 */SLICE_228.F0 to       40.PADDO WrRegisters.LEDs_i[4]
DOPAD_DEL   ---     1.117       40.PADDO to         40.PAD opLED[4]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[5]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_150 to opLED[5]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_150.CLK to */SLICE_150.Q1 Register/SLICE_150 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_150.Q1 to */SLICE_229.A0 Register/LEDs[5]
CTOF_DEL    ---     0.238 */SLICE_229.A0 to */SLICE_229.F0 Register/SLICE_229
ROUTE         1   e 0.908 */SLICE_229.F0 to       39.PADDO WrRegisters.LEDs_i[5]
DOPAD_DEL   ---     1.117       39.PADDO to         39.PAD opLED[5]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.146ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.871      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.146   (71.1% logic, 28.9% route), 2 logic levels.


================================================================================
Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  162.048 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 171
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.001ns         SLICE_152.F0 to        SLICE_152.DI0 ipReset_c_i
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns egister/SLICE_148.Q0 to egister/SLICE_224.A0 Register/LEDs[0]
  e 0.908ns egister/SLICE_148.Q1 to egister/SLICE_225.A0 Register/LEDs[1]
  e 0.908ns egister/SLICE_149.Q0 to egister/SLICE_226.A0 Register/LEDs[2]
  e 0.908ns egister/SLICE_149.Q1 to egister/SLICE_227.A0 Register/LEDs[3]
  e 0.908ns egister/SLICE_150.Q0 to egister/SLICE_228.A0 Register/LEDs[4]
  e 0.908ns egister/SLICE_150.Q1 to egister/SLICE_229.A0 Register/LEDs[5]
  e 0.908ns egister/SLICE_151.Q0 to egister/SLICE_230.A0 Register/LEDs[6]
  e 0.908ns egister/SLICE_151.Q1 to egister/SLICE_231.A0 Register/LEDs[7]
  e 0.908ns       ipBtn[3].PADDI to egister/SLICE_132.C1 ipBtn_c[3]
  e 0.908ns       ipBtn[2].PADDI to egister/SLICE_132.C0 ipBtn_c[2]
  e 0.908ns       ipBtn[1].PADDI to egister/SLICE_131.C1 ipBtn_c[1]
  e 0.908ns       ipBtn[0].PADDI to egister/SLICE_131.C0 ipBtn_c[0]
  e 0.908ns egister/SLICE_224.F0 to       opLED[0].PADDO WrRegisters.LEDs_i[0]
  e 0.908ns egister/SLICE_225.F0 to       opLED[1].PADDO WrRegisters.LEDs_i[1]
  e 0.908ns egister/SLICE_226.F0 to       opLED[2].PADDO WrRegisters.LEDs_i[2]
  e 0.908ns egister/SLICE_227.F0 to       opLED[3].PADDO WrRegisters.LEDs_i[3]
  e 0.908ns egister/SLICE_228.F0 to       opLED[4].PADDO WrRegisters.LEDs_i[4]
  e 0.908ns egister/SLICE_229.F0 to       opLED[5].PADDO WrRegisters.LEDs_i[5]
  e 0.908ns egister/SLICE_230.F0 to       opLED[6].PADDO WrRegisters.LEDs_i[6]
  e 0.908ns egister/SLICE_231.F0 to       opLED[7].PADDO WrRegisters.LEDs_i[7]
  e 0.908ns        ipReset.PADDI to UART_Inst/SLICE_7.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to UART_Inst/SLICE_8.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to UART_Inst/SLICE_8.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to UART_Inst/SLICE_9.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to UART_Inst/SLICE_9.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_10.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_10.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_11.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_11.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_12.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_12.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_17.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_18.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_18.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_19.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_19.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_20.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_20.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_21.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_22.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_23.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_24.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_25.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_26.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_27.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_28.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_29.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_30.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_31.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_32.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_33.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_34.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_35.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_36.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_37.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_42.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_42.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_43.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_44.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_45.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_46.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_47.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_48.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_49.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_50.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_51.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_52.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_52.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_53.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_53.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_54.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_54.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_55.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_55.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_56.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_56.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_57.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_57.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_58.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_58.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_59.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_60.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_73.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to  Control/SLICE_73.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_74.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_74.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to cketiser/SLICE_75.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_93.CE ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_94.CE ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_95.CE ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_96.CE ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_97.CE ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_98.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_98.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_99.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_99.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_100.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_100.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_101.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_101.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_102.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_103.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_103.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_104.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_104.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_105.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_105.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_106.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_106.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_107.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_107.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_108.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_108.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_109.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_109.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_110.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_110.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_111.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_111.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_112.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_117.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_119.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_120.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_121.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_122.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_123.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_124.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_124.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_125.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_125.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_126.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_127.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_127.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_128.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_128.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_129.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_129.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_130.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_147.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_152.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_153.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_158.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_159.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_160.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_161.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_162.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_163.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_164.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_165.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_166.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_167.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_168.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_168.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_173.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_178.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_183.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_184.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_185.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_186.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_187.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_190.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_192.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_194.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_195.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_196.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_197.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_198.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_199.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_200.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_201.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_202.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_205.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_206.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_207.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_208.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_209.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_210.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_212.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_213.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_214.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_218.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_232.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_235.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_236.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_241.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_242.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_243.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_247.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_249.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_250.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_251.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c

--------------------------------------------------------------------------------


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2411 paths, 1 nets, and 1464 connections (88.25% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Sat Jul 16 22:35:34 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2411 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay Packetiser/UART_Inst/SLICE_90 to Packetiser/UART_Inst/SLICE_90 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_90 to Packetiser/UART_Inst/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 */SLICE_90.CLK to *t/SLICE_90.Q0 Packetiser/UART_Inst/SLICE_90 (from ipClk_c)
ROUTE         3   e 0.103 *t/SLICE_90.Q0 to *t/SLICE_90.A1 Packetiser/UART_Inst/BitsReceived[2]
CTOF_DEL    ---     0.059 *t/SLICE_90.A1 to *t/SLICE_90.F1 Packetiser/UART_Inst/SLICE_90
ROUTE         1   e 0.001 *t/SLICE_90.F1 to */SLICE_90.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 171
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.001ns         SLICE_152.F0 to        SLICE_152.DI0 ipReset_c_i
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns egister/SLICE_148.Q0 to egister/SLICE_224.A0 Register/LEDs[0]
  e 0.450ns egister/SLICE_148.Q1 to egister/SLICE_225.A0 Register/LEDs[1]
  e 0.450ns egister/SLICE_149.Q0 to egister/SLICE_226.A0 Register/LEDs[2]
  e 0.450ns egister/SLICE_149.Q1 to egister/SLICE_227.A0 Register/LEDs[3]
  e 0.450ns egister/SLICE_150.Q0 to egister/SLICE_228.A0 Register/LEDs[4]
  e 0.450ns egister/SLICE_150.Q1 to egister/SLICE_229.A0 Register/LEDs[5]
  e 0.450ns egister/SLICE_151.Q0 to egister/SLICE_230.A0 Register/LEDs[6]
  e 0.450ns egister/SLICE_151.Q1 to egister/SLICE_231.A0 Register/LEDs[7]
  e 0.450ns       ipBtn[3].PADDI to egister/SLICE_132.C1 ipBtn_c[3]
  e 0.450ns       ipBtn[2].PADDI to egister/SLICE_132.C0 ipBtn_c[2]
  e 0.450ns       ipBtn[1].PADDI to egister/SLICE_131.C1 ipBtn_c[1]
  e 0.450ns       ipBtn[0].PADDI to egister/SLICE_131.C0 ipBtn_c[0]
  e 0.450ns egister/SLICE_224.F0 to       opLED[0].PADDO WrRegisters.LEDs_i[0]
  e 0.450ns egister/SLICE_225.F0 to       opLED[1].PADDO WrRegisters.LEDs_i[1]
  e 0.450ns egister/SLICE_226.F0 to       opLED[2].PADDO WrRegisters.LEDs_i[2]
  e 0.450ns egister/SLICE_227.F0 to       opLED[3].PADDO WrRegisters.LEDs_i[3]
  e 0.450ns egister/SLICE_228.F0 to       opLED[4].PADDO WrRegisters.LEDs_i[4]
  e 0.450ns egister/SLICE_229.F0 to       opLED[5].PADDO WrRegisters.LEDs_i[5]
  e 0.450ns egister/SLICE_230.F0 to       opLED[6].PADDO WrRegisters.LEDs_i[6]
  e 0.450ns egister/SLICE_231.F0 to       opLED[7].PADDO WrRegisters.LEDs_i[7]
  e 0.450ns        ipReset.PADDI to UART_Inst/SLICE_7.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to UART_Inst/SLICE_8.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to UART_Inst/SLICE_8.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to UART_Inst/SLICE_9.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to UART_Inst/SLICE_9.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_10.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_10.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_11.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_11.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_12.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_12.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_17.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_18.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_18.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_19.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_19.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_20.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_20.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_21.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_22.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_23.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_24.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_25.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_26.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_27.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_28.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_29.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_30.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_31.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_32.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_33.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_34.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_35.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_36.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_37.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_42.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_42.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_43.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_44.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_45.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_46.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_47.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_48.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_49.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_50.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_51.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_52.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_52.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_53.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_53.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_54.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_54.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_55.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_55.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_56.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_56.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_57.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_57.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_58.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_58.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_59.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_60.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_73.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to  Control/SLICE_73.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_74.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_74.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to cketiser/SLICE_75.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_93.CE ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_94.CE ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_95.CE ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_96.CE ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_97.CE ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_98.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_98.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_99.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_99.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_100.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_100.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_101.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_101.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_102.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_103.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_103.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_104.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_104.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_105.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_105.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_106.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_106.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_107.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_107.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_108.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_108.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_109.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_109.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_110.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_110.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_111.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_111.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_112.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_117.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_119.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_120.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_121.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_122.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_123.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_124.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_124.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_125.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_125.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_126.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_127.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_127.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_128.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_128.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_129.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_129.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_130.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_147.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_152.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_153.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_158.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_159.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_160.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_161.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_162.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_163.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_164.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_165.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_166.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_167.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_168.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_168.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_173.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_178.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_183.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_184.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_185.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_186.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_187.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_190.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_192.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_194.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_195.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_196.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_197.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_198.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_199.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_200.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_201.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_202.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_205.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_206.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_207.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_208.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_209.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_210.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_212.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_213.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_214.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_218.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_232.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_235.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_236.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_241.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_242.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_243.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_247.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_249.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_250.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_251.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c

--------------------------------------------------------------------------------


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2411 paths, 1 nets, and 1464 connections (88.25% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

