{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1464797823463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1464797823464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  1 09:17:03 2016 " "Processing started: Wed Jun  1 09:17:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1464797823464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464797823464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464797823464 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1464797823662 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART.sv(81) " "Verilog HDL information at UART.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "UART.sv" "" { Text "/home/enratz/repos/CS-Program/474/UART/UART.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1464797836603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX_DATA tx_data UART.sv(21) " "Verilog HDL Declaration information at UART.sv(21): object \"TX_DATA\" differs only in case from object \"tx_data\" in the same scope" {  } { { "UART.sv" "" { Text "/home/enratz/repos/CS-Program/474/UART/UART.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464797836603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ONES ones UART.sv(26) " "Verilog HDL Declaration information at UART.sv(26): object \"ONES\" differs only in case from object \"ones\" in the same scope" {  } { { "UART.sv" "" { Text "/home/enratz/repos/CS-Program/474/UART/UART.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464797836603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TENS tens UART.sv(26) " "Verilog HDL Declaration information at UART.sv(26): object \"TENS\" differs only in case from object \"tens\" in the same scope" {  } { { "UART.sv" "" { Text "/home/enratz/repos/CS-Program/474/UART/UART.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464797836603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HUNDREDS hundreds UART.sv(26) " "Verilog HDL Declaration information at UART.sv(26): object \"HUNDREDS\" differs only in case from object \"hundreds\" in the same scope" {  } { { "UART.sv" "" { Text "/home/enratz/repos/CS-Program/474/UART/UART.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464797836603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "THOUSANDS thousands UART.sv(26) " "Verilog HDL Declaration information at UART.sv(26): object \"THOUSANDS\" differs only in case from object \"thousands\" in the same scope" {  } { { "UART.sv" "" { Text "/home/enratz/repos/CS-Program/474/UART/UART.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1464797836603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.sv 1 1 " "Found 1 design units, including 1 entities, in source file UART.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "/home/enratz/repos/CS-Program/474/UART/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464797836605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464797836605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TX_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file TX_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_PLL " "Found entity 1: TX_PLL" {  } { { "TX_PLL.v" "" { Text "/home/enratz/repos/CS-Program/474/UART/TX_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464797836606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464797836606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Conversion_ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file Conversion_ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Conversion_ROM " "Found entity 1: Conversion_ROM" {  } { { "Conversion_ROM.v" "" { Text "/home/enratz/repos/CS-Program/474/UART/Conversion_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464797836606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464797836606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file Display_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_PLL " "Found entity 1: Display_PLL" {  } { { "Display_PLL.v" "" { Text "/home/enratz/repos/CS-Program/474/UART/Display_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464797836607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464797836607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_PLL " "Found entity 1: ADC_PLL" {  } { { "ADC_PLL.v" "" { Text "/home/enratz/repos/CS-Program/474/UART/ADC_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464797836608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464797836608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_clk UART.sv(46) " "Verilog HDL Implicit Net warning at UART.sv(46): created implicit net for \"_clk\"" {  } { { "UART.sv" "" { Text "/home/enratz/repos/CS-Program/474/UART/UART.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464797836608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TxD UART.sv(304) " "Verilog HDL Implicit Net warning at UART.sv(304): created implicit net for \"TxD\"" {  } { { "UART.sv" "" { Text "/home/enratz/repos/CS-Program/474/UART/UART.sv" 304 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464797836608 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TxD_start UART.sv(110) " "Verilog HDL error at UART.sv(110): object \"TxD_start\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "UART.sv" "" { Text "/home/enratz/repos/CS-Program/474/UART/UART.sv" 110 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1464797836609 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1115 " "Peak virtual memory: 1115 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464797836647 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun  1 09:17:16 2016 " "Processing ended: Wed Jun  1 09:17:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464797836647 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464797836647 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464797836647 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1464797836647 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1464797836766 ""}
