{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 28 15:35:01 2016 " "Info: Processing started: Wed Sep 28 15:35:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shiyan_1 -c shiyan_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shiyan_1 -c shiyan_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiyan_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiyan_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shiyan_1 " "Info: Found entity 1: shiyan_1" {  } { { "shiyan_1.bdf" "" { Schematic "D:/FPGAworkspave/shiyan_1/shiyan_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "shiyan_1 " "Info: Elaborating entity \"shiyan_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "M\[3\] GND " "Warning (13410): Pin \"M\[3\]\" is stuck at GND" {  } { { "shiyan_1.bdf" "" { Schematic "D:/FPGAworkspave/shiyan_1/shiyan_1.bdf" { { 424 312 488 440 "M\[3..0\]" "" } { 304 184 232 320 "M\[0\]" "" } { 328 184 232 344 "M\[1\]" "" } { 352 184 232 368 "M\[2\]" "" } { 376 184 232 392 "M\[3\]" "" } { 416 256 312 432 "M\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M\[2\] GND " "Warning (13410): Pin \"M\[2\]\" is stuck at GND" {  } { { "shiyan_1.bdf" "" { Schematic "D:/FPGAworkspave/shiyan_1/shiyan_1.bdf" { { 424 312 488 440 "M\[3..0\]" "" } { 304 184 232 320 "M\[0\]" "" } { 328 184 232 344 "M\[1\]" "" } { 352 184 232 368 "M\[2\]" "" } { 376 184 232 392 "M\[3\]" "" } { 416 256 312 432 "M\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M\[1\] GND " "Warning (13410): Pin \"M\[1\]\" is stuck at GND" {  } { { "shiyan_1.bdf" "" { Schematic "D:/FPGAworkspave/shiyan_1/shiyan_1.bdf" { { 424 312 488 440 "M\[3..0\]" "" } { 304 184 232 320 "M\[0\]" "" } { 328 184 232 344 "M\[1\]" "" } { 352 184 232 368 "M\[2\]" "" } { 376 184 232 392 "M\[3\]" "" } { 416 256 312 432 "M\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M\[0\] VCC " "Warning (13410): Pin \"M\[0\]\" is stuck at VCC" {  } { { "shiyan_1.bdf" "" { Schematic "D:/FPGAworkspave/shiyan_1/shiyan_1.bdf" { { 424 312 488 440 "M\[3..0\]" "" } { 304 184 232 320 "M\[0\]" "" } { 328 184 232 344 "M\[1\]" "" } { 352 184 232 368 "M\[2\]" "" } { 376 184 232 392 "M\[3\]" "" } { 416 256 312 432 "M\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Info: Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 28 15:35:02 2016 " "Info: Processing ended: Wed Sep 28 15:35:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
