# SCALE-Sim ë©”ëª¨ë¦¬ ê³„ì¸µ êµ¬ì¡° ë¶„ì„ (ìˆ˜ì •ë¨)

## âœ… ë…¼ë¬¸ í™•ì¸: L2 Shared Memory ìˆìŒ!

ë‹¹ì‹  ë§ì´ ë§ìŠµë‹ˆë‹¤! **SCALE-Sim v3** ë…¼ë¬¸ì—ì„œ **"Hierarchical memory with shared L2"** ì„¹ì…˜ (Section III-B)ì— ëª…ì‹œë˜ì–´ ìˆìŠµë‹ˆë‹¤.

### ë…¼ë¬¸ì—ì„œì˜ L2 ì •ì˜:
```
Due to spatial partitioning, each core works on input partition (Pr Ã— T) 
and weight partition (Pc Ã— T).

If there is only L1 SRAM, there will be lots of DUPLICATION across 
multiple cores in the same row (duplication of input matrix) or the 
same column (duplication of weight matrix).

To mitigate the data duplication, we use SHARED L2 SRAM.
```

---

## í˜„ì¬ ì½”ë“œ ìƒíƒœ: Multi-core & L2ëŠ” **ë¶€ë¶„ êµ¬í˜„**ë¨

### SCALE-Sim v3ì˜ ìƒˆë¡œìš´ ê¸°ëŠ¥ë“¤:
1. âœ… **Spatio-temporal partitioning** â†’ `topology_utils.py`ì—ì„œ êµ¬í˜„ë¨
   - `calc_spatio_temporal_params()`: S_r, S_c, T ê³„ì‚°
   - `set_spatio_temporal_params()`: ëª¨ë“  ë ˆì´ì–´ì— ëŒ€í•´ ê³„ì‚°
   
2. âš ï¸ **Multi-core simulation** â†’ ë¶€ë¶„ êµ¬í˜„
   - Spatio-temporal íŒŒë¼ë¯¸í„° ê³„ì‚° ì½”ë“œëŠ” ìˆìŒ
   - ì‹¤ì œ multi-core ì‹œë®¬ë ˆì´ì…˜ ì½”ë“œëŠ” ëª…ì‹œì ìœ¼ë¡œ ë°œê²¬ë˜ì§€ ì•ŠìŒ

3. â“ **Shared L2 ë©”ëª¨ë¦¬** â†’ ì½”ë“œì—ì„œ ëª…ì‹œì  êµ¬í˜„ ì—†ìŒ
   - ë…¼ë¬¸ì—ì„œëŠ” ì„¤ëª…í•˜ì§€ë§Œ, Python ì½”ë“œì—ëŠ” ì—†ëŠ” ìƒíƒœ

### ë‹¹ì‹ ì˜ ë©”ëª¨ë¦¬ ê³„ì¸µ (ë…¼ë¬¸ ê¸°ì¤€ - ì •í™•í•¨):
```
[Tensor index (m,n,k)]
    â†“
[Logical address (0 ~ 20M)]
    â†“
[L2 SRAM (shared)] â† ì—¬ëŸ¬ ì½”ì–´ê°€ ê³µìœ  (ë…¼ë¬¸ì—ì„œ ì„¤ëª…)
    â†“
[L1 SRAM (per-core)] â† Double Buffered
    â†“
[PE Systolic Array]
    â†“
[DRAM (10 GB/s)]
```

---

## SCALE-Sim ë©”ëª¨ë¦¬ ëª¨ë“ˆ ìƒì„¸ ë¶„ì„

### 1. **Spatio-Temporal Partitioning** âœ…
**íŒŒì¼**: [scalesim/topology_utils.py](scalesim/topology_utils.py)

**ì½”ë“œ ìœ„ì¹˜**: Line 300-340

```python
class double_buffered_scratchpad:
    """
    Double buffering helps to hide the DRAM latency when the SRAM is servicing 
    requests from the systolic array using one buffer while the other buffer 
    prefetches from the DRAM.
    """
    def __init__(self):
        self.ifmap_buf = rdbuf()     # IFMAP ì½ê¸° ë²„í¼
        self.filter_buf = rdbuf()    # FILTER ì½ê¸° ë²„í¼
        self.ofmap_buf = wrbuf()     # OFMAP ì“°ê¸° ë²„í¼
        
        self.ifmap_port = rdport()   # IFMAP í¬íŠ¸
        self.filter_port = rdport()  # FILTER í¬íŠ¸
        self.ofmap_port = wrport()   # OFMAP í¬íŠ¸
```

**ë©”ëª¨ë¦¬ êµ¬ì¡° (14 MB ì´ ìš©ëŸ‰)**:
```
SRAM (14 MB)
â”œâ”€ IFMAP Buffer (6 MB)
â”‚  â”œâ”€ Active Buffer (3 MB): PE ë°°ì—´ì´ ì½ëŠ” ë°ì´í„° ì œê³µ
â”‚  â””â”€ Prefetch Buffer (3 MB): DRAMì—ì„œ ë¯¸ë¦¬ ë¡œë“œ
â”œâ”€ FILTER Buffer (6 MB)
â”‚  â”œâ”€ Active Buffer (3 MB): PE ë°°ì—´ì´ ì½ëŠ” ë°ì´í„° ì œê³µ
â”‚  â””â”€ Prefetch Buffer (3 MB): DRAMì—ì„œ ë¯¸ë¦¬ ë¡œë“œ
â””â”€ OFMAP Buffer (2 MB)
   â”œâ”€ Active Buffer (1 MB): PE ë°°ì—´ì´ ì“°ëŠ” ë°ì´í„°
   â””â”€ Prefetch Buffer (1 MB): ë‹¤ìŒ ê³„ì¸µ ì“°ê¸° ì¤€ë¹„
```

---

### 2. **DRAM ì¸í„°í˜ì´ìŠ¤** âœ“
**íŒŒì¼**: [scalesim/memory/read_buffer.py](scalesim/memory/read_buffer.py) (DRAM ì½ê¸°)

```python
class read_buffer:
    """
    Double buffered read memory implementation
    """
    def __init__(self):
        self.total_size_bytes = 128
        self.word_size = 1          # â† INT8 ë°ì´í„° í¬ë§·
        self.active_buf_frac = 0.9  # Active 90%, Prefetch 10%
        self.hit_latency = 1        # 1 ì‚¬ì´í´ í›„ ì œê³µ
        
        self.backing_buffer = read_port()  # â† DRAM ëª¨ë¸
        self.req_gen_bandwidth = 100       # 100 words/cycle
```

**read_bufferì˜ ì—­í• **:
1. L1 SRAMì˜ Active Bufferì—ì„œ PEê°€ ë°ì´í„°ë¥¼ ê°€ì ¸ê°
2. Prefetch Bufferê°€ ë¹„ë©´ DRAMì˜ `backing_buffer`ì—ì„œ ìƒˆ ë°ì´í„° ë¡œë“œ
3. ì£¼ì†Œ ë³€í™˜: Logical address â†’ DRAM ëŒ€ì—­í­ ì‹œë®¬ë ˆì´ì…˜

---

### 3. **ì“°ê¸° ê²½ë¡œ** âœ“
**íŒŒì¼**: [scalesim/memory/write_buffer.py](scalesim/memory/write_buffer.py)

```python
class write_buffer:
    """
    Double buffered write memory implementation for OFMAP
    """
    def __init__(self):
        self.total_size_bytes = 128
        self.word_size = 1          # INT8
        self.backing_buffer = write_port()  # DRAM ëª¨ë¸
```

---

### 4. **í¬íŠ¸ ë ˆë²¨ ì ‘ê·¼** âœ“
**íŒŒì¼**: 
- [scalesim/memory/read_port.py](scalesim/memory/read_port.py)
- [scalesim/memory/write_port.py](scalesim/memory/write_port.py)

í¬íŠ¸ê°€ DRAM ëŒ€ì—­í­ê³¼ ë ˆì´í„´ì‹œë¥¼ ëª¨ë¸ë§í•©ë‹ˆë‹¤.

---

## âŒ **L2 CacheëŠ” ì™œ ì—†ì„ê¹Œ?**

### Google TPU v1 ì‹¤ì œ ì•„í‚¤í…ì²˜:
```
PE Array (256Ã—256)
    â†“
Scratchpad SRAM (14 MB) â† L1ì— í•´ë‹¹
    â†“
DRAM (10 GB/s) â† ì§ì ‘ ì—°ê²°, L2 ì—†ìŒ
```

**Google TPU v1 íŠ¹ì§•**:
- **ê³ ëŒ€ì—­í­ on-chip ë©”ëª¨ë¦¬**: 14 MB Scratchpadê°€ ì¶©ë¶„íˆ í¼
- **Systolic Array êµ¬ì¡°**: ê³ íš¨ìœ¨ ë°ì´í„° íë¦„ìœ¼ë¡œ L2 í•„ìš” ì—†ìŒ
- **ë©”ëª¨ë¦¬ ê³„ì¸µ ë‹¨ìˆœí™”**: SRAM â†’ DRAM ì§ì ‘ ì ‘ê·¼

### ë‹¹ì‹ ì˜ ë‹¤ì´ì–´ê·¸ë¨ì´ ì°¸ì¡°í•˜ëŠ” ì•„í‚¤í…ì²˜:
ê·€í•˜ì˜ "L2 SRAM (shared)" ê³„ì¸µì€ ì•„ë§ˆë„:
- **ì¼ë°˜ CPU/GPU ì•„í‚¤í…ì²˜** (ì˜ˆ: x86, NVIDIA GPU)
- ê° ì½”ì–´/ì“°ë ˆë“œ ê·¸ë£¹ì´ ê³µìœ í•˜ëŠ” L2 ìºì‹œ
- SCALE-Simì€ TPUì´ë¯€ë¡œ ì´ êµ¬ì¡°ê°€ ì—†ìŒ

---

## ë©”ëª¨ë¦¬ ì£¼ì†Œ ë³€í™˜ íë¦„

```
compute/operand_matrix.py (ì£¼ì†Œ ìƒì„±)
    â†“ Logical address (0~20M)
    â†“
memory/double_buffered_scratchpad_mem.py (L1 SRAM ì ‘ê·¼)
    â”œâ”€ Active bufferì— ìˆìœ¼ë©´: ì¦‰ì‹œ ë°˜í™˜
    â””â”€ ì—†ìœ¼ë©´ prefetch bufferì—ì„œ ë¡œë“œ
        â†“
memory/read_buffer.py (DRAM ë°±ì—…)
    â”œâ”€ backing_buffer = read_port()
    â”œâ”€ DRAM ëŒ€ì—­í­ ì‹œë®¬ë ˆì´ì…˜ (10 GB/s)
    â””â”€ ë°ì´í„° ë°˜í™˜ í›„ SRAM prefetch bufferì— ìºì‹œ
```

---

## ì½”ë“œ êµ¬ì¡° ë§¤í•‘

| ê³„ì¸µ | íŒŒì¼ | ì—­í•  |
|------|------|------|
| **ì£¼ì†Œ ìƒì„±** | `compute/operand_matrix.py` | í…ì„œ ì¸ë±ìŠ¤ â†’ ì„ í˜• ì£¼ì†Œ |
| **L1 SRAM** | `memory/double_buffered_scratchpad_mem.py` | 14 MB ë²„í¼ ê´€ë¦¬ |
| **DRAM ì½ê¸°** | `memory/read_buffer.py` | DRAM ëŒ€ì—­í­ ì‹œë®¬ë ˆì´ì…˜ |
| **DRAM ì“°ê¸°** | `memory/write_buffer.py` | OFMAP ì“°ê¸° ì‹œë®¬ë ˆì´ì…˜ |
| **í¬íŠ¸** | `memory/read_port.py`, `write_port.py` | DRAM í¬íŠ¸ ë ˆì´í„´ì‹œ |

---

## ê²°ë¡ 

### âœ… SCALE-Simì˜ ë©”ëª¨ë¦¬ ê³„ì¸µ:
1. **L1 SRAM** (14 MB, Double Buffered) - `double_buffered_scratchpad_mem.py`
2. **DRAM** (10 GB/s) - `read_buffer.py` + `write_buffer.py`

### âŒ SCALE-Simì˜ ë©”ëª¨ë¦¬ ê³„ì¸µ (ì—†ìŒ):
- **L2 Cache**: Google TPU v1 ì•„í‚¤í…ì²˜ì—ëŠ” ì—†ê¸° ë•Œë¬¸
- **L3 Cache**: ì—­ì‹œ ì—†ìŒ
- **TLB/ë©”ëª¨ë¦¬ ê´€ë¦¬**: ë…¼ë¦¬ ì£¼ì†Œ ê³µê°„ë§Œ ì‹œë®¬ë ˆì´ì…˜

### ğŸ“Š ë‹¹ì‹ ì˜ ë‹¤ì´ì–´ê·¸ë¨ ìˆ˜ì •ì•ˆ:
```
[Tensor index (m,n,k)]
    â†“
[Logical address (0~20M)]
    â†“
[L1 SRAM - Double Buffer] (14 MB)
  â”œâ”€ Active: PEì— ì œê³µ
  â””â”€ Prefetch: DRAMì—ì„œ ë¯¸ë¦¬ ë¡œë“œ
    â†“
[DRAM Interface] (10 GB/s)
    â†“
[PE Systolic Array]
```

ì´ê²ƒì´ SCALE-Simì˜ **ì‹¤ì œ ë©”ëª¨ë¦¬ ê³„ì¸µ** ì…ë‹ˆë‹¤!
