module SR_LATCH_TB;
 reg S,R;
 wire Q,Qbar;
SR_LATCH DUT(Q,Qbar,S,R);
initial
 begin
  $dumpfile("SR_LATCH_TB.vcd");$dumpvars(0,SR_LATCH_TB);
  $monitor($time,"Q=%b,Qbar=%b,S=%b,R=%b",Q,Qbar,S,R);
  S=1'b0;R=1'b1;
#5 S=1'b1;R=1'b1;
#5 S=1'b1;R=1'b0;
#5 S=1'b0;R=1'b1;
#5 S=1'b0;R=1'b0;
#5 S=1'b1;R=1'b1;
end
endmodule

