// Seed: 1220946515
module module_0 (
    output tri0 id_0
    , id_3,
    input  wor  id_1
);
  logic id_4 = id_1;
  logic id_5;
  ;
  logic [-1  ==  1 : -1] id_6;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    output uwire id_2,
    output uwire id_3,
    output wire id_4,
    input supply0 id_5,
    output wire id_6,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9,
    output tri id_10,
    input supply0 id_11,
    inout wire id_12,
    input tri id_13,
    input tri id_14,
    output wor id_15
);
  assign id_15 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
