<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RUR_NatsuRobo2022: C:/stm32/workspace/NatsuRobo2022/Sugoroku/lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RUR_NatsuRobo2022
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_414748e41037e74ddb9551ca5eeaf77a.html">NatsuRobo2022</a></li><li class="navelem"><a class="el" href="dir_e8400f7ba17cec6ba04b9ed800c6a70d.html">Sugoroku</a></li><li class="navelem"><a class="el" href="dir_efaa1192ba9feabeb1f2c2d54a007975.html">lib</a></li><li class="navelem"><a class="el" href="dir_3c0a9bf22cb82149662be5730f37751e.html">STM32F4xx_StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_85129cd0b4a922475d03bbe787856d92.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_fmc.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__fmc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__fmc_8h.html">stm32f4xx_fmc.h</a>&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a>&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gafa4dd9d47180b9e335dbd403664925e0">   49</a></span><span class="keyword">const</span> <a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FMC_NORSRAMTimingInitTypeDef</a> <a class="code hl_variable" href="group___f_m_c.html#gafa4dd9d47180b9e335dbd403664925e0">FMC_DefaultTimingStruct</a> = {0x0F, <span class="comment">/* FMC_AddressSetupTime */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>                                                              0x0F, <span class="comment">/* FMC_AddressHoldTime */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>                                                              0xFF, <span class="comment">/* FMC_DataSetupTime */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>                                                              0x0F, <span class="comment">/* FMC_BusTurnAroundDuration */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>                                                              0x0F, <span class="comment">/* FMC_CLKDivision */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>                                                              0x0F, <span class="comment">/* FMC_DataLatency */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>                                                              <a class="code hl_define" href="group___f_m_c___access___mode.html#ga8eb0afb97ccf5090851a43547bba0599">FMC_AccessMode_A</a> <span class="comment">/* FMC_AccessMode */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>                                                              };</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/* --------------------- FMC registers bit mask ---------------------------- */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/* FMC BCRx Mask */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga74722cb031b5a30c066e627474507e1e">   59</a></span><span class="preprocessor">#define BCR_MBKEN_SET              ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga6190926e03187065960cdbe9353632be">   60</a></span><span class="preprocessor">#define BCR_MBKEN_RESET            ((uint32_t)0x000FFFFE)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga298d32354d8909737fa2db42cec1d343">   61</a></span><span class="preprocessor">#define BCR_FACCEN_SET             ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/* FMC PCRx Mask */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">   64</a></span><span class="preprocessor">#define PCR_PBKEN_SET              ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">   65</a></span><span class="preprocessor">#define PCR_PBKEN_RESET            ((uint32_t)0x000FFFFB)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga77fb3dbb94b45bf205281a3b8c7c57db">   66</a></span><span class="preprocessor">#define PCR_ECCEN_SET              ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga5d750aba62d7faea82ce2b133f3ba84e">   67</a></span><span class="preprocessor">#define PCR_ECCEN_RESET            ((uint32_t)0x000FFFBF)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gaf02a07b484782f398b0684f0f0372f2f">   68</a></span><span class="preprocessor">#define PCR_MEMORYTYPE_NAND        ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* FMC SDCRx write protection Mask*/</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga91932b7d3914371044af3f0067953649">   71</a></span><span class="preprocessor">#define SDCR_WriteProtection_RESET ((uint32_t)0x00007DFF) </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/* FMC SDCMR Mask*/</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga51ccbf7cf830dfeebc748d0dfc63d8e1">   74</a></span><span class="preprocessor">#define SDCMR_CTB1_RESET           ((uint32_t)0x003FFFEF)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga7583cc202359cad0c9a991b6500f4891">   75</a></span><span class="preprocessor">#define SDCMR_CTB2_RESET           ((uint32_t)0x003FFFF7)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga97be79e962aeae9aef7adeb26b7c1663">   76</a></span><span class="preprocessor">#define SDCMR_CTB1_2_RESET         ((uint32_t)0x003FFFE7)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga749f92c3e2da92108640a24219bcbdb2">  136</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group1.html#ga749f92c3e2da92108640a24219bcbdb2">FMC_NORSRAMDeInit</a>(uint32_t FMC_Bank)</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>{</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  <span class="comment">/* Check the parameter */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga511792904b72197bcea6e10c8b5f0508">IS_FMC_NORSRAM_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <span class="comment">/* FMC_Bank1_NORSRAM1 */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a>)</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  {</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    FMC_Bank1-&gt;BTCR[FMC_Bank] = 0x000030DB;    </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  }</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <span class="comment">/* FMC_Bank1_NORSRAM2,  FMC_Bank1_NORSRAM3 or FMC_Bank1_NORSRAM4 */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  {   </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    FMC_Bank1-&gt;BTCR[FMC_Bank] = 0x000030D2; </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  }</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  FMC_Bank1-&gt;BTCR[FMC_Bank + 1] = 0x0FFFFFFF;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  FMC_Bank1E-&gt;BWTR[FMC_Bank] = 0x0FFFFFFF;  </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>}</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gae40ccb4f667c0242c737140103cc7ad0">  163</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group1.html#gae40ccb4f667c0242c737140103cc7ad0">FMC_NORSRAMInit</a>(<a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a>* FMC_NORSRAMInitStruct)</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>{</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  uint32_t tmpr = 0, tmpbcr = 0, tmpbwr = 0;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga511792904b72197bcea6e10c8b5f0508">IS_FMC_NORSRAM_BANK</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>));</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___data___address___bus___multiplexing.html#ga2b0a4928e29e10a1589f60b1ad4ed7ec">IS_FMC_MUX</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad488398f1831b1aa0de850a7c2756ec9">FMC_DataAddressMux</a>));</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___memory___type.html#ga13b079092bcf65c20bfd0030e0cfea8e">IS_FMC_MEMORY</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a214a6a37761a09866c3656b0f1d76251">FMC_MemoryType</a>));</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___data___width.html#ga2c8e84cb99d5ade5dd971f7562364273">IS_FMC_NORSRAM_MEMORY_WIDTH</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a0cf479c4c09b5fbc077718748188a75f">FMC_MemoryDataWidth</a>));</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___burst___access___mode.html#ga0892dc77328587b787d825e95fc9c3e4">IS_FMC_BURSTMODE</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aca063e309c8aebfc2787440059b90e79">FMC_BurstAccessMode</a>));</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___signal___polarity.html#gaac13dd3e880cf12096175953267ea133">IS_FMC_WAIT_POLARITY</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a45c1f37ff48e363bb6d5c2578613618c">FMC_WaitSignalPolarity</a>));</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wrap___mode.html#gae68e545ea1a0054c804d89118808272c">IS_FMC_WRAP_MODE</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad0b7c9349b8f05e44e81080a110b3f5c">FMC_WrapMode</a>));</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___timing.html#ga6cbe01a424a09a5553123efc9bfdf1c8">IS_FMC_WAIT_SIGNAL_ACTIVE</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a727579adcb2cc62aa204b9e16ed8aa50">FMC_WaitSignalActive</a>));</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___write___operation.html#ga9ff9c85ca0cc7e10aff00562144042f6">IS_FMC_WRITE_OPERATION</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aaaa6c76e103e6ebc636fb59fb52d2af2">FMC_WriteOperation</a>));</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___signal.html#ga303f69eee0696fc6cd356aeefd70b129">IS_FMC_WAITE_SIGNAL</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a2b5419722b42f9a4132d37b0c4c73e41">FMC_WaitSignal</a>));</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___extended___mode.html#gad1017e00ef385503f521d18adbcc8a1b">IS_FMC_EXTENDED_MODE</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a8062afb3f31831e10e66410a19b4fbc9">FMC_ExtendedMode</a>));</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___asynchronous_wait.html#gaa17de7979f4069d9a6d79a09d7d1f94f">IS_FMC_ASYNWAIT</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a201035bb313d5fbbdc8c90cabf51ebee">FMC_AsynchronousWait</a>));</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___write___burst.html#gae5a878db67d6e5e6b9a9ecbb13c4a5e0">IS_FMC_WRITE_BURST</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a91b2774d2e781aa31ab43bf156ef758c">FMC_WriteBurst</a>));</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___continous___clock.html#ga3171277af9c6cae158714b5e9d03df6a">IS_FMC_CONTINOUS_CLOCK</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a9ad3be856f07e54e621360b1fa86d985">FMC_ContinousClock</a>));  </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___address___setup___time.html#gaa72ca969f22ed547020aab2f884a352b">IS_FMC_ADDRESS_SETUP_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abfaa0e00738b8ce763af033c647735ce">FMC_AddressSetupTime</a>));</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___address___hold___time.html#ga002b3954d17bfb849c9df898af8eb386">IS_FMC_ADDRESS_HOLD_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a23003bc6be4197df9affb549399735f5">FMC_AddressHoldTime</a>));</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___data___setup___time.html#ga26aec4fbc8d24ef9e42adcb2f0117233">IS_FMC_DATASETUP_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ae14bbbc70ca64c0657a22ec50fcb309b">FMC_DataSetupTime</a>));</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___bus___turn__around___duration.html#ga1aa55e3a0bbd7a31a1e28017d7f527ba">IS_FMC_TURNAROUND_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aa5e6d87c6ad2ba8c8e19a4ed7270fe8f">FMC_BusTurnAroundDuration</a>));</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___c_l_k___division.html#gad61a20de71250a74f5e73ba9293e55ab">IS_FMC_CLK_DIV</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a7cd221988f09666695916d099fa2615a">FMC_CLKDivision</a>));</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___data___latency.html#ga18f9f260d2be1a02be2747c7627ebe13">IS_FMC_DATA_LATENCY</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ad0f9c6a8ad6323ec95982a86ce6153c3">FMC_DataLatency</a>));</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___access___mode.html#ga58b866678b9c955f09a09ba788ddb19c">IS_FMC_ACCESS_MODE</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a72798cbf265bfd85d133ca47e672a6d7">FMC_AccessMode</a>)); </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="comment">/* Get the BTCR register value */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  tmpbcr = FMC_Bank1-&gt;BTCR[FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>];</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <span class="comment">/* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">           WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  tmpbcr &amp;= ((uint32_t)~(FMC_BCR1_MBKEN   | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>                         FMC_BCR1_MWID     | FMC_BCR1_FACCEN   | FMC_BCR1_BURSTEN  | \</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>                         FMC_BCR1_WAITPOL  | FMC_BCR1_WRAPMOD  | FMC_BCR1_WAITCFG  | \</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>                         FMC_BCR1_WREN     | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>                         FMC_BCR1_ASYNCWAIT| FMC_BCR1_CBURSTRW | FMC_BCR1_CCLKEN));</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="comment">/* NOR/SRAM Bank control register configuration */</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  tmpbcr |=  (uint32_t)FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad488398f1831b1aa0de850a7c2756ec9">FMC_DataAddressMux</a> |</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a214a6a37761a09866c3656b0f1d76251">FMC_MemoryType</a> |</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a0cf479c4c09b5fbc077718748188a75f">FMC_MemoryDataWidth</a> |</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aca063e309c8aebfc2787440059b90e79">FMC_BurstAccessMode</a> |</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a45c1f37ff48e363bb6d5c2578613618c">FMC_WaitSignalPolarity</a> |</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad0b7c9349b8f05e44e81080a110b3f5c">FMC_WrapMode</a> |</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a727579adcb2cc62aa204b9e16ed8aa50">FMC_WaitSignalActive</a> |</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aaaa6c76e103e6ebc636fb59fb52d2af2">FMC_WriteOperation</a> |</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a2b5419722b42f9a4132d37b0c4c73e41">FMC_WaitSignal</a> |</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a8062afb3f31831e10e66410a19b4fbc9">FMC_ExtendedMode</a> |</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a201035bb313d5fbbdc8c90cabf51ebee">FMC_AsynchronousWait</a> |</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a91b2774d2e781aa31ab43bf156ef758c">FMC_WriteBurst</a> |</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a9ad3be856f07e54e621360b1fa86d985">FMC_ContinousClock</a>;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  FMC_Bank1-&gt;BTCR[FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>] = tmpbcr;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="keywordflow">if</span>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a214a6a37761a09866c3656b0f1d76251">FMC_MemoryType</a> == <a class="code hl_define" href="group___f_m_c___memory___type.html#gad7705a5ac4ab0adea2f5f40af8d05670">FMC_MemoryType_NOR</a>)</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  {</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    FMC_Bank1-&gt;BTCR[FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>] |= (uint32_t)<a class="code hl_define" href="group___f_m_c.html#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a>;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  }</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <span class="comment">/* Configure Continuous clock feature when bank2..4 is used */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  <span class="keywordflow">if</span>((FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a9ad3be856f07e54e621360b1fa86d985">FMC_ContinousClock</a> == <a class="code hl_define" href="group___f_m_c___continous___clock.html#ga70becc933104a586cb507435a544d0aa">FMC_CClock_SyncAsync</a>) &amp;&amp; (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a> != <a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a>))</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  {</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    tmpr = (uint32_t)((FMC_Bank1-&gt;BTCR[<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a>+1]) &amp; ~(((uint32_t)0x0F) &lt;&lt; 20));    </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    FMC_Bank1-&gt;BTCR[<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a>]  |= FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a9ad3be856f07e54e621360b1fa86d985">FMC_ContinousClock</a>;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    FMC_Bank1-&gt;BTCR[<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a>]  |= <a class="code hl_define" href="group___f_m_c___burst___access___mode.html#gaeb3ecdfe98d72765a424062d5a40a029">FMC_BurstAccessMode_Enable</a>;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    FMC_Bank1-&gt;BTCR[<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a>+1] = (uint32_t)(tmpr | (((FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a7cd221988f09666695916d099fa2615a">FMC_CLKDivision</a>)-1) &lt;&lt; 20));</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  }</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="comment">/* NOR/SRAM Bank timing register configuration */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  FMC_Bank1-&gt;BTCR[FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>+1] =   </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>            (uint32_t)FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abfaa0e00738b8ce763af033c647735ce">FMC_AddressSetupTime</a> |</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>                      (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a23003bc6be4197df9affb549399735f5">FMC_AddressHoldTime</a> &lt;&lt; 4) |</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>                      (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ae14bbbc70ca64c0657a22ec50fcb309b">FMC_DataSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>                      (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aa5e6d87c6ad2ba8c8e19a4ed7270fe8f">FMC_BusTurnAroundDuration</a> &lt;&lt; 16) |</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>                      (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a7cd221988f09666695916d099fa2615a">FMC_CLKDivision</a> &lt;&lt; 20) |</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>                      (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ad0f9c6a8ad6323ec95982a86ce6153c3">FMC_DataLatency</a> &lt;&lt; 24) |</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>                      FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a72798cbf265bfd85d133ca47e672a6d7">FMC_AccessMode</a>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>     </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="comment">/* NOR/SRAM Bank timing register for write configuration, if extended mode is used */</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <span class="keywordflow">if</span>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a8062afb3f31831e10e66410a19b4fbc9">FMC_ExtendedMode</a> == <a class="code hl_define" href="group___f_m_c___extended___mode.html#ga206981f0e327db623767968ddf04f3c5">FMC_ExtendedMode_Enable</a>)</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  {</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___address___setup___time.html#gaa72ca969f22ed547020aab2f884a352b">IS_FMC_ADDRESS_SETUP_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abfaa0e00738b8ce763af033c647735ce">FMC_AddressSetupTime</a>));</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___address___hold___time.html#ga002b3954d17bfb849c9df898af8eb386">IS_FMC_ADDRESS_HOLD_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a23003bc6be4197df9affb549399735f5">FMC_AddressHoldTime</a>));</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___data___setup___time.html#ga26aec4fbc8d24ef9e42adcb2f0117233">IS_FMC_DATASETUP_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ae14bbbc70ca64c0657a22ec50fcb309b">FMC_DataSetupTime</a>));</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___bus___turn__around___duration.html#ga1aa55e3a0bbd7a31a1e28017d7f527ba">IS_FMC_TURNAROUND_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aa5e6d87c6ad2ba8c8e19a4ed7270fe8f">FMC_BusTurnAroundDuration</a>));</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___access___mode.html#ga58b866678b9c955f09a09ba788ddb19c">IS_FMC_ACCESS_MODE</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a72798cbf265bfd85d133ca47e672a6d7">FMC_AccessMode</a>));</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    <span class="comment">/* Get the BWTR register value */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    tmpbwr = FMC_Bank1E-&gt;BWTR[FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>];</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <span class="comment">/* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    tmpbwr &amp;= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>                           FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    tmpbwr |= (uint32_t)(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abfaa0e00738b8ce763af033c647735ce">FMC_AddressSetupTime</a> |</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>                        (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a23003bc6be4197df9affb549399735f5">FMC_AddressHoldTime</a> &lt;&lt; 4)|</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>                        (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ae14bbbc70ca64c0657a22ec50fcb309b">FMC_DataSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>                        (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aa5e6d87c6ad2ba8c8e19a4ed7270fe8f">FMC_BusTurnAroundDuration</a> &lt;&lt; 16) |</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>                         FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a72798cbf265bfd85d133ca47e672a6d7">FMC_AccessMode</a>);</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    FMC_Bank1E-&gt;BWTR[FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>] = tmpbwr;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  }</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  {</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    FMC_Bank1E-&gt;BWTR[FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>] = 0x0FFFFFFF;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  }</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>}</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gad2795ba520c62d1232741e7f9c5db987">  280</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group1.html#gad2795ba520c62d1232741e7f9c5db987">FMC_NORSRAMStructInit</a>(<a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a>* FMC_NORSRAMInitStruct)</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>{  </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="comment">/* Reset NOR/SRAM Init structure parameters values */</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a> = <a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a>;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad488398f1831b1aa0de850a7c2756ec9">FMC_DataAddressMux</a> = <a class="code hl_define" href="group___f_m_c___data___address___bus___multiplexing.html#ga0c2165ff50f78bb8cdd3d1bc90677486">FMC_DataAddressMux_Enable</a>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a214a6a37761a09866c3656b0f1d76251">FMC_MemoryType</a> = <a class="code hl_define" href="group___f_m_c___memory___type.html#gaa4a6f0d5833f9ab1924c31aa0116f5e7">FMC_MemoryType_SRAM</a>;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a0cf479c4c09b5fbc077718748188a75f">FMC_MemoryDataWidth</a> = <a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___data___width.html#gadf5bcb8480670758f425e05188419aa2">FMC_NORSRAM_MemoryDataWidth_16b</a>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aca063e309c8aebfc2787440059b90e79">FMC_BurstAccessMode</a> = <a class="code hl_define" href="group___f_m_c___burst___access___mode.html#gafcf9945b6da5241eef1677bac9e7c2a7">FMC_BurstAccessMode_Disable</a>;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a201035bb313d5fbbdc8c90cabf51ebee">FMC_AsynchronousWait</a> = <a class="code hl_define" href="group___f_m_c___asynchronous_wait.html#gadf40ce51c6c6f09b640519db00f18a09">FMC_AsynchronousWait_Disable</a>;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a45c1f37ff48e363bb6d5c2578613618c">FMC_WaitSignalPolarity</a> = <a class="code hl_define" href="group___f_m_c___wait___signal___polarity.html#ga8db57c93cf57dbb75b971cf213d826dc">FMC_WaitSignalPolarity_Low</a>;</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad0b7c9349b8f05e44e81080a110b3f5c">FMC_WrapMode</a> = <a class="code hl_define" href="group___f_m_c___wrap___mode.html#ga17495cc6198b8f11b127144bc2907e10">FMC_WrapMode_Disable</a>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a727579adcb2cc62aa204b9e16ed8aa50">FMC_WaitSignalActive</a> = <a class="code hl_define" href="group___f_m_c___wait___timing.html#gabea47ec0010b63eef2cd44456a722485">FMC_WaitSignalActive_BeforeWaitState</a>;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aaaa6c76e103e6ebc636fb59fb52d2af2">FMC_WriteOperation</a> = <a class="code hl_define" href="group___f_m_c___write___operation.html#ga2a7214389fa59fefe19b2ee6c5db8ac7">FMC_WriteOperation_Enable</a>;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a2b5419722b42f9a4132d37b0c4c73e41">FMC_WaitSignal</a> = <a class="code hl_define" href="group___f_m_c___wait___signal.html#ga515c4513d42bf53b00aa264c6d3ff64d">FMC_WaitSignal_Enable</a>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a8062afb3f31831e10e66410a19b4fbc9">FMC_ExtendedMode</a> = <a class="code hl_define" href="group___f_m_c___extended___mode.html#gab2c6ec0443d789cbb8ee1c0a282acd5b">FMC_ExtendedMode_Disable</a>;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a91b2774d2e781aa31ab43bf156ef758c">FMC_WriteBurst</a> = <a class="code hl_define" href="group___f_m_c___write___burst.html#ga9cc94c2a9e248e4dce52b4a3c3d5755f">FMC_WriteBurst_Disable</a>;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a9ad3be856f07e54e621360b1fa86d985">FMC_ContinousClock</a> = <a class="code hl_define" href="group___f_m_c___continous___clock.html#gaf01044f6613141f4038f85eb43808261">FMC_CClock_SyncOnly</a>;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a> = (<a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FMC_NORSRAMTimingInitTypeDef</a>*)&amp;<a class="code hl_variable" href="group___f_m_c.html#gafa4dd9d47180b9e335dbd403664925e0">FMC_DefaultTimingStruct</a>;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a> = (<a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FMC_NORSRAMTimingInitTypeDef</a>*)&amp;<a class="code hl_variable" href="group___f_m_c.html#gafa4dd9d47180b9e335dbd403664925e0">FMC_DefaultTimingStruct</a>;</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>}</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga8f54c7882b41fa5ac2f43caf3a4f2f1a">  313</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group1.html#ga8f54c7882b41fa5ac2f43caf3a4f2f1a">FMC_NORSRAMCmd</a>(uint32_t FMC_Bank, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>{</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga511792904b72197bcea6e10c8b5f0508">IS_FMC_NORSRAM_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  {</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    <span class="comment">/* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>    FMC_Bank1-&gt;BTCR[FMC_Bank] |= <a class="code hl_define" href="group___f_m_c.html#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a>;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  }</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  {</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <span class="comment">/* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>    FMC_Bank1-&gt;BTCR[FMC_Bank] &amp;= <a class="code hl_define" href="group___f_m_c.html#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a>;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  }</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>}</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gac5b4f01f97763142aa3b30109644b080">  386</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group2.html#gac5b4f01f97763142aa3b30109644b080">FMC_NANDDeInit</a>(uint32_t FMC_Bank)</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>{</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  <span class="comment">/* Check the parameter */</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gadae9879205f31bbb0bf2f921243602fc">IS_FMC_NAND_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  {</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>    <span class="comment">/* Set the FMC_Bank2 registers to their reset values */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>    FMC_Bank2-&gt;PCR2 = 0x00000018;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>    FMC_Bank2-&gt;SR2 = 0x00000040;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>    FMC_Bank2-&gt;PMEM2 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>    FMC_Bank2-&gt;PATT2 = 0xFCFCFCFC;  </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  }</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="comment">/* FMC_Bank3_NAND */</span>  </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  {</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    <span class="comment">/* Set the FMC_Bank3 registers to their reset values */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    FMC_Bank3-&gt;PCR3 = 0x00000018;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    FMC_Bank3-&gt;SR3 = 0x00000040;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    FMC_Bank3-&gt;PMEM3 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>    FMC_Bank3-&gt;PATT3 = 0xFCFCFCFC; </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  }  </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>}</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga9c29c9aa941b287029d82677fa3dfa17">  417</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group2.html#ga9c29c9aa941b287029d82677fa3dfa17">FMC_NANDInit</a>(<a class="code hl_struct" href="struct_f_m_c___n_a_n_d_init_type_def.html">FMC_NANDInitTypeDef</a>* FMC_NANDInitStruct)</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>{</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>    </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gadae9879205f31bbb0bf2f921243602fc">IS_FMC_NAND_BANK</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#aca0a54e2e3f04d6c880217eb3ffb77d8">FMC_Bank</a>));</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait__feature.html#gaad556bf07b9677e683abd6a94f9ee9f8">IS_FMC_WAIT_FEATURE</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#ad193a7c04e697eac7bc6516af4a67b4b">FMC_Waitfeature</a>));</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_a_n_d___data___width.html#ga9bbe19f314b2148cb573c9486f45a1b3">IS_FMC_NAND_MEMORY_WIDTH</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#ade18c2af266211d1588ba91acc499521">FMC_MemoryDataWidth</a>));</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___e_c_c.html#ga97410a9034aa259fa87db6fe3c2f994d">IS_FMC_ECC_STATE</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#abe4deb4174ad72bee987add6901e03a4">FMC_ECC</a>));</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___e_c_c___page___size.html#ga932ac250f7d285ffba183da9de6651a0">IS_FMC_ECCPAGE_SIZE</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#afe68a089311df869d4c0d8fcc85ec702">FMC_ECCPageSize</a>));</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___t_c_l_r___setup___time.html#ga8a84c334fc3ec89633c7af9894288bd5">IS_FMC_TCLR_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#adbb787fe7e3ac05e93dc2b8dc0ec5c68">FMC_TCLRSetupTime</a>));</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___t_a_r___setup___time.html#ga5be8596326765d66d164f6d66694ed6a">IS_FMC_TAR_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a39d5a527630fdb500eacafff862b7c4b">FMC_TARSetupTime</a>));</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___setup___time.html#gae92dd426b69bdff01082535263b1f327">IS_FMC_SETUP_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a>));</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___setup___time.html#gac17d5f6befbefde0d0fbf2fa8652db9b">IS_FMC_WAIT_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hold___setup___time.html#ga442df085b01885dec50cd82ffeaf03b4">IS_FMC_HOLD_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hi_z___setup___time.html#ga429934fc9167ecda68c704a86c35a31f">IS_FMC_HIZ_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___setup___time.html#gae92dd426b69bdff01082535263b1f327">IS_FMC_SETUP_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a>));</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___setup___time.html#gac17d5f6befbefde0d0fbf2fa8652db9b">IS_FMC_WAIT_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hold___setup___time.html#ga442df085b01885dec50cd82ffeaf03b4">IS_FMC_HOLD_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hi_z___setup___time.html#ga429934fc9167ecda68c704a86c35a31f">IS_FMC_HIZ_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  <span class="keywordflow">if</span>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#aca0a54e2e3f04d6c880217eb3ffb77d8">FMC_Bank</a> == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  {</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    <span class="comment">/* Get the NAND bank 2 register value */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    tmppcr = FMC_Bank2-&gt;PCR2;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  }</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  {</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    <span class="comment">/* Get the NAND bank 3 register value */</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    tmppcr = FMC_Bank3-&gt;PCR3;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  }</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  <span class="comment">/* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  tmppcr &amp;= ((uint32_t)~(FMC_PCR2_PWAITEN  | FMC_PCR2_PBKEN | FMC_PCR2_PTYP | \</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>                       FMC_PCR2_PWID | FMC_PCR2_ECCEN | FMC_PCR2_TCLR | \</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>                       FMC_PCR2_TAR | FMC_PCR2_ECCPS)); </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <span class="comment">/* Set the tmppcr value according to FMC_NANDInitStruct parameters */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  tmppcr |= (uint32_t)FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#ad193a7c04e697eac7bc6516af4a67b4b">FMC_Waitfeature</a> |</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>                      <a class="code hl_define" href="group___f_m_c.html#gaf02a07b484782f398b0684f0f0372f2f">PCR_MEMORYTYPE_NAND</a> |</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>                      FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#ade18c2af266211d1588ba91acc499521">FMC_MemoryDataWidth</a> |</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>                      FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#abe4deb4174ad72bee987add6901e03a4">FMC_ECC</a> |</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>                      FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#afe68a089311df869d4c0d8fcc85ec702">FMC_ECCPageSize</a> |</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>                      (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#adbb787fe7e3ac05e93dc2b8dc0ec5c68">FMC_TCLRSetupTime</a> &lt;&lt; 9 )|</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>                      (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a39d5a527630fdb500eacafff862b7c4b">FMC_TARSetupTime</a> &lt;&lt; 13);</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>    </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  <span class="keywordflow">if</span>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#aca0a54e2e3f04d6c880217eb3ffb77d8">FMC_Bank</a> == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  {</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>    <span class="comment">/* Get the NAND bank 2 register value */</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    tmppmem = FMC_Bank2-&gt;PMEM2;</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  }</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  {</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>    <span class="comment">/* Get the NAND bank 3 register value */</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>    tmppmem = FMC_Bank3-&gt;PMEM3;</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  } </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <span class="comment">/* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  tmppmem &amp;= ((uint32_t)~(FMC_PMEM2_MEMSET2  | FMC_PMEM2_MEMWAIT2 | FMC_PMEM2_MEMHOLD2 | \</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>                          FMC_PMEM2_MEMHIZ2)); </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <span class="comment">/* Set tmppmem value according to FMC_CommonSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  tmppmem |= (uint32_t)FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> |</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>                       (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>                       (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>                       (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> &lt;&lt; 24); </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  <span class="keywordflow">if</span>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#aca0a54e2e3f04d6c880217eb3ffb77d8">FMC_Bank</a> == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  {</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>    <span class="comment">/* Get the NAND bank 2 register value */</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>    tmppatt = FMC_Bank2-&gt;PATT2;</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  }</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  {</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>    <span class="comment">/* Get the NAND bank 3 register value */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>    tmppatt = FMC_Bank3-&gt;PATT3;</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  } </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <span class="comment">/* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  tmppatt &amp;= ((uint32_t)~(FMC_PATT2_ATTSET2  | FMC_PATT2_ATTWAIT2 | FMC_PATT2_ATTHOLD2 | \</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>                       FMC_PATT2_ATTHIZ2)); </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="comment">/* Set tmppatt value according to FMC_AttributeSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  tmppatt |= (uint32_t)FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> |</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>                      (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>                      (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>                      (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> &lt;&lt; 24);</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <span class="keywordflow">if</span>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#aca0a54e2e3f04d6c880217eb3ffb77d8">FMC_Bank</a> == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  {</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>    <span class="comment">/* FMC_Bank2_NAND registers configuration */</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    FMC_Bank2-&gt;PCR2 = tmppcr;</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>    FMC_Bank2-&gt;PMEM2 = tmppmem;</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>    FMC_Bank2-&gt;PATT2 = tmppatt;</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  }</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  {</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>    <span class="comment">/* FMC_Bank3_NAND registers configuration */</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>    FMC_Bank3-&gt;PCR3 = tmppcr;</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>    FMC_Bank3-&gt;PMEM3 = tmppmem;</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>    FMC_Bank3-&gt;PATT3 = tmppatt;</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  }</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>}</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga86378cc9a399d98341947de31de6ca38">  528</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group2.html#ga86378cc9a399d98341947de31de6ca38">FMC_NANDStructInit</a>(<a class="code hl_struct" href="struct_f_m_c___n_a_n_d_init_type_def.html">FMC_NANDInitTypeDef</a>* FMC_NANDInitStruct)</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>{ </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <span class="comment">/* Reset NAND Init structure parameters values */</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#aca0a54e2e3f04d6c880217eb3ffb77d8">FMC_Bank</a> = <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#ad193a7c04e697eac7bc6516af4a67b4b">FMC_Waitfeature</a> = <a class="code hl_define" href="group___f_m_c___wait__feature.html#ga938f2df521b14c26555c4415ef3a48f4">FMC_Waitfeature_Disable</a>;</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#ade18c2af266211d1588ba91acc499521">FMC_MemoryDataWidth</a> = <a class="code hl_define" href="group___f_m_c___n_a_n_d___data___width.html#ga4e84070cb9921e61205fed9283267c62">FMC_NAND_MemoryDataWidth_16b</a>;</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#abe4deb4174ad72bee987add6901e03a4">FMC_ECC</a> = <a class="code hl_define" href="group___f_m_c___e_c_c.html#ga2301647e0c5131f641a30f61fda4a761">FMC_ECC_Disable</a>;</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#afe68a089311df869d4c0d8fcc85ec702">FMC_ECCPageSize</a> = <a class="code hl_define" href="group___f_m_c___e_c_c___page___size.html#gaa4b0a50a37f67c4d4d6d6c1d25837daf">FMC_ECCPageSize_256Bytes</a>;</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#adbb787fe7e3ac05e93dc2b8dc0ec5c68">FMC_TCLRSetupTime</a> = 0x0;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a39d5a527630fdb500eacafff862b7c4b">FMC_TARSetupTime</a> = 0x0;</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> = 252;</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> = 252;</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> = 252;</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> = 252;</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> = 252;</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> = 252;</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> = 252;</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> = 252;     </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>}</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga46cbc8fb470c9b0e3ef92b3d22fd929d">  557</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group2.html#ga46cbc8fb470c9b0e3ef92b3d22fd929d">FMC_NANDCmd</a>(uint32_t FMC_Bank, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>{</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gadae9879205f31bbb0bf2f921243602fc">IS_FMC_NAND_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  {</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    <span class="comment">/* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>    <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>    {</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>      FMC_Bank2-&gt;PCR2 |= <a class="code hl_define" href="group___f_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>    }</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>    {</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>      FMC_Bank3-&gt;PCR3 |= <a class="code hl_define" href="group___f_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>    }</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  }</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  {</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>    <span class="comment">/* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>    <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>    {</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>      FMC_Bank2-&gt;PCR2 &amp;= <a class="code hl_define" href="group___f_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>    }</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>    {</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>      FMC_Bank3-&gt;PCR3 &amp;= <a class="code hl_define" href="group___f_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>    }</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  }</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>}</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gaff3cd9fd6ad0ba655f3edc9af9d2960a">  597</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group2.html#gaff3cd9fd6ad0ba655f3edc9af9d2960a">FMC_NANDECCCmd</a>(uint32_t FMC_Bank, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>{</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gadae9879205f31bbb0bf2f921243602fc">IS_FMC_NAND_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  {</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>    <span class="comment">/* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>    <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>    {</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>      FMC_Bank2-&gt;PCR2 |= <a class="code hl_define" href="group___f_m_c.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a>;</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>    }</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>    {</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>      FMC_Bank3-&gt;PCR3 |= <a class="code hl_define" href="group___f_m_c.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a>;</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>    }</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  }</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>  {</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>    <span class="comment">/* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>    <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>    {</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>      FMC_Bank2-&gt;PCR2 &amp;= <a class="code hl_define" href="group___f_m_c.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a>;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>    }</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>    {</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>      FMC_Bank3-&gt;PCR3 &amp;= <a class="code hl_define" href="group___f_m_c.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a>;</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>    }</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  }</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>}</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga8d5d23606ce3bea136597a77f8f2e90f">  636</a></span>uint32_t <a class="code hl_function" href="group___f_m_c___group2.html#ga8d5d23606ce3bea136597a77f8f2e90f">FMC_GetECC</a>(uint32_t FMC_Bank)</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>{</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  uint32_t eccval = 0x00000000;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  {</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>    <span class="comment">/* Get the ECCR2 register value */</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>    eccval = FMC_Bank2-&gt;ECCR2;</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  }</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  {</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>    <span class="comment">/* Get the ECCR3 register value */</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>    eccval = FMC_Bank3-&gt;ECCR3;</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  }</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <span class="comment">/* Return the error correction code value */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  <span class="keywordflow">return</span>(eccval);</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>}</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gac2baadf965a2ce6593809f47e8251f80">  700</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group3.html#gac2baadf965a2ce6593809f47e8251f80">FMC_PCCARDDeInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>{</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>  <span class="comment">/* Set the FMC_Bank4 registers to their reset values */</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  FMC_Bank4-&gt;PCR4 = 0x00000018; </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  FMC_Bank4-&gt;SR4 = 0x00000000;  </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  FMC_Bank4-&gt;PMEM4 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  FMC_Bank4-&gt;PATT4 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  FMC_Bank4-&gt;PIO4 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>}</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gab059d9104d57a7778fa09582ff39ced5">  717</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group3.html#gab059d9104d57a7778fa09582ff39ced5">FMC_PCCARDInit</a>(<a class="code hl_struct" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html">FMC_PCCARDInitTypeDef</a>* FMC_PCCARDInitStruct)</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>{</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  <span class="comment">/* temporary registers */</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  uint32_t tmppcr = 0, tmpmem = 0, tmppatt = 0, tmppio = 0;</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait__feature.html#gaad556bf07b9677e683abd6a94f9ee9f8">IS_FMC_WAIT_FEATURE</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a8ade2c6f37e11f167b9aeb0c20de3436">FMC_Waitfeature</a>));</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___t_c_l_r___setup___time.html#ga8a84c334fc3ec89633c7af9894288bd5">IS_FMC_TCLR_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6aba7996747baf97a6064736dca32662">FMC_TCLRSetupTime</a>));</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___t_a_r___setup___time.html#ga5be8596326765d66d164f6d66694ed6a">IS_FMC_TAR_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab508d6f7c1018b824f5ed5b6946c6279">FMC_TARSetupTime</a>));</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___setup___time.html#gae92dd426b69bdff01082535263b1f327">IS_FMC_SETUP_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a>));</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___setup___time.html#gac17d5f6befbefde0d0fbf2fa8652db9b">IS_FMC_WAIT_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hold___setup___time.html#ga442df085b01885dec50cd82ffeaf03b4">IS_FMC_HOLD_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hi_z___setup___time.html#ga429934fc9167ecda68c704a86c35a31f">IS_FMC_HIZ_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___setup___time.html#gae92dd426b69bdff01082535263b1f327">IS_FMC_SETUP_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a>));</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___setup___time.html#gac17d5f6befbefde0d0fbf2fa8652db9b">IS_FMC_WAIT_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hold___setup___time.html#ga442df085b01885dec50cd82ffeaf03b4">IS_FMC_HOLD_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hi_z___setup___time.html#ga429934fc9167ecda68c704a86c35a31f">IS_FMC_HIZ_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___setup___time.html#gae92dd426b69bdff01082535263b1f327">IS_FMC_SETUP_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a>));</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___setup___time.html#gac17d5f6befbefde0d0fbf2fa8652db9b">IS_FMC_WAIT_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hold___setup___time.html#ga442df085b01885dec50cd82ffeaf03b4">IS_FMC_HOLD_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hi_z___setup___time.html#ga429934fc9167ecda68c704a86c35a31f">IS_FMC_HIZ_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  <span class="comment">/* Get PCCARD control register value */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  tmppcr = FMC_Bank4-&gt;PCR4;</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>  <span class="comment">/* Clear TAR, TCLR, PWAITEN and PWID bits */</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  tmppcr &amp;= ((uint32_t)~(FMC_PCR4_TAR  | FMC_PCR4_TCLR | FMC_PCR4_PWAITEN | \</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>                         FMC_PCR4_PWID));</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <span class="comment">/* Set the PCR4 register value according to FMC_PCCARDInitStruct parameters */</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  tmppcr |= (uint32_t)FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a8ade2c6f37e11f167b9aeb0c20de3436">FMC_Waitfeature</a> |</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>                      <a class="code hl_define" href="group___f_m_c___n_a_n_d___data___width.html#ga4e84070cb9921e61205fed9283267c62">FMC_NAND_MemoryDataWidth_16b</a> |  </div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6aba7996747baf97a6064736dca32662">FMC_TCLRSetupTime</a> &lt;&lt; 9) |</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab508d6f7c1018b824f5ed5b6946c6279">FMC_TARSetupTime</a> &lt;&lt; 13);</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  FMC_Bank4-&gt;PCR4 = tmppcr;</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span> </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>  <span class="comment">/* Get PCCARD common space timing register value */</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  tmpmem = FMC_Bank4-&gt;PMEM4;</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  <span class="comment">/* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  tmpmem &amp;= ((uint32_t)~(FMC_PMEM4_MEMSET4  | FMC_PMEM4_MEMWAIT4 | FMC_PMEM4_MEMHOLD4 | \</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>                         FMC_PMEM4_MEMHIZ4));</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  <span class="comment">/* Set PMEM4 register value according to FMC_CommonSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  tmpmem |= (uint32_t)FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> |</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> &lt;&lt; 24); </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  FMC_Bank4-&gt;PMEM4 = tmpmem; </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  <span class="comment">/* Get PCCARD timing parameters */</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  tmppatt = FMC_Bank4-&gt;PATT4;</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  </div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>  <span class="comment">/* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  tmppatt &amp;= ((uint32_t)~(FMC_PATT4_ATTSET4  | FMC_PATT4_ATTWAIT4 | FMC_PATT4_ATTHOLD4 | \</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>                          FMC_PATT4_ATTHIZ4));</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <span class="comment">/* Set PATT4 register value according to FMC_AttributeSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  tmppatt |= (uint32_t)FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> |</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>                       (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>                       (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>                       (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> &lt;&lt; 24);  </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span> </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  FMC_Bank4-&gt;PATT4 = tmppatt;</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  <span class="comment">/* Get FMC_PCCARD device timing parameters */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>  tmppio = FMC_Bank4-&gt;PIO4;</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>  <span class="comment">/* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>  tmppio &amp;= ((uint32_t)~(FMC_PIO4_IOSET4  | FMC_PIO4_IOWAIT4 | FMC_PIO4_IOHOLD4 | \</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>                         FMC_PIO4_IOHIZ4));</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span> </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  <span class="comment">/* Set PIO4 register value according to FMC_IOSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  tmppio |= (uint32_t)FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> |</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> &lt;&lt; 24);             </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  FMC_Bank4-&gt;PIO4 = tmppio;</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>}</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span> </div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga66b705a5d9641b7e11eb04a55f71aa15">  808</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group3.html#ga66b705a5d9641b7e11eb04a55f71aa15">FMC_PCCARDStructInit</a>(<a class="code hl_struct" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html">FMC_PCCARDInitTypeDef</a>* FMC_PCCARDInitStruct)</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>{</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>  <span class="comment">/* Reset PCCARD Init structure parameters values */</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a8ade2c6f37e11f167b9aeb0c20de3436">FMC_Waitfeature</a> = <a class="code hl_define" href="group___f_m_c___wait__feature.html#ga938f2df521b14c26555c4415ef3a48f4">FMC_Waitfeature_Disable</a>;</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6aba7996747baf97a6064736dca32662">FMC_TCLRSetupTime</a> = 0;</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab508d6f7c1018b824f5ed5b6946c6279">FMC_TARSetupTime</a> = 0;</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> = 252;</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> = 252;</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> = 252;</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> = 252;</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> = 252;</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> = 252;</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> = 252;</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> = 252; </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> = 252;</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> = 252;</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> = 252;</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> = 252;</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>}</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gacc7822ea3bec955244830a11107dca56">  834</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group3.html#gacc7822ea3bec955244830a11107dca56">FMC_PCCARDCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>{</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  {</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>    <span class="comment">/* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>    FMC_Bank4-&gt;PCR4 |= <a class="code hl_define" href="group___f_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  }</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>  {</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>    <span class="comment">/* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>    FMC_Bank4-&gt;PCR4 &amp;= <a class="code hl_define" href="group___f_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  }</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>}</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span> </div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gaddde08b12c908eb9681641b1eeb455bb">  906</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group4.html#gaddde08b12c908eb9681641b1eeb455bb">FMC_SDRAMDeInit</a>(uint32_t FMC_Bank)</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>{</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>  <span class="comment">/* Check the parameter */</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga6e6ad53e86e94a04771139e4f27e6405">IS_FMC_SDRAM_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>  </div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>  FMC_Bank5_6-&gt;SDCR[FMC_Bank] = 0x000002D0;</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>  FMC_Bank5_6-&gt;SDTR[FMC_Bank] = 0x0FFFFFFF;    </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>  FMC_Bank5_6-&gt;SDCMR = 0x00000000;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>  FMC_Bank5_6-&gt;SDRTR = 0x00000000;</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>  FMC_Bank5_6-&gt;SDSR = 0x00000000; </div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>}  </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gaa8f4c1da761fa108136e65024516b4f9">  926</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group4.html#gaa8f4c1da761fa108136e65024516b4f9">FMC_SDRAMInit</a>(<a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a>* FMC_SDRAMInitStruct)</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>{ </div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>  <span class="comment">/* temporary registers */</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>  uint32_t tmpr1 = 0, tmpr2 = 0, tmpr3 = 0, tmpr4 = 0;</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>  </div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>  <span class="comment">/* Control parameters */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga6e6ad53e86e94a04771139e4f27e6405">IS_FMC_SDRAM_BANK</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>));</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___column_bits___number.html#ga797129e2dfa1611b0692eb4ae7563183">IS_FMC_COLUMNBITS_NUMBER</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adcf110c841cba601b0f773c779e2c6c3">FMC_ColumnBitsNumber</a>)); </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___row_bits___number.html#ga1f3069d81dea6851e662f12b3c1ef48f">IS_FMC_ROWBITS_NUMBER</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a45b14fb38e334b0a695b92809e659976">FMC_RowBitsNumber</a>));</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___s_d_memory___data___width.html#ga3b96d13ed33305aeebdc876c6579f84f">IS_FMC_SDMEMORY_WIDTH</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ae053bcd489ccf452d0696a389b22f82b">FMC_SDMemoryDataWidth</a>));</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___internal_bank___number.html#ga070e68d7057db44c058b3a999dec5b15">IS_FMC_INTERNALBANK_NUMBER</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a522a0a86e4c35baabdd8bcacdf888484">FMC_InternalBankNumber</a>)); </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___c_a_s___latency.html#ga451b1f92c5d11737046e5c5a43b0e514">IS_FMC_CAS_LATENCY</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adca851f4bc8335012d5c64376663af20">FMC_CASLatency</a>));</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___write___protection.html#ga247a67aa5ceed9caa6cebea9707eaa0e">IS_FMC_WRITE_PROTECTION</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a9c331280d1faededabff1967b67b271f">FMC_WriteProtection</a>));</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___s_d_clock___period.html#ga744ee136df345141e70e3df3d32d0a44">IS_FMC_SDCLOCK_PERIOD</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a98375401705b5b62ee2319dbf0f5fd6b">FMC_SDClockPeriod</a>));</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___read___burst.html#ga94b0be26e35978409892a5a7c7ec9838">IS_FMC_READ_BURST</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a717df3e26afebd4131a19ee39751fa54">FMC_ReadBurst</a>));</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___read_pipe___delay.html#ga8e6517ab791f9ecf24dbef12b3426535">IS_FMC_READPIPE_DELAY</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a0b62c97660b32af68c3c5f58088dc827">FMC_ReadPipeDelay</a>));   </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>  </div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  <span class="comment">/* Timing parameters */</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___load_to_active___delay.html#gaeb3384ec9e4bceb4914417d83bea3e2a">IS_FMC_LOADTOACTIVE_DELAY</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a630a67543d1edd9b80df53a0fd475329">FMC_LoadToActiveDelay</a>)); </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___exit_self_refresh___delay.html#gabd63be41b834225be30ba0b28ee6330b">IS_FMC_EXITSELFREFRESH_DELAY</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a1c2e179d483871f51a4b767402cb4443">FMC_ExitSelfRefreshDelay</a>));</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___self_refresh___time.html#ga0b7cd3a76d4c2b4811ddec857f4da0ab">IS_FMC_SELFREFRESH_TIME</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a0f6b2289221094d3f91fc18414c7386c">FMC_SelfRefreshTime</a>));</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___row_cycle___delay.html#ga83dcdec0f7eaf3a4517faf246f941d52">IS_FMC_ROWCYCLE_DELAY</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a7f457a5412cf7a69c7874652cbea8bab">FMC_RowCycleDelay</a>));</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___write___recovery___time.html#ga70d65ba89ee9795cd90e85c7c21b56b3">IS_FMC_WRITE_RECOVERY_TIME</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#aad40f6686d7442fac8e19e7bae60de1d">FMC_WriteRecoveryTime</a>)); </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___r_p___delay.html#ga9461d4612907351a23d9d01562b003ae">IS_FMC_RP_DELAY</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#adaf9cc495484c76ec5ddbef73dea0c70">FMC_RPDelay</a>)); </div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___r_c_d___delay.html#gaf98e456f020bf92f1f61795204342872">IS_FMC_RCD_DELAY</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a5e9c7f29393e72a5c351d4356dd39f74">FMC_RCDDelay</a>));    </div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>  </div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  <span class="comment">/* Get SDRAM register value */</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>  tmpr1 = FMC_Bank5_6-&gt;SDCR[FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>];</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>  <span class="comment">/* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>  tmpr1 &amp;= ((uint32_t)~(FMC_SDCR1_NC | FMC_SDCR1_NR | FMC_SDCR1_MWID | \</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>                        FMC_SDCR1_NB | FMC_SDCR1_CAS | FMC_SDCR1_WP | \</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>                        FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <span class="comment">/* SDRAM bank control register configuration */</span> </div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  tmpr1 |=   (uint32_t)FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adcf110c841cba601b0f773c779e2c6c3">FMC_ColumnBitsNumber</a> |</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a45b14fb38e334b0a695b92809e659976">FMC_RowBitsNumber</a> |</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ae053bcd489ccf452d0696a389b22f82b">FMC_SDMemoryDataWidth</a> |</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a522a0a86e4c35baabdd8bcacdf888484">FMC_InternalBankNumber</a> |           </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adca851f4bc8335012d5c64376663af20">FMC_CASLatency</a> |</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a9c331280d1faededabff1967b67b271f">FMC_WriteProtection</a> |</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a98375401705b5b62ee2319dbf0f5fd6b">FMC_SDClockPeriod</a> |</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a717df3e26afebd4131a19ee39751fa54">FMC_ReadBurst</a> | </div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a0b62c97660b32af68c3c5f58088dc827">FMC_ReadPipeDelay</a>;</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>            </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>  <span class="keywordflow">if</span>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a> == <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a> )</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>  {</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>    FMC_Bank5_6-&gt;SDCR[FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>] = tmpr1;</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>  }</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  <span class="keywordflow">else</span>   <span class="comment">/* SDCR2 &quot;don&#39;t care&quot; bits configuration */</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>  {</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>    <span class="comment">/* Get SDCR register value */</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>    tmpr3 = FMC_Bank5_6-&gt;SDCR[<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a>];</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span> </div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>    <span class="comment">/* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>    tmpr3 &amp;= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>    tmpr3 |= (uint32_t)FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a98375401705b5b62ee2319dbf0f5fd6b">FMC_SDClockPeriod</a> |</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a717df3e26afebd4131a19ee39751fa54">FMC_ReadBurst</a> | </div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a0b62c97660b32af68c3c5f58088dc827">FMC_ReadPipeDelay</a>;</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>    </div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>    FMC_Bank5_6-&gt;SDCR[<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a>] = tmpr3;</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>    FMC_Bank5_6-&gt;SDCR[FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>] = tmpr1;</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>  }</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>  <span class="comment">/* SDRAM bank timing register configuration */</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  <span class="keywordflow">if</span>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a> == <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a> )</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>  {</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>    <span class="comment">/* Get SDTR register value */</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>    tmpr2 = FMC_Bank5_6-&gt;SDTR[FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>];</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span> </div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>    <span class="comment">/* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>    tmpr2 &amp;= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>                          FMC_SDTR1_TRCD));</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>    tmpr2 |=   (uint32_t)((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a630a67543d1edd9b80df53a0fd475329">FMC_LoadToActiveDelay</a>)-1) |</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a1c2e179d483871f51a4b767402cb4443">FMC_ExitSelfRefreshDelay</a>)-1) &lt;&lt; 4) |</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a0f6b2289221094d3f91fc18414c7386c">FMC_SelfRefreshTime</a>)-1) &lt;&lt; 8) |</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a7f457a5412cf7a69c7874652cbea8bab">FMC_RowCycleDelay</a>)-1) &lt;&lt; 12) |</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#aad40f6686d7442fac8e19e7bae60de1d">FMC_WriteRecoveryTime</a>)-1) &lt;&lt; 16) |</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#adaf9cc495484c76ec5ddbef73dea0c70">FMC_RPDelay</a>)-1) &lt;&lt; 20) |</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a5e9c7f29393e72a5c351d4356dd39f74">FMC_RCDDelay</a>)-1) &lt;&lt; 24);</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>            </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>            FMC_Bank5_6-&gt;SDTR[FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>] = tmpr2;</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  }</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  <span class="keywordflow">else</span>   <span class="comment">/* SDTR &quot;don&#39;t care bits configuration */</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  {</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>    <span class="comment">/* Get SDTR register value */</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    tmpr2 = FMC_Bank5_6-&gt;SDTR[FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>];</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span> </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>    <span class="comment">/* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>    tmpr2 &amp;= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>                          FMC_SDTR1_TRCD));</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>    tmpr2 |=   (uint32_t)((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a630a67543d1edd9b80df53a0fd475329">FMC_LoadToActiveDelay</a>)-1) |</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a1c2e179d483871f51a4b767402cb4443">FMC_ExitSelfRefreshDelay</a>)-1) &lt;&lt; 4) |</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a0f6b2289221094d3f91fc18414c7386c">FMC_SelfRefreshTime</a>)-1) &lt;&lt; 8) |</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#aad40f6686d7442fac8e19e7bae60de1d">FMC_WriteRecoveryTime</a>)-1) &lt;&lt; 16);</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>    </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>    <span class="comment">/* Get SDTR register value */</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>    tmpr4 = FMC_Bank5_6-&gt;SDTR[<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a>];</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>    <span class="comment">/* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>    tmpr4 &amp;= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>                          FMC_SDTR1_TRCD));</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>    tmpr4 |=   (uint32_t)(((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a7f457a5412cf7a69c7874652cbea8bab">FMC_RowCycleDelay</a>)-1) &lt;&lt; 12) |</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#adaf9cc495484c76ec5ddbef73dea0c70">FMC_RPDelay</a>)-1) &lt;&lt; 20);</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>            </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>            FMC_Bank5_6-&gt;SDTR[<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a>] = tmpr4;</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>            FMC_Bank5_6-&gt;SDTR[FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>] = tmpr2;</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  }</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>  </div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>}</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga10525c1aa09c3987c090475d12eacec3"> 1053</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group4.html#ga10525c1aa09c3987c090475d12eacec3">FMC_SDRAMStructInit</a>(<a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a>* FMC_SDRAMInitStruct)  </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>{  </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>  <span class="comment">/* Reset SDRAM Init structure parameters values */</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a> = <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a>;</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adcf110c841cba601b0f773c779e2c6c3">FMC_ColumnBitsNumber</a> = <a class="code hl_define" href="group___f_m_c___column_bits___number.html#ga2a46afafd4eb6f00216ed2f7b851749a">FMC_ColumnBits_Number_8b</a>;</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a45b14fb38e334b0a695b92809e659976">FMC_RowBitsNumber</a> = <a class="code hl_define" href="group___f_m_c___row_bits___number.html#gac3f7afe42736c3de0de6af7251054c41">FMC_RowBits_Number_11b</a>; </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ae053bcd489ccf452d0696a389b22f82b">FMC_SDMemoryDataWidth</a> = <a class="code hl_define" href="group___f_m_c___s_d_memory___data___width.html#gacb2925f27ea6b1c82a5189baca7113dd">FMC_SDMemory_Width_16b</a>;</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a522a0a86e4c35baabdd8bcacdf888484">FMC_InternalBankNumber</a> = <a class="code hl_define" href="group___f_m_c___internal_bank___number.html#gaf67f1a28a9067a6cf00ab7d070200d9c">FMC_InternalBank_Number_4</a>; </div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adca851f4bc8335012d5c64376663af20">FMC_CASLatency</a> = <a class="code hl_define" href="group___f_m_c___c_a_s___latency.html#gae5ea7c858b9da07664d5821dc0c4fc0d">FMC_CAS_Latency_1</a>;  </div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a9c331280d1faededabff1967b67b271f">FMC_WriteProtection</a> = <a class="code hl_define" href="group___f_m_c___write___protection.html#ga9ccc2039b1747ab886755a35fb6b6880">FMC_Write_Protection_Enable</a>;</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a98375401705b5b62ee2319dbf0f5fd6b">FMC_SDClockPeriod</a> = <a class="code hl_define" href="group___f_m_c___s_d_clock___period.html#gae481f0a1c859d231072cd12fd8440e9b">FMC_SDClock_Disable</a>;</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a717df3e26afebd4131a19ee39751fa54">FMC_ReadBurst</a> = <a class="code hl_define" href="group___f_m_c___read___burst.html#gad75bbeaf16635cf0ecfc226eccf754f9">FMC_Read_Burst_Disable</a>;</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a0b62c97660b32af68c3c5f58088dc827">FMC_ReadPipeDelay</a> = <a class="code hl_define" href="group___f_m_c___read_pipe___delay.html#ga01fe88fe2bde099e577ff67de3536df9">FMC_ReadPipe_Delay_0</a>; </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>   </div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a630a67543d1edd9b80df53a0fd475329">FMC_LoadToActiveDelay</a> = 16;</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a1c2e179d483871f51a4b767402cb4443">FMC_ExitSelfRefreshDelay</a> = 16;</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a0f6b2289221094d3f91fc18414c7386c">FMC_SelfRefreshTime</a> = 16;</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a7f457a5412cf7a69c7874652cbea8bab">FMC_RowCycleDelay</a> = 16;</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#aad40f6686d7442fac8e19e7bae60de1d">FMC_WriteRecoveryTime</a> = 16;</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#adaf9cc495484c76ec5ddbef73dea0c70">FMC_RPDelay</a> = 16;</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a5e9c7f29393e72a5c351d4356dd39f74">FMC_RCDDelay</a> = 16;</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>  </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>}</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span> </div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga6763066f38f41c43808431fe31d84bd0"> 1083</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group4.html#ga6763066f38f41c43808431fe31d84bd0">FMC_SDRAMCmdConfig</a>(<a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m_command_type_def.html">FMC_SDRAMCommandTypeDef</a>* FMC_SDRAMCommandStruct)</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>{</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>  uint32_t tmpr = 0x0;</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>    </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>  <span class="comment">/* check parameters */</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___command___mode.html#ga0113b30fe2bb075047c3d1533c9dd23f">IS_FMC_COMMAND_MODE</a>(FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#adb3bc5fdd2c923dadc88ac216b25abf8">FMC_CommandMode</a>));</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___command___target.html#gae6007a41baa63f7de30ff0f7c80df729">IS_FMC_COMMAND_TARGET</a>(FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#adc4b9d7dd7727840ddf1b2141c3ce396">FMC_CommandTarget</a>));</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___auto_refresh___number.html#ga47174e153ca3f9d05f26df7feaf94b29">IS_FMC_AUTOREFRESH_NUMBER</a>(FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#a5d5f0aa442350be09070e1b08ff793fc">FMC_AutoRefreshNumber</a>));</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___mode_register___definition.html#ga498ccad88f462a069b4e330fb63ff54e">IS_FMC_MODE_REGISTER</a>(FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#a37ce72102bbf147e391ab8ed9f6f1d5c">FMC_ModeRegisterDefinition</a>));</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>  </div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>  tmpr =   (uint32_t)(FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#adb3bc5fdd2c923dadc88ac216b25abf8">FMC_CommandMode</a> |</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>                      FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#adc4b9d7dd7727840ddf1b2141c3ce396">FMC_CommandTarget</a> |</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>                     (((FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#a5d5f0aa442350be09070e1b08ff793fc">FMC_AutoRefreshNumber</a>)-1)&lt;&lt;5) |</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>                     ((FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#a37ce72102bbf147e391ab8ed9f6f1d5c">FMC_ModeRegisterDefinition</a>)&lt;&lt;9));</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>  </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  FMC_Bank5_6-&gt;SDCMR = tmpr;</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>}</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span> </div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga8665f3d9cbf8724fb4670eb058ec088b"> 1109</a></span>uint32_t <a class="code hl_function" href="group___f_m_c___group4.html#ga8665f3d9cbf8724fb4670eb058ec088b">FMC_GetModeStatus</a>(uint32_t SDRAM_Bank)</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>{</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>  </div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  <span class="comment">/* Check the parameter */</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga6e6ad53e86e94a04771139e4f27e6405">IS_FMC_SDRAM_BANK</a>(SDRAM_Bank));</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span> </div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>  <span class="comment">/* Get the busy flag status */</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>  <span class="keywordflow">if</span>(SDRAM_Bank == <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a>)</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  {</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>    tmpreg = (uint32_t)(FMC_Bank5_6-&gt;SDSR &amp; FMC_SDSR_MODES1); </div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  }</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  {</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>    tmpreg = ((uint32_t)(FMC_Bank5_6-&gt;SDSR &amp; FMC_SDSR_MODES2) &gt;&gt; 2);</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>  }</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>  </div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  <span class="comment">/* Return the mode status */</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>  <span class="keywordflow">return</span> tmpreg;</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>}</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span> </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga2afbfa0f4b21360afaa5072958cb32de"> 1135</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group4.html#ga2afbfa0f4b21360afaa5072958cb32de">FMC_SetRefreshCount</a>(uint32_t FMC_Count)</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>{</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>  <span class="comment">/* check the parameters */</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___refresh__count.html#ga1ea0e2693bb486253fd39a9ab6345168">IS_FMC_REFRESH_COUNT</a>(FMC_Count));</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>  </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>  FMC_Bank5_6-&gt;SDRTR |= (FMC_Count&lt;&lt;1);</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>   </div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>}</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga3ef0eefbb2011425035486b212fdb414"> 1149</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group4.html#ga3ef0eefbb2011425035486b212fdb414">FMC_SetAutoRefresh_Number</a>(uint32_t FMC_Number)</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>{</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>  <span class="comment">/* check the parameters */</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___auto_refresh___number.html#ga47174e153ca3f9d05f26df7feaf94b29">IS_FMC_AUTOREFRESH_NUMBER</a>(FMC_Number));</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>  </div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>  FMC_Bank5_6-&gt;SDCMR |= (FMC_Number &lt;&lt; 5);   </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>}</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span> </div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga2060ee97746dfc44c6b3e6cde2dab920"> 1165</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group4.html#ga2060ee97746dfc44c6b3e6cde2dab920">FMC_SDRAMWriteProtectionConfig</a>(uint32_t SDRAM_Bank, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>{</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>  <span class="comment">/* Check the parameter */</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga6e6ad53e86e94a04771139e4f27e6405">IS_FMC_SDRAM_BANK</a>(SDRAM_Bank));</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>  </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>  {</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>    FMC_Bank5_6-&gt;SDCR[SDRAM_Bank] |= <a class="code hl_define" href="group___f_m_c___write___protection.html#ga9ccc2039b1747ab886755a35fb6b6880">FMC_Write_Protection_Enable</a>;    </div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>  }</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>  {</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>    FMC_Bank5_6-&gt;SDCR[SDRAM_Bank] &amp;= <a class="code hl_define" href="group___f_m_c.html#ga91932b7d3914371044af3f0067953649">SDCR_WriteProtection_RESET</a>;</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>  } </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>  </div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>}</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span> </div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga2fdade651b5ee2e81b249d9ce4036671"> 1217</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group5.html#ga2fdade651b5ee2e81b249d9ce4036671">FMC_ITConfig</a>(uint32_t FMC_Bank, uint32_t FMC_IT, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>{</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___interrupt__sources.html#ga1d6f1e2668e7412a22d15b7573fa0891">IS_FMC_IT_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___interrupt__sources.html#ga9ab5334b33b6678924f3a1b840d6988d">IS_FMC_IT</a>(FMC_IT));  </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  </div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>  {</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>    <span class="comment">/* Enable the selected FMC_Bank2 interrupts */</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>    <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>    {</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>      FMC_Bank2-&gt;SR2 |= FMC_IT;</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>    }</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>    <span class="comment">/* Enable the selected FMC_Bank3 interrupts */</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gab275c5e965c9651b10ce4008ad31eed2">FMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>    {</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>      FMC_Bank3-&gt;SR3 |= FMC_IT;</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>    }</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>    <span class="comment">/* Enable the selected FMC_Bank4 interrupts */</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FMC_Bank == <a class="code hl_define" href="group___f_m_c___p_c_c_a_r_d___bank.html#gac4637539a610ddad35bf6f6b394af8cf">FMC_Bank4_PCCARD</a>)</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>    {</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>      FMC_Bank4-&gt;SR4 |= FMC_IT;    </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>    }</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>    <span class="comment">/* Enable the selected FMC_Bank5_6 interrupt */</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>    {</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>      <span class="comment">/* Enables the interrupt if the refresh error flag is set */</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>      FMC_Bank5_6-&gt;SDRTR |= FMC_IT; </div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>    }</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>  }</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>  {</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>    <span class="comment">/* Disable the selected FMC_Bank2 interrupts */</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>    <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>    {</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>      </div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>      FMC_Bank2-&gt;SR2 &amp;= (uint32_t)~FMC_IT;</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>    }</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>    <span class="comment">/* Disable the selected FMC_Bank3 interrupts */</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gab275c5e965c9651b10ce4008ad31eed2">FMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>    {</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>      FMC_Bank3-&gt;SR3 &amp;= (uint32_t)~FMC_IT;</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>    }</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>    <span class="comment">/* Disable the selected FMC_Bank4 interrupts */</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___p_c_c_a_r_d___bank.html#gac4637539a610ddad35bf6f6b394af8cf">FMC_Bank4_PCCARD</a>)</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>    {</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>      FMC_Bank4-&gt;SR4 &amp;= (uint32_t)~FMC_IT;    </div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>    }</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>    <span class="comment">/* Disable the selected FMC_Bank5_6 interrupt */</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>    {</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>      <span class="comment">/* Disables the interrupt if the refresh error flag is not set */</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>      FMC_Bank5_6-&gt;SDRTR &amp;= (uint32_t)~FMC_IT; </div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>    }</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>  }</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>}</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span> </div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga96c4bf0f4ed790f8e6b25e6ea8fc5706"> 1294</a></span><a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code hl_function" href="group___f_m_c___group5.html#ga96c4bf0f4ed790f8e6b25e6ea8fc5706">FMC_GetFlagStatus</a>(uint32_t FMC_Bank, uint32_t FMC_FLAG)</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>{</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>  uint32_t tmpsr = 0x00000000;</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  </div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___flags.html#gaa70c363e0552a993630a916f504380c8">IS_FMC_GETFLAG_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___flags.html#gab0718f4132a9a59fd12e1fd61c87975b">IS_FMC_GET_FLAG</a>(FMC_FLAG));</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  </div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>  <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>  {</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>    tmpsr = FMC_Bank2-&gt;SR2;</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>  }  </div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gab275c5e965c9651b10ce4008ad31eed2">FMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>  {</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>    tmpsr = FMC_Bank3-&gt;SR3;</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>  }</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___p_c_c_a_r_d___bank.html#gac4637539a610ddad35bf6f6b394af8cf">FMC_Bank4_PCCARD</a>)</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>  {</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>    tmpsr = FMC_Bank4-&gt;SR4;</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>  }</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  <span class="keywordflow">else</span> </div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>  {</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>    tmpsr = FMC_Bank5_6-&gt;SDSR;</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>  }</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  </div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>  <span class="comment">/* Get the flag status */</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>  <span class="keywordflow">if</span> ((tmpsr &amp; FMC_FLAG) != FMC_FLAG )</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>  {</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>  }</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>  {</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>  }</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>  <span class="comment">/* Return the flag status */</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>  <span class="keywordflow">return</span> bitstatus;</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>}</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span> </div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga958e634cf6a19d5094b503ca3ec5a969"> 1350</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group5.html#ga958e634cf6a19d5094b503ca3ec5a969">FMC_ClearFlag</a>(uint32_t FMC_Bank, uint32_t FMC_FLAG)</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>{</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___flags.html#gaa70c363e0552a993630a916f504380c8">IS_FMC_GETFLAG_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___flags.html#gae0e233bbd341b512444fb1f6bb12b4d5">IS_FMC_CLEAR_FLAG</a>(FMC_FLAG)) ;</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>    </div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>  <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>  {</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>    FMC_Bank2-&gt;SR2 &amp;= (~FMC_FLAG); </div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  }  </div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gab275c5e965c9651b10ce4008ad31eed2">FMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>  {</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>    FMC_Bank3-&gt;SR3 &amp;= (~FMC_FLAG);</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>  }</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___p_c_c_a_r_d___bank.html#gac4637539a610ddad35bf6f6b394af8cf">FMC_Bank4_PCCARD</a>)</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>  {</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>    FMC_Bank4-&gt;SR4 &amp;= (~FMC_FLAG);</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>  }</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>  <span class="comment">/* FMC_Bank5_6 SDRAM*/</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>  {</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>    FMC_Bank5_6-&gt;SDRTR &amp;= (~FMC_FLAG);</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>  }</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>  </div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>}</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span> </div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gab3bd44a2bde613ed9bc46e6de1c2a29a"> 1393</a></span><a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> <a class="code hl_function" href="group___f_m_c___group5.html#gab3bd44a2bde613ed9bc46e6de1c2a29a">FMC_GetITStatus</a>(uint32_t FMC_Bank, uint32_t FMC_IT)</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>{</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>  <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>  uint32_t tmpsr = 0x0;</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>  uint32_t tmpsr2 = 0x0;</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>  uint32_t itstatus = 0x0;</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>  uint32_t itenable = 0x0; </div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>  </div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___interrupt__sources.html#ga1d6f1e2668e7412a22d15b7573fa0891">IS_FMC_IT_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___interrupt__sources.html#ga6f7224daa364e14af0c3effecc24966a">IS_FMC_GET_IT</a>(FMC_IT));</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>  </div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>  <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>  {</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>    tmpsr = FMC_Bank2-&gt;SR2;</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>  }  </div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gab275c5e965c9651b10ce4008ad31eed2">FMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>  {</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>    tmpsr = FMC_Bank3-&gt;SR3;</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  }</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___p_c_c_a_r_d___bank.html#gac4637539a610ddad35bf6f6b394af8cf">FMC_Bank4_PCCARD</a>)</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>  {</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>    tmpsr = FMC_Bank4-&gt;SR4;</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>  }</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>  <span class="comment">/* FMC_Bank5_6 SDRAM*/</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>  {</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>    tmpsr = FMC_Bank5_6-&gt;SDRTR;</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>    tmpsr2 = FMC_Bank5_6-&gt;SDSR;</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>  } </div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>  </div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>  <span class="comment">/* get the IT enable bit status*/</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>  itenable = tmpsr &amp; FMC_IT;</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>  </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>  <span class="comment">/* get the corresponding IT Flag status*/</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>  <span class="keywordflow">if</span>((FMC_Bank == <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a>) || (FMC_Bank == <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga9de10d877ef03d0e8299eae0ac9cb40f">FMC_Bank2_SDRAM</a>))</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>  {</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>    itstatus = tmpsr2 &amp; FMC_SDSR_RE;  </div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>  }           </div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>  {</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>    itstatus = tmpsr &amp; (FMC_IT &gt;&gt; 3);  </div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>  }  </div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>  </div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>  <span class="keywordflow">if</span> ((itstatus != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)  &amp;&amp; (itenable != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>))</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>  {</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>  }</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>  {</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>  }</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>  <span class="keywordflow">return</span> bitstatus; </div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>}</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span> </div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga0ba5c3140b7fac12ddab1cf65522ca4c"> 1465</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group5.html#ga0ba5c3140b7fac12ddab1cf65522ca4c">FMC_ClearITPendingBit</a>(uint32_t FMC_Bank, uint32_t FMC_IT)</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>{</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___interrupt__sources.html#ga1d6f1e2668e7412a22d15b7573fa0891">IS_FMC_IT_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___interrupt__sources.html#ga9ab5334b33b6678924f3a1b840d6988d">IS_FMC_IT</a>(FMC_IT));</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>    </div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>  <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>  {</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>    FMC_Bank2-&gt;SR2 &amp;= ~(FMC_IT &gt;&gt; 3); </div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>  }  </div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gab275c5e965c9651b10ce4008ad31eed2">FMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>  {</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>    FMC_Bank3-&gt;SR3 &amp;= ~(FMC_IT &gt;&gt; 3);</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>  }</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___p_c_c_a_r_d___bank.html#gac4637539a610ddad35bf6f6b394af8cf">FMC_Bank4_PCCARD</a>)</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>  {</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>    FMC_Bank4-&gt;SR4 &amp;= ~(FMC_IT &gt;&gt; 3);</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>  }</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>  <span class="comment">/* FMC_Bank5_6 SDRAM*/</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>  {</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>    FMC_Bank5_6-&gt;SDRTR |= FMC_SDRTR_CRE;</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>  }</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>}</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span> </div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___exported__types_html_ga39d4411201fb731279ad5a409b2b80d7"><div class="ttname"><a href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="agroup___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00778">stm32f4xx.h:778</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdeci">@ SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdeci">@ DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___f_m_c___access___mode_html_ga58b866678b9c955f09a09ba788ddb19c"><div class="ttname"><a href="group___f_m_c___access___mode.html#ga58b866678b9c955f09a09ba788ddb19c">IS_FMC_ACCESS_MODE</a></div><div class="ttdeci">#define IS_FMC_ACCESS_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00626">stm32f4xx_fmc.h:626</a></div></div>
<div class="ttc" id="agroup___f_m_c___access___mode_html_ga8eb0afb97ccf5090851a43547bba0599"><div class="ttname"><a href="group___f_m_c___access___mode.html#ga8eb0afb97ccf5090851a43547bba0599">FMC_AccessMode_A</a></div><div class="ttdeci">#define FMC_AccessMode_A</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00621">stm32f4xx_fmc.h:621</a></div></div>
<div class="ttc" id="agroup___f_m_c___address___hold___time_html_ga002b3954d17bfb849c9df898af8eb386"><div class="ttname"><a href="group___f_m_c___address___hold___time.html#ga002b3954d17bfb849c9df898af8eb386">IS_FMC_ADDRESS_HOLD_TIME</a></div><div class="ttdeci">#define IS_FMC_ADDRESS_HOLD_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00581">stm32f4xx_fmc.h:581</a></div></div>
<div class="ttc" id="agroup___f_m_c___address___setup___time_html_gaa72ca969f22ed547020aab2f884a352b"><div class="ttname"><a href="group___f_m_c___address___setup___time.html#gaa72ca969f22ed547020aab2f884a352b">IS_FMC_ADDRESS_SETUP_TIME</a></div><div class="ttdeci">#define IS_FMC_ADDRESS_SETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00573">stm32f4xx_fmc.h:573</a></div></div>
<div class="ttc" id="agroup___f_m_c___asynchronous_wait_html_gaa17de7979f4069d9a6d79a09d7d1f94f"><div class="ttname"><a href="group___f_m_c___asynchronous_wait.html#gaa17de7979f4069d9a6d79a09d7d1f94f">IS_FMC_ASYNWAIT</a></div><div class="ttdeci">#define IS_FMC_ASYNWAIT(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00466">stm32f4xx_fmc.h:466</a></div></div>
<div class="ttc" id="agroup___f_m_c___asynchronous_wait_html_gadf40ce51c6c6f09b640519db00f18a09"><div class="ttname"><a href="group___f_m_c___asynchronous_wait.html#gadf40ce51c6c6f09b640519db00f18a09">FMC_AsynchronousWait_Disable</a></div><div class="ttdeci">#define FMC_AsynchronousWait_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00463">stm32f4xx_fmc.h:463</a></div></div>
<div class="ttc" id="agroup___f_m_c___auto_refresh___number_html_ga47174e153ca3f9d05f26df7feaf94b29"><div class="ttname"><a href="group___f_m_c___auto_refresh___number.html#ga47174e153ca3f9d05f26df7feaf94b29">IS_FMC_AUTOREFRESH_NUMBER</a></div><div class="ttdeci">#define IS_FMC_AUTOREFRESH_NUMBER(NUMBER)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00986">stm32f4xx_fmc.h:986</a></div></div>
<div class="ttc" id="agroup___f_m_c___burst___access___mode_html_ga0892dc77328587b787d825e95fc9c3e4"><div class="ttname"><a href="group___f_m_c___burst___access___mode.html#ga0892dc77328587b787d825e95fc9c3e4">IS_FMC_BURSTMODE</a></div><div class="ttdeci">#define IS_FMC_BURSTMODE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00454">stm32f4xx_fmc.h:454</a></div></div>
<div class="ttc" id="agroup___f_m_c___burst___access___mode_html_gaeb3ecdfe98d72765a424062d5a40a029"><div class="ttname"><a href="group___f_m_c___burst___access___mode.html#gaeb3ecdfe98d72765a424062d5a40a029">FMC_BurstAccessMode_Enable</a></div><div class="ttdeci">#define FMC_BurstAccessMode_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00452">stm32f4xx_fmc.h:452</a></div></div>
<div class="ttc" id="agroup___f_m_c___burst___access___mode_html_gafcf9945b6da5241eef1677bac9e7c2a7"><div class="ttname"><a href="group___f_m_c___burst___access___mode.html#gafcf9945b6da5241eef1677bac9e7c2a7">FMC_BurstAccessMode_Disable</a></div><div class="ttdeci">#define FMC_BurstAccessMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00451">stm32f4xx_fmc.h:451</a></div></div>
<div class="ttc" id="agroup___f_m_c___bus___turn__around___duration_html_ga1aa55e3a0bbd7a31a1e28017d7f527ba"><div class="ttname"><a href="group___f_m_c___bus___turn__around___duration.html#ga1aa55e3a0bbd7a31a1e28017d7f527ba">IS_FMC_TURNAROUND_TIME</a></div><div class="ttdeci">#define IS_FMC_TURNAROUND_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00597">stm32f4xx_fmc.h:597</a></div></div>
<div class="ttc" id="agroup___f_m_c___c_a_s___latency_html_ga451b1f92c5d11737046e5c5a43b0e514"><div class="ttname"><a href="group___f_m_c___c_a_s___latency.html#ga451b1f92c5d11737046e5c5a43b0e514">IS_FMC_CAS_LATENCY</a></div><div class="ttdeci">#define IS_FMC_CAS_LATENCY(LATENCY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00823">stm32f4xx_fmc.h:823</a></div></div>
<div class="ttc" id="agroup___f_m_c___c_a_s___latency_html_gae5ea7c858b9da07664d5821dc0c4fc0d"><div class="ttname"><a href="group___f_m_c___c_a_s___latency.html#gae5ea7c858b9da07664d5821dc0c4fc0d">FMC_CAS_Latency_1</a></div><div class="ttdeci">#define FMC_CAS_Latency_1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00819">stm32f4xx_fmc.h:819</a></div></div>
<div class="ttc" id="agroup___f_m_c___c_l_k___division_html_gad61a20de71250a74f5e73ba9293e55ab"><div class="ttname"><a href="group___f_m_c___c_l_k___division.html#gad61a20de71250a74f5e73ba9293e55ab">IS_FMC_CLK_DIV</a></div><div class="ttdeci">#define IS_FMC_CLK_DIV(DIV)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00605">stm32f4xx_fmc.h:605</a></div></div>
<div class="ttc" id="agroup___f_m_c___column_bits___number_html_ga2a46afafd4eb6f00216ed2f7b851749a"><div class="ttname"><a href="group___f_m_c___column_bits___number.html#ga2a46afafd4eb6f00216ed2f7b851749a">FMC_ColumnBits_Number_8b</a></div><div class="ttdeci">#define FMC_ColumnBits_Number_8b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00758">stm32f4xx_fmc.h:758</a></div></div>
<div class="ttc" id="agroup___f_m_c___column_bits___number_html_ga797129e2dfa1611b0692eb4ae7563183"><div class="ttname"><a href="group___f_m_c___column_bits___number.html#ga797129e2dfa1611b0692eb4ae7563183">IS_FMC_COLUMNBITS_NUMBER</a></div><div class="ttdeci">#define IS_FMC_COLUMNBITS_NUMBER(COLUMN)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00763">stm32f4xx_fmc.h:763</a></div></div>
<div class="ttc" id="agroup___f_m_c___command___mode_html_ga0113b30fe2bb075047c3d1533c9dd23f"><div class="ttname"><a href="group___f_m_c___command___mode.html#ga0113b30fe2bb075047c3d1533c9dd23f">IS_FMC_COMMAND_MODE</a></div><div class="ttdeci">#define IS_FMC_COMMAND_MODE(COMMAND)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00956">stm32f4xx_fmc.h:956</a></div></div>
<div class="ttc" id="agroup___f_m_c___command___target_html_gae6007a41baa63f7de30ff0f7c80df729"><div class="ttname"><a href="group___f_m_c___command___target.html#gae6007a41baa63f7de30ff0f7c80df729">IS_FMC_COMMAND_TARGET</a></div><div class="ttdeci">#define IS_FMC_COMMAND_TARGET(TARGET)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00975">stm32f4xx_fmc.h:975</a></div></div>
<div class="ttc" id="agroup___f_m_c___continous___clock_html_ga3171277af9c6cae158714b5e9d03df6a"><div class="ttname"><a href="group___f_m_c___continous___clock.html#ga3171277af9c6cae158714b5e9d03df6a">IS_FMC_CONTINOUS_CLOCK</a></div><div class="ttdeci">#define IS_FMC_CONTINOUS_CLOCK(CCLOCK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00564">stm32f4xx_fmc.h:564</a></div></div>
<div class="ttc" id="agroup___f_m_c___continous___clock_html_ga70becc933104a586cb507435a544d0aa"><div class="ttname"><a href="group___f_m_c___continous___clock.html#ga70becc933104a586cb507435a544d0aa">FMC_CClock_SyncAsync</a></div><div class="ttdeci">#define FMC_CClock_SyncAsync</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00562">stm32f4xx_fmc.h:562</a></div></div>
<div class="ttc" id="agroup___f_m_c___continous___clock_html_gaf01044f6613141f4038f85eb43808261"><div class="ttname"><a href="group___f_m_c___continous___clock.html#gaf01044f6613141f4038f85eb43808261">FMC_CClock_SyncOnly</a></div><div class="ttdeci">#define FMC_CClock_SyncOnly</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00561">stm32f4xx_fmc.h:561</a></div></div>
<div class="ttc" id="agroup___f_m_c___data___address___bus___multiplexing_html_ga0c2165ff50f78bb8cdd3d1bc90677486"><div class="ttname"><a href="group___f_m_c___data___address___bus___multiplexing.html#ga0c2165ff50f78bb8cdd3d1bc90677486">FMC_DataAddressMux_Enable</a></div><div class="ttdeci">#define FMC_DataAddressMux_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00409">stm32f4xx_fmc.h:409</a></div></div>
<div class="ttc" id="agroup___f_m_c___data___address___bus___multiplexing_html_ga2b0a4928e29e10a1589f60b1ad4ed7ec"><div class="ttname"><a href="group___f_m_c___data___address___bus___multiplexing.html#ga2b0a4928e29e10a1589f60b1ad4ed7ec">IS_FMC_MUX</a></div><div class="ttdeci">#define IS_FMC_MUX(MUX)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00411">stm32f4xx_fmc.h:411</a></div></div>
<div class="ttc" id="agroup___f_m_c___data___latency_html_ga18f9f260d2be1a02be2747c7627ebe13"><div class="ttname"><a href="group___f_m_c___data___latency.html#ga18f9f260d2be1a02be2747c7627ebe13">IS_FMC_DATA_LATENCY</a></div><div class="ttdeci">#define IS_FMC_DATA_LATENCY(LATENCY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00613">stm32f4xx_fmc.h:613</a></div></div>
<div class="ttc" id="agroup___f_m_c___data___setup___time_html_ga26aec4fbc8d24ef9e42adcb2f0117233"><div class="ttname"><a href="group___f_m_c___data___setup___time.html#ga26aec4fbc8d24ef9e42adcb2f0117233">IS_FMC_DATASETUP_TIME</a></div><div class="ttdeci">#define IS_FMC_DATASETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00589">stm32f4xx_fmc.h:589</a></div></div>
<div class="ttc" id="agroup___f_m_c___e_c_c___page___size_html_ga932ac250f7d285ffba183da9de6651a0"><div class="ttname"><a href="group___f_m_c___e_c_c___page___size.html#ga932ac250f7d285ffba183da9de6651a0">IS_FMC_ECCPAGE_SIZE</a></div><div class="ttdeci">#define IS_FMC_ECCPAGE_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00688">stm32f4xx_fmc.h:688</a></div></div>
<div class="ttc" id="agroup___f_m_c___e_c_c___page___size_html_gaa4b0a50a37f67c4d4d6d6c1d25837daf"><div class="ttname"><a href="group___f_m_c___e_c_c___page___size.html#gaa4b0a50a37f67c4d4d6d6c1d25837daf">FMC_ECCPageSize_256Bytes</a></div><div class="ttdeci">#define FMC_ECCPageSize_256Bytes</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00681">stm32f4xx_fmc.h:681</a></div></div>
<div class="ttc" id="agroup___f_m_c___e_c_c_html_ga2301647e0c5131f641a30f61fda4a761"><div class="ttname"><a href="group___f_m_c___e_c_c.html#ga2301647e0c5131f641a30f61fda4a761">FMC_ECC_Disable</a></div><div class="ttdeci">#define FMC_ECC_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00669">stm32f4xx_fmc.h:669</a></div></div>
<div class="ttc" id="agroup___f_m_c___e_c_c_html_ga97410a9034aa259fa87db6fe3c2f994d"><div class="ttname"><a href="group___f_m_c___e_c_c.html#ga97410a9034aa259fa87db6fe3c2f994d">IS_FMC_ECC_STATE</a></div><div class="ttdeci">#define IS_FMC_ECC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00672">stm32f4xx_fmc.h:672</a></div></div>
<div class="ttc" id="agroup___f_m_c___exit_self_refresh___delay_html_gabd63be41b834225be30ba0b28ee6330b"><div class="ttname"><a href="group___f_m_c___exit_self_refresh___delay.html#gabd63be41b834225be30ba0b28ee6330b">IS_FMC_EXITSELFREFRESH_DELAY</a></div><div class="ttdeci">#define IS_FMC_EXITSELFREFRESH_DELAY(DELAY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00899">stm32f4xx_fmc.h:899</a></div></div>
<div class="ttc" id="agroup___f_m_c___extended___mode_html_ga206981f0e327db623767968ddf04f3c5"><div class="ttname"><a href="group___f_m_c___extended___mode.html#ga206981f0e327db623767968ddf04f3c5">FMC_ExtendedMode_Enable</a></div><div class="ttdeci">#define FMC_ExtendedMode_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00536">stm32f4xx_fmc.h:536</a></div></div>
<div class="ttc" id="agroup___f_m_c___extended___mode_html_gab2c6ec0443d789cbb8ee1c0a282acd5b"><div class="ttname"><a href="group___f_m_c___extended___mode.html#gab2c6ec0443d789cbb8ee1c0a282acd5b">FMC_ExtendedMode_Disable</a></div><div class="ttdeci">#define FMC_ExtendedMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00535">stm32f4xx_fmc.h:535</a></div></div>
<div class="ttc" id="agroup___f_m_c___extended___mode_html_gad1017e00ef385503f521d18adbcc8a1b"><div class="ttname"><a href="group___f_m_c___extended___mode.html#gad1017e00ef385503f521d18adbcc8a1b">IS_FMC_EXTENDED_MODE</a></div><div class="ttdeci">#define IS_FMC_EXTENDED_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00538">stm32f4xx_fmc.h:538</a></div></div>
<div class="ttc" id="agroup___f_m_c___flags_html_gaa70c363e0552a993630a916f504380c8"><div class="ttname"><a href="group___f_m_c___flags.html#gaa70c363e0552a993630a916f504380c8">IS_FMC_GETFLAG_BANK</a></div><div class="ttdeci">#define IS_FMC_GETFLAG_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l01062">stm32f4xx_fmc.h:1062</a></div></div>
<div class="ttc" id="agroup___f_m_c___flags_html_gab0718f4132a9a59fd12e1fd61c87975b"><div class="ttname"><a href="group___f_m_c___flags.html#gab0718f4132a9a59fd12e1fd61c87975b">IS_FMC_GET_FLAG</a></div><div class="ttdeci">#define IS_FMC_GET_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l01055">stm32f4xx_fmc.h:1055</a></div></div>
<div class="ttc" id="agroup___f_m_c___flags_html_gae0e233bbd341b512444fb1f6bb12b4d5"><div class="ttname"><a href="group___f_m_c___flags.html#gae0e233bbd341b512444fb1f6bb12b4d5">IS_FMC_CLEAR_FLAG</a></div><div class="ttdeci">#define IS_FMC_CLEAR_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l01069">stm32f4xx_fmc.h:1069</a></div></div>
<div class="ttc" id="agroup___f_m_c___group1_html_ga749f92c3e2da92108640a24219bcbdb2"><div class="ttname"><a href="group___f_m_c___group1.html#ga749f92c3e2da92108640a24219bcbdb2">FMC_NORSRAMDeInit</a></div><div class="ttdeci">void FMC_NORSRAMDeInit(uint32_t FMC_Bank)</div><div class="ttdoc">De-initializes the FMC NOR/SRAM Banks registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00136">stm32f4xx_fmc.c:136</a></div></div>
<div class="ttc" id="agroup___f_m_c___group1_html_ga8f54c7882b41fa5ac2f43caf3a4f2f1a"><div class="ttname"><a href="group___f_m_c___group1.html#ga8f54c7882b41fa5ac2f43caf3a4f2f1a">FMC_NORSRAMCmd</a></div><div class="ttdeci">void FMC_NORSRAMCmd(uint32_t FMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified NOR/SRAM Memory Bank.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00313">stm32f4xx_fmc.c:313</a></div></div>
<div class="ttc" id="agroup___f_m_c___group1_html_gad2795ba520c62d1232741e7f9c5db987"><div class="ttname"><a href="group___f_m_c___group1.html#gad2795ba520c62d1232741e7f9c5db987">FMC_NORSRAMStructInit</a></div><div class="ttdeci">void FMC_NORSRAMStructInit(FMC_NORSRAMInitTypeDef *FMC_NORSRAMInitStruct)</div><div class="ttdoc">Fills each FMC_NORSRAMInitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00280">stm32f4xx_fmc.c:280</a></div></div>
<div class="ttc" id="agroup___f_m_c___group1_html_gae40ccb4f667c0242c737140103cc7ad0"><div class="ttname"><a href="group___f_m_c___group1.html#gae40ccb4f667c0242c737140103cc7ad0">FMC_NORSRAMInit</a></div><div class="ttdeci">void FMC_NORSRAMInit(FMC_NORSRAMInitTypeDef *FMC_NORSRAMInitStruct)</div><div class="ttdoc">Initializes the FMC NOR/SRAM Banks according to the specified parameters in the FMC_NORSRAMInitStruct...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00163">stm32f4xx_fmc.c:163</a></div></div>
<div class="ttc" id="agroup___f_m_c___group2_html_ga46cbc8fb470c9b0e3ef92b3d22fd929d"><div class="ttname"><a href="group___f_m_c___group2.html#ga46cbc8fb470c9b0e3ef92b3d22fd929d">FMC_NANDCmd</a></div><div class="ttdeci">void FMC_NANDCmd(uint32_t FMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified NAND Memory Bank.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00557">stm32f4xx_fmc.c:557</a></div></div>
<div class="ttc" id="agroup___f_m_c___group2_html_ga86378cc9a399d98341947de31de6ca38"><div class="ttname"><a href="group___f_m_c___group2.html#ga86378cc9a399d98341947de31de6ca38">FMC_NANDStructInit</a></div><div class="ttdeci">void FMC_NANDStructInit(FMC_NANDInitTypeDef *FMC_NANDInitStruct)</div><div class="ttdoc">Fills each FMC_NANDInitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00528">stm32f4xx_fmc.c:528</a></div></div>
<div class="ttc" id="agroup___f_m_c___group2_html_ga8d5d23606ce3bea136597a77f8f2e90f"><div class="ttname"><a href="group___f_m_c___group2.html#ga8d5d23606ce3bea136597a77f8f2e90f">FMC_GetECC</a></div><div class="ttdeci">uint32_t FMC_GetECC(uint32_t FMC_Bank)</div><div class="ttdoc">Returns the error correction code register value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00636">stm32f4xx_fmc.c:636</a></div></div>
<div class="ttc" id="agroup___f_m_c___group2_html_ga9c29c9aa941b287029d82677fa3dfa17"><div class="ttname"><a href="group___f_m_c___group2.html#ga9c29c9aa941b287029d82677fa3dfa17">FMC_NANDInit</a></div><div class="ttdeci">void FMC_NANDInit(FMC_NANDInitTypeDef *FMC_NANDInitStruct)</div><div class="ttdoc">Initializes the FMC NAND Banks according to the specified parameters in the FMC_NANDInitStruct.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00417">stm32f4xx_fmc.c:417</a></div></div>
<div class="ttc" id="agroup___f_m_c___group2_html_gac5b4f01f97763142aa3b30109644b080"><div class="ttname"><a href="group___f_m_c___group2.html#gac5b4f01f97763142aa3b30109644b080">FMC_NANDDeInit</a></div><div class="ttdeci">void FMC_NANDDeInit(uint32_t FMC_Bank)</div><div class="ttdoc">De-initializes the FMC NAND Banks registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00386">stm32f4xx_fmc.c:386</a></div></div>
<div class="ttc" id="agroup___f_m_c___group2_html_gaff3cd9fd6ad0ba655f3edc9af9d2960a"><div class="ttname"><a href="group___f_m_c___group2.html#gaff3cd9fd6ad0ba655f3edc9af9d2960a">FMC_NANDECCCmd</a></div><div class="ttdeci">void FMC_NANDECCCmd(uint32_t FMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the FMC NAND ECC feature.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00597">stm32f4xx_fmc.c:597</a></div></div>
<div class="ttc" id="agroup___f_m_c___group3_html_ga66b705a5d9641b7e11eb04a55f71aa15"><div class="ttname"><a href="group___f_m_c___group3.html#ga66b705a5d9641b7e11eb04a55f71aa15">FMC_PCCARDStructInit</a></div><div class="ttdeci">void FMC_PCCARDStructInit(FMC_PCCARDInitTypeDef *FMC_PCCARDInitStruct)</div><div class="ttdoc">Fills each FMC_PCCARDInitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00808">stm32f4xx_fmc.c:808</a></div></div>
<div class="ttc" id="agroup___f_m_c___group3_html_gab059d9104d57a7778fa09582ff39ced5"><div class="ttname"><a href="group___f_m_c___group3.html#gab059d9104d57a7778fa09582ff39ced5">FMC_PCCARDInit</a></div><div class="ttdeci">void FMC_PCCARDInit(FMC_PCCARDInitTypeDef *FMC_PCCARDInitStruct)</div><div class="ttdoc">Initializes the FMC PCCARD Bank according to the specified parameters in the FMC_PCCARDInitStruct.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00717">stm32f4xx_fmc.c:717</a></div></div>
<div class="ttc" id="agroup___f_m_c___group3_html_gac2baadf965a2ce6593809f47e8251f80"><div class="ttname"><a href="group___f_m_c___group3.html#gac2baadf965a2ce6593809f47e8251f80">FMC_PCCARDDeInit</a></div><div class="ttdeci">void FMC_PCCARDDeInit(void)</div><div class="ttdoc">De-initializes the FMC PCCARD Bank registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00700">stm32f4xx_fmc.c:700</a></div></div>
<div class="ttc" id="agroup___f_m_c___group3_html_gacc7822ea3bec955244830a11107dca56"><div class="ttname"><a href="group___f_m_c___group3.html#gacc7822ea3bec955244830a11107dca56">FMC_PCCARDCmd</a></div><div class="ttdeci">void FMC_PCCARDCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PCCARD Memory Bank.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00834">stm32f4xx_fmc.c:834</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_ga10525c1aa09c3987c090475d12eacec3"><div class="ttname"><a href="group___f_m_c___group4.html#ga10525c1aa09c3987c090475d12eacec3">FMC_SDRAMStructInit</a></div><div class="ttdeci">void FMC_SDRAMStructInit(FMC_SDRAMInitTypeDef *FMC_SDRAMInitStruct)</div><div class="ttdoc">Fills each FMC_SDRAMInitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l01053">stm32f4xx_fmc.c:1053</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_ga2060ee97746dfc44c6b3e6cde2dab920"><div class="ttname"><a href="group___f_m_c___group4.html#ga2060ee97746dfc44c6b3e6cde2dab920">FMC_SDRAMWriteProtectionConfig</a></div><div class="ttdeci">void FMC_SDRAMWriteProtectionConfig(uint32_t SDRAM_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables write protection to the specified FMC SDRAM Bank.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l01165">stm32f4xx_fmc.c:1165</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_ga2afbfa0f4b21360afaa5072958cb32de"><div class="ttname"><a href="group___f_m_c___group4.html#ga2afbfa0f4b21360afaa5072958cb32de">FMC_SetRefreshCount</a></div><div class="ttdeci">void FMC_SetRefreshCount(uint32_t FMC_Count)</div><div class="ttdoc">defines the SDRAM Memory Refresh rate.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l01135">stm32f4xx_fmc.c:1135</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_ga3ef0eefbb2011425035486b212fdb414"><div class="ttname"><a href="group___f_m_c___group4.html#ga3ef0eefbb2011425035486b212fdb414">FMC_SetAutoRefresh_Number</a></div><div class="ttdeci">void FMC_SetAutoRefresh_Number(uint32_t FMC_Number)</div><div class="ttdoc">Sets the Number of consecutive SDRAM Memory auto Refresh commands.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l01149">stm32f4xx_fmc.c:1149</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_ga6763066f38f41c43808431fe31d84bd0"><div class="ttname"><a href="group___f_m_c___group4.html#ga6763066f38f41c43808431fe31d84bd0">FMC_SDRAMCmdConfig</a></div><div class="ttdeci">void FMC_SDRAMCmdConfig(FMC_SDRAMCommandTypeDef *FMC_SDRAMCommandStruct)</div><div class="ttdoc">Configures the SDRAM memory command issued when the device is accessed.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l01083">stm32f4xx_fmc.c:1083</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_ga8665f3d9cbf8724fb4670eb058ec088b"><div class="ttname"><a href="group___f_m_c___group4.html#ga8665f3d9cbf8724fb4670eb058ec088b">FMC_GetModeStatus</a></div><div class="ttdeci">uint32_t FMC_GetModeStatus(uint32_t SDRAM_Bank)</div><div class="ttdoc">Returns the indicated FMC SDRAM bank mode status.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l01109">stm32f4xx_fmc.c:1109</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_gaa8f4c1da761fa108136e65024516b4f9"><div class="ttname"><a href="group___f_m_c___group4.html#gaa8f4c1da761fa108136e65024516b4f9">FMC_SDRAMInit</a></div><div class="ttdeci">void FMC_SDRAMInit(FMC_SDRAMInitTypeDef *FMC_SDRAMInitStruct)</div><div class="ttdoc">Initializes the FMC SDRAM Banks according to the specified parameters in the FMC_SDRAMInitStruct.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00926">stm32f4xx_fmc.c:926</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_gaddde08b12c908eb9681641b1eeb455bb"><div class="ttname"><a href="group___f_m_c___group4.html#gaddde08b12c908eb9681641b1eeb455bb">FMC_SDRAMDeInit</a></div><div class="ttdeci">void FMC_SDRAMDeInit(uint32_t FMC_Bank)</div><div class="ttdoc">De-initializes the FMC SDRAM Banks registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00906">stm32f4xx_fmc.c:906</a></div></div>
<div class="ttc" id="agroup___f_m_c___group5_html_ga0ba5c3140b7fac12ddab1cf65522ca4c"><div class="ttname"><a href="group___f_m_c___group5.html#ga0ba5c3140b7fac12ddab1cf65522ca4c">FMC_ClearITPendingBit</a></div><div class="ttdeci">void FMC_ClearITPendingBit(uint32_t FMC_Bank, uint32_t FMC_IT)</div><div class="ttdoc">Clears the FMC's interrupt pending bits.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l01465">stm32f4xx_fmc.c:1465</a></div></div>
<div class="ttc" id="agroup___f_m_c___group5_html_ga2fdade651b5ee2e81b249d9ce4036671"><div class="ttname"><a href="group___f_m_c___group5.html#ga2fdade651b5ee2e81b249d9ce4036671">FMC_ITConfig</a></div><div class="ttdeci">void FMC_ITConfig(uint32_t FMC_Bank, uint32_t FMC_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified FMC interrupts.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l01217">stm32f4xx_fmc.c:1217</a></div></div>
<div class="ttc" id="agroup___f_m_c___group5_html_ga958e634cf6a19d5094b503ca3ec5a969"><div class="ttname"><a href="group___f_m_c___group5.html#ga958e634cf6a19d5094b503ca3ec5a969">FMC_ClearFlag</a></div><div class="ttdeci">void FMC_ClearFlag(uint32_t FMC_Bank, uint32_t FMC_FLAG)</div><div class="ttdoc">Clears the FMC's pending flags.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l01350">stm32f4xx_fmc.c:1350</a></div></div>
<div class="ttc" id="agroup___f_m_c___group5_html_ga96c4bf0f4ed790f8e6b25e6ea8fc5706"><div class="ttname"><a href="group___f_m_c___group5.html#ga96c4bf0f4ed790f8e6b25e6ea8fc5706">FMC_GetFlagStatus</a></div><div class="ttdeci">FlagStatus FMC_GetFlagStatus(uint32_t FMC_Bank, uint32_t FMC_FLAG)</div><div class="ttdoc">Checks whether the specified FMC flag is set or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l01294">stm32f4xx_fmc.c:1294</a></div></div>
<div class="ttc" id="agroup___f_m_c___group5_html_gab3bd44a2bde613ed9bc46e6de1c2a29a"><div class="ttname"><a href="group___f_m_c___group5.html#gab3bd44a2bde613ed9bc46e6de1c2a29a">FMC_GetITStatus</a></div><div class="ttdeci">ITStatus FMC_GetITStatus(uint32_t FMC_Bank, uint32_t FMC_IT)</div><div class="ttdoc">Checks whether the specified FMC interrupt has occurred or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l01393">stm32f4xx_fmc.c:1393</a></div></div>
<div class="ttc" id="agroup___f_m_c___hi_z___setup___time_html_ga429934fc9167ecda68c704a86c35a31f"><div class="ttname"><a href="group___f_m_c___hi_z___setup___time.html#ga429934fc9167ecda68c704a86c35a31f">IS_FMC_HIZ_TIME</a></div><div class="ttdeci">#define IS_FMC_HIZ_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00741">stm32f4xx_fmc.h:741</a></div></div>
<div class="ttc" id="agroup___f_m_c___hold___setup___time_html_ga442df085b01885dec50cd82ffeaf03b4"><div class="ttname"><a href="group___f_m_c___hold___setup___time.html#ga442df085b01885dec50cd82ffeaf03b4">IS_FMC_HOLD_TIME</a></div><div class="ttdeci">#define IS_FMC_HOLD_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00733">stm32f4xx_fmc.h:733</a></div></div>
<div class="ttc" id="agroup___f_m_c___internal_bank___number_html_ga070e68d7057db44c058b3a999dec5b15"><div class="ttname"><a href="group___f_m_c___internal_bank___number.html#ga070e68d7057db44c058b3a999dec5b15">IS_FMC_INTERNALBANK_NUMBER</a></div><div class="ttdeci">#define IS_FMC_INTERNALBANK_NUMBER(NUMBER)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00808">stm32f4xx_fmc.h:808</a></div></div>
<div class="ttc" id="agroup___f_m_c___internal_bank___number_html_gaf67f1a28a9067a6cf00ab7d070200d9c"><div class="ttname"><a href="group___f_m_c___internal_bank___number.html#gaf67f1a28a9067a6cf00ab7d070200d9c">FMC_InternalBank_Number_4</a></div><div class="ttdeci">#define FMC_InternalBank_Number_4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00806">stm32f4xx_fmc.h:806</a></div></div>
<div class="ttc" id="agroup___f_m_c___interrupt__sources_html_ga1d6f1e2668e7412a22d15b7573fa0891"><div class="ttname"><a href="group___f_m_c___interrupt__sources.html#ga1d6f1e2668e7412a22d15b7573fa0891">IS_FMC_IT_BANK</a></div><div class="ttdeci">#define IS_FMC_IT_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l01036">stm32f4xx_fmc.h:1036</a></div></div>
<div class="ttc" id="agroup___f_m_c___interrupt__sources_html_ga6f7224daa364e14af0c3effecc24966a"><div class="ttname"><a href="group___f_m_c___interrupt__sources.html#ga6f7224daa364e14af0c3effecc24966a">IS_FMC_GET_IT</a></div><div class="ttdeci">#define IS_FMC_GET_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l01031">stm32f4xx_fmc.h:1031</a></div></div>
<div class="ttc" id="agroup___f_m_c___interrupt__sources_html_ga9ab5334b33b6678924f3a1b840d6988d"><div class="ttname"><a href="group___f_m_c___interrupt__sources.html#ga9ab5334b33b6678924f3a1b840d6988d">IS_FMC_IT</a></div><div class="ttdeci">#define IS_FMC_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l01030">stm32f4xx_fmc.h:1030</a></div></div>
<div class="ttc" id="agroup___f_m_c___load_to_active___delay_html_gaeb3384ec9e4bceb4914417d83bea3e2a"><div class="ttname"><a href="group___f_m_c___load_to_active___delay.html#gaeb3384ec9e4bceb4914417d83bea3e2a">IS_FMC_LOADTOACTIVE_DELAY</a></div><div class="ttdeci">#define IS_FMC_LOADTOACTIVE_DELAY(DELAY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00891">stm32f4xx_fmc.h:891</a></div></div>
<div class="ttc" id="agroup___f_m_c___memory___type_html_ga13b079092bcf65c20bfd0030e0cfea8e"><div class="ttname"><a href="group___f_m_c___memory___type.html#ga13b079092bcf65c20bfd0030e0cfea8e">IS_FMC_MEMORY</a></div><div class="ttdeci">#define IS_FMC_MEMORY(MEMORY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00425">stm32f4xx_fmc.h:425</a></div></div>
<div class="ttc" id="agroup___f_m_c___memory___type_html_gaa4a6f0d5833f9ab1924c31aa0116f5e7"><div class="ttname"><a href="group___f_m_c___memory___type.html#gaa4a6f0d5833f9ab1924c31aa0116f5e7">FMC_MemoryType_SRAM</a></div><div class="ttdeci">#define FMC_MemoryType_SRAM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00421">stm32f4xx_fmc.h:421</a></div></div>
<div class="ttc" id="agroup___f_m_c___memory___type_html_gad7705a5ac4ab0adea2f5f40af8d05670"><div class="ttname"><a href="group___f_m_c___memory___type.html#gad7705a5ac4ab0adea2f5f40af8d05670">FMC_MemoryType_NOR</a></div><div class="ttdeci">#define FMC_MemoryType_NOR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00423">stm32f4xx_fmc.h:423</a></div></div>
<div class="ttc" id="agroup___f_m_c___mode_register___definition_html_ga498ccad88f462a069b4e330fb63ff54e"><div class="ttname"><a href="group___f_m_c___mode_register___definition.html#ga498ccad88f462a069b4e330fb63ff54e">IS_FMC_MODE_REGISTER</a></div><div class="ttdeci">#define IS_FMC_MODE_REGISTER(CONTENT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00995">stm32f4xx_fmc.h:995</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_a_n_d___bank_html_gab275c5e965c9651b10ce4008ad31eed2"><div class="ttname"><a href="group___f_m_c___n_a_n_d___bank.html#gab275c5e965c9651b10ce4008ad31eed2">FMC_Bank3_NAND</a></div><div class="ttdeci">#define FMC_Bank3_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00370">stm32f4xx_fmc.h:370</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_a_n_d___bank_html_gadae9879205f31bbb0bf2f921243602fc"><div class="ttname"><a href="group___f_m_c___n_a_n_d___bank.html#gadae9879205f31bbb0bf2f921243602fc">IS_FMC_NAND_BANK</a></div><div class="ttdeci">#define IS_FMC_NAND_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00372">stm32f4xx_fmc.h:372</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_a_n_d___bank_html_gafa02523479f3631d911c3420d4a9b5c5"><div class="ttname"><a href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a></div><div class="ttdeci">#define FMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00369">stm32f4xx_fmc.h:369</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_a_n_d___data___width_html_ga4e84070cb9921e61205fed9283267c62"><div class="ttname"><a href="group___f_m_c___n_a_n_d___data___width.html#ga4e84070cb9921e61205fed9283267c62">FMC_NAND_MemoryDataWidth_16b</a></div><div class="ttdeci">#define FMC_NAND_MemoryDataWidth_16b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00658">stm32f4xx_fmc.h:658</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_a_n_d___data___width_html_ga9bbe19f314b2148cb573c9486f45a1b3"><div class="ttname"><a href="group___f_m_c___n_a_n_d___data___width.html#ga9bbe19f314b2148cb573c9486f45a1b3">IS_FMC_NAND_MEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FMC_NAND_MEMORY_WIDTH(WIDTH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00660">stm32f4xx_fmc.h:660</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_o_r_s_r_a_m___bank_html_ga511792904b72197bcea6e10c8b5f0508"><div class="ttname"><a href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga511792904b72197bcea6e10c8b5f0508">IS_FMC_NORSRAM_BANK</a></div><div class="ttdeci">#define IS_FMC_NORSRAM_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00358">stm32f4xx_fmc.h:358</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_o_r_s_r_a_m___bank_html_ga517ad747070bd1bf90dbd3cda54ea90e"><div class="ttname"><a href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a></div><div class="ttdeci">#define FMC_Bank1_NORSRAM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00353">stm32f4xx_fmc.h:353</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_o_r_s_r_a_m___data___width_html_ga2c8e84cb99d5ade5dd971f7562364273"><div class="ttname"><a href="group___f_m_c___n_o_r_s_r_a_m___data___width.html#ga2c8e84cb99d5ade5dd971f7562364273">IS_FMC_NORSRAM_MEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FMC_NORSRAM_MEMORY_WIDTH(WIDTH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00440">stm32f4xx_fmc.h:440</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_o_r_s_r_a_m___data___width_html_gadf5bcb8480670758f425e05188419aa2"><div class="ttname"><a href="group___f_m_c___n_o_r_s_r_a_m___data___width.html#gadf5bcb8480670758f425e05188419aa2">FMC_NORSRAM_MemoryDataWidth_16b</a></div><div class="ttdeci">#define FMC_NORSRAM_MemoryDataWidth_16b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00437">stm32f4xx_fmc.h:437</a></div></div>
<div class="ttc" id="agroup___f_m_c___p_c_c_a_r_d___bank_html_gac4637539a610ddad35bf6f6b394af8cf"><div class="ttname"><a href="group___f_m_c___p_c_c_a_r_d___bank.html#gac4637539a610ddad35bf6f6b394af8cf">FMC_Bank4_PCCARD</a></div><div class="ttdeci">#define FMC_Bank4_PCCARD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00381">stm32f4xx_fmc.h:381</a></div></div>
<div class="ttc" id="agroup___f_m_c___r_c_d___delay_html_gaf98e456f020bf92f1f61795204342872"><div class="ttname"><a href="group___f_m_c___r_c_d___delay.html#gaf98e456f020bf92f1f61795204342872">IS_FMC_RCD_DELAY</a></div><div class="ttdeci">#define IS_FMC_RCD_DELAY(DELAY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00939">stm32f4xx_fmc.h:939</a></div></div>
<div class="ttc" id="agroup___f_m_c___r_p___delay_html_ga9461d4612907351a23d9d01562b003ae"><div class="ttname"><a href="group___f_m_c___r_p___delay.html#ga9461d4612907351a23d9d01562b003ae">IS_FMC_RP_DELAY</a></div><div class="ttdeci">#define IS_FMC_RP_DELAY(DELAY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00931">stm32f4xx_fmc.h:931</a></div></div>
<div class="ttc" id="agroup___f_m_c___read___burst_html_ga94b0be26e35978409892a5a7c7ec9838"><div class="ttname"><a href="group___f_m_c___read___burst.html#ga94b0be26e35978409892a5a7c7ec9838">IS_FMC_READ_BURST</a></div><div class="ttdeci">#define IS_FMC_READ_BURST(RBURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00866">stm32f4xx_fmc.h:866</a></div></div>
<div class="ttc" id="agroup___f_m_c___read___burst_html_gad75bbeaf16635cf0ecfc226eccf754f9"><div class="ttname"><a href="group___f_m_c___read___burst.html#gad75bbeaf16635cf0ecfc226eccf754f9">FMC_Read_Burst_Disable</a></div><div class="ttdeci">#define FMC_Read_Burst_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00863">stm32f4xx_fmc.h:863</a></div></div>
<div class="ttc" id="agroup___f_m_c___read_pipe___delay_html_ga01fe88fe2bde099e577ff67de3536df9"><div class="ttname"><a href="group___f_m_c___read_pipe___delay.html#ga01fe88fe2bde099e577ff67de3536df9">FMC_ReadPipe_Delay_0</a></div><div class="ttdeci">#define FMC_ReadPipe_Delay_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00876">stm32f4xx_fmc.h:876</a></div></div>
<div class="ttc" id="agroup___f_m_c___read_pipe___delay_html_ga8e6517ab791f9ecf24dbef12b3426535"><div class="ttname"><a href="group___f_m_c___read_pipe___delay.html#ga8e6517ab791f9ecf24dbef12b3426535">IS_FMC_READPIPE_DELAY</a></div><div class="ttdeci">#define IS_FMC_READPIPE_DELAY(DELAY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00880">stm32f4xx_fmc.h:880</a></div></div>
<div class="ttc" id="agroup___f_m_c___refresh__count_html_ga1ea0e2693bb486253fd39a9ab6345168"><div class="ttname"><a href="group___f_m_c___refresh__count.html#ga1ea0e2693bb486253fd39a9ab6345168">IS_FMC_REFRESH_COUNT</a></div><div class="ttdeci">#define IS_FMC_REFRESH_COUNT(COUNT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l01079">stm32f4xx_fmc.h:1079</a></div></div>
<div class="ttc" id="agroup___f_m_c___row_bits___number_html_ga1f3069d81dea6851e662f12b3c1ef48f"><div class="ttname"><a href="group___f_m_c___row_bits___number.html#ga1f3069d81dea6851e662f12b3c1ef48f">IS_FMC_ROWBITS_NUMBER</a></div><div class="ttdeci">#define IS_FMC_ROWBITS_NUMBER(ROW)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00779">stm32f4xx_fmc.h:779</a></div></div>
<div class="ttc" id="agroup___f_m_c___row_bits___number_html_gac3f7afe42736c3de0de6af7251054c41"><div class="ttname"><a href="group___f_m_c___row_bits___number.html#gac3f7afe42736c3de0de6af7251054c41">FMC_RowBits_Number_11b</a></div><div class="ttdeci">#define FMC_RowBits_Number_11b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00775">stm32f4xx_fmc.h:775</a></div></div>
<div class="ttc" id="agroup___f_m_c___row_cycle___delay_html_ga83dcdec0f7eaf3a4517faf246f941d52"><div class="ttname"><a href="group___f_m_c___row_cycle___delay.html#ga83dcdec0f7eaf3a4517faf246f941d52">IS_FMC_ROWCYCLE_DELAY</a></div><div class="ttdeci">#define IS_FMC_ROWCYCLE_DELAY(DELAY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00915">stm32f4xx_fmc.h:915</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_clock___period_html_ga744ee136df345141e70e3df3d32d0a44"><div class="ttname"><a href="group___f_m_c___s_d_clock___period.html#ga744ee136df345141e70e3df3d32d0a44">IS_FMC_SDCLOCK_PERIOD</a></div><div class="ttdeci">#define IS_FMC_SDCLOCK_PERIOD(PERIOD)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00852">stm32f4xx_fmc.h:852</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_clock___period_html_gae481f0a1c859d231072cd12fd8440e9b"><div class="ttname"><a href="group___f_m_c___s_d_clock___period.html#gae481f0a1c859d231072cd12fd8440e9b">FMC_SDClock_Disable</a></div><div class="ttdeci">#define FMC_SDClock_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00848">stm32f4xx_fmc.h:848</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_memory___data___width_html_ga3b96d13ed33305aeebdc876c6579f84f"><div class="ttname"><a href="group___f_m_c___s_d_memory___data___width.html#ga3b96d13ed33305aeebdc876c6579f84f">IS_FMC_SDMEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FMC_SDMEMORY_WIDTH(WIDTH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00794">stm32f4xx_fmc.h:794</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_memory___data___width_html_gacb2925f27ea6b1c82a5189baca7113dd"><div class="ttname"><a href="group___f_m_c___s_d_memory___data___width.html#gacb2925f27ea6b1c82a5189baca7113dd">FMC_SDMemory_Width_16b</a></div><div class="ttdeci">#define FMC_SDMemory_Width_16b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00791">stm32f4xx_fmc.h:791</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_r_a_m___bank_html_ga6e6ad53e86e94a04771139e4f27e6405"><div class="ttname"><a href="group___f_m_c___s_d_r_a_m___bank.html#ga6e6ad53e86e94a04771139e4f27e6405">IS_FMC_SDRAM_BANK</a></div><div class="ttdeci">#define IS_FMC_SDRAM_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00392">stm32f4xx_fmc.h:392</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_r_a_m___bank_html_ga9de10d877ef03d0e8299eae0ac9cb40f"><div class="ttname"><a href="group___f_m_c___s_d_r_a_m___bank.html#ga9de10d877ef03d0e8299eae0ac9cb40f">FMC_Bank2_SDRAM</a></div><div class="ttdeci">#define FMC_Bank2_SDRAM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00390">stm32f4xx_fmc.h:390</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_r_a_m___bank_html_gab2609493f86c68bb21eb25ed8ab9474e"><div class="ttname"><a href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a></div><div class="ttdeci">#define FMC_Bank1_SDRAM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00389">stm32f4xx_fmc.h:389</a></div></div>
<div class="ttc" id="agroup___f_m_c___self_refresh___time_html_ga0b7cd3a76d4c2b4811ddec857f4da0ab"><div class="ttname"><a href="group___f_m_c___self_refresh___time.html#ga0b7cd3a76d4c2b4811ddec857f4da0ab">IS_FMC_SELFREFRESH_TIME</a></div><div class="ttdeci">#define IS_FMC_SELFREFRESH_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00907">stm32f4xx_fmc.h:907</a></div></div>
<div class="ttc" id="agroup___f_m_c___setup___time_html_gae92dd426b69bdff01082535263b1f327"><div class="ttname"><a href="group___f_m_c___setup___time.html#gae92dd426b69bdff01082535263b1f327">IS_FMC_SETUP_TIME</a></div><div class="ttdeci">#define IS_FMC_SETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00717">stm32f4xx_fmc.h:717</a></div></div>
<div class="ttc" id="agroup___f_m_c___t_a_r___setup___time_html_ga5be8596326765d66d164f6d66694ed6a"><div class="ttname"><a href="group___f_m_c___t_a_r___setup___time.html#ga5be8596326765d66d164f6d66694ed6a">IS_FMC_TAR_TIME</a></div><div class="ttdeci">#define IS_FMC_TAR_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00709">stm32f4xx_fmc.h:709</a></div></div>
<div class="ttc" id="agroup___f_m_c___t_c_l_r___setup___time_html_ga8a84c334fc3ec89633c7af9894288bd5"><div class="ttname"><a href="group___f_m_c___t_c_l_r___setup___time.html#ga8a84c334fc3ec89633c7af9894288bd5">IS_FMC_TCLR_TIME</a></div><div class="ttdeci">#define IS_FMC_TCLR_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00701">stm32f4xx_fmc.h:701</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait___setup___time_html_gac17d5f6befbefde0d0fbf2fa8652db9b"><div class="ttname"><a href="group___f_m_c___wait___setup___time.html#gac17d5f6befbefde0d0fbf2fa8652db9b">IS_FMC_WAIT_TIME</a></div><div class="ttdeci">#define IS_FMC_WAIT_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00725">stm32f4xx_fmc.h:725</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait___signal___polarity_html_ga8db57c93cf57dbb75b971cf213d826dc"><div class="ttname"><a href="group___f_m_c___wait___signal___polarity.html#ga8db57c93cf57dbb75b971cf213d826dc">FMC_WaitSignalPolarity_Low</a></div><div class="ttdeci">#define FMC_WaitSignalPolarity_Low</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00475">stm32f4xx_fmc.h:475</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait___signal___polarity_html_gaac13dd3e880cf12096175953267ea133"><div class="ttname"><a href="group___f_m_c___wait___signal___polarity.html#gaac13dd3e880cf12096175953267ea133">IS_FMC_WAIT_POLARITY</a></div><div class="ttdeci">#define IS_FMC_WAIT_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00478">stm32f4xx_fmc.h:478</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait___signal_html_ga303f69eee0696fc6cd356aeefd70b129"><div class="ttname"><a href="group___f_m_c___wait___signal.html#ga303f69eee0696fc6cd356aeefd70b129">IS_FMC_WAITE_SIGNAL</a></div><div class="ttdeci">#define IS_FMC_WAITE_SIGNAL(SIGNAL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00526">stm32f4xx_fmc.h:526</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait___signal_html_ga515c4513d42bf53b00aa264c6d3ff64d"><div class="ttname"><a href="group___f_m_c___wait___signal.html#ga515c4513d42bf53b00aa264c6d3ff64d">FMC_WaitSignal_Enable</a></div><div class="ttdeci">#define FMC_WaitSignal_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00524">stm32f4xx_fmc.h:524</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait___timing_html_ga6cbe01a424a09a5553123efc9bfdf1c8"><div class="ttname"><a href="group___f_m_c___wait___timing.html#ga6cbe01a424a09a5553123efc9bfdf1c8">IS_FMC_WAIT_SIGNAL_ACTIVE</a></div><div class="ttdeci">#define IS_FMC_WAIT_SIGNAL_ACTIVE(ACTIVE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00502">stm32f4xx_fmc.h:502</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait___timing_html_gabea47ec0010b63eef2cd44456a722485"><div class="ttname"><a href="group___f_m_c___wait___timing.html#gabea47ec0010b63eef2cd44456a722485">FMC_WaitSignalActive_BeforeWaitState</a></div><div class="ttdeci">#define FMC_WaitSignalActive_BeforeWaitState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00499">stm32f4xx_fmc.h:499</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait__feature_html_ga938f2df521b14c26555c4415ef3a48f4"><div class="ttname"><a href="group___f_m_c___wait__feature.html#ga938f2df521b14c26555c4415ef3a48f4">FMC_Waitfeature_Disable</a></div><div class="ttdeci">#define FMC_Waitfeature_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00645">stm32f4xx_fmc.h:645</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait__feature_html_gaad556bf07b9677e683abd6a94f9ee9f8"><div class="ttname"><a href="group___f_m_c___wait__feature.html#gaad556bf07b9677e683abd6a94f9ee9f8">IS_FMC_WAIT_FEATURE</a></div><div class="ttdeci">#define IS_FMC_WAIT_FEATURE(FEATURE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00648">stm32f4xx_fmc.h:648</a></div></div>
<div class="ttc" id="agroup___f_m_c___wrap___mode_html_ga17495cc6198b8f11b127144bc2907e10"><div class="ttname"><a href="group___f_m_c___wrap___mode.html#ga17495cc6198b8f11b127144bc2907e10">FMC_WrapMode_Disable</a></div><div class="ttdeci">#define FMC_WrapMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00487">stm32f4xx_fmc.h:487</a></div></div>
<div class="ttc" id="agroup___f_m_c___wrap___mode_html_gae68e545ea1a0054c804d89118808272c"><div class="ttname"><a href="group___f_m_c___wrap___mode.html#gae68e545ea1a0054c804d89118808272c">IS_FMC_WRAP_MODE</a></div><div class="ttdeci">#define IS_FMC_WRAP_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00490">stm32f4xx_fmc.h:490</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___burst_html_ga9cc94c2a9e248e4dce52b4a3c3d5755f"><div class="ttname"><a href="group___f_m_c___write___burst.html#ga9cc94c2a9e248e4dce52b4a3c3d5755f">FMC_WriteBurst_Disable</a></div><div class="ttdeci">#define FMC_WriteBurst_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00548">stm32f4xx_fmc.h:548</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___burst_html_gae5a878db67d6e5e6b9a9ecbb13c4a5e0"><div class="ttname"><a href="group___f_m_c___write___burst.html#gae5a878db67d6e5e6b9a9ecbb13c4a5e0">IS_FMC_WRITE_BURST</a></div><div class="ttdeci">#define IS_FMC_WRITE_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00551">stm32f4xx_fmc.h:551</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___operation_html_ga2a7214389fa59fefe19b2ee6c5db8ac7"><div class="ttname"><a href="group___f_m_c___write___operation.html#ga2a7214389fa59fefe19b2ee6c5db8ac7">FMC_WriteOperation_Enable</a></div><div class="ttdeci">#define FMC_WriteOperation_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00512">stm32f4xx_fmc.h:512</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___operation_html_ga9ff9c85ca0cc7e10aff00562144042f6"><div class="ttname"><a href="group___f_m_c___write___operation.html#ga9ff9c85ca0cc7e10aff00562144042f6">IS_FMC_WRITE_OPERATION</a></div><div class="ttdeci">#define IS_FMC_WRITE_OPERATION(OPERATION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00514">stm32f4xx_fmc.h:514</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___protection_html_ga247a67aa5ceed9caa6cebea9707eaa0e"><div class="ttname"><a href="group___f_m_c___write___protection.html#ga247a67aa5ceed9caa6cebea9707eaa0e">IS_FMC_WRITE_PROTECTION</a></div><div class="ttdeci">#define IS_FMC_WRITE_PROTECTION(WRITE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00837">stm32f4xx_fmc.h:837</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___protection_html_ga9ccc2039b1747ab886755a35fb6b6880"><div class="ttname"><a href="group___f_m_c___write___protection.html#ga9ccc2039b1747ab886755a35fb6b6880">FMC_Write_Protection_Enable</a></div><div class="ttdeci">#define FMC_Write_Protection_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00835">stm32f4xx_fmc.h:835</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___recovery___time_html_ga70d65ba89ee9795cd90e85c7c21b56b3"><div class="ttname"><a href="group___f_m_c___write___recovery___time.html#ga70d65ba89ee9795cd90e85c7c21b56b3">IS_FMC_WRITE_RECOVERY_TIME</a></div><div class="ttdeci">#define IS_FMC_WRITE_RECOVERY_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00923">stm32f4xx_fmc.h:923</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga298d32354d8909737fa2db42cec1d343"><div class="ttname"><a href="group___f_m_c.html#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a></div><div class="ttdeci">#define BCR_FACCEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00061">stm32f4xx_fmc.c:61</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga3c5233208c7403c4ab1751912519fb2b"><div class="ttname"><a href="group___f_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a></div><div class="ttdeci">#define PCR_PBKEN_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00065">stm32f4xx_fmc.c:65</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga5d750aba62d7faea82ce2b133f3ba84e"><div class="ttname"><a href="group___f_m_c.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a></div><div class="ttdeci">#define PCR_ECCEN_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00067">stm32f4xx_fmc.c:67</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga6190926e03187065960cdbe9353632be"><div class="ttname"><a href="group___f_m_c.html#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a></div><div class="ttdeci">#define BCR_MBKEN_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00060">stm32f4xx_fmc.c:60</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga74722cb031b5a30c066e627474507e1e"><div class="ttname"><a href="group___f_m_c.html#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a></div><div class="ttdeci">#define BCR_MBKEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00059">stm32f4xx_fmc.c:59</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga77fb3dbb94b45bf205281a3b8c7c57db"><div class="ttname"><a href="group___f_m_c.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a></div><div class="ttdeci">#define PCR_ECCEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00066">stm32f4xx_fmc.c:66</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga91932b7d3914371044af3f0067953649"><div class="ttname"><a href="group___f_m_c.html#ga91932b7d3914371044af3f0067953649">SDCR_WriteProtection_RESET</a></div><div class="ttdeci">#define SDCR_WriteProtection_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00071">stm32f4xx_fmc.c:71</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga99ff48346c662edaacb98c754dbe8ce1"><div class="ttname"><a href="group___f_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a></div><div class="ttdeci">#define PCR_PBKEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00064">stm32f4xx_fmc.c:64</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_gaf02a07b484782f398b0684f0f0372f2f"><div class="ttname"><a href="group___f_m_c.html#gaf02a07b484782f398b0684f0f0372f2f">PCR_MEMORYTYPE_NAND</a></div><div class="ttdeci">#define PCR_MEMORYTYPE_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00068">stm32f4xx_fmc.c:68</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_gafa4dd9d47180b9e335dbd403664925e0"><div class="ttname"><a href="group___f_m_c.html#gafa4dd9d47180b9e335dbd403664925e0">FMC_DefaultTimingStruct</a></div><div class="ttdeci">const FMC_NORSRAMTimingInitTypeDef FMC_DefaultTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8c_source.html#l00049">stm32f4xx_fmc.c:49</a></div></div>
<div class="ttc" id="astm32f4xx__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__conf_8h_source.html#l00074">stm32f4xx_conf.h:74</a></div></div>
<div class="ttc" id="astm32f4xx__fmc_8h_html"><div class="ttname"><a href="stm32f4xx__fmc_8h.html">stm32f4xx_fmc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the FMC firmware library.</div></div>
<div class="ttc" id="astm32f4xx__rcc_8h_html"><div class="ttname"><a href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library.</div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a238c5cba07bec60aa6f896e97121c577"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_NAND_PCCARDTimingInitTypeDef::FMC_SetupTime</a></div><div class="ttdeci">uint32_t FMC_SetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00160">stm32f4xx_fmc.h:160</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_aa1922668747ab9159ec0b8a8eab9ad8f"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_NAND_PCCARDTimingInitTypeDef::FMC_HoldSetupTime</a></div><div class="ttdeci">uint32_t FMC_HoldSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00172">stm32f4xx_fmc.h:172</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_ac6899a4641ca35a9f5b63d125304e596"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_NAND_PCCARDTimingInitTypeDef::FMC_WaitSetupTime</a></div><div class="ttdeci">uint32_t FMC_WaitSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00166">stm32f4xx_fmc.h:166</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_ae7f2ecb58e7eef3d587860f90a3ce23c"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_NAND_PCCARDTimingInitTypeDef::FMC_HiZSetupTime</a></div><div class="ttdeci">uint32_t FMC_HiZSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00179">stm32f4xx_fmc.h:179</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html">FMC_NANDInitTypeDef</a></div><div class="ttdoc">FMC NAND Init structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00189">stm32f4xx_fmc.h:190</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_a06e93231f33ca71f65ee42cb7d2e3f6f"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_NANDInitTypeDef::FMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FMC_NAND_PCCARDTimingInitTypeDef * FMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00214">stm32f4xx_fmc.h:214</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_a39d5a527630fdb500eacafff862b7c4b"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#a39d5a527630fdb500eacafff862b7c4b">FMC_NANDInitTypeDef::FMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00210">stm32f4xx_fmc.h:210</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_a77c486de0cc95b041b38e1ca720287de"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_NANDInitTypeDef::FMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FMC_NAND_PCCARDTimingInitTypeDef * FMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00216">stm32f4xx_fmc.h:216</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_abe4deb4174ad72bee987add6901e03a4"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#abe4deb4174ad72bee987add6901e03a4">FMC_NANDInitTypeDef::FMC_ECC</a></div><div class="ttdeci">uint32_t FMC_ECC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00200">stm32f4xx_fmc.h:200</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_aca0a54e2e3f04d6c880217eb3ffb77d8"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#aca0a54e2e3f04d6c880217eb3ffb77d8">FMC_NANDInitTypeDef::FMC_Bank</a></div><div class="ttdeci">uint32_t FMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00191">stm32f4xx_fmc.h:191</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_ad193a7c04e697eac7bc6516af4a67b4b"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#ad193a7c04e697eac7bc6516af4a67b4b">FMC_NANDInitTypeDef::FMC_Waitfeature</a></div><div class="ttdeci">uint32_t FMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00194">stm32f4xx_fmc.h:194</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_adbb787fe7e3ac05e93dc2b8dc0ec5c68"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#adbb787fe7e3ac05e93dc2b8dc0ec5c68">FMC_NANDInitTypeDef::FMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00206">stm32f4xx_fmc.h:206</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_ade18c2af266211d1588ba91acc499521"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#ade18c2af266211d1588ba91acc499521">FMC_NANDInitTypeDef::FMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00197">stm32f4xx_fmc.h:197</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_afe68a089311df869d4c0d8fcc85ec702"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#afe68a089311df869d4c0d8fcc85ec702">FMC_NANDInitTypeDef::FMC_ECCPageSize</a></div><div class="ttdeci">uint32_t FMC_ECCPageSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00203">stm32f4xx_fmc.h:203</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a></div><div class="ttdoc">FMC NOR/SRAM Init structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00094">stm32f4xx_fmc.h:95</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a0cf479c4c09b5fbc077718748188a75f"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a0cf479c4c09b5fbc077718748188a75f">FMC_NORSRAMInitTypeDef::FMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00107">stm32f4xx_fmc.h:107</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a201035bb313d5fbbdc8c90cabf51ebee"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a201035bb313d5fbbdc8c90cabf51ebee">FMC_NORSRAMInitTypeDef::FMC_AsynchronousWait</a></div><div class="ttdeci">uint32_t FMC_AsynchronousWait</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00137">stm32f4xx_fmc.h:137</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a207fc9886fef886fa5bfe55db7d4656d"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_NORSRAMInitTypeDef::FMC_WriteTimingStruct</a></div><div class="ttdeci">FMC_NORSRAMTimingInitTypeDef * FMC_WriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00152">stm32f4xx_fmc.h:152</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a214a6a37761a09866c3656b0f1d76251"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a214a6a37761a09866c3656b0f1d76251">FMC_NORSRAMInitTypeDef::FMC_MemoryType</a></div><div class="ttdeci">uint32_t FMC_MemoryType</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00103">stm32f4xx_fmc.h:103</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a29d4ecf81cb92674f19fb9c0641ca782"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_NORSRAMInitTypeDef::FMC_Bank</a></div><div class="ttdeci">uint32_t FMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00096">stm32f4xx_fmc.h:96</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a2b5419722b42f9a4132d37b0c4c73e41"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a2b5419722b42f9a4132d37b0c4c73e41">FMC_NORSRAMInitTypeDef::FMC_WaitSignal</a></div><div class="ttdeci">uint32_t FMC_WaitSignal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00130">stm32f4xx_fmc.h:130</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a45c1f37ff48e363bb6d5c2578613618c"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a45c1f37ff48e363bb6d5c2578613618c">FMC_NORSRAMInitTypeDef::FMC_WaitSignalPolarity</a></div><div class="ttdeci">uint32_t FMC_WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00114">stm32f4xx_fmc.h:114</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a727579adcb2cc62aa204b9e16ed8aa50"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a727579adcb2cc62aa204b9e16ed8aa50">FMC_NORSRAMInitTypeDef::FMC_WaitSignalActive</a></div><div class="ttdeci">uint32_t FMC_WaitSignalActive</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00122">stm32f4xx_fmc.h:122</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a8062afb3f31831e10e66410a19b4fbc9"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a8062afb3f31831e10e66410a19b4fbc9">FMC_NORSRAMInitTypeDef::FMC_ExtendedMode</a></div><div class="ttdeci">uint32_t FMC_ExtendedMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00134">stm32f4xx_fmc.h:134</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a91b2774d2e781aa31ab43bf156ef758c"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a91b2774d2e781aa31ab43bf156ef758c">FMC_NORSRAMInitTypeDef::FMC_WriteBurst</a></div><div class="ttdeci">uint32_t FMC_WriteBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00141">stm32f4xx_fmc.h:141</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a9ad3be856f07e54e621360b1fa86d985"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a9ad3be856f07e54e621360b1fa86d985">FMC_NORSRAMInitTypeDef::FMC_ContinousClock</a></div><div class="ttdeci">uint32_t FMC_ContinousClock</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00144">stm32f4xx_fmc.h:144</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_aaaa6c76e103e6ebc636fb59fb52d2af2"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aaaa6c76e103e6ebc636fb59fb52d2af2">FMC_NORSRAMInitTypeDef::FMC_WriteOperation</a></div><div class="ttdeci">uint32_t FMC_WriteOperation</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00127">stm32f4xx_fmc.h:127</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_aca063e309c8aebfc2787440059b90e79"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aca063e309c8aebfc2787440059b90e79">FMC_NORSRAMInitTypeDef::FMC_BurstAccessMode</a></div><div class="ttdeci">uint32_t FMC_BurstAccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00110">stm32f4xx_fmc.h:110</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_aced9fcf9da7d6dd32dc555474a6d7adb"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_NORSRAMInitTypeDef::FMC_ReadWriteTimingStruct</a></div><div class="ttdeci">FMC_NORSRAMTimingInitTypeDef * FMC_ReadWriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00150">stm32f4xx_fmc.h:150</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_ad0b7c9349b8f05e44e81080a110b3f5c"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad0b7c9349b8f05e44e81080a110b3f5c">FMC_NORSRAMInitTypeDef::FMC_WrapMode</a></div><div class="ttdeci">uint32_t FMC_WrapMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00118">stm32f4xx_fmc.h:118</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_ad488398f1831b1aa0de850a7c2756ec9"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad488398f1831b1aa0de850a7c2756ec9">FMC_NORSRAMInitTypeDef::FMC_DataAddressMux</a></div><div class="ttdeci">uint32_t FMC_DataAddressMux</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00099">stm32f4xx_fmc.h:99</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FMC_NORSRAMTimingInitTypeDef</a></div><div class="ttdoc">Timing parameters For NOR/SRAM Banks</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00053">stm32f4xx_fmc.h:54</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a23003bc6be4197df9affb549399735f5"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a23003bc6be4197df9affb549399735f5">FMC_NORSRAMTimingInitTypeDef::FMC_AddressHoldTime</a></div><div class="ttdeci">uint32_t FMC_AddressHoldTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00060">stm32f4xx_fmc.h:60</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a72798cbf265bfd85d133ca47e672a6d7"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a72798cbf265bfd85d133ca47e672a6d7">FMC_NORSRAMTimingInitTypeDef::FMC_AccessMode</a></div><div class="ttdeci">uint32_t FMC_AccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00087">stm32f4xx_fmc.h:87</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a7cd221988f09666695916d099fa2615a"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a7cd221988f09666695916d099fa2615a">FMC_NORSRAMTimingInitTypeDef::FMC_CLKDivision</a></div><div class="ttdeci">uint32_t FMC_CLKDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00075">stm32f4xx_fmc.h:75</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_aa5e6d87c6ad2ba8c8e19a4ed7270fe8f"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aa5e6d87c6ad2ba8c8e19a4ed7270fe8f">FMC_NORSRAMTimingInitTypeDef::FMC_BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t FMC_BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00070">stm32f4xx_fmc.h:70</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_abfaa0e00738b8ce763af033c647735ce"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abfaa0e00738b8ce763af033c647735ce">FMC_NORSRAMTimingInitTypeDef::FMC_AddressSetupTime</a></div><div class="ttdeci">uint32_t FMC_AddressSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00055">stm32f4xx_fmc.h:55</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_ad0f9c6a8ad6323ec95982a86ce6153c3"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ad0f9c6a8ad6323ec95982a86ce6153c3">FMC_NORSRAMTimingInitTypeDef::FMC_DataLatency</a></div><div class="ttdeci">uint32_t FMC_DataLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00079">stm32f4xx_fmc.h:79</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_ae14bbbc70ca64c0657a22ec50fcb309b"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ae14bbbc70ca64c0657a22ec50fcb309b">FMC_NORSRAMTimingInitTypeDef::FMC_DataSetupTime</a></div><div class="ttdeci">uint32_t FMC_DataSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00065">stm32f4xx_fmc.h:65</a></div></div>
<div class="ttc" id="astruct_f_m_c___p_c_c_a_r_d_init_type_def_html"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html">FMC_PCCARDInitTypeDef</a></div><div class="ttdoc">FMC PCCARD Init structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00223">stm32f4xx_fmc.h:224</a></div></div>
<div class="ttc" id="astruct_f_m_c___p_c_c_a_r_d_init_type_def_html_a3a0ee6ab30476ca8e0006752a9609260"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_PCCARDInitTypeDef::FMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FMC_NAND_PCCARDTimingInitTypeDef * FMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00237">stm32f4xx_fmc.h:237</a></div></div>
<div class="ttc" id="astruct_f_m_c___p_c_c_a_r_d_init_type_def_html_a6aba7996747baf97a6064736dca32662"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6aba7996747baf97a6064736dca32662">FMC_PCCARDInitTypeDef::FMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00228">stm32f4xx_fmc.h:228</a></div></div>
<div class="ttc" id="astruct_f_m_c___p_c_c_a_r_d_init_type_def_html_a6edb6215f8a83529c25878fcc49e748b"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_PCCARDInitTypeDef::FMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FMC_NAND_PCCARDTimingInitTypeDef * FMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00239">stm32f4xx_fmc.h:239</a></div></div>
<div class="ttc" id="astruct_f_m_c___p_c_c_a_r_d_init_type_def_html_a8ade2c6f37e11f167b9aeb0c20de3436"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a8ade2c6f37e11f167b9aeb0c20de3436">FMC_PCCARDInitTypeDef::FMC_Waitfeature</a></div><div class="ttdeci">uint32_t FMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00225">stm32f4xx_fmc.h:225</a></div></div>
<div class="ttc" id="astruct_f_m_c___p_c_c_a_r_d_init_type_def_html_ab508d6f7c1018b824f5ed5b6946c6279"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab508d6f7c1018b824f5ed5b6946c6279">FMC_PCCARDInitTypeDef::FMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00232">stm32f4xx_fmc.h:232</a></div></div>
<div class="ttc" id="astruct_f_m_c___p_c_c_a_r_d_init_type_def_html_ab78b2ccfa25555d553c21e5a3f9887c0"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_PCCARDInitTypeDef::FMC_IOSpaceTimingStruct</a></div><div class="ttdeci">FMC_NAND_PCCARDTimingInitTypeDef * FMC_IOSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00241">stm32f4xx_fmc.h:241</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_command_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_command_type_def.html">FMC_SDRAMCommandTypeDef</a></div><div class="ttdoc">Command parameters for FMC SDRAM Banks.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00285">stm32f4xx_fmc.h:286</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_command_type_def_html_a37ce72102bbf147e391ab8ed9f6f1d5c"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_command_type_def.html#a37ce72102bbf147e391ab8ed9f6f1d5c">FMC_SDRAMCommandTypeDef::FMC_ModeRegisterDefinition</a></div><div class="ttdeci">uint32_t FMC_ModeRegisterDefinition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00297">stm32f4xx_fmc.h:297</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_command_type_def_html_a5d5f0aa442350be09070e1b08ff793fc"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_command_type_def.html#a5d5f0aa442350be09070e1b08ff793fc">FMC_SDRAMCommandTypeDef::FMC_AutoRefreshNumber</a></div><div class="ttdeci">uint32_t FMC_AutoRefreshNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00293">stm32f4xx_fmc.h:293</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_command_type_def_html_adb3bc5fdd2c923dadc88ac216b25abf8"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_command_type_def.html#adb3bc5fdd2c923dadc88ac216b25abf8">FMC_SDRAMCommandTypeDef::FMC_CommandMode</a></div><div class="ttdeci">uint32_t FMC_CommandMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00287">stm32f4xx_fmc.h:287</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_command_type_def_html_adc4b9d7dd7727840ddf1b2141c3ce396"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_command_type_def.html#adc4b9d7dd7727840ddf1b2141c3ce396">FMC_SDRAMCommandTypeDef::FMC_CommandTarget</a></div><div class="ttdeci">uint32_t FMC_CommandTarget</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00290">stm32f4xx_fmc.h:290</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a></div><div class="ttdoc">FMC SDRAM Init structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00305">stm32f4xx_fmc.h:306</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_a0b62c97660b32af68c3c5f58088dc827"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a0b62c97660b32af68c3c5f58088dc827">FMC_SDRAMInitTypeDef::FMC_ReadPipeDelay</a></div><div class="ttdeci">uint32_t FMC_ReadPipeDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00336">stm32f4xx_fmc.h:336</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_a192457f5edbf6671ec8401ed375061b9"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_SDRAMInitTypeDef::FMC_Bank</a></div><div class="ttdeci">uint32_t FMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00307">stm32f4xx_fmc.h:307</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_a45b14fb38e334b0a695b92809e659976"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a45b14fb38e334b0a695b92809e659976">FMC_SDRAMInitTypeDef::FMC_RowBitsNumber</a></div><div class="ttdeci">uint32_t FMC_RowBitsNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00313">stm32f4xx_fmc.h:313</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_a522a0a86e4c35baabdd8bcacdf888484"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a522a0a86e4c35baabdd8bcacdf888484">FMC_SDRAMInitTypeDef::FMC_InternalBankNumber</a></div><div class="ttdeci">uint32_t FMC_InternalBankNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00319">stm32f4xx_fmc.h:319</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_a717df3e26afebd4131a19ee39751fa54"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a717df3e26afebd4131a19ee39751fa54">FMC_SDRAMInitTypeDef::FMC_ReadBurst</a></div><div class="ttdeci">uint32_t FMC_ReadBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00332">stm32f4xx_fmc.h:332</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_a98375401705b5b62ee2319dbf0f5fd6b"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a98375401705b5b62ee2319dbf0f5fd6b">FMC_SDRAMInitTypeDef::FMC_SDClockPeriod</a></div><div class="ttdeci">uint32_t FMC_SDClockPeriod</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00328">stm32f4xx_fmc.h:328</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_a9c331280d1faededabff1967b67b271f"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a9c331280d1faededabff1967b67b271f">FMC_SDRAMInitTypeDef::FMC_WriteProtection</a></div><div class="ttdeci">uint32_t FMC_WriteProtection</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00325">stm32f4xx_fmc.h:325</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_ad5895627f6cf90a1ddaa3edf00ecb6a1"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMInitTypeDef::FMC_SDRAMTimingStruct</a></div><div class="ttdeci">FMC_SDRAMTimingInitTypeDef * FMC_SDRAMTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00339">stm32f4xx_fmc.h:339</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_adca851f4bc8335012d5c64376663af20"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adca851f4bc8335012d5c64376663af20">FMC_SDRAMInitTypeDef::FMC_CASLatency</a></div><div class="ttdeci">uint32_t FMC_CASLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00322">stm32f4xx_fmc.h:322</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_adcf110c841cba601b0f773c779e2c6c3"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adcf110c841cba601b0f773c779e2c6c3">FMC_SDRAMInitTypeDef::FMC_ColumnBitsNumber</a></div><div class="ttdeci">uint32_t FMC_ColumnBitsNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00310">stm32f4xx_fmc.h:310</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_ae053bcd489ccf452d0696a389b22f82b"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ae053bcd489ccf452d0696a389b22f82b">FMC_SDRAMInitTypeDef::FMC_SDMemoryDataWidth</a></div><div class="ttdeci">uint32_t FMC_SDMemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00316">stm32f4xx_fmc.h:316</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_timing_init_type_def_html_a0f6b2289221094d3f91fc18414c7386c"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a0f6b2289221094d3f91fc18414c7386c">FMC_SDRAMTimingInitTypeDef::FMC_SelfRefreshTime</a></div><div class="ttdeci">uint32_t FMC_SelfRefreshTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00258">stm32f4xx_fmc.h:258</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_timing_init_type_def_html_a1c2e179d483871f51a4b767402cb4443"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a1c2e179d483871f51a4b767402cb4443">FMC_SDRAMTimingInitTypeDef::FMC_ExitSelfRefreshDelay</a></div><div class="ttdeci">uint32_t FMC_ExitSelfRefreshDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00254">stm32f4xx_fmc.h:254</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_timing_init_type_def_html_a5e9c7f29393e72a5c351d4356dd39f74"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a5e9c7f29393e72a5c351d4356dd39f74">FMC_SDRAMTimingInitTypeDef::FMC_RCDDelay</a></div><div class="ttdeci">uint32_t FMC_RCDDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00274">stm32f4xx_fmc.h:274</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_timing_init_type_def_html_a630a67543d1edd9b80df53a0fd475329"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a630a67543d1edd9b80df53a0fd475329">FMC_SDRAMTimingInitTypeDef::FMC_LoadToActiveDelay</a></div><div class="ttdeci">uint32_t FMC_LoadToActiveDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00250">stm32f4xx_fmc.h:250</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_timing_init_type_def_html_a7f457a5412cf7a69c7874652cbea8bab"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a7f457a5412cf7a69c7874652cbea8bab">FMC_SDRAMTimingInitTypeDef::FMC_RowCycleDelay</a></div><div class="ttdeci">uint32_t FMC_RowCycleDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00262">stm32f4xx_fmc.h:262</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_timing_init_type_def_html_aad40f6686d7442fac8e19e7bae60de1d"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#aad40f6686d7442fac8e19e7bae60de1d">FMC_SDRAMTimingInitTypeDef::FMC_WriteRecoveryTime</a></div><div class="ttdeci">uint32_t FMC_WriteRecoveryTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00267">stm32f4xx_fmc.h:267</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_timing_init_type_def_html_adaf9cc495484c76ec5ddbef73dea0c70"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#adaf9cc495484c76ec5ddbef73dea0c70">FMC_SDRAMTimingInitTypeDef::FMC_RPDelay</a></div><div class="ttdeci">uint32_t FMC_RPDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fmc_8h_source.html#l00270">stm32f4xx_fmc.h:270</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
