verilog work "one_smg_0_f.v"
