#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f460c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f4a9d0 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x1f544b0 .functor NOT 1, L_0x1f8cbb0, C4<0>, C4<0>, C4<0>;
L_0x1f4e810 .functor XOR 1, L_0x1f8c7c0, L_0x1f8c860, C4<0>, C4<0>;
L_0x1f4dc10 .functor XOR 1, L_0x1f4e810, L_0x1f8ca00, C4<0>, C4<0>;
v0x1f8b010_0 .net "L", 0 0, v0x1f4c300_0;  1 drivers
v0x1f8b0d0_0 .net "Q_dut", 0 0, v0x1f8a3c0_0;  1 drivers
v0x1f8b1e0_0 .net "Q_ref", 0 0, v0x1f547c0_0;  1 drivers
v0x1f8b280_0 .net *"_ivl_10", 0 0, L_0x1f8ca00;  1 drivers
v0x1f8b320_0 .net *"_ivl_12", 0 0, L_0x1f4dc10;  1 drivers
v0x1f8b430_0 .net *"_ivl_2", 0 0, L_0x1f8c6a0;  1 drivers
v0x1f8b510_0 .net *"_ivl_4", 0 0, L_0x1f8c7c0;  1 drivers
v0x1f8b5f0_0 .net *"_ivl_6", 0 0, L_0x1f8c860;  1 drivers
v0x1f8b6d0_0 .net *"_ivl_8", 0 0, L_0x1f4e810;  1 drivers
v0x1f8b840_0 .var "clk", 0 0;
v0x1f8b8e0_0 .net "q_in", 0 0, v0x1f886b0_0;  1 drivers
v0x1f8ba10_0 .net "r_in", 0 0, v0x1f88780_0;  1 drivers
v0x1f8bab0_0 .var/2u "stats1", 159 0;
v0x1f8bb90_0 .var/2u "strobe", 0 0;
v0x1f8bc50_0 .net "tb_match", 0 0, L_0x1f8cbb0;  1 drivers
v0x1f8bd10_0 .net "tb_mismatch", 0 0, L_0x1f544b0;  1 drivers
L_0x1f8c6a0 .concat [ 1 0 0 0], v0x1f547c0_0;
L_0x1f8c7c0 .concat [ 1 0 0 0], v0x1f547c0_0;
L_0x1f8c860 .concat [ 1 0 0 0], v0x1f8a3c0_0;
L_0x1f8ca00 .concat [ 1 0 0 0], v0x1f547c0_0;
L_0x1f8cbb0 .cmp/eeq 1, L_0x1f8c6a0, L_0x1f4dc10;
S_0x1f5c500 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x1f4a9d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x1f54720_0 .net "L", 0 0, v0x1f4c300_0;  alias, 1 drivers
v0x1f547c0_0 .var "Q", 0 0;
v0x1f4fed0_0 .net "clk", 0 0, v0x1f8b840_0;  1 drivers
v0x1f4e920_0 .net "q_in", 0 0, v0x1f886b0_0;  alias, 1 drivers
v0x1f4dd20_0 .net "r_in", 0 0, v0x1f88780_0;  alias, 1 drivers
E_0x1f318b0 .event posedge, v0x1f4fed0_0;
S_0x1f883d0 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x1f4a9d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x1f4c300_0 .var "L", 0 0;
v0x1f88610_0 .net "clk", 0 0, v0x1f8b840_0;  alias, 1 drivers
v0x1f886b0_0 .var "q_in", 0 0;
v0x1f88780_0 .var "r_in", 0 0;
E_0x1f2f1d0/0 .event negedge, v0x1f4fed0_0;
E_0x1f2f1d0/1 .event posedge, v0x1f4fed0_0;
E_0x1f2f1d0 .event/or E_0x1f2f1d0/0, E_0x1f2f1d0/1;
S_0x1f88880 .scope module, "top_module1" "top_module" 3 88, 4 33 0, S_0x1f4a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
L_0x1f4fdc0 .functor XOR 1, L_0x1f8bf80, L_0x1f8c050, C4<0>, C4<0>;
v0x1f8a530_0 .net "L", 0 0, v0x1f4c300_0;  alias, 1 drivers
v0x1f8a5f0_0 .net "Q", 0 0, v0x1f8a3c0_0;  alias, 1 drivers
L_0x7fdd2a44d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f8a6b0_0 .net *"_ivl_3", 1 0, L_0x7fdd2a44d018;  1 drivers
v0x1f8a780_0 .net *"_ivl_7", 0 0, L_0x1f8bf80;  1 drivers
v0x1f8a840_0 .net *"_ivl_9", 0 0, L_0x1f8c050;  1 drivers
v0x1f8a920_0 .net "clk", 0 0, v0x1f8b840_0;  alias, 1 drivers
v0x1f8a9c0_0 .net "q", 2 0, L_0x1f8c240;  1 drivers
v0x1f8aaa0_0 .net "q_in", 0 0, v0x1f886b0_0;  alias, 1 drivers
v0x1f8ab40_0 .net "r", 2 0, L_0x1f8bdf0;  1 drivers
v0x1f8acb0_0 .net "r_in", 0 0, v0x1f88780_0;  alias, 1 drivers
L_0x1f8bdf0 .concat [ 1 2 0 0], v0x1f88780_0, L_0x7fdd2a44d018;
L_0x1f8bf80 .part L_0x1f8c240, 1, 1;
L_0x1f8c050 .part L_0x1f8c240, 2, 1;
L_0x1f8c170 .part L_0x1f8c240, 0, 1;
L_0x1f8c240 .concat8 [ 1 1 1 0], v0x1f88ed0_0, v0x1f89520_0, v0x1f89b10_0;
L_0x1f8c400 .part L_0x1f8bdf0, 0, 1;
L_0x1f8c510 .part L_0x1f8c240, 1, 1;
L_0x1f8c5b0 .part L_0x1f8c240, 2, 1;
S_0x1f88b40 .scope module, "ff1" "flipflop" 4 46, 4 1 0, S_0x1f88880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0x1f88de0_0 .net "D", 0 0, v0x1f886b0_0;  alias, 1 drivers
v0x1f88ed0_0 .var "Q", 0 0;
v0x1f88f90_0 .net "clk", 0 0, v0x1f8b840_0;  alias, 1 drivers
v0x1f89080_0 .net "reset", 0 0, v0x1f4c300_0;  alias, 1 drivers
S_0x1f891d0 .scope module, "ff2" "flipflop" 4 53, 4 1 0, S_0x1f88880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0x1f89460_0 .net "D", 0 0, L_0x1f4fdc0;  1 drivers
v0x1f89520_0 .var "Q", 0 0;
v0x1f895e0_0 .net "clk", 0 0, v0x1f8b840_0;  alias, 1 drivers
v0x1f89680_0 .net "reset", 0 0, v0x1f4c300_0;  alias, 1 drivers
S_0x1f897b0 .scope module, "ff3" "flipflop" 4 60, 4 1 0, S_0x1f88880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0x1f89a50_0 .net "D", 0 0, L_0x1f8c170;  1 drivers
v0x1f89b10_0 .var "Q", 0 0;
v0x1f89bd0_0 .net "clk", 0 0, v0x1f8b840_0;  alias, 1 drivers
v0x1f89d30_0 .net "reset", 0 0, v0x1f4c300_0;  alias, 1 drivers
S_0x1f89ef0 .scope module, "mux_inst" "mux" 4 67, 4 17 0, S_0x1f88880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "y";
v0x1f8a150_0 .net "a", 0 0, L_0x1f8c510;  1 drivers
v0x1f8a230_0 .net "b", 0 0, L_0x1f8c5b0;  1 drivers
v0x1f8a2f0_0 .net "sel", 0 0, L_0x1f8c400;  1 drivers
v0x1f8a3c0_0 .var "y", 0 0;
E_0x1f31790 .event anyedge, v0x1f8a230_0, v0x1f8a150_0, v0x1f8a2f0_0;
S_0x1f8adf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x1f4a9d0;
 .timescale -12 -12;
E_0x1f429f0 .event anyedge, v0x1f8bb90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f8bb90_0;
    %nor/r;
    %assign/vec4 v0x1f8bb90_0, 0;
    %wait E_0x1f429f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f883d0;
T_1 ;
    %wait E_0x1f2f1d0;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1f886b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f88780_0, 0;
    %assign/vec4 v0x1f4c300_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1f883d0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f318b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1f5c500;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f547c0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x1f5c500;
T_4 ;
    %wait E_0x1f318b0;
    %load/vec4 v0x1f54720_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x1f4dd20_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x1f4e920_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x1f547c0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f88b40;
T_5 ;
    %wait E_0x1f318b0;
    %load/vec4 v0x1f89080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f88ed0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1f88de0_0;
    %assign/vec4 v0x1f88ed0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f891d0;
T_6 ;
    %wait E_0x1f318b0;
    %load/vec4 v0x1f89680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f89520_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1f89460_0;
    %assign/vec4 v0x1f89520_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f897b0;
T_7 ;
    %wait E_0x1f318b0;
    %load/vec4 v0x1f89d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f89b10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1f89a50_0;
    %assign/vec4 v0x1f89b10_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f89ef0;
T_8 ;
    %wait E_0x1f31790;
    %load/vec4 v0x1f8a2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f8a230_0;
    %assign/vec4 v0x1f8a3c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1f8a150_0;
    %assign/vec4 v0x1f8a3c0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1f4a9d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f8b840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f8bb90_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1f4a9d0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f8b840_0;
    %inv;
    %store/vec4 v0x1f8b840_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1f4a9d0;
T_11 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f88610_0, v0x1f8bd10_0, v0x1f8b840_0, v0x1f8b010_0, v0x1f8b8e0_0, v0x1f8ba10_0, v0x1f8b1e0_0, v0x1f8b0d0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1f4a9d0;
T_12 ;
    %load/vec4 v0x1f8bab0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1f8bab0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f8bab0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_12.1 ;
    %load/vec4 v0x1f8bab0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f8bab0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f8bab0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f8bab0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1f4a9d0;
T_13 ;
    %wait E_0x1f2f1d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f8bab0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8bab0_0, 4, 32;
    %load/vec4 v0x1f8bc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1f8bab0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8bab0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f8bab0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8bab0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x1f8b1e0_0;
    %load/vec4 v0x1f8b1e0_0;
    %load/vec4 v0x1f8b0d0_0;
    %xor;
    %load/vec4 v0x1f8b1e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x1f8bab0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8bab0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x1f8bab0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8bab0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/mt2015_muxdff/iter0/response2/top_module.sv";
