<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1492pt" height="1306pt"
 viewBox="0.00 0.00 1492.00 1306.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1302)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1302 1488,-1302 1488,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1464,-8 1464,-8 1470,-8 1476,-14 1476,-20 1476,-20 1476,-1278 1476,-1278 1476,-1284 1470,-1290 1464,-1290 1464,-1290 20,-1290 20,-1290 14,-1290 8,-1284 8,-1278 8,-1278 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="742" y="-1274.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="742" y="-1259.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:2147483648&#10;memories=board.memory.mem_ctrl0.dram board.memory.mem_ctrl1.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1456,-16 1456,-16 1462,-16 1468,-22 1468,-28 1468,-28 1468,-1232 1468,-1232 1468,-1238 1462,-1244 1456,-1244 1456,-1244 28,-1244 28,-1244 22,-1244 16,-1238 16,-1232 16,-1232 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="742" y="-1228.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="742" y="-1213.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M844,-138C844,-138 1448,-138 1448,-138 1454,-138 1460,-144 1460,-150 1460,-150 1460,-486 1460,-486 1460,-492 1454,-498 1448,-498 1448,-498 844,-498 844,-498 838,-498 832,-492 832,-486 832,-486 832,-150 832,-150 832,-144 838,-138 844,-138"/>
<text text-anchor="middle" x="1146" y="-482.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="1146" y="-467.8" font-family="Arial" font-size="14.00" fill="#000000">: BigProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M852,-146C852,-146 1440,-146 1440,-146 1446,-146 1452,-152 1452,-158 1452,-158 1452,-440 1452,-440 1452,-446 1446,-452 1440,-452 1440,-452 852,-452 852,-452 846,-452 840,-446 840,-440 840,-440 840,-158 840,-158 840,-152 846,-146 852,-146"/>
<text text-anchor="middle" x="1146" y="-436.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="1146" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">: BigCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=board.processor.cores.core.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=&#45;1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=board.processor.cores.core.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=board.processor.cores.core.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=512&#10;&#10;umPhysIntRegs=512&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=256&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M860,-154C860,-154 1432,-154 1432,-154 1438,-154 1444,-160 1444,-166 1444,-166 1444,-394 1444,-394 1444,-400 1438,-406 1432,-406 1432,-406 860,-406 860,-406 854,-406 848,-400 848,-394 848,-394 848,-166 848,-166 848,-160 854,-154 860,-154"/>
<text text-anchor="middle" x="1146" y="-390.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="1146" y="-375.8" font-family="Arial" font-size="14.00" fill="#000000">: BigO3</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1072,-162C1072,-162 1424,-162 1424,-162 1430,-162 1436,-168 1436,-174 1436,-174 1436,-348 1436,-348 1436,-354 1430,-360 1424,-360 1424,-360 1072,-360 1072,-360 1066,-360 1060,-354 1060,-348 1060,-348 1060,-174 1060,-174 1060,-168 1066,-162 1072,-162"/>
<text text-anchor="middle" x="1248" y="-344.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1248" y="-329.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1264,-170C1264,-170 1416,-170 1416,-170 1422,-170 1428,-176 1428,-182 1428,-182 1428,-302 1428,-302 1428,-308 1422,-314 1416,-314 1416,-314 1264,-314 1264,-314 1258,-314 1252,-308 1252,-302 1252,-302 1252,-182 1252,-182 1252,-176 1258,-170 1264,-170"/>
<text text-anchor="middle" x="1340" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1340" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1272,-178C1272,-178 1408,-178 1408,-178 1414,-178 1420,-184 1420,-190 1420,-190 1420,-256 1420,-256 1420,-262 1414,-268 1408,-268 1408,-268 1272,-268 1272,-268 1266,-268 1260,-262 1260,-256 1260,-256 1260,-190 1260,-190 1260,-184 1266,-178 1272,-178"/>
<text text-anchor="middle" x="1340" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1340" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1080,-170C1080,-170 1232,-170 1232,-170 1238,-170 1244,-176 1244,-182 1244,-182 1244,-302 1244,-302 1244,-308 1238,-314 1232,-314 1232,-314 1080,-314 1080,-314 1074,-314 1068,-308 1068,-302 1068,-302 1068,-182 1068,-182 1068,-176 1074,-170 1080,-170"/>
<text text-anchor="middle" x="1156" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1156" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1088,-178C1088,-178 1224,-178 1224,-178 1230,-178 1236,-184 1236,-190 1236,-190 1236,-256 1236,-256 1236,-262 1230,-268 1224,-268 1224,-268 1088,-268 1088,-268 1082,-268 1076,-262 1076,-256 1076,-256 1076,-190 1076,-190 1076,-184 1082,-178 1088,-178"/>
<text text-anchor="middle" x="1156" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1156" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust115" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust115"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M245,-1054C245,-1054 415,-1054 415,-1054 421,-1054 427,-1060 427,-1066 427,-1066 427,-1186 427,-1186 427,-1192 421,-1198 415,-1198 415,-1198 245,-1198 245,-1198 239,-1198 233,-1192 233,-1186 233,-1186 233,-1066 233,-1066 233,-1060 239,-1054 245,-1054"/>
<text text-anchor="middle" x="330" y="-1182.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="330" y="-1167.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_board_memory_mem_ctrl0</title>
<g id="a_clust116"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M346,-1062C346,-1062 407,-1062 407,-1062 413,-1062 419,-1068 419,-1074 419,-1074 419,-1140 419,-1140 419,-1146 413,-1152 407,-1152 407,-1152 346,-1152 346,-1152 340,-1152 334,-1146 334,-1140 334,-1140 334,-1074 334,-1074 334,-1068 340,-1062 346,-1062"/>
<text text-anchor="middle" x="376.5" y="-1136.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl0 </text>
<text text-anchor="middle" x="376.5" y="-1121.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust120" class="cluster">
<title>cluster_board_memory_mem_ctrl1</title>
<g id="a_clust120"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M253,-1062C253,-1062 314,-1062 314,-1062 320,-1062 326,-1068 326,-1074 326,-1074 326,-1140 326,-1140 326,-1146 320,-1152 314,-1152 314,-1152 253,-1152 253,-1152 247,-1152 241,-1146 241,-1140 241,-1140 241,-1074 241,-1074 241,-1068 247,-1062 253,-1062"/>
<text text-anchor="middle" x="283.5" y="-1136.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl1 </text>
<text text-anchor="middle" x="283.5" y="-1121.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust124"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 812,-24 812,-24 818,-24 824,-30 824,-36 824,-36 824,-1034 824,-1034 824,-1040 818,-1046 812,-1046 812,-1046 36,-1046 36,-1046 30,-1046 24,-1040 24,-1034 24,-1034 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="424" y="-1030.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="424" y="-1015.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1PrivateL2SharedL3CacheHierarchyRandomRP</text>
</a>
</g>
</g>
<g id="clust125" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust125"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M44,-772C44,-772 356,-772 356,-772 362,-772 368,-778 368,-784 368,-784 368,-988 368,-988 368,-994 362,-1000 356,-1000 356,-1000 44,-1000 44,-1000 38,-1000 32,-994 32,-988 32,-988 32,-784 32,-784 32,-778 38,-772 44,-772"/>
<text text-anchor="middle" x="200" y="-984.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="200" y="-969.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust128" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust128"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M52,-780C52,-780 166,-780 166,-780 172,-780 178,-786 178,-792 178,-792 178,-858 178,-858 178,-864 172,-870 166,-870 166,-870 52,-870 52,-870 46,-870 40,-864 40,-858 40,-858 40,-792 40,-792 40,-786 46,-780 52,-780"/>
<text text-anchor="middle" x="109" y="-854.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="109" y="-839.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_board_cache_hierarchy_l3_bus</title>
<g id="a_clust130"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l3_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l3_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M363,-650C363,-650 599,-650 599,-650 605,-650 611,-656 611,-662 611,-662 611,-728 611,-728 611,-734 605,-740 599,-740 599,-740 363,-740 363,-740 357,-740 351,-734 351,-728 351,-728 351,-662 351,-662 351,-656 357,-650 363,-650"/>
<text text-anchor="middle" x="481" y="-724.8" font-family="Arial" font-size="14.00" fill="#000000">l3_bus </text>
<text text-anchor="middle" x="481" y="-709.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust133" class="cluster">
<title>cluster_board_cache_hierarchy_clusters</title>
<g id="a_clust133"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M44,-32C44,-32 804,-32 804,-32 810,-32 816,-38 816,-44 816,-44 816,-630 816,-630 816,-636 810,-642 804,-642 804,-642 44,-642 44,-642 38,-642 32,-636 32,-630 32,-630 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="424" y="-626.8" font-family="Arial" font-size="14.00" fill="#000000">clusters </text>
<text text-anchor="middle" x="424" y="-611.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust134" class="cluster">
<title>cluster_board_cache_hierarchy_clusters_l1dcache</title>
<g id="a_clust134"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters.l1dcache.power_state&#10;prefetcher=board.cache_hierarchy.clusters.l1dcache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters.l1dcache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters.l1dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M52,-40C52,-40 214,-40 214,-40 220,-40 226,-46 226,-52 226,-52 226,-118 226,-118 226,-124 220,-130 214,-130 214,-130 52,-130 52,-130 46,-130 40,-124 40,-118 40,-118 40,-52 40,-52 40,-46 46,-40 52,-40"/>
<text text-anchor="middle" x="133" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcache </text>
<text text-anchor="middle" x="133" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust144" class="cluster">
<title>cluster_board_cache_hierarchy_clusters_l1icache</title>
<g id="a_clust144"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters.l1icache.power_state&#10;prefetcher=board.cache_hierarchy.clusters.l1icache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters.l1icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters.l1icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M246,-40C246,-40 408,-40 408,-40 414,-40 420,-46 420,-52 420,-52 420,-118 420,-118 420,-124 414,-130 408,-130 408,-130 246,-130 246,-130 240,-130 234,-124 234,-118 234,-118 234,-52 234,-52 234,-46 240,-40 246,-40"/>
<text text-anchor="middle" x="327" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1icache </text>
<text text-anchor="middle" x="327" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust154" class="cluster">
<title>cluster_board_cache_hierarchy_clusters_l2cache</title>
<g id="a_clust154"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters.l2cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters.l2cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters.l2cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M314,-506C314,-506 476,-506 476,-506 482,-506 488,-512 488,-518 488,-518 488,-584 488,-584 488,-590 482,-596 476,-596 476,-596 314,-596 314,-596 308,-596 302,-590 302,-584 302,-584 302,-518 302,-518 302,-512 308,-506 314,-506"/>
<text text-anchor="middle" x="395" y="-580.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="395" y="-565.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust164" class="cluster">
<title>cluster_board_cache_hierarchy_clusters_l2_xbar</title>
<g id="a_clust164"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters.l2_xbar.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters.l2_xbar.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M290,-178C290,-178 526,-178 526,-178 532,-178 538,-184 538,-190 538,-190 538,-256 538,-256 538,-262 532,-268 526,-268 526,-268 290,-268 290,-268 284,-268 278,-262 278,-256 278,-256 278,-190 278,-190 278,-184 284,-178 290,-178"/>
<text text-anchor="middle" x="408" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">l2_xbar </text>
<text text-anchor="middle" x="408" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust167" class="cluster">
<title>cluster_board_cache_hierarchy_clusters_iptw_cache</title>
<g id="a_clust167"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M634,-40C634,-40 796,-40 796,-40 802,-40 808,-46 808,-52 808,-52 808,-118 808,-118 808,-124 802,-130 796,-130 796,-130 634,-130 634,-130 628,-130 622,-124 622,-118 622,-118 622,-52 622,-52 622,-46 628,-40 634,-40"/>
<text text-anchor="middle" x="715" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="715" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust173" class="cluster">
<title>cluster_board_cache_hierarchy_clusters_dptw_cache</title>
<g id="a_clust173"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M440,-40C440,-40 602,-40 602,-40 608,-40 614,-46 614,-52 614,-52 614,-118 614,-118 614,-124 608,-130 602,-130 602,-130 440,-130 440,-130 434,-130 428,-124 428,-118 428,-118 428,-52 428,-52 428,-46 434,-40 440,-40"/>
<text text-anchor="middle" x="521" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="521" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust179" class="cluster">
<title>cluster_board_cache_hierarchy_l3_cache</title>
<g id="a_clust179"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l3_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l3_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=1048576&#10;system=board&#10;tag_latency=20&#10;tags=board.cache_hierarchy.l3_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M388,-780C388,-780 550,-780 550,-780 556,-780 562,-786 562,-792 562,-792 562,-858 562,-858 562,-864 556,-870 550,-870 550,-870 388,-870 388,-870 382,-870 376,-864 376,-858 376,-858 376,-792 376,-792 376,-786 382,-780 388,-780"/>
<text text-anchor="middle" x="469" y="-854.8" font-family="Arial" font-size="14.00" fill="#000000">l3_cache </text>
<text text-anchor="middle" x="469" y="-839.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M203.5,-1106C203.5,-1106 136.5,-1106 136.5,-1106 130.5,-1106 124.5,-1100 124.5,-1094 124.5,-1094 124.5,-1082 124.5,-1082 124.5,-1076 130.5,-1070 136.5,-1070 136.5,-1070 203.5,-1070 203.5,-1070 209.5,-1070 215.5,-1076 215.5,-1082 215.5,-1082 215.5,-1094 215.5,-1094 215.5,-1100 209.5,-1106 203.5,-1106"/>
<text text-anchor="middle" x="170" y="-1084.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node8" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M212,-954C212,-954 128,-954 128,-954 122,-954 116,-948 116,-942 116,-942 116,-930 116,-930 116,-924 122,-918 128,-918 128,-918 212,-918 212,-918 218,-918 224,-924 224,-930 224,-930 224,-942 224,-942 224,-948 218,-954 212,-954"/>
<text text-anchor="middle" x="170" y="-932.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M170,-1069.79C170,-1043.91 170,-994.73 170,-964.03"/>
<polygon fill="black" stroke="black" points="173.5,-964.01 170,-954.01 166.5,-964.01 173.5,-964.01"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1040,-222C1040,-222 978,-222 978,-222 972,-222 966,-216 966,-210 966,-210 966,-198 966,-198 966,-192 972,-186 978,-186 978,-186 1040,-186 1040,-186 1046,-186 1052,-192 1052,-198 1052,-198 1052,-210 1052,-210 1052,-216 1046,-222 1040,-222"/>
<text text-anchor="middle" x="1009" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters_l1icache_cpu_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_clusters_l1icache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M399.5,-84C399.5,-84 352.5,-84 352.5,-84 346.5,-84 340.5,-78 340.5,-72 340.5,-72 340.5,-60 340.5,-60 340.5,-54 346.5,-48 352.5,-48 352.5,-48 399.5,-48 399.5,-48 405.5,-48 411.5,-54 411.5,-60 411.5,-60 411.5,-72 411.5,-72 411.5,-78 405.5,-84 399.5,-84"/>
<text text-anchor="middle" x="376" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_clusters_l1icache_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_clusters_l1icache_cpu_side</title>
<path fill="none" stroke="black" d="M1000.83,-185.83C992.32,-170.17 977.38,-147.98 957,-138 930.41,-124.97 450.44,-143.34 424,-130 408.54,-122.2 396.67,-106.83 388.61,-93.22"/>
<polygon fill="black" stroke="black" points="391.53,-91.26 383.63,-84.2 385.4,-94.64 391.53,-91.26"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M935.5,-222C935.5,-222 868.5,-222 868.5,-222 862.5,-222 856.5,-216 856.5,-210 856.5,-210 856.5,-198 856.5,-198 856.5,-192 862.5,-186 868.5,-186 868.5,-186 935.5,-186 935.5,-186 941.5,-186 947.5,-192 947.5,-198 947.5,-198 947.5,-210 947.5,-210 947.5,-216 941.5,-222 935.5,-222"/>
<text text-anchor="middle" x="902" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters_l1dcache_cpu_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_clusters_l1dcache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M205.5,-84C205.5,-84 158.5,-84 158.5,-84 152.5,-84 146.5,-78 146.5,-72 146.5,-72 146.5,-60 146.5,-60 146.5,-54 152.5,-48 158.5,-48 158.5,-48 205.5,-48 205.5,-48 211.5,-48 217.5,-54 217.5,-60 217.5,-60 217.5,-72 217.5,-72 217.5,-78 211.5,-84 205.5,-84"/>
<text text-anchor="middle" x="182" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters_l1dcache_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters_l1dcache_cpu_side</title>
<path fill="none" stroke="black" d="M856.29,-192.42C788.23,-177.21 656.04,-149.69 542,-138 524.75,-136.23 245.44,-137.89 230,-130 214.58,-122.12 202.72,-106.74 194.64,-93.16"/>
<polygon fill="black" stroke="black" points="197.56,-91.21 189.66,-84.15 191.44,-94.59 197.56,-91.21"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1310,-222C1310,-222 1280,-222 1280,-222 1274,-222 1268,-216 1268,-210 1268,-210 1268,-198 1268,-198 1268,-192 1274,-186 1280,-186 1280,-186 1310,-186 1310,-186 1316,-186 1322,-192 1322,-198 1322,-198 1322,-210 1322,-210 1322,-216 1316,-222 1310,-222"/>
<text text-anchor="middle" x="1295" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters_iptw_cache_cpu_side -->
<g id="node22" class="node">
<title>board_cache_hierarchy_clusters_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M787.5,-84C787.5,-84 740.5,-84 740.5,-84 734.5,-84 728.5,-78 728.5,-72 728.5,-72 728.5,-60 728.5,-60 728.5,-54 734.5,-48 740.5,-48 740.5,-48 787.5,-48 787.5,-48 793.5,-48 799.5,-54 799.5,-60 799.5,-60 799.5,-72 799.5,-72 799.5,-78 793.5,-84 787.5,-84"/>
<text text-anchor="middle" x="764" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters_iptw_cache_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1285.42,-185.84C1275.96,-170.63 1260.02,-149.15 1240,-138 1166.52,-97.06 914.2,-76.6 809.79,-69.73"/>
<polygon fill="black" stroke="black" points="809.78,-66.22 799.57,-69.07 809.32,-73.21 809.78,-66.22"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1126,-222C1126,-222 1096,-222 1096,-222 1090,-222 1084,-216 1084,-210 1084,-210 1084,-198 1084,-198 1084,-192 1090,-186 1096,-186 1096,-186 1126,-186 1126,-186 1132,-186 1138,-192 1138,-198 1138,-198 1138,-210 1138,-210 1138,-216 1132,-222 1126,-222"/>
<text text-anchor="middle" x="1111" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters_dptw_cache_cpu_side -->
<g id="node24" class="node">
<title>board_cache_hierarchy_clusters_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M593.5,-84C593.5,-84 546.5,-84 546.5,-84 540.5,-84 534.5,-78 534.5,-72 534.5,-72 534.5,-60 534.5,-60 534.5,-54 540.5,-48 546.5,-48 546.5,-48 593.5,-48 593.5,-48 599.5,-48 605.5,-54 605.5,-60 605.5,-60 605.5,-72 605.5,-72 605.5,-78 599.5,-84 593.5,-84"/>
<text text-anchor="middle" x="570" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters_dptw_cache_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1108.01,-185.82C1104.33,-170.38 1096.4,-148.55 1080,-138 1058.41,-124.11 640.9,-141.59 618,-130 602.55,-122.18 590.68,-106.81 582.62,-93.21"/>
<polygon fill="black" stroke="black" points="585.53,-91.25 577.64,-84.19 579.41,-94.63 585.53,-91.25"/>
</g>
<!-- board_memory_mem_ctrl0_port -->
<g id="node6" class="node">
<title>board_memory_mem_ctrl0_port</title>
<path fill="#7f7c77" stroke="#000000" d="M384,-1106C384,-1106 354,-1106 354,-1106 348,-1106 342,-1100 342,-1094 342,-1094 342,-1082 342,-1082 342,-1076 348,-1070 354,-1070 354,-1070 384,-1070 384,-1070 390,-1070 396,-1076 396,-1082 396,-1082 396,-1094 396,-1094 396,-1100 390,-1106 384,-1106"/>
<text text-anchor="middle" x="369" y="-1084.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node9" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M348,-954C348,-954 254,-954 254,-954 248,-954 242,-948 242,-942 242,-942 242,-930 242,-930 242,-924 248,-918 254,-918 254,-918 348,-918 348,-918 354,-918 360,-924 360,-930 360,-930 360,-942 360,-942 360,-948 354,-954 348,-954"/>
<text text-anchor="middle" x="301" y="-932.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_memory_mem_ctrl0_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge6" class="edge">
<title>board_memory_mem_ctrl0_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M357,-1060.54C343.07,-1029.8 320.49,-979.99 308.71,-954.01"/>
<polygon fill="black" stroke="black" points="353.88,-1062.13 361.2,-1069.79 360.26,-1059.24 353.88,-1062.13"/>
</g>
<!-- board_memory_mem_ctrl1_port -->
<g id="node7" class="node">
<title>board_memory_mem_ctrl1_port</title>
<path fill="#7f7c77" stroke="#000000" d="M306,-1106C306,-1106 276,-1106 276,-1106 270,-1106 264,-1100 264,-1094 264,-1094 264,-1082 264,-1082 264,-1076 270,-1070 276,-1070 276,-1070 306,-1070 306,-1070 312,-1070 318,-1076 318,-1082 318,-1082 318,-1094 318,-1094 318,-1100 312,-1106 306,-1106"/>
<text text-anchor="middle" x="291" y="-1084.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl1_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_memory_mem_ctrl1_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M292.82,-1059.73C294.87,-1028.94 298.15,-979.77 299.87,-954.01"/>
<polygon fill="black" stroke="black" points="289.32,-1059.58 292.15,-1069.79 296.3,-1060.05 289.32,-1059.58"/>
</g>
<!-- board_cache_hierarchy_l3_cache_mem_side -->
<g id="node27" class="node">
<title>board_cache_hierarchy_l3_cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M452,-824C452,-824 396,-824 396,-824 390,-824 384,-818 384,-812 384,-812 384,-800 384,-800 384,-794 390,-788 396,-788 396,-788 452,-788 452,-788 458,-788 464,-794 464,-800 464,-800 464,-812 464,-812 464,-818 458,-824 452,-824"/>
<text text-anchor="middle" x="424" y="-802.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l3_cache_mem_side -->
<g id="edge8" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l3_cache_mem_side</title>
<path fill="none" stroke="black" d="M212.95,-913.36C262.95,-888.16 344.5,-847.06 390.21,-824.03"/>
<polygon fill="black" stroke="black" points="211.35,-910.24 203.99,-917.87 214.5,-916.5 211.35,-910.24"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M85.5,-954C85.5,-954 52.5,-954 52.5,-954 46.5,-954 40.5,-948 40.5,-942 40.5,-942 40.5,-930 40.5,-930 40.5,-924 46.5,-918 52.5,-918 52.5,-918 85.5,-918 85.5,-918 91.5,-918 97.5,-924 97.5,-930 97.5,-930 97.5,-942 97.5,-942 97.5,-948 91.5,-954 85.5,-954"/>
<text text-anchor="middle" x="69" y="-932.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node11" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M90,-824C90,-824 60,-824 60,-824 54,-824 48,-818 48,-812 48,-812 48,-800 48,-800 48,-794 54,-788 60,-788 60,-788 90,-788 90,-788 96,-788 102,-794 102,-800 102,-800 102,-812 102,-812 102,-818 96,-824 90,-824"/>
<text text-anchor="middle" x="75" y="-802.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge9" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M69.81,-917.74C70.81,-896.36 72.53,-859.69 73.71,-834.44"/>
<polygon fill="black" stroke="black" points="77.21,-834.55 74.18,-824.4 70.22,-834.22 77.21,-834.55"/>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports -->
<g id="node12" class="node">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M591,-694C591,-694 507,-694 507,-694 501,-694 495,-688 495,-682 495,-682 495,-670 495,-670 495,-664 501,-658 507,-658 507,-658 591,-658 591,-658 597,-658 603,-664 603,-670 603,-670 603,-682 603,-682 603,-688 597,-694 591,-694"/>
<text text-anchor="middle" x="549" y="-672.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters_l2cache_mem_side -->
<g id="node19" class="node">
<title>board_cache_hierarchy_clusters_l2cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M378,-550C378,-550 322,-550 322,-550 316,-550 310,-544 310,-538 310,-538 310,-526 310,-526 310,-520 316,-514 322,-514 322,-514 378,-514 378,-514 384,-514 390,-520 390,-526 390,-526 390,-538 390,-538 390,-544 384,-550 378,-550"/>
<text text-anchor="middle" x="350" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_l2cache_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M501.26,-654.43C496.17,-652.73 491.02,-651.2 486,-650 467.34,-645.53 415.66,-653.1 400,-642 369.43,-620.33 357.13,-575.24 352.52,-550.39"/>
<polygon fill="black" stroke="black" points="500.32,-657.81 510.92,-657.88 502.68,-651.22 500.32,-657.81"/>
</g>
<!-- board_cache_hierarchy_l3_bus_mem_side_ports -->
<g id="node13" class="node">
<title>board_cache_hierarchy_l3_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M465,-694C465,-694 371,-694 371,-694 365,-694 359,-688 359,-682 359,-682 359,-670 359,-670 359,-664 365,-658 371,-658 371,-658 465,-658 465,-658 471,-658 477,-664 477,-670 477,-670 477,-682 477,-682 477,-688 471,-694 465,-694"/>
<text text-anchor="middle" x="418" y="-672.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters_l1dcache_mem_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_clusters_l1dcache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M116,-84C116,-84 60,-84 60,-84 54,-84 48,-78 48,-72 48,-72 48,-60 48,-60 48,-54 54,-48 60,-48 60,-48 116,-48 116,-48 122,-48 128,-54 128,-60 128,-60 128,-72 128,-72 128,-78 122,-84 116,-84"/>
<text text-anchor="middle" x="88" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters_l1icache_mem_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_clusters_l1icache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M310,-84C310,-84 254,-84 254,-84 248,-84 242,-78 242,-72 242,-72 242,-60 242,-60 242,-54 248,-48 254,-48 254,-48 310,-48 310,-48 316,-48 322,-54 322,-60 322,-60 322,-72 322,-72 322,-78 316,-84 310,-84"/>
<text text-anchor="middle" x="282" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters_l2cache_cpu_side -->
<g id="node18" class="node">
<title>board_cache_hierarchy_clusters_l2cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M467.5,-550C467.5,-550 420.5,-550 420.5,-550 414.5,-550 408.5,-544 408.5,-538 408.5,-538 408.5,-526 408.5,-526 408.5,-520 414.5,-514 420.5,-514 420.5,-514 467.5,-514 467.5,-514 473.5,-514 479.5,-520 479.5,-526 479.5,-526 479.5,-538 479.5,-538 479.5,-544 473.5,-550 467.5,-550"/>
<text text-anchor="middle" x="444" y="-528.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters_l2_xbar_mem_side_ports -->
<g id="node21" class="node">
<title>board_cache_hierarchy_clusters_l2_xbar_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M392,-222C392,-222 298,-222 298,-222 292,-222 286,-216 286,-210 286,-210 286,-198 286,-198 286,-192 292,-186 298,-186 298,-186 392,-186 392,-186 398,-186 404,-192 404,-198 404,-198 404,-210 404,-210 404,-216 398,-222 392,-222"/>
<text text-anchor="middle" x="345" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters_l2cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters_l2_xbar_mem_side_ports -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_clusters_l2cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters_l2_xbar_mem_side_ports</title>
<path fill="none" stroke="black" d="M418.16,-506.03C416.23,-503.45 414.47,-500.75 413,-498 361.9,-402.45 348.96,-269.3 345.89,-222.28"/>
<polygon fill="black" stroke="black" points="415.61,-508.44 424.72,-513.87 420.98,-503.95 415.61,-508.44"/>
</g>
<!-- board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports -->
<g id="node20" class="node">
<title>board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M518,-222C518,-222 434,-222 434,-222 428,-222 422,-216 422,-210 422,-210 422,-198 422,-198 422,-192 428,-186 434,-186 434,-186 518,-186 518,-186 524,-186 530,-192 530,-198 530,-198 530,-210 530,-210 530,-216 524,-222 518,-222"/>
<text text-anchor="middle" x="476" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_l1dcache_mem_side -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_l1dcache_mem_side</title>
<path fill="none" stroke="black" d="M459.14,-177.66C447.95,-163.19 431.87,-146.32 413,-138 385.03,-125.67 165.33,-143.69 138,-130 118.65,-120.3 104.4,-99.25 96.17,-84.15"/>
<polygon fill="black" stroke="black" points="456.4,-179.84 465.15,-185.82 462.04,-175.69 456.4,-179.84"/>
</g>
<!-- board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_l1icache_mem_side -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_l1icache_mem_side</title>
<path fill="none" stroke="black" d="M458.71,-177.85C447.46,-163.61 431.46,-146.91 413,-138 380.42,-122.27 363.76,-147.32 332,-130 313.12,-119.71 298.86,-99 290.5,-84.13"/>
<polygon fill="black" stroke="black" points="455.96,-180 464.78,-185.87 461.54,-175.78 455.96,-180"/>
</g>
<!-- board_cache_hierarchy_clusters_iptw_cache_mem_side -->
<g id="node23" class="node">
<title>board_cache_hierarchy_clusters_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M698,-84C698,-84 642,-84 642,-84 636,-84 630,-78 630,-72 630,-72 630,-60 630,-60 630,-54 636,-48 642,-48 642,-48 698,-48 698,-48 704,-48 710,-54 710,-60 710,-60 710,-72 710,-72 710,-78 704,-84 698,-84"/>
<text text-anchor="middle" x="670" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_iptw_cache_mem_side -->
<g id="edge14" class="edge">
<title>board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M529.29,-181.84C557.33,-169.22 591.33,-151.47 618,-130 634.35,-116.84 649.17,-97.84 658.77,-84.15"/>
<polygon fill="black" stroke="black" points="527.77,-178.69 520.03,-185.92 530.59,-185.09 527.77,-178.69"/>
</g>
<!-- board_cache_hierarchy_clusters_dptw_cache_mem_side -->
<g id="node25" class="node">
<title>board_cache_hierarchy_clusters_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M504,-84C504,-84 448,-84 448,-84 442,-84 436,-78 436,-72 436,-72 436,-60 436,-60 436,-54 442,-48 448,-48 448,-48 504,-48 504,-48 510,-48 516,-54 516,-60 516,-60 516,-72 516,-72 516,-78 510,-84 504,-84"/>
<text text-anchor="middle" x="476" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_dptw_cache_mem_side -->
<g id="edge15" class="edge">
<title>board_cache_hierarchy_clusters_l2_xbar_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M476,-175.69C476,-148.35 476,-107.11 476,-84.08"/>
<polygon fill="black" stroke="black" points="472.5,-175.78 476,-185.78 479.5,-175.78 472.5,-175.78"/>
</g>
<!-- board_cache_hierarchy_l3_cache_cpu_side -->
<g id="node26" class="node">
<title>board_cache_hierarchy_l3_cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M541.5,-824C541.5,-824 494.5,-824 494.5,-824 488.5,-824 482.5,-818 482.5,-812 482.5,-812 482.5,-800 482.5,-800 482.5,-794 488.5,-788 494.5,-788 494.5,-788 541.5,-788 541.5,-788 547.5,-788 553.5,-794 553.5,-800 553.5,-800 553.5,-812 553.5,-812 553.5,-818 547.5,-824 541.5,-824"/>
<text text-anchor="middle" x="518" y="-802.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l3_cache_cpu_side&#45;&gt;board_cache_hierarchy_l3_bus_mem_side_ports -->
<g id="edge16" class="edge">
<title>board_cache_hierarchy_l3_cache_cpu_side&#45;&gt;board_cache_hierarchy_l3_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M498.25,-779.72C478.54,-754.49 448.79,-716.41 431.59,-694.4"/>
<polygon fill="black" stroke="black" points="495.6,-782.01 504.51,-787.74 501.12,-777.7 495.6,-782.01"/>
</g>
</g>
</svg>
