# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano_processor.srcs/sources_1/imports/new/Add_Sub_4.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/Adder_3.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/I_decoder.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/MUX_2_4.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/MUX_8_4.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/Mux_3_2.vhd" \
"../../../../Nano_processor.srcs/sources_1/new/NanoProcessor.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/PC.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/PROM.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/RCA_4.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../Nano_processor.srcs/sources_1/imports/new/Reg_bank.vhd" \
"../../../../Nano_processor.srcs/sim_1/new/NanoProcessor_TB.vhd" \

# Do not sort compile order
nosort
