DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "common"
unitName "constants"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "math_real"
)
]
instances [
(Instance
name "i_correction_slow"
duLibraryName ""
duName "correction_slow"
elements [
]
mwi 0
uid 8243,0
)
(Instance
name "i_gain_fast"
duLibraryName "gain"
duName "gain_fast"
elements [
]
mwi 0
uid 8289,0
)
(Instance
name "i_gain_slow"
duLibraryName "gain"
duName "gain_slow"
elements [
]
mwi 0
uid 8335,0
)
(Instance
name "U_4"
duLibraryName "prediction"
duName "prediction"
elements [
]
mwi 0
uid 8413,0
)
(Instance
name "g2c_fast_pp"
duLibraryName "ip"
duName "fifo_communications"
elements [
]
mwi 0
uid 8606,0
)
(Instance
name "g2c_slow"
duLibraryName "ip"
duName "fifo_communications"
elements [
]
mwi 0
uid 8657,0
)
(Instance
name "p2c_fast_xp"
duLibraryName "ip"
duName "fifo_communications"
elements [
]
mwi 0
uid 8708,0
)
(Instance
name "p2c_fast_pp"
duLibraryName "ip"
duName "fifo_communications"
elements [
]
mwi 0
uid 8759,0
)
(Instance
name "p2c_slow_xp"
duLibraryName "ip"
duName "fifo_communications"
elements [
]
mwi 0
uid 8810,0
)
(Instance
name "p2c_slow_pp"
duLibraryName "ip"
duName "fifo_communications"
elements [
]
mwi 0
uid 8861,0
)
(Instance
name "p2g_fast_pp"
duLibraryName "ip"
duName "fifo_communications"
elements [
]
mwi 0
uid 8912,0
)
(Instance
name "p2g_slow_pp"
duLibraryName "ip"
duName "fifo_communications"
elements [
]
mwi 0
uid 8963,0
)
(Instance
name "c2p_fast_xc"
duLibraryName "ip"
duName "fifo_communications"
elements [
]
mwi 0
uid 9466,0
)
(Instance
name "c2p_fast_pc"
duLibraryName "ip"
duName "fifo_communications"
elements [
]
mwi 0
uid 9533,0
)
(Instance
name "c2p_slow_xc"
duLibraryName "ip"
duName "fifo_communications"
elements [
]
mwi 0
uid 9600,0
)
(Instance
name "c2p_slow_pc"
duLibraryName "ip"
duName "fifo_communications"
elements [
]
mwi 0
uid 9667,0
)
(Instance
name "U_0"
duLibraryName "common"
duName "mux2a1"
elements [
(GiElement
name "g_bus_width"
type "integer"
value "16"
e "ancho del mux"
)
]
mwi 0
uid 9743,0
)
(Instance
name "U_1"
duLibraryName "common"
duName "mux2a1"
elements [
(GiElement
name "g_bus_width"
type "integer"
value "16"
e "ancho del mux"
)
]
mwi 0
uid 9836,0
)
(Instance
name "U_3"
duLibraryName "COMMON"
duName "mux_mio"
elements [
]
mwi 0
uid 10291,0
)
(Instance
name "U_6"
duLibraryName "COMMON"
duName "mux_mio"
elements [
]
mwi 0
uid 10395,0
)
(Instance
name "i_correction_fast"
duLibraryName ""
duName "correction_fast"
elements [
]
mwi 0
uid 10728,0
)
]
libraryRefs [
"ieee"
"common"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "K:\\fk_kinsey_06\\src\\design\\kalman_filter\\hdl"
)
(vvPair
variable "HDSDir"
value "K:\\fk_kinsey_06\\src\\design\\kalman_filter\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "K:\\fk_kinsey_06\\src\\design\\kalman_filter\\hds\\kalman_filter\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "K:\\fk_kinsey_06\\src\\design\\kalman_filter\\hds\\kalman_filter\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "K:\\fk_kinsey_06\\src\\design\\kalman_filter\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "K:\\fk_kinsey_06\\src\\design\\kalman_filter\\hds\\kalman_filter"
)
(vvPair
variable "d_logical"
value "K:\\fk_kinsey_06\\src\\design\\kalman_filter\\hds\\kalman_filter"
)
(vvPair
variable "date"
value "05/06/2015"
)
(vvPair
variable "day"
value "vie"
)
(vvPair
variable "day_long"
value "viernes"
)
(vvPair
variable "dd"
value "05"
)
(vvPair
variable "entity_name"
value "kalman_filter"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "LANCHARES"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "kalman_filter"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HOME_PROJECT/tools/designcheck/kalman_filter"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HOME_PROJECT/tools/ise/kalman_filter"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HOME_PROJECT/tools/ise/kalman_filter"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HOME_PROJECT/work/compilation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HOME_PROJECT/tools/ise/kalman_filter"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "kalman_filter"
)
(vvPair
variable "month"
value "jun"
)
(vvPair
variable "month_long"
value "junio"
)
(vvPair
variable "p"
value "K:\\fk_kinsey_06\\src\\design\\kalman_filter\\hds\\kalman_filter\\struct.bd"
)
(vvPair
variable "p_logical"
value "K:\\fk_kinsey_06\\src\\design\\kalman_filter\\hds\\kalman_filter\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fk_kinsey_06"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\questasim64_10.1d\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "07:35:28"
)
(vvPair
variable "unit"
value "kalman_filter"
)
(vvPair
variable "user"
value "Juan Lanchares"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "10000,79000,27000,80000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "10200,79000,22400,80000"
st "
by Juan Lanchareson %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,75000,31000,76000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,75000,30200,76000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "10000,77000,27000,78000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "10200,77000,13600,78000"
st "
Top level
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "6000,77000,10000,78000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "6200,77000,8300,78000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,76000,47000,80000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,76200,46500,79200"
st "
filtro Kalman propuesto por kinsey en 2006. dual rate, tiene en cuenta las medidas del MCG y de los pinchazos

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,75000,47000,76000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,75000,36100,76000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "6000,75000,27000,77000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "15350,75500,17650,76500"
st "
UCM
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "6000,78000,10000,79000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "6200,78000,8300,79000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "6000,79000,10000,80000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "6200,79000,8900,80000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "10000,78000,27000,79000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "10200,78000,22100,79000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "6000,75000,47000,80000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 741,0
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
suid 22,0
)
declText (MLText
uid 742,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,-3200,137500,-2400"
st "signal clk            : std_logic -- Global clock"
)
)
*13 (Net
uid 755,0
decl (Decl
n "rst"
t "std_logic"
eolc "Synchronous reset"
o 5
suid 23,0
)
declText (MLText
uid 756,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,23200,140000,24000"
st "signal rst            : std_logic -- Synchronous reset"
)
)
*14 (SaComponent
uid 8243,0
optionalChildren [
*15 (CptPort
uid 8171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8172,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41625,44000,42375,44750"
)
tg (CPTG
uid 8173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8174,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "41500,41700,42500,43000"
st "clk"
blo "42300,43000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 1
suid 1,0
)
)
)
*16 (CptPort
uid 8175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8176,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43625,44000,44375,44750"
)
tg (CPTG
uid 8177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8178,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "43500,41700,44500,43000"
st "rst"
blo "44300,43000"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 6
suid 2,0
)
)
)
*17 (CptPort
uid 11088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11089,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,15625,53750,16375"
)
tg (CPTG
uid 11090,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11091,0
va (VaSet
font "arial,8,0"
)
xt "46300,15500,52000,16500"
st "pc_ready_slow"
ju 2
blo "52000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pc_ready_slow"
t "std_logic"
eolc "posteriori covariance communication signal"
o 11
suid 22,0
)
)
)
*18 (CptPort
uid 11092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11093,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,7625,53750,8375"
)
tg (CPTG
uid 11094,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11095,0
va (VaSet
font "arial,8,0"
)
xt "45900,7500,52000,8500"
st "pc_slow : (15:0)"
ju 2
blo "52000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pc_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori covariance data"
o 12
suid 24,0
)
)
)
*19 (CptPort
uid 11096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11097,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,8625,53750,9375"
)
tg (CPTG
uid 11098,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11099,0
va (VaSet
font "arial,8,0"
)
xt "46500,8500,52000,9500"
st "pc_write_slow"
ju 2
blo "52000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pc_write_slow"
t "std_logic"
eolc "posteriori covariance fifo control signal"
o 13
suid 23,0
)
)
)
*20 (CptPort
uid 11100,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11101,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,2625,53750,3375"
)
tg (CPTG
uid 11102,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11103,0
va (VaSet
font "arial,8,0"
)
xt "46400,2500,52000,3500"
st "xc_ready_slow"
ju 2
blo "52000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xc_ready_slow"
t "std_logic"
eolc "posteriori state communication signal (ack)"
o 15
suid 19,0
)
)
)
*21 (CptPort
uid 11104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11105,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-4375,53750,-3625"
)
tg (CPTG
uid 11106,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11107,0
va (VaSet
font "arial,8,0"
)
xt "46000,-4500,52000,-3500"
st "xc_slow : (15:0)"
ju 2
blo "52000,-3700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xc_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori state data"
o 16
suid 21,0
)
)
)
*22 (CptPort
uid 11108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-3375,53750,-2625"
)
tg (CPTG
uid 11110,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11111,0
va (VaSet
font "arial,8,0"
)
xt "46600,-3500,52000,-2500"
st "xc_write_slow"
ju 2
blo "52000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xc_write_slow"
t "std_logic"
eolc "posteriori state fifo control signal"
o 17
suid 20,0
)
)
)
*23 (CptPort
uid 11457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11458,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,26625,35000,27375"
)
tg (CPTG
uid 11459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11460,0
va (VaSet
font "arial,8,0"
)
xt "36000,26500,40900,27500"
st "k_read_slow"
blo "36000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "k_read_slow"
t "std_logic"
eolc "gain fifo control signal"
o 10
suid 30,0
)
)
)
*24 (CptPort
uid 11461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,32625,35000,33375"
)
tg (CPTG
uid 11463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11464,0
va (VaSet
font "arial,8,0"
)
xt "36000,32500,41200,33500"
st "k_ready_slow"
blo "36000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "k_ready_slow"
t "std_logic"
eolc "gain fifo communication signal"
o 2
suid 34,0
)
)
)
*25 (CptPort
uid 11465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,25625,35000,26375"
)
tg (CPTG
uid 11467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11468,0
va (VaSet
font "arial,8,0"
)
xt "36000,25500,41600,26500"
st "k_slow : (15:0)"
blo "36000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "k_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "gain data"
o 3
suid 31,0
)
)
)
*26 (CptPort
uid 11469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11470,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,7625,35000,8375"
)
tg (CPTG
uid 11471,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11472,0
va (VaSet
font "arial,8,0"
)
xt "36000,7500,41400,8500"
st "pp_read_slow"
blo "36000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pp_read_slow"
t "std_logic"
eolc "priori covariance fifo control signal"
o 14
suid 25,0
)
)
)
*27 (CptPort
uid 11473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,8625,35000,9375"
)
tg (CPTG
uid 11475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11476,0
va (VaSet
font "arial,8,0"
)
xt "36000,8500,41700,9500"
st "pp_ready_slow"
blo "36000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "pp_ready_slow"
t "std_logic"
eolc "priori covariance communication signal"
o 4
suid 33,0
)
)
)
*28 (CptPort
uid 11477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,6625,35000,7375"
)
tg (CPTG
uid 11479,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11480,0
va (VaSet
font "arial,8,0"
)
xt "36000,6500,42100,7500"
st "pp_slow : (15:0)"
blo "36000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "pp_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "priori covariance data"
o 5
suid 26,0
)
)
)
*29 (CptPort
uid 11481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11482,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-3375,35000,-2625"
)
tg (CPTG
uid 11483,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11484,0
va (VaSet
font "arial,8,0"
)
xt "36000,-3500,41300,-2500"
st "xp_read_slow"
blo "36000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xp_read_slow"
t "std_logic"
eolc "priori state fifo control signal"
o 18
suid 29,0
)
)
)
*30 (CptPort
uid 11485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,2625,35000,3375"
)
tg (CPTG
uid 11487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11488,0
va (VaSet
font "arial,8,0"
)
xt "36000,2500,41600,3500"
st "xp_ready_slow"
blo "36000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "xp_ready_slow"
t "std_logic"
eolc "priori state communication signal"
o 7
suid 32,0
)
)
)
*31 (CptPort
uid 11489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-4375,35000,-3625"
)
tg (CPTG
uid 11491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11492,0
va (VaSet
font "arial,8,0"
)
xt "36000,-4500,42000,-3500"
st "xp_slow : (15:0)"
blo "36000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "xp_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "priori state data"
o 8
suid 28,0
)
)
)
*32 (CptPort
uid 11493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,39625,35000,40375"
)
tg (CPTG
uid 11495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11496,0
va (VaSet
font "arial,8,0"
)
xt "36000,39500,41700,40500"
st "z_slow : (15:0)"
blo "36000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "z_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input of the measured data"
o 9
suid 27,0
)
)
)
]
shape (Rectangle
uid 8244,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,-6000,53000,44000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 8245,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*33 (Text
uid 8246,0
va (VaSet
font "arial,8,1"
)
xt "45200,39000,49800,40000"
blo "45200,39800"
tm "BdLibraryNameMgr"
)
*34 (Text
uid 8247,0
va (VaSet
font "arial,8,1"
)
xt "45200,40000,51800,41000"
st "correction_slow"
blo "45200,40800"
tm "CptNameMgr"
)
*35 (Text
uid 8248,0
va (VaSet
font "arial,8,1"
)
xt "45200,41000,52400,42000"
st "i_correction_slow"
blo "45200,41800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8249,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8250,0
text (MLText
uid 8251,0
va (VaSet
font "Courier New,8,0"
)
xt "20000,0,20000,0"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8252,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,42250,36750,43750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*36 (SaComponent
uid 8289,0
optionalChildren [
*37 (CptPort
uid 8253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8254,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3375,-36000,-2625,-35250"
)
tg (CPTG
uid 8255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8256,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-3500,-38300,-2500,-37000"
st "rst"
blo "-2700,-37000"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
suid 1,0
)
)
)
*38 (CptPort
uid 8257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8258,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-5375,-36000,-4625,-35250"
)
tg (CPTG
uid 8259,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8260,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-5500,-38300,-4500,-37000"
st "clk"
blo "-4700,-37000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 2,0
)
)
)
*39 (CptPort
uid 8269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-13750,-40375,-13000,-39625"
)
tg (CPTG
uid 8271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8272,0
va (VaSet
font "arial,8,0"
)
xt "-12000,-40500,-8300,-39500"
st "r : (15:0)"
blo "-12000,-39700"
)
)
thePort (LogicalPort
decl (Decl
n "r"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*40 (CptPort
uid 8281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-13750,-48375,-13000,-47625"
)
tg (CPTG
uid 8283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8284,0
va (VaSet
font "arial,8,0"
)
xt "-12000,-48500,-8300,-47500"
st "ppr_ready"
blo "-12000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "ppr_ready"
t "std_logic"
o 3
suid 8,0
)
)
)
*41 (CptPort
uid 11775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,-48375,5750,-47625"
)
tg (CPTG
uid 11777,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11778,0
va (VaSet
font "arial,8,0"
)
xt "-1300,-48500,4000,-47500"
st "k_fast : (15:0)"
ju 2
blo "4000,-47700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "k_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 14,0
)
)
)
*42 (CptPort
uid 11779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11780,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,-40375,5750,-39625"
)
tg (CPTG
uid 11781,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11782,0
va (VaSet
font "arial,8,0"
)
xt "-900,-40500,4000,-39500"
st "k_ready_fast"
ju 2
blo "4000,-39700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "k_ready_fast"
t "std_logic"
o 7
suid 12,0
)
)
)
*43 (CptPort
uid 11783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,-47375,5750,-46625"
)
tg (CPTG
uid 11785,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11786,0
va (VaSet
font "arial,8,0"
)
xt "-700,-47500,4000,-46500"
st "k_write_fast"
ju 2
blo "4000,-46700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "k_write_fast"
t "std_logic"
o 8
suid 13,0
)
)
)
*44 (CptPort
uid 11787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-13750,-52375,-13000,-51625"
)
tg (CPTG
uid 11789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11790,0
va (VaSet
font "arial,8,0"
)
xt "-12000,-52500,-5300,-51500"
st "pp2g_fast : (15:0)"
blo "-12000,-51700"
)
)
thePort (LogicalPort
decl (Decl
n "pp2g_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "covarianza estimada"
o 2
suid 11,0
)
)
)
*45 (CptPort
uid 11791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11792,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-13750,-51375,-13000,-50625"
)
tg (CPTG
uid 11793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11794,0
va (VaSet
font "arial,8,0"
)
xt "-12000,-51500,-6000,-50500"
st "pp2g_read_fast"
blo "-12000,-50700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pp2g_read_fast"
t "std_logic"
o 9
suid 10,0
)
)
)
]
shape (Rectangle
uid 8290,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-13000,-56000,5000,-36000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 8291,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 8292,0
va (VaSet
font "arial,8,1"
)
xt "200,-39000,2200,-38000"
st "gain"
blo "200,-38200"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 8293,0
va (VaSet
font "arial,8,1"
)
xt "200,-38000,4000,-37000"
st "gain_fast"
blo "200,-37200"
tm "CptNameMgr"
)
*48 (Text
uid 8294,0
va (VaSet
font "arial,8,1"
)
xt "200,-37000,5000,-36000"
st "i_gain_fast"
blo "200,-36200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8295,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8296,0
text (MLText
uid 8297,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,-50000,-28000,-50000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8298,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-12750,-37750,-11250,-36250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*49 (SaComponent
uid 8335,0
optionalChildren [
*50 (CptPort
uid 8299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8300,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3375,36000,-2625,36750"
)
tg (CPTG
uid 8301,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8302,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-3500,33700,-2500,35000"
st "rst"
blo "-2700,35000"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
suid 1,0
)
)
)
*51 (CptPort
uid 8303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8304,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-5375,36000,-4625,36750"
)
tg (CPTG
uid 8305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8306,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-5500,33700,-4500,35000"
st "clk"
blo "-4700,35000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 2,0
)
)
)
*52 (CptPort
uid 8315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8316,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-13750,31625,-13000,32375"
)
tg (CPTG
uid 8317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8318,0
va (VaSet
font "arial,8,0"
)
xt "-12000,31500,-8300,32500"
st "r : (15:0)"
blo "-12000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "r"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*53 (CptPort
uid 11568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,32625,5750,33375"
)
tg (CPTG
uid 11570,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11571,0
va (VaSet
font "arial,8,0"
)
xt "-1200,32500,4000,33500"
st "k_ready_slow"
ju 2
blo "4000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "k_ready_slow"
t "std_logic"
o 6
suid 10,0
)
)
)
*54 (CptPort
uid 11572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,25625,5750,26375"
)
tg (CPTG
uid 11574,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11575,0
va (VaSet
font "arial,8,0"
)
xt "-1600,25500,4000,26500"
st "k_slow : (15:0)"
ju 2
blo "4000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "k_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 12,0
)
)
)
*55 (CptPort
uid 11576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5000,26625,5750,27375"
)
tg (CPTG
uid 11578,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11579,0
va (VaSet
font "arial,8,0"
)
xt "-1000,26500,4000,27500"
st "k_write_slow"
ju 2
blo "4000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "k_write_slow"
t "std_logic"
o 8
suid 11,0
)
)
)
*56 (CptPort
uid 11641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11642,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-13750,23625,-13000,24375"
)
tg (CPTG
uid 11643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11644,0
va (VaSet
font "arial,8,0"
)
xt "-12000,23500,-5700,24500"
st "pp2g_read_slow"
blo "-12000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pp2g_read_slow"
t "std_logic"
o 9
suid 13,0
)
)
)
*57 (CptPort
uid 11645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-13750,22625,-13000,23375"
)
tg (CPTG
uid 11647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11648,0
va (VaSet
font "arial,8,0"
)
xt "-12000,22500,-5000,23500"
st "pp2g_slow : (15:0)"
blo "-12000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "pp2g_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "covarianza estimada"
o 2
suid 14,0
)
)
)
*58 (CptPort
uid 11710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-13750,17625,-13000,18375"
)
tg (CPTG
uid 11712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11713,0
va (VaSet
font "arial,8,0"
)
xt "-12000,17500,-6300,18500"
st "pp_ready_slow"
blo "-12000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "pp_ready_slow"
t "std_logic"
o 3
suid 15,0
)
)
)
*59 (CptPort
uid 12670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12671,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-13750,33625,-13000,34375"
)
tg (CPTG
uid 12672,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12673,0
va (VaSet
font "arial,8,0"
)
xt "-12000,33500,-7100,34500"
st "r_addr_slow"
blo "-12000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "r_addr_slow"
t "std_logic"
o 10
suid 17,0
)
)
)
]
shape (Rectangle
uid 8336,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-13000,16000,5000,36000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 8337,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 8338,0
va (VaSet
font "arial,8,1"
)
xt "-800,17000,1200,18000"
st "gain"
blo "-800,17800"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 8339,0
va (VaSet
font "arial,8,1"
)
xt "-800,18000,3200,19000"
st "gain_slow"
blo "-800,18800"
tm "CptNameMgr"
)
*62 (Text
uid 8340,0
va (VaSet
font "arial,8,1"
)
xt "-800,19000,4200,20000"
st "i_gain_slow"
blo "-800,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8341,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8342,0
text (MLText
uid 8343,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,22000,-28000,22000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8344,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-12750,34250,-11250,35750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*63 (SaComponent
uid 8413,0
optionalChildren [
*64 (CptPort
uid 8345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8346,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-67375,36000,-66625,36750"
)
tg (CPTG
uid 8347,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8348,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-67500,33700,-66500,35000"
st "clk"
blo "-66700,35000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 1
suid 1,0
)
)
)
*65 (CptPort
uid 8349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8350,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-69375,36000,-68625,36750"
)
tg (CPTG
uid 8351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8352,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-69500,33700,-68500,35000"
st "rst"
blo "-68700,35000"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 5
suid 2,0
)
)
)
*66 (CptPort
uid 8353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,31625,-73000,32375"
)
tg (CPTG
uid 8355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8356,0
va (VaSet
font "arial,8,0"
)
xt "-72000,31500,-66300,32500"
st "q_data : (15:0)"
blo "-72000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "q_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "data coming from memory Q"
o 4
suid 42,0
)
)
)
*67 (CptPort
uid 8357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8358,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,30625,-73000,31375"
)
tg (CPTG
uid 8359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8360,0
va (VaSet
font "arial,8,0"
)
xt "-72000,30500,-66600,31500"
st "q_addr : (3:0)"
blo "-72000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "q_addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "address for memory Q"
o 13
suid 43,0
)
)
)
*68 (CptPort
uid 8409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8410,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-63375,-34750,-62625,-34000"
)
tg (CPTG
uid 8411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8412,0
va (VaSet
font "arial,8,0"
)
xt "-63900,-33000,-62000,-32000"
st "start"
blo "-63900,-32200"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
eolc "global start"
o 6
suid 56,0
)
)
)
*69 (CptPort
uid 13457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-53000,-12375,-52250,-11625"
)
tg (CPTG
uid 13459,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13460,0
va (VaSet
font "arial,8,0"
)
xt "-58200,-12500,-54000,-11500"
st "pp : (15:0)"
ju 2
blo "-54000,-11700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pp"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "priori covariance data for update module"
o 10
suid 57,0
)
)
)
*70 (CptPort
uid 13461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-53000,-7375,-52250,-6625"
)
tg (CPTG
uid 13463,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13464,0
va (VaSet
font "arial,8,0"
)
xt "-57400,-7500,-54000,-6500"
st "pp_ready"
ju 2
blo "-54000,-6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pp_ready"
t "std_logic"
eolc "priori covariance communication signal for update module"
o 11
suid 58,0
)
)
)
*71 (CptPort
uid 13465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-53000,-11375,-52250,-10625"
)
tg (CPTG
uid 13467,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13468,0
va (VaSet
font "arial,8,0"
)
xt "-57200,-11500,-54000,-10500"
st "pp_write"
ju 2
blo "-54000,-10700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pp_write"
t "std_logic"
eolc "priori covariance fifo control signal for update module"
o 12
suid 59,0
)
)
)
*72 (CptPort
uid 13469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-53000,-32375,-52250,-31625"
)
tg (CPTG
uid 13471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13472,0
va (VaSet
font "arial,8,0"
)
xt "-58100,-32500,-54000,-31500"
st "xp : (15:0)"
ju 2
blo "-54000,-31700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xp"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "priori state data"
o 15
suid 62,0
)
)
)
*73 (CptPort
uid 13473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-53000,-25375,-52250,-24625"
)
tg (CPTG
uid 13475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13476,0
va (VaSet
font "arial,8,0"
)
xt "-57300,-25500,-54000,-24500"
st "xp_ready"
ju 2
blo "-54000,-24700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xp_ready"
t "std_logic"
eolc "priori state communication signal"
o 16
suid 60,0
)
)
)
*74 (CptPort
uid 13477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-53000,-31375,-52250,-30625"
)
tg (CPTG
uid 13479,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13480,0
va (VaSet
font "arial,8,0"
)
xt "-57100,-31500,-54000,-30500"
st "xp_write"
ju 2
blo "-54000,-30700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xp_write"
t "std_logic"
eolc "priori state fifo control signal"
o 17
suid 61,0
)
)
)
*75 (CptPort
uid 13608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,2625,-73000,3375"
)
tg (CPTG
uid 13610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13611,0
va (VaSet
font "arial,8,0"
)
xt "-72000,2500,-67800,3500"
st "pc : (15:0)"
blo "-72000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "pc"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori covariance data"
o 2
suid 63,0
)
)
)
*76 (CptPort
uid 13612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13613,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,6625,-73000,7375"
)
tg (CPTG
uid 13614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13615,0
va (VaSet
font "arial,8,0"
)
xt "-72000,6500,-68900,7500"
st "pc_read"
blo "-72000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pc_read"
t "std_logic"
eolc "posteriori covariance fifo control signal"
o 9
suid 65,0
)
)
)
*77 (CptPort
uid 13616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,19625,-73000,20375"
)
tg (CPTG
uid 13618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13619,0
va (VaSet
font "arial,8,0"
)
xt "-72000,19500,-68600,20500"
st "pc_ready"
blo "-72000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "pc_ready"
t "std_logic"
eolc "posteriori covariance communication signal"
o 3
suid 64,0
)
)
)
*78 (CptPort
uid 13620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,-30375,-73000,-29625"
)
tg (CPTG
uid 13622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13623,0
va (VaSet
font "arial,8,0"
)
xt "-72000,-30500,-67900,-29500"
st "xc : (15:0)"
blo "-72000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "xc"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori state data"
o 7
suid 66,0
)
)
)
*79 (CptPort
uid 13624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13625,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,-20375,-73000,-19625"
)
tg (CPTG
uid 13626,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13627,0
va (VaSet
font "arial,8,0"
)
xt "-72000,-20500,-69000,-19500"
st "xc_read"
blo "-72000,-19700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xc_read"
t "std_logic"
eolc "posteriori state fifo control signal"
o 14
suid 68,0
)
)
)
*80 (CptPort
uid 13628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-73750,-11375,-73000,-10625"
)
tg (CPTG
uid 13630,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13631,0
va (VaSet
font "arial,8,0"
)
xt "-72000,-11500,-68700,-10500"
st "xc_ready"
blo "-72000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "xc_ready"
t "std_logic"
eolc "posteriori state communication signal"
o 8
suid 67,0
)
)
)
]
shape (Rectangle
uid 8414,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-73000,-34000,-53000,36000"
)
oxt "26000,1000,46000,41000"
ttg (MlTextGroup
uid 8415,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
uid 8416,0
va (VaSet
font "arial,8,1"
)
xt "-72800,-37000,-68200,-36000"
st "prediction"
blo "-72800,-36200"
tm "BdLibraryNameMgr"
)
*82 (Text
uid 8417,0
va (VaSet
font "arial,8,1"
)
xt "-72800,-36000,-68200,-35000"
st "prediction"
blo "-72800,-35200"
tm "CptNameMgr"
)
*83 (Text
uid 8418,0
va (VaSet
font "arial,8,1"
)
xt "-72800,-35000,-71000,-34000"
st "U_4"
blo "-72800,-34200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8419,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8420,0
text (MLText
uid 8421,0
va (VaSet
font "Courier New,8,0"
)
xt "-56000,6200,-56000,6200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8422,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-72750,34250,-71250,35750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*84 (PortIoIn
uid 8488,0
shape (CompositeShape
uid 8489,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8490,0
sl 0
ro 270
xt "15000,-60375,16500,-59625"
)
(Line
uid 8491,0
sl 0
ro 270
xt "16500,-60000,17000,-60000"
pts [
"16500,-60000"
"17000,-60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8492,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8493,0
va (VaSet
font "arial,8,0"
)
xt "11600,-60500,14000,-59500"
st "z_fast"
ju 2
blo "14000,-59700"
tm "WireNameMgr"
)
)
)
*85 (Net
uid 8494,0
decl (Decl
n "z_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input of the measured data"
o 35
suid 155,0
)
declText (MLText
uid 8495,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,-7400,151000,-6600"
st "z_fast         : std_logic_vector(15 DOWNTO 0) -- Input of the measured data"
)
)
*86 (SaComponent
uid 8606,0
optionalChildren [
*87 (CptPort
uid 8565,0
optionalChildren [
*88 (FFT
pts [
"19000,-44750"
"19375,-44000"
"18625,-44000"
]
uid 8569,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18625,-44750,19375,-44000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8566,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18625,-44000,19375,-43250"
)
tg (CPTG
uid 8567,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8568,0
ro 270
va (VaSet
)
xt "18500,-46300,19500,-45000"
st "clk"
blo "19300,-45000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
suid 1,0
)
)
)
*89 (CptPort
uid 8570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8571,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19625,-44000,20375,-43250"
)
tg (CPTG
uid 8572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8573,0
ro 270
va (VaSet
)
xt "19500,-46700,20500,-45000"
st "srst"
blo "20300,-45000"
)
)
thePort (LogicalPort
decl (Decl
n "srst"
t "std_logic"
eolc "Synchronous reset"
o 4
suid 2,0
)
)
)
*90 (CptPort
uid 8574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,-48375,14000,-47625"
)
tg (CPTG
uid 8576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8577,0
va (VaSet
)
xt "15000,-48500,16400,-47500"
st "din"
blo "15000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
suid 3,0
)
)
)
*91 (CptPort
uid 8578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,-47375,14000,-46625"
)
tg (CPTG
uid 8580,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8581,0
va (VaSet
)
xt "15000,-47500,17400,-46500"
st "wr_en"
blo "15000,-46700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 5
suid 4,0
)
)
)
*92 (CptPort
uid 8582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8583,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,-47375,25750,-46625"
)
tg (CPTG
uid 8584,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8585,0
va (VaSet
)
xt "21700,-47500,24000,-46500"
st "rd_en"
ju 2
blo "24000,-46700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 3
suid 5,0
)
)
)
*93 (CptPort
uid 8586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,-48375,25750,-47625"
)
tg (CPTG
uid 8588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8589,0
va (VaSet
)
xt "22200,-48500,24000,-47500"
st "dout"
ju 2
blo "24000,-47700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
suid 6,0
)
)
)
*94 (CptPort
uid 8590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8591,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,-45375,14000,-44625"
)
tg (CPTG
uid 8592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8593,0
va (VaSet
)
xt "15000,-45500,16400,-44500"
st "full"
blo "15000,-44700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_logic"
eolc "FIFO full. Active high"
o 8
suid 7,0
)
)
)
*95 (CptPort
uid 8594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8595,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,-46375,14000,-45625"
)
tg (CPTG
uid 8596,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8597,0
va (VaSet
)
xt "15000,-46500,18100,-45500"
st "overflow"
blo "15000,-45700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow"
t "std_logic"
eolc "FIFO overflow. Active high"
o 9
suid 8,0
)
)
)
*96 (CptPort
uid 8598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8599,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,-45375,25750,-44625"
)
tg (CPTG
uid 8600,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8601,0
va (VaSet
)
xt "21700,-45500,24000,-44500"
st "empty"
ju 2
blo "24000,-44700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_logic"
eolc "FIFO empty. Active high"
o 7
suid 9,0
)
)
)
*97 (CptPort
uid 8602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8603,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,-46375,25750,-45625"
)
tg (CPTG
uid 8604,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8605,0
va (VaSet
)
xt "20400,-46500,24000,-45500"
st "underflow"
ju 2
blo "24000,-45700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow"
t "std_logic"
eolc "FIFO underflow. Active high"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 8607,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
fillStyle 14
)
xt "14000,-49000,25000,-44000"
)
oxt "39000,34000,50000,39000"
ttg (MlTextGroup
uid 8608,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 8609,0
va (VaSet
font "Arial,8,1"
)
xt "14200,-52000,15300,-51000"
st "ip"
blo "14200,-51200"
tm "BdLibraryNameMgr"
)
*99 (Text
uid 8610,0
va (VaSet
font "Arial,8,1"
)
xt "14200,-51000,22900,-50000"
st "fifo_communications"
blo "14200,-50200"
tm "CptNameMgr"
)
*100 (Text
uid 8611,0
va (VaSet
font "Arial,8,1"
)
xt "14200,-50000,19500,-49000"
st "g2c_fast_pp"
blo "14200,-49200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8612,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8613,0
text (MLText
uid 8614,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,-48000,-1000,-48000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8615,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,-45750,15750,-44250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*101 (SaComponent
uid 8657,0
optionalChildren [
*102 (CptPort
uid 8616,0
optionalChildren [
*103 (FFT
pts [
"19000,29250"
"19375,30000"
"18625,30000"
]
uid 8620,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18625,29250,19375,30000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8617,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18625,30000,19375,30750"
)
tg (CPTG
uid 8618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8619,0
ro 270
va (VaSet
)
xt "18500,27700,19500,29000"
st "clk"
blo "19300,29000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
suid 1,0
)
)
)
*104 (CptPort
uid 8621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8622,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19625,30000,20375,30750"
)
tg (CPTG
uid 8623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8624,0
ro 270
va (VaSet
)
xt "19500,27300,20500,29000"
st "srst"
blo "20300,29000"
)
)
thePort (LogicalPort
decl (Decl
n "srst"
t "std_logic"
eolc "Synchronous reset"
o 4
suid 2,0
)
)
)
*105 (CptPort
uid 8625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,25625,14000,26375"
)
tg (CPTG
uid 8627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8628,0
va (VaSet
)
xt "15000,25500,16400,26500"
st "din"
blo "15000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
suid 3,0
)
)
)
*106 (CptPort
uid 8629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,26625,14000,27375"
)
tg (CPTG
uid 8631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8632,0
va (VaSet
)
xt "15000,26500,17400,27500"
st "wr_en"
blo "15000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 5
suid 4,0
)
)
)
*107 (CptPort
uid 8633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8634,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,26625,25750,27375"
)
tg (CPTG
uid 8635,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8636,0
va (VaSet
)
xt "21700,26500,24000,27500"
st "rd_en"
ju 2
blo "24000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 3
suid 5,0
)
)
)
*108 (CptPort
uid 8637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,25625,25750,26375"
)
tg (CPTG
uid 8639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8640,0
va (VaSet
)
xt "22200,25500,24000,26500"
st "dout"
ju 2
blo "24000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
suid 6,0
)
)
)
*109 (CptPort
uid 8641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8642,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,28625,14000,29375"
)
tg (CPTG
uid 8643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8644,0
va (VaSet
)
xt "15000,28500,16400,29500"
st "full"
blo "15000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_logic"
eolc "FIFO full. Active high"
o 8
suid 7,0
)
)
)
*110 (CptPort
uid 8645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8646,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,27625,14000,28375"
)
tg (CPTG
uid 8647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8648,0
va (VaSet
)
xt "15000,27500,18100,28500"
st "overflow"
blo "15000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow"
t "std_logic"
eolc "FIFO overflow. Active high"
o 9
suid 8,0
)
)
)
*111 (CptPort
uid 8649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,28625,25750,29375"
)
tg (CPTG
uid 8651,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8652,0
va (VaSet
)
xt "21700,28500,24000,29500"
st "empty"
ju 2
blo "24000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_logic"
eolc "FIFO empty. Active high"
o 7
suid 9,0
)
)
)
*112 (CptPort
uid 8653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,27625,25750,28375"
)
tg (CPTG
uid 8655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8656,0
va (VaSet
)
xt "20400,27500,24000,28500"
st "underflow"
ju 2
blo "24000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow"
t "std_logic"
eolc "FIFO underflow. Active high"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 8658,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
fillStyle 14
)
xt "14000,25000,25000,30000"
)
oxt "39000,34000,50000,39000"
ttg (MlTextGroup
uid 8659,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
uid 8660,0
va (VaSet
font "Arial,8,1"
)
xt "14200,22000,15300,23000"
st "ip"
blo "14200,22800"
tm "BdLibraryNameMgr"
)
*114 (Text
uid 8661,0
va (VaSet
font "Arial,8,1"
)
xt "14200,23000,22900,24000"
st "fifo_communications"
blo "14200,23800"
tm "CptNameMgr"
)
*115 (Text
uid 8662,0
va (VaSet
font "Arial,8,1"
)
xt "14200,24000,17900,25000"
st "g2c_slow"
blo "14200,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8663,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8664,0
text (MLText
uid 8665,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,26000,-1000,26000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8666,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,28250,15750,29750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*116 (SaComponent
uid 8708,0
optionalChildren [
*117 (CptPort
uid 8667,0
optionalChildren [
*118 (FFT
pts [
"19000,-28750"
"19375,-28000"
"18625,-28000"
]
uid 8671,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18625,-28750,19375,-28000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8668,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18625,-28000,19375,-27250"
)
tg (CPTG
uid 8669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8670,0
ro 270
va (VaSet
)
xt "18500,-30300,19500,-29000"
st "clk"
blo "19300,-29000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
suid 1,0
)
)
)
*119 (CptPort
uid 8672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8673,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19625,-28000,20375,-27250"
)
tg (CPTG
uid 8674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8675,0
ro 270
va (VaSet
)
xt "19500,-30700,20500,-29000"
st "srst"
blo "20300,-29000"
)
)
thePort (LogicalPort
decl (Decl
n "srst"
t "std_logic"
eolc "Synchronous reset"
o 4
suid 2,0
)
)
)
*120 (CptPort
uid 8676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8677,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,-32375,14000,-31625"
)
tg (CPTG
uid 8678,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8679,0
va (VaSet
)
xt "15000,-32500,16400,-31500"
st "din"
blo "15000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
suid 3,0
)
)
)
*121 (CptPort
uid 8680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8681,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,-31375,14000,-30625"
)
tg (CPTG
uid 8682,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8683,0
va (VaSet
)
xt "15000,-31500,17400,-30500"
st "wr_en"
blo "15000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 5
suid 4,0
)
)
)
*122 (CptPort
uid 8684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8685,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,-31375,25750,-30625"
)
tg (CPTG
uid 8686,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8687,0
va (VaSet
)
xt "21700,-31500,24000,-30500"
st "rd_en"
ju 2
blo "24000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 3
suid 5,0
)
)
)
*123 (CptPort
uid 8688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,-32375,25750,-31625"
)
tg (CPTG
uid 8690,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8691,0
va (VaSet
)
xt "22200,-32500,24000,-31500"
st "dout"
ju 2
blo "24000,-31700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
suid 6,0
)
)
)
*124 (CptPort
uid 8692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8693,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,-29375,14000,-28625"
)
tg (CPTG
uid 8694,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8695,0
va (VaSet
)
xt "15000,-29500,16400,-28500"
st "full"
blo "15000,-28700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_logic"
eolc "FIFO full. Active high"
o 8
suid 7,0
)
)
)
*125 (CptPort
uid 8696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8697,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,-30375,14000,-29625"
)
tg (CPTG
uid 8698,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8699,0
va (VaSet
)
xt "15000,-30500,18100,-29500"
st "overflow"
blo "15000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow"
t "std_logic"
eolc "FIFO overflow. Active high"
o 9
suid 8,0
)
)
)
*126 (CptPort
uid 8700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8701,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,-29375,25750,-28625"
)
tg (CPTG
uid 8702,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8703,0
va (VaSet
)
xt "21700,-29500,24000,-28500"
st "empty"
ju 2
blo "24000,-28700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_logic"
eolc "FIFO empty. Active high"
o 7
suid 9,0
)
)
)
*127 (CptPort
uid 8704,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8705,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,-30375,25750,-29625"
)
tg (CPTG
uid 8706,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8707,0
va (VaSet
)
xt "20400,-30500,24000,-29500"
st "underflow"
ju 2
blo "24000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow"
t "std_logic"
eolc "FIFO underflow. Active high"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 8709,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
fillStyle 14
)
xt "14000,-33000,25000,-28000"
)
oxt "39000,34000,50000,39000"
ttg (MlTextGroup
uid 8710,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
uid 8711,0
va (VaSet
font "Arial,8,1"
)
xt "14200,-36000,15300,-35000"
st "ip"
blo "14200,-35200"
tm "BdLibraryNameMgr"
)
*129 (Text
uid 8712,0
va (VaSet
font "Arial,8,1"
)
xt "14200,-35000,22900,-34000"
st "fifo_communications"
blo "14200,-34200"
tm "CptNameMgr"
)
*130 (Text
uid 8713,0
va (VaSet
font "Arial,8,1"
)
xt "14200,-34000,19400,-33000"
st "p2c_fast_xp"
blo "14200,-33200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8714,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8715,0
text (MLText
uid 8716,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,-32000,-1000,-32000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8717,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,-29750,15750,-28250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*131 (SaComponent
uid 8759,0
optionalChildren [
*132 (CptPort
uid 8718,0
optionalChildren [
*133 (FFT
pts [
"-32000,-16750"
"-31625,-16000"
"-32375,-16000"
]
uid 8722,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-32375,-16750,-31625,-16000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8719,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32375,-16000,-31625,-15250"
)
tg (CPTG
uid 8720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8721,0
ro 270
va (VaSet
)
xt "-32500,-18300,-31500,-17000"
st "clk"
blo "-31700,-17000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
suid 1,0
)
)
)
*134 (CptPort
uid 8723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8724,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31375,-16000,-30625,-15250"
)
tg (CPTG
uid 8725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8726,0
ro 270
va (VaSet
)
xt "-31500,-18700,-30500,-17000"
st "srst"
blo "-30700,-17000"
)
)
thePort (LogicalPort
decl (Decl
n "srst"
t "std_logic"
eolc "Synchronous reset"
o 4
suid 2,0
)
)
)
*135 (CptPort
uid 8727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8728,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,-20375,-37000,-19625"
)
tg (CPTG
uid 8729,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8730,0
va (VaSet
)
xt "-36000,-20500,-34600,-19500"
st "din"
blo "-36000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
suid 3,0
)
)
)
*136 (CptPort
uid 8731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8732,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,-19375,-37000,-18625"
)
tg (CPTG
uid 8733,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8734,0
va (VaSet
)
xt "-36000,-19500,-33600,-18500"
st "wr_en"
blo "-36000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 5
suid 4,0
)
)
)
*137 (CptPort
uid 8735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8736,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,-19375,-25250,-18625"
)
tg (CPTG
uid 8737,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8738,0
va (VaSet
)
xt "-29300,-19500,-27000,-18500"
st "rd_en"
ju 2
blo "-27000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 3
suid 5,0
)
)
)
*138 (CptPort
uid 8739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,-20375,-25250,-19625"
)
tg (CPTG
uid 8741,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8742,0
va (VaSet
)
xt "-28800,-20500,-27000,-19500"
st "dout"
ju 2
blo "-27000,-19700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
suid 6,0
)
)
)
*139 (CptPort
uid 8743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8744,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,-17375,-37000,-16625"
)
tg (CPTG
uid 8745,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8746,0
va (VaSet
)
xt "-36000,-17500,-34600,-16500"
st "full"
blo "-36000,-16700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_logic"
eolc "FIFO full. Active high"
o 8
suid 7,0
)
)
)
*140 (CptPort
uid 8747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8748,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,-18375,-37000,-17625"
)
tg (CPTG
uid 8749,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8750,0
va (VaSet
)
xt "-36000,-18500,-32900,-17500"
st "overflow"
blo "-36000,-17700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow"
t "std_logic"
eolc "FIFO overflow. Active high"
o 9
suid 8,0
)
)
)
*141 (CptPort
uid 8751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8752,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,-17375,-25250,-16625"
)
tg (CPTG
uid 8753,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8754,0
va (VaSet
)
xt "-29300,-17500,-27000,-16500"
st "empty"
ju 2
blo "-27000,-16700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_logic"
eolc "FIFO empty. Active high"
o 7
suid 9,0
)
)
)
*142 (CptPort
uid 8755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,-18375,-25250,-17625"
)
tg (CPTG
uid 8757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8758,0
va (VaSet
)
xt "-30600,-18500,-27000,-17500"
st "underflow"
ju 2
blo "-27000,-17700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow"
t "std_logic"
eolc "FIFO underflow. Active high"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 8760,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
fillStyle 14
)
xt "-37000,-21000,-26000,-16000"
)
oxt "39000,34000,50000,39000"
ttg (MlTextGroup
uid 8761,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
uid 8762,0
va (VaSet
font "Arial,8,1"
)
xt "-36800,-24000,-35700,-23000"
st "ip"
blo "-36800,-23200"
tm "BdLibraryNameMgr"
)
*144 (Text
uid 8763,0
va (VaSet
font "Arial,8,1"
)
xt "-36800,-23000,-28100,-22000"
st "fifo_communications"
blo "-36800,-22200"
tm "CptNameMgr"
)
*145 (Text
uid 8764,0
va (VaSet
font "Arial,8,1"
)
xt "-36800,-22000,-31500,-21000"
st "p2c_fast_pp"
blo "-36800,-21200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8765,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8766,0
text (MLText
uid 8767,0
va (VaSet
font "Courier New,8,0"
)
xt "-52000,-20000,-52000,-20000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8768,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-36750,-17750,-35250,-16250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*146 (SaComponent
uid 8810,0
optionalChildren [
*147 (CptPort
uid 8769,0
optionalChildren [
*148 (FFT
pts [
"19000,-750"
"19375,0"
"18625,0"
]
uid 8773,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18625,-750,19375,0"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8770,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18625,0,19375,750"
)
tg (CPTG
uid 8771,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8772,0
ro 270
va (VaSet
)
xt "18500,-2300,19500,-1000"
st "clk"
blo "19300,-1000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
suid 1,0
)
)
)
*149 (CptPort
uid 8774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8775,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19625,0,20375,750"
)
tg (CPTG
uid 8776,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8777,0
ro 270
va (VaSet
)
xt "19500,-2700,20500,-1000"
st "srst"
blo "20300,-1000"
)
)
thePort (LogicalPort
decl (Decl
n "srst"
t "std_logic"
eolc "Synchronous reset"
o 4
suid 2,0
)
)
)
*150 (CptPort
uid 8778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,-4375,14000,-3625"
)
tg (CPTG
uid 8780,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8781,0
va (VaSet
)
xt "15000,-4500,16400,-3500"
st "din"
blo "15000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
suid 3,0
)
)
)
*151 (CptPort
uid 8782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8783,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,-3375,14000,-2625"
)
tg (CPTG
uid 8784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8785,0
va (VaSet
)
xt "15000,-3500,17400,-2500"
st "wr_en"
blo "15000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 5
suid 4,0
)
)
)
*152 (CptPort
uid 8786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8787,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,-3375,25750,-2625"
)
tg (CPTG
uid 8788,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8789,0
va (VaSet
)
xt "21700,-3500,24000,-2500"
st "rd_en"
ju 2
blo "24000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 3
suid 5,0
)
)
)
*153 (CptPort
uid 8790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,-4375,25750,-3625"
)
tg (CPTG
uid 8792,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8793,0
va (VaSet
)
xt "22200,-4500,24000,-3500"
st "dout"
ju 2
blo "24000,-3700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
suid 6,0
)
)
)
*154 (CptPort
uid 8794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8795,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,-1375,14000,-625"
)
tg (CPTG
uid 8796,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8797,0
va (VaSet
)
xt "15000,-1500,16400,-500"
st "full"
blo "15000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_logic"
eolc "FIFO full. Active high"
o 8
suid 7,0
)
)
)
*155 (CptPort
uid 8798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8799,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,-2375,14000,-1625"
)
tg (CPTG
uid 8800,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8801,0
va (VaSet
)
xt "15000,-2500,18100,-1500"
st "overflow"
blo "15000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow"
t "std_logic"
eolc "FIFO overflow. Active high"
o 9
suid 8,0
)
)
)
*156 (CptPort
uid 8802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,-1375,25750,-625"
)
tg (CPTG
uid 8804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8805,0
va (VaSet
)
xt "21700,-1500,24000,-500"
st "empty"
ju 2
blo "24000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_logic"
eolc "FIFO empty. Active high"
o 7
suid 9,0
)
)
)
*157 (CptPort
uid 8806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,-2375,25750,-1625"
)
tg (CPTG
uid 8808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8809,0
va (VaSet
)
xt "20400,-2500,24000,-1500"
st "underflow"
ju 2
blo "24000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow"
t "std_logic"
eolc "FIFO underflow. Active high"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 8811,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
fillStyle 14
)
xt "14000,-5000,25000,0"
)
oxt "39000,34000,50000,39000"
ttg (MlTextGroup
uid 8812,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
uid 8813,0
va (VaSet
font "Arial,8,1"
)
xt "14200,-8000,15300,-7000"
st "ip"
blo "14200,-7200"
tm "BdLibraryNameMgr"
)
*159 (Text
uid 8814,0
va (VaSet
font "Arial,8,1"
)
xt "14200,-7000,22900,-6000"
st "fifo_communications"
blo "14200,-6200"
tm "CptNameMgr"
)
*160 (Text
uid 8815,0
va (VaSet
font "Arial,8,1"
)
xt "14200,-6000,19600,-5000"
st "p2c_slow_xp"
blo "14200,-5200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8816,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8817,0
text (MLText
uid 8818,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,-4000,-1000,-4000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8819,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,-1750,15750,-250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*161 (SaComponent
uid 8861,0
optionalChildren [
*162 (CptPort
uid 8820,0
optionalChildren [
*163 (FFT
pts [
"-32000,10250"
"-31625,11000"
"-32375,11000"
]
uid 8824,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-32375,10250,-31625,11000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8821,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32375,11000,-31625,11750"
)
tg (CPTG
uid 8822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8823,0
ro 270
va (VaSet
)
xt "-32500,8700,-31500,10000"
st "clk"
blo "-31700,10000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
suid 1,0
)
)
)
*164 (CptPort
uid 8825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8826,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31375,11000,-30625,11750"
)
tg (CPTG
uid 8827,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8828,0
ro 270
va (VaSet
)
xt "-31500,8300,-30500,10000"
st "srst"
blo "-30700,10000"
)
)
thePort (LogicalPort
decl (Decl
n "srst"
t "std_logic"
eolc "Synchronous reset"
o 4
suid 2,0
)
)
)
*165 (CptPort
uid 8829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8830,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,6625,-37000,7375"
)
tg (CPTG
uid 8831,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8832,0
va (VaSet
)
xt "-36000,6500,-34600,7500"
st "din"
blo "-36000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
suid 3,0
)
)
)
*166 (CptPort
uid 8833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8834,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,7625,-37000,8375"
)
tg (CPTG
uid 8835,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8836,0
va (VaSet
)
xt "-36000,7500,-33600,8500"
st "wr_en"
blo "-36000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 5
suid 4,0
)
)
)
*167 (CptPort
uid 8837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8838,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,7625,-25250,8375"
)
tg (CPTG
uid 8839,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8840,0
va (VaSet
)
xt "-29300,7500,-27000,8500"
st "rd_en"
ju 2
blo "-27000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 3
suid 5,0
)
)
)
*168 (CptPort
uid 8841,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8842,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,6625,-25250,7375"
)
tg (CPTG
uid 8843,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8844,0
va (VaSet
)
xt "-28800,6500,-27000,7500"
st "dout"
ju 2
blo "-27000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
suid 6,0
)
)
)
*169 (CptPort
uid 8845,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8846,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,9625,-37000,10375"
)
tg (CPTG
uid 8847,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8848,0
va (VaSet
)
xt "-36000,9500,-34600,10500"
st "full"
blo "-36000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_logic"
eolc "FIFO full. Active high"
o 8
suid 7,0
)
)
)
*170 (CptPort
uid 8849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8850,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,8625,-37000,9375"
)
tg (CPTG
uid 8851,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8852,0
va (VaSet
)
xt "-36000,8500,-32900,9500"
st "overflow"
blo "-36000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow"
t "std_logic"
eolc "FIFO overflow. Active high"
o 9
suid 8,0
)
)
)
*171 (CptPort
uid 8853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8854,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,9625,-25250,10375"
)
tg (CPTG
uid 8855,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8856,0
va (VaSet
)
xt "-29300,9500,-27000,10500"
st "empty"
ju 2
blo "-27000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_logic"
eolc "FIFO empty. Active high"
o 7
suid 9,0
)
)
)
*172 (CptPort
uid 8857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8858,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,8625,-25250,9375"
)
tg (CPTG
uid 8859,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8860,0
va (VaSet
)
xt "-30600,8500,-27000,9500"
st "underflow"
ju 2
blo "-27000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow"
t "std_logic"
eolc "FIFO underflow. Active high"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 8862,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
fillStyle 14
)
xt "-37000,6000,-26000,11000"
)
oxt "39000,34000,50000,39000"
ttg (MlTextGroup
uid 8863,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
uid 8864,0
va (VaSet
font "Arial,8,1"
)
xt "-36800,3000,-35700,4000"
st "ip"
blo "-36800,3800"
tm "BdLibraryNameMgr"
)
*174 (Text
uid 8865,0
va (VaSet
font "Arial,8,1"
)
xt "-36800,4000,-28100,5000"
st "fifo_communications"
blo "-36800,4800"
tm "CptNameMgr"
)
*175 (Text
uid 8866,0
va (VaSet
font "Arial,8,1"
)
xt "-36800,5000,-31300,6000"
st "p2c_slow_pp"
blo "-36800,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8867,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8868,0
text (MLText
uid 8869,0
va (VaSet
font "Courier New,8,0"
)
xt "-52000,7000,-52000,7000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8870,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-36750,9250,-35250,10750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*176 (SaComponent
uid 8912,0
optionalChildren [
*177 (CptPort
uid 8871,0
optionalChildren [
*178 (FFT
pts [
"-32000,-48750"
"-31625,-48000"
"-32375,-48000"
]
uid 8875,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-32375,-48750,-31625,-48000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8872,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32375,-48000,-31625,-47250"
)
tg (CPTG
uid 8873,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8874,0
ro 270
va (VaSet
)
xt "-32500,-50300,-31500,-49000"
st "clk"
blo "-31700,-49000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
suid 1,0
)
)
)
*179 (CptPort
uid 8876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8877,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31375,-48000,-30625,-47250"
)
tg (CPTG
uid 8878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8879,0
ro 270
va (VaSet
)
xt "-31500,-50700,-30500,-49000"
st "srst"
blo "-30700,-49000"
)
)
thePort (LogicalPort
decl (Decl
n "srst"
t "std_logic"
eolc "Synchronous reset"
o 4
suid 2,0
)
)
)
*180 (CptPort
uid 8880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,-52375,-37000,-51625"
)
tg (CPTG
uid 8882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8883,0
va (VaSet
)
xt "-36000,-52500,-34600,-51500"
st "din"
blo "-36000,-51700"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
suid 3,0
)
)
)
*181 (CptPort
uid 8884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,-51375,-37000,-50625"
)
tg (CPTG
uid 8886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8887,0
va (VaSet
)
xt "-36000,-51500,-33600,-50500"
st "wr_en"
blo "-36000,-50700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 5
suid 4,0
)
)
)
*182 (CptPort
uid 8888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8889,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,-51375,-25250,-50625"
)
tg (CPTG
uid 8890,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8891,0
va (VaSet
)
xt "-29300,-51500,-27000,-50500"
st "rd_en"
ju 2
blo "-27000,-50700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 3
suid 5,0
)
)
)
*183 (CptPort
uid 8892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,-52375,-25250,-51625"
)
tg (CPTG
uid 8894,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8895,0
va (VaSet
)
xt "-28800,-52500,-27000,-51500"
st "dout"
ju 2
blo "-27000,-51700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
suid 6,0
)
)
)
*184 (CptPort
uid 8896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8897,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,-49375,-37000,-48625"
)
tg (CPTG
uid 8898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8899,0
va (VaSet
)
xt "-36000,-49500,-34600,-48500"
st "full"
blo "-36000,-48700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_logic"
eolc "FIFO full. Active high"
o 8
suid 7,0
)
)
)
*185 (CptPort
uid 8900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8901,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,-50375,-37000,-49625"
)
tg (CPTG
uid 8902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8903,0
va (VaSet
)
xt "-36000,-50500,-32900,-49500"
st "overflow"
blo "-36000,-49700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow"
t "std_logic"
eolc "FIFO overflow. Active high"
o 9
suid 8,0
)
)
)
*186 (CptPort
uid 8904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,-49375,-25250,-48625"
)
tg (CPTG
uid 8906,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8907,0
va (VaSet
)
xt "-29300,-49500,-27000,-48500"
st "empty"
ju 2
blo "-27000,-48700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_logic"
eolc "FIFO empty. Active high"
o 7
suid 9,0
)
)
)
*187 (CptPort
uid 8908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8909,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,-50375,-25250,-49625"
)
tg (CPTG
uid 8910,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8911,0
va (VaSet
)
xt "-30600,-50500,-27000,-49500"
st "underflow"
ju 2
blo "-27000,-49700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow"
t "std_logic"
eolc "FIFO underflow. Active high"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 8913,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
fillStyle 14
)
xt "-37000,-53000,-26000,-48000"
)
oxt "39000,34000,50000,39000"
ttg (MlTextGroup
uid 8914,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*188 (Text
uid 8915,0
va (VaSet
font "Arial,8,1"
)
xt "-36800,-56000,-35700,-55000"
st "ip"
blo "-36800,-55200"
tm "BdLibraryNameMgr"
)
*189 (Text
uid 8916,0
va (VaSet
font "Arial,8,1"
)
xt "-36800,-55000,-28100,-54000"
st "fifo_communications"
blo "-36800,-54200"
tm "CptNameMgr"
)
*190 (Text
uid 8917,0
va (VaSet
font "Arial,8,1"
)
xt "-36800,-54000,-31400,-53000"
st "p2g_fast_pp"
blo "-36800,-53200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8918,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8919,0
text (MLText
uid 8920,0
va (VaSet
font "Courier New,8,0"
)
xt "-52000,-52000,-52000,-52000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8921,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-36750,-49750,-35250,-48250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*191 (SaComponent
uid 8963,0
optionalChildren [
*192 (CptPort
uid 8922,0
optionalChildren [
*193 (FFT
pts [
"-32000,26250"
"-31625,27000"
"-32375,27000"
]
uid 8926,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-32375,26250,-31625,27000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8923,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32375,27000,-31625,27750"
)
tg (CPTG
uid 8924,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8925,0
ro 270
va (VaSet
)
xt "-32500,24700,-31500,26000"
st "clk"
blo "-31700,26000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
suid 1,0
)
)
)
*194 (CptPort
uid 8927,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8928,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31375,27000,-30625,27750"
)
tg (CPTG
uid 8929,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8930,0
ro 270
va (VaSet
)
xt "-31500,24300,-30500,26000"
st "srst"
blo "-30700,26000"
)
)
thePort (LogicalPort
decl (Decl
n "srst"
t "std_logic"
eolc "Synchronous reset"
o 4
suid 2,0
)
)
)
*195 (CptPort
uid 8931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8932,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,22625,-37000,23375"
)
tg (CPTG
uid 8933,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8934,0
va (VaSet
)
xt "-36000,22500,-34600,23500"
st "din"
blo "-36000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
suid 3,0
)
)
)
*196 (CptPort
uid 8935,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8936,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,23625,-37000,24375"
)
tg (CPTG
uid 8937,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8938,0
va (VaSet
)
xt "-36000,23500,-33600,24500"
st "wr_en"
blo "-36000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 5
suid 4,0
)
)
)
*197 (CptPort
uid 8939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8940,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,23625,-25250,24375"
)
tg (CPTG
uid 8941,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8942,0
va (VaSet
)
xt "-29300,23500,-27000,24500"
st "rd_en"
ju 2
blo "-27000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 3
suid 5,0
)
)
)
*198 (CptPort
uid 8943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,22625,-25250,23375"
)
tg (CPTG
uid 8945,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8946,0
va (VaSet
)
xt "-28800,22500,-27000,23500"
st "dout"
ju 2
blo "-27000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
suid 6,0
)
)
)
*199 (CptPort
uid 8947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8948,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,25625,-37000,26375"
)
tg (CPTG
uid 8949,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8950,0
va (VaSet
)
xt "-36000,25500,-34600,26500"
st "full"
blo "-36000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_logic"
eolc "FIFO full. Active high"
o 8
suid 7,0
)
)
)
*200 (CptPort
uid 8951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8952,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,24625,-37000,25375"
)
tg (CPTG
uid 8953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8954,0
va (VaSet
)
xt "-36000,24500,-32900,25500"
st "overflow"
blo "-36000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow"
t "std_logic"
eolc "FIFO overflow. Active high"
o 9
suid 8,0
)
)
)
*201 (CptPort
uid 8955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,25625,-25250,26375"
)
tg (CPTG
uid 8957,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8958,0
va (VaSet
)
xt "-29300,25500,-27000,26500"
st "empty"
ju 2
blo "-27000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_logic"
eolc "FIFO empty. Active high"
o 7
suid 9,0
)
)
)
*202 (CptPort
uid 8959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8960,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,24625,-25250,25375"
)
tg (CPTG
uid 8961,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8962,0
va (VaSet
)
xt "-30600,24500,-27000,25500"
st "underflow"
ju 2
blo "-27000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow"
t "std_logic"
eolc "FIFO underflow. Active high"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 8964,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
fillStyle 14
)
xt "-37000,22000,-26000,27000"
)
oxt "39000,34000,50000,39000"
ttg (MlTextGroup
uid 8965,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*203 (Text
uid 8966,0
va (VaSet
font "Arial,8,1"
)
xt "-36800,19000,-35700,20000"
st "ip"
blo "-36800,19800"
tm "BdLibraryNameMgr"
)
*204 (Text
uid 8967,0
va (VaSet
font "Arial,8,1"
)
xt "-36800,20000,-28100,21000"
st "fifo_communications"
blo "-36800,20800"
tm "CptNameMgr"
)
*205 (Text
uid 8968,0
va (VaSet
font "Arial,8,1"
)
xt "-36800,21000,-31200,22000"
st "p2g_slow_pp"
blo "-36800,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8969,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8970,0
text (MLText
uid 8971,0
va (VaSet
font "Courier New,8,0"
)
xt "-52000,23000,-52000,23000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8972,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-36750,25250,-35250,26750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*206 (Net
uid 9023,0
decl (Decl
n "k_write_slow"
t "std_logic"
o 40
suid 170,0
)
declText (MLText
uid 9024,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,4800,129000,5600"
st "signal k_write_slow   : std_logic"
)
)
*207 (Net
uid 9025,0
decl (Decl
n "k_read_slow"
t "std_logic"
eolc "Read enable"
o 39
suid 171,0
)
declText (MLText
uid 9026,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,0,137000,800"
st "signal k_read_slow    : std_logic -- Read enable"
)
)
*208 (Net
uid 9027,0
decl (Decl
n "k_ready_slow"
t "std_logic"
o 37
suid 172,0
)
declText (MLText
uid 9028,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,1600,129000,2400"
st "signal k_ready_slow   : std_logic"
)
)
*209 (Net
uid 9059,0
decl (Decl
n "k_ready_fast"
t "std_logic"
o 45
suid 178,0
)
declText (MLText
uid 9060,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,800,129000,1600"
st "signal k_ready_fast   : std_logic"
)
)
*210 (Net
uid 9063,0
decl (Decl
n "k_write_fast"
t "std_logic"
o 42
suid 180,0
)
declText (MLText
uid 9064,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,4000,129000,4800"
st "signal k_write_fast   : std_logic"
)
)
*211 (Net
uid 9069,0
decl (Decl
n "k_read_fast"
t "std_logic"
eolc "Read enable"
o 44
suid 183,0
)
declText (MLText
uid 9070,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,-800,137000,0"
st "signal k_read_fast    : std_logic -- Read enable"
)
)
*212 (Net
uid 9125,0
decl (Decl
n "k_slow_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 48
suid 189,0
)
declText (MLText
uid 9126,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,2400,139500,3200"
st "signal k_slow_in      : std_logic_vector(15 DOWNTO 0)"
)
)
*213 (Net
uid 9133,0
decl (Decl
n "k_slow_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 48
suid 191,0
)
declText (MLText
uid 9134,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,3200,147000,4000"
st "signal k_slow_out     : std_logic_vector(15 DOWNTO 0) -- Output data"
)
)
*214 (Net
uid 9141,0
decl (Decl
n "k_fast_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 48
suid 193,0
)
declText (MLText
uid 9142,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,-1600,147000,-800"
st "signal k_fast_out     : std_logic_vector(15 DOWNTO 0) -- Output data"
)
)
*215 (Net
uid 9149,0
decl (Decl
n "k_fast_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 48
suid 195,0
)
declText (MLText
uid 9150,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,-2400,139500,-1600"
st "signal k_fast_in      : std_logic_vector(15 DOWNTO 0)"
)
)
*216 (Net
uid 9249,0
decl (Decl
n "pp2g_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 49
suid 208,0
)
declText (MLText
uid 9250,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,15200,147000,16000"
st "signal pp2g_fast      : std_logic_vector(15 DOWNTO 0) -- Output data"
)
)
*217 (Net
uid 9255,0
decl (Decl
n "pp2g_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 50
suid 211,0
)
declText (MLText
uid 9256,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,17600,147000,18400"
st "signal pp2g_slow      : std_logic_vector(15 DOWNTO 0) -- Output data"
)
)
*218 (Net
uid 9307,0
decl (Decl
n "xp_ready"
t "std_logic"
eolc "priori state communication signal"
o 56
suid 222,0
)
declText (MLText
uid 9308,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,36800,148000,37600"
st "signal xp_ready       : std_logic -- priori state communication signal"
)
)
*219 (Net
uid 9315,0
decl (Decl
n "pp_read_fast"
t "std_logic"
eolc "priori covariance fifo control signal"
o 57
suid 224,0
)
declText (MLText
uid 9316,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,19200,150000,20000"
st "signal pp_read_fast   : std_logic -- priori covariance fifo control signal"
)
)
*220 (Net
uid 9323,0
decl (Decl
n "pp_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 52
suid 226,0
)
declText (MLText
uid 9324,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,18400,147000,19200"
st "signal pp_fast        : std_logic_vector(15 DOWNTO 0) -- Output data"
)
)
*221 (Net
uid 9325,0
decl (Decl
n "xp_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 53
suid 227,0
)
declText (MLText
uid 9326,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,34400,147000,35200"
st "signal xp_fast        : std_logic_vector(15 DOWNTO 0) -- Output data"
)
)
*222 (Net
uid 9327,0
decl (Decl
n "xp_read_fast"
t "std_logic"
eolc "priori state fifo control signal"
o 58
suid 228,0
)
declText (MLText
uid 9328,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,35200,147500,36000"
st "signal xp_read_fast   : std_logic -- priori state fifo control signal"
)
)
*223 (Net
uid 9329,0
decl (Decl
n "xp_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 54
suid 229,0
)
declText (MLText
uid 9330,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,37600,147000,38400"
st "signal xp_slow        : std_logic_vector(15 DOWNTO 0) -- Output data"
)
)
*224 (Net
uid 9337,0
decl (Decl
n "xp_read_slow"
t "std_logic"
eolc "priori state fifo control signal"
o 59
suid 231,0
)
declText (MLText
uid 9338,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,36000,147500,36800"
st "signal xp_read_slow   : std_logic -- priori state fifo control signal"
)
)
*225 (Net
uid 9339,0
decl (Decl
n "pp_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 52
suid 232,0
)
declText (MLText
uid 9340,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,21600,147000,22400"
st "signal pp_slow        : std_logic_vector(15 DOWNTO 0) -- Output data"
)
)
*226 (Net
uid 9347,0
decl (Decl
n "pp_read_slow"
t "std_logic"
eolc "priori covariance fifo control signal"
o 60
suid 234,0
)
declText (MLText
uid 9348,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,20000,150000,20800"
st "signal pp_read_slow   : std_logic -- priori covariance fifo control signal"
)
)
*227 (Net
uid 9349,0
decl (Decl
n "xp"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "priori state data"
o 55
suid 235,0
)
declText (MLText
uid 9350,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,33600,150000,34400"
st "signal xp             : std_logic_vector(15 DOWNTO 0) -- priori state data"
)
)
*228 (Net
uid 9357,0
decl (Decl
n "pp"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "priori covariance data for update module"
o 48
suid 236,0
)
declText (MLText
uid 9358,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,14400,161500,15200"
st "signal pp             : std_logic_vector(15 DOWNTO 0) -- priori covariance data for update module"
)
)
*229 (Net
uid 9359,0
decl (Decl
n "pp_write"
t "std_logic"
eolc "priori covariance fifo control signal for update module"
o 47
suid 237,0
)
declText (MLText
uid 9360,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,22400,159000,23200"
st "signal pp_write       : std_logic -- priori covariance fifo control signal for update module"
)
)
*230 (Net
uid 9361,0
decl (Decl
n "pp_ready"
t "std_logic"
eolc "priori covariance communication signal for update module"
o 48
suid 238,0
)
declText (MLText
uid 9362,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,20800,159500,21600"
st "signal pp_ready       : std_logic -- priori covariance communication signal for update module"
)
)
*231 (Net
uid 9369,0
decl (Decl
n "pp2g_read_fast"
t "std_logic"
o 61
suid 240,0
)
declText (MLText
uid 9370,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,16000,129000,16800"
st "signal pp2g_read_fast : std_logic"
)
)
*232 (Net
uid 9377,0
decl (Decl
n "pp2g_read_slow"
t "std_logic"
o 62
suid 242,0
)
declText (MLText
uid 9378,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,16800,129000,17600"
st "signal pp2g_read_slow : std_logic"
)
)
*233 (SaComponent
uid 9466,0
optionalChildren [
*234 (CptPort
uid 9425,0
optionalChildren [
*235 (FFT
pts [
"68000,-40750"
"68375,-40000"
"67625,-40000"
]
uid 9429,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "67625,-40750,68375,-40000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 9426,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67625,-40000,68375,-39250"
)
tg (CPTG
uid 9427,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9428,0
ro 270
va (VaSet
)
xt "67500,-42300,68500,-41000"
st "clk"
blo "68300,-41000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
suid 1,0
)
)
)
*236 (CptPort
uid 9430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9431,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68625,-40000,69375,-39250"
)
tg (CPTG
uid 9432,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9433,0
ro 270
va (VaSet
)
xt "68500,-42700,69500,-41000"
st "srst"
blo "69300,-41000"
)
)
thePort (LogicalPort
decl (Decl
n "srst"
t "std_logic"
eolc "Synchronous reset"
o 4
suid 2,0
)
)
)
*237 (CptPort
uid 9434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-44375,63000,-43625"
)
tg (CPTG
uid 9436,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9437,0
va (VaSet
)
xt "64000,-44500,65400,-43500"
st "din"
blo "64000,-43700"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
suid 3,0
)
)
)
*238 (CptPort
uid 9438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-43375,63000,-42625"
)
tg (CPTG
uid 9440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9441,0
va (VaSet
)
xt "64000,-43500,66400,-42500"
st "wr_en"
blo "64000,-42700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 5
suid 4,0
)
)
)
*239 (CptPort
uid 9442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9443,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,-43375,74750,-42625"
)
tg (CPTG
uid 9444,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9445,0
va (VaSet
)
xt "70700,-43500,73000,-42500"
st "rd_en"
ju 2
blo "73000,-42700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 3
suid 5,0
)
)
)
*240 (CptPort
uid 9446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9447,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,-44375,74750,-43625"
)
tg (CPTG
uid 9448,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9449,0
va (VaSet
)
xt "71200,-44500,73000,-43500"
st "dout"
ju 2
blo "73000,-43700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
suid 6,0
)
)
)
*241 (CptPort
uid 9450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9451,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-41375,63000,-40625"
)
tg (CPTG
uid 9452,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9453,0
va (VaSet
)
xt "64000,-41500,65400,-40500"
st "full"
blo "64000,-40700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_logic"
eolc "FIFO full. Active high"
o 8
suid 7,0
)
)
)
*242 (CptPort
uid 9454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9455,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-42375,63000,-41625"
)
tg (CPTG
uid 9456,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9457,0
va (VaSet
)
xt "64000,-42500,67100,-41500"
st "overflow"
blo "64000,-41700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow"
t "std_logic"
eolc "FIFO overflow. Active high"
o 9
suid 8,0
)
)
)
*243 (CptPort
uid 9458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,-41375,74750,-40625"
)
tg (CPTG
uid 9460,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9461,0
va (VaSet
)
xt "70700,-41500,73000,-40500"
st "empty"
ju 2
blo "73000,-40700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_logic"
eolc "FIFO empty. Active high"
o 7
suid 9,0
)
)
)
*244 (CptPort
uid 9462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,-42375,74750,-41625"
)
tg (CPTG
uid 9464,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9465,0
va (VaSet
)
xt "69400,-42500,73000,-41500"
st "underflow"
ju 2
blo "73000,-41700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow"
t "std_logic"
eolc "FIFO underflow. Active high"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 9467,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
fillStyle 14
)
xt "63000,-45000,74000,-40000"
)
oxt "39000,34000,50000,39000"
ttg (MlTextGroup
uid 9468,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*245 (Text
uid 9469,0
va (VaSet
font "Arial,8,1"
)
xt "63200,-48000,64300,-47000"
st "ip"
blo "63200,-47200"
tm "BdLibraryNameMgr"
)
*246 (Text
uid 9470,0
va (VaSet
font "Arial,8,1"
)
xt "63200,-47000,71900,-46000"
st "fifo_communications"
blo "63200,-46200"
tm "CptNameMgr"
)
*247 (Text
uid 9471,0
va (VaSet
font "Arial,8,1"
)
xt "63200,-46000,68300,-45000"
st "c2p_fast_xc"
blo "63200,-45200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9472,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9473,0
text (MLText
uid 9474,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,-44000,48000,-44000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 9475,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "63250,-41750,64750,-40250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*248 (Net
uid 9490,0
decl (Decl
n "xc_write_fast"
t "std_logic"
eolc "posteriori state fifo control signal"
o 64
suid 246,0
)
declText (MLText
uid 9491,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,32000,149500,32800"
st "signal xc_write_fast  : std_logic -- posteriori state fifo control signal"
)
)
*249 (SaComponent
uid 9533,0
optionalChildren [
*250 (CptPort
uid 9492,0
optionalChildren [
*251 (FFT
pts [
"68000,-29750"
"68375,-29000"
"67625,-29000"
]
uid 9496,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "67625,-29750,68375,-29000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 9493,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67625,-29000,68375,-28250"
)
tg (CPTG
uid 9494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9495,0
ro 270
va (VaSet
)
xt "67500,-31300,68500,-30000"
st "clk"
blo "68300,-30000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
suid 1,0
)
)
)
*252 (CptPort
uid 9497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9498,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68625,-29000,69375,-28250"
)
tg (CPTG
uid 9499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9500,0
ro 270
va (VaSet
)
xt "68500,-31700,69500,-30000"
st "srst"
blo "69300,-30000"
)
)
thePort (LogicalPort
decl (Decl
n "srst"
t "std_logic"
eolc "Synchronous reset"
o 4
suid 2,0
)
)
)
*253 (CptPort
uid 9501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-33375,63000,-32625"
)
tg (CPTG
uid 9503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9504,0
va (VaSet
)
xt "64000,-33500,65400,-32500"
st "din"
blo "64000,-32700"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
suid 3,0
)
)
)
*254 (CptPort
uid 9505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-32375,63000,-31625"
)
tg (CPTG
uid 9507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9508,0
va (VaSet
)
xt "64000,-32500,66400,-31500"
st "wr_en"
blo "64000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 5
suid 4,0
)
)
)
*255 (CptPort
uid 9509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9510,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,-32375,74750,-31625"
)
tg (CPTG
uid 9511,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9512,0
va (VaSet
)
xt "70700,-32500,73000,-31500"
st "rd_en"
ju 2
blo "73000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 3
suid 5,0
)
)
)
*256 (CptPort
uid 9513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,-33375,74750,-32625"
)
tg (CPTG
uid 9515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9516,0
va (VaSet
)
xt "71200,-33500,73000,-32500"
st "dout"
ju 2
blo "73000,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
suid 6,0
)
)
)
*257 (CptPort
uid 9517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9518,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-30375,63000,-29625"
)
tg (CPTG
uid 9519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9520,0
va (VaSet
)
xt "64000,-30500,65400,-29500"
st "full"
blo "64000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_logic"
eolc "FIFO full. Active high"
o 8
suid 7,0
)
)
)
*258 (CptPort
uid 9521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9522,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-31375,63000,-30625"
)
tg (CPTG
uid 9523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9524,0
va (VaSet
)
xt "64000,-31500,67100,-30500"
st "overflow"
blo "64000,-30700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow"
t "std_logic"
eolc "FIFO overflow. Active high"
o 9
suid 8,0
)
)
)
*259 (CptPort
uid 9525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,-30375,74750,-29625"
)
tg (CPTG
uid 9527,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9528,0
va (VaSet
)
xt "70700,-30500,73000,-29500"
st "empty"
ju 2
blo "73000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_logic"
eolc "FIFO empty. Active high"
o 7
suid 9,0
)
)
)
*260 (CptPort
uid 9529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,-31375,74750,-30625"
)
tg (CPTG
uid 9531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9532,0
va (VaSet
)
xt "69400,-31500,73000,-30500"
st "underflow"
ju 2
blo "73000,-30700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow"
t "std_logic"
eolc "FIFO underflow. Active high"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 9534,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
fillStyle 14
)
xt "63000,-34000,74000,-29000"
)
oxt "39000,34000,50000,39000"
ttg (MlTextGroup
uid 9535,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*261 (Text
uid 9536,0
va (VaSet
font "Arial,8,1"
)
xt "63200,-37000,64300,-36000"
st "ip"
blo "63200,-36200"
tm "BdLibraryNameMgr"
)
*262 (Text
uid 9537,0
va (VaSet
font "Arial,8,1"
)
xt "63200,-36000,71900,-35000"
st "fifo_communications"
blo "63200,-35200"
tm "CptNameMgr"
)
*263 (Text
uid 9538,0
va (VaSet
font "Arial,8,1"
)
xt "63200,-35000,68400,-34000"
st "c2p_fast_pc"
blo "63200,-34200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9539,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9540,0
text (MLText
uid 9541,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,-33000,48000,-33000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 9542,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "63250,-30750,64750,-29250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*264 (Net
uid 9557,0
decl (Decl
n "pc_write_fast"
t "std_logic"
eolc "posteriori covariance fifo control signal"
o 66
suid 250,0
)
declText (MLText
uid 9558,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,12800,152000,13600"
st "signal pc_write_fast  : std_logic -- posteriori covariance fifo control signal"
)
)
*265 (SaComponent
uid 9600,0
optionalChildren [
*266 (CptPort
uid 9559,0
optionalChildren [
*267 (FFT
pts [
"68000,-750"
"68375,0"
"67625,0"
]
uid 9563,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "67625,-750,68375,0"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 9560,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67625,0,68375,750"
)
tg (CPTG
uid 9561,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9562,0
ro 270
va (VaSet
)
xt "67500,-2300,68500,-1000"
st "clk"
blo "68300,-1000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
suid 1,0
)
)
)
*268 (CptPort
uid 9564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9565,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68625,0,69375,750"
)
tg (CPTG
uid 9566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9567,0
ro 270
va (VaSet
)
xt "68500,-2700,69500,-1000"
st "srst"
blo "69300,-1000"
)
)
thePort (LogicalPort
decl (Decl
n "srst"
t "std_logic"
eolc "Synchronous reset"
o 4
suid 2,0
)
)
)
*269 (CptPort
uid 9568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-4375,63000,-3625"
)
tg (CPTG
uid 9570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9571,0
va (VaSet
)
xt "64000,-4500,65400,-3500"
st "din"
blo "64000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
suid 3,0
)
)
)
*270 (CptPort
uid 9572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-3375,63000,-2625"
)
tg (CPTG
uid 9574,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9575,0
va (VaSet
)
xt "64000,-3500,66400,-2500"
st "wr_en"
blo "64000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 5
suid 4,0
)
)
)
*271 (CptPort
uid 9576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9577,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,-3375,74750,-2625"
)
tg (CPTG
uid 9578,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9579,0
va (VaSet
)
xt "70700,-3500,73000,-2500"
st "rd_en"
ju 2
blo "73000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 3
suid 5,0
)
)
)
*272 (CptPort
uid 9580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,-4375,74750,-3625"
)
tg (CPTG
uid 9582,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9583,0
va (VaSet
)
xt "71200,-4500,73000,-3500"
st "dout"
ju 2
blo "73000,-3700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
suid 6,0
)
)
)
*273 (CptPort
uid 9584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9585,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-1375,63000,-625"
)
tg (CPTG
uid 9586,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9587,0
va (VaSet
)
xt "64000,-1500,65400,-500"
st "full"
blo "64000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_logic"
eolc "FIFO full. Active high"
o 8
suid 7,0
)
)
)
*274 (CptPort
uid 9588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9589,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-2375,63000,-1625"
)
tg (CPTG
uid 9590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9591,0
va (VaSet
)
xt "64000,-2500,67100,-1500"
st "overflow"
blo "64000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow"
t "std_logic"
eolc "FIFO overflow. Active high"
o 9
suid 8,0
)
)
)
*275 (CptPort
uid 9592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,-1375,74750,-625"
)
tg (CPTG
uid 9594,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9595,0
va (VaSet
)
xt "70700,-1500,73000,-500"
st "empty"
ju 2
blo "73000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_logic"
eolc "FIFO empty. Active high"
o 7
suid 9,0
)
)
)
*276 (CptPort
uid 9596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,-2375,74750,-1625"
)
tg (CPTG
uid 9598,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9599,0
va (VaSet
)
xt "69400,-2500,73000,-1500"
st "underflow"
ju 2
blo "73000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow"
t "std_logic"
eolc "FIFO underflow. Active high"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 9601,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
fillStyle 14
)
xt "63000,-5000,74000,0"
)
oxt "39000,34000,50000,39000"
ttg (MlTextGroup
uid 9602,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*277 (Text
uid 9603,0
va (VaSet
font "Arial,8,1"
)
xt "63200,-8000,64300,-7000"
st "ip"
blo "63200,-7200"
tm "BdLibraryNameMgr"
)
*278 (Text
uid 9604,0
va (VaSet
font "Arial,8,1"
)
xt "63200,-7000,71900,-6000"
st "fifo_communications"
blo "63200,-6200"
tm "CptNameMgr"
)
*279 (Text
uid 9605,0
va (VaSet
font "Arial,8,1"
)
xt "63200,-6000,68500,-5000"
st "c2p_slow_xc"
blo "63200,-5200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9606,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9607,0
text (MLText
uid 9608,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,-4000,48000,-4000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 9609,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "63250,-1750,64750,-250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*280 (Net
uid 9624,0
decl (Decl
n "xc_write_slow"
t "std_logic"
eolc "posteriori state fifo control signal"
o 68
suid 254,0
)
declText (MLText
uid 9625,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,32800,149500,33600"
st "signal xc_write_slow  : std_logic -- posteriori state fifo control signal"
)
)
*281 (SaComponent
uid 9667,0
optionalChildren [
*282 (CptPort
uid 9626,0
optionalChildren [
*283 (FFT
pts [
"68000,11250"
"68375,12000"
"67625,12000"
]
uid 9630,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "67625,11250,68375,12000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 9627,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67625,12000,68375,12750"
)
tg (CPTG
uid 9628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9629,0
ro 270
va (VaSet
)
xt "67500,9700,68500,11000"
st "clk"
blo "68300,11000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
suid 1,0
)
)
)
*284 (CptPort
uid 9631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9632,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68625,12000,69375,12750"
)
tg (CPTG
uid 9633,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9634,0
ro 270
va (VaSet
)
xt "68500,9300,69500,11000"
st "srst"
blo "69300,11000"
)
)
thePort (LogicalPort
decl (Decl
n "srst"
t "std_logic"
eolc "Synchronous reset"
o 4
suid 2,0
)
)
)
*285 (CptPort
uid 9635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9636,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,7625,63000,8375"
)
tg (CPTG
uid 9637,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9638,0
va (VaSet
)
xt "64000,7500,65400,8500"
st "din"
blo "64000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
suid 3,0
)
)
)
*286 (CptPort
uid 9639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9640,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,8625,63000,9375"
)
tg (CPTG
uid 9641,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9642,0
va (VaSet
)
xt "64000,8500,66400,9500"
st "wr_en"
blo "64000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 5
suid 4,0
)
)
)
*287 (CptPort
uid 9643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9644,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,8625,74750,9375"
)
tg (CPTG
uid 9645,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9646,0
va (VaSet
)
xt "70700,8500,73000,9500"
st "rd_en"
ju 2
blo "73000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 3
suid 5,0
)
)
)
*288 (CptPort
uid 9647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9648,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,7625,74750,8375"
)
tg (CPTG
uid 9649,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9650,0
va (VaSet
)
xt "71200,7500,73000,8500"
st "dout"
ju 2
blo "73000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
suid 6,0
)
)
)
*289 (CptPort
uid 9651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9652,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,10625,63000,11375"
)
tg (CPTG
uid 9653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9654,0
va (VaSet
)
xt "64000,10500,65400,11500"
st "full"
blo "64000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_logic"
eolc "FIFO full. Active high"
o 8
suid 7,0
)
)
)
*290 (CptPort
uid 9655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9656,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,9625,63000,10375"
)
tg (CPTG
uid 9657,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9658,0
va (VaSet
)
xt "64000,9500,67100,10500"
st "overflow"
blo "64000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow"
t "std_logic"
eolc "FIFO overflow. Active high"
o 9
suid 8,0
)
)
)
*291 (CptPort
uid 9659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9660,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,10625,74750,11375"
)
tg (CPTG
uid 9661,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9662,0
va (VaSet
)
xt "70700,10500,73000,11500"
st "empty"
ju 2
blo "73000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_logic"
eolc "FIFO empty. Active high"
o 7
suid 9,0
)
)
)
*292 (CptPort
uid 9663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9664,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74000,9625,74750,10375"
)
tg (CPTG
uid 9665,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9666,0
va (VaSet
)
xt "69400,9500,73000,10500"
st "underflow"
ju 2
blo "73000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow"
t "std_logic"
eolc "FIFO underflow. Active high"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 9668,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
fillStyle 14
)
xt "63000,7000,74000,12000"
)
oxt "39000,34000,50000,39000"
ttg (MlTextGroup
uid 9669,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*293 (Text
uid 9670,0
va (VaSet
font "Arial,8,1"
)
xt "63200,4000,64300,5000"
st "ip"
blo "63200,4800"
tm "BdLibraryNameMgr"
)
*294 (Text
uid 9671,0
va (VaSet
font "Arial,8,1"
)
xt "63200,5000,71900,6000"
st "fifo_communications"
blo "63200,5800"
tm "CptNameMgr"
)
*295 (Text
uid 9672,0
va (VaSet
font "Arial,8,1"
)
xt "63200,6000,68600,7000"
st "c2p_slow_pc"
blo "63200,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9673,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9674,0
text (MLText
uid 9675,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,8000,48000,8000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 9676,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "63250,10250,64750,11750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*296 (Net
uid 9691,0
decl (Decl
n "pc_write_slow"
t "std_logic"
eolc "posteriori covariance fifo control signal"
o 70
suid 258,0
)
declText (MLText
uid 9692,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,13600,152000,14400"
st "signal pc_write_slow  : std_logic -- posteriori covariance fifo control signal"
)
)
*297 (SaComponent
uid 9743,0
optionalChildren [
*298 (CptPort
uid 9727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9728,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-103750,-32375,-103000,-31625"
)
tg (CPTG
uid 9729,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9730,0
va (VaSet
)
xt "-102000,-32500,-100600,-31500"
st "in1"
blo "-102000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_logic_vector"
b "(g_bus_width-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*299 (CptPort
uid 9731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9732,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-103750,-28375,-103000,-27625"
)
tg (CPTG
uid 9733,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9734,0
va (VaSet
)
xt "-102000,-28500,-100600,-27500"
st "in2"
blo "-102000,-27700"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_logic_vector"
b "(g_bus_width-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*300 (CptPort
uid 9735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9736,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-101375,-27333,-100625,-26583"
)
tg (CPTG
uid 9737,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9738,0
ro 270
va (VaSet
)
xt "-101500,-29733,-100500,-28333"
st "sel"
blo "-100700,-28333"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 3
suid 3,0
)
)
)
*301 (CptPort
uid 9739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-99000,-30375,-98250,-29625"
)
tg (CPTG
uid 9741,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9742,0
va (VaSet
)
xt "-101700,-30500,-100000,-29500"
st "mux"
ju 2
blo "-100000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mux"
t "std_logic_vector"
b "(g_bus_width-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
]
shape (Mux
uid 9744,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-103000,-34000,-99000,-26000"
)
oxt "16000,8000,20000,16000"
ttg (MlTextGroup
uid 9745,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*302 (Text
uid 9746,0
va (VaSet
font "Arial,8,1"
)
xt "-102800,-37000,-99100,-36000"
st "common"
blo "-102800,-36200"
tm "BdLibraryNameMgr"
)
*303 (Text
uid 9747,0
va (VaSet
font "Arial,8,1"
)
xt "-102800,-36000,-99600,-35000"
st "mux2a1"
blo "-102800,-35200"
tm "CptNameMgr"
)
*304 (Text
uid 9748,0
va (VaSet
font "Arial,8,1"
)
xt "-102800,-35000,-101000,-34000"
st "U_0"
blo "-102800,-34200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9749,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9750,0
text (MLText
uid 9751,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-115000,-31800,-89000,-31000"
st "g_bus_width = 16    ( integer ) --ancho del mux "
)
header ""
)
elements [
(GiElement
name "g_bus_width"
type "integer"
value "16"
e "ancho del mux"
)
]
)
viewicon (ZoomableIcon
uid 9752,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-102750,-27750,-101250,-26250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*305 (SaComponent
uid 9836,0
optionalChildren [
*306 (CptPort
uid 9846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-103750,625,-103000,1375"
)
tg (CPTG
uid 9848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9849,0
va (VaSet
)
xt "-102000,500,-100600,1500"
st "in1"
blo "-102000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_logic_vector"
b "(g_bus_width-1 DOWNTO 0)"
o 1
)
)
)
*307 (CptPort
uid 9850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-103750,4625,-103000,5375"
)
tg (CPTG
uid 9852,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9853,0
va (VaSet
)
xt "-102000,4500,-100600,5500"
st "in2"
blo "-102000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_logic_vector"
b "(g_bus_width-1 DOWNTO 0)"
o 2
)
)
)
*308 (CptPort
uid 9854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9855,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-101375,5667,-100625,6417"
)
tg (CPTG
uid 9856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9857,0
ro 270
va (VaSet
)
xt "-101500,3267,-100500,4667"
st "sel"
blo "-100700,4667"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 3
)
)
)
*309 (CptPort
uid 9858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-99000,2625,-98250,3375"
)
tg (CPTG
uid 9860,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9861,0
va (VaSet
)
xt "-101700,2500,-100000,3500"
st "mux"
ju 2
blo "-100000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mux"
t "std_logic_vector"
b "(g_bus_width-1 DOWNTO 0)"
o 4
)
)
)
]
shape (Mux
uid 9837,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-103000,-1000,-99000,7000"
)
oxt "16000,8000,20000,16000"
ttg (MlTextGroup
uid 9838,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*310 (Text
uid 9839,0
va (VaSet
font "Arial,8,1"
)
xt "-102800,-4000,-99100,-3000"
st "common"
blo "-102800,-3200"
tm "BdLibraryNameMgr"
)
*311 (Text
uid 9840,0
va (VaSet
font "Arial,8,1"
)
xt "-102800,-3000,-99600,-2000"
st "mux2a1"
blo "-102800,-2200"
tm "CptNameMgr"
)
*312 (Text
uid 9841,0
va (VaSet
font "Arial,8,1"
)
xt "-102800,-2000,-101000,-1000"
st "U_1"
blo "-102800,-1200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9842,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9843,0
text (MLText
uid 9844,0
va (VaSet
font "Courier New,8,0"
)
xt "-116000,1200,-90000,2000"
st "g_bus_width = 16    ( integer ) --ancho del mux "
)
header ""
)
elements [
(GiElement
name "g_bus_width"
type "integer"
value "16"
e "ancho del mux"
)
]
)
viewicon (ZoomableIcon
uid 9845,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-102750,5250,-101250,6750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*313 (Net
uid 9862,0
decl (Decl
n "xc"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori state data"
o 71
suid 260,0
)
declText (MLText
uid 9863,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,24800,152000,25600"
st "signal xc             : std_logic_vector(15 DOWNTO 0) -- posteriori state data"
)
)
*314 (Net
uid 9870,0
decl (Decl
n "pc"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 72
suid 262,0
)
declText (MLText
uid 9871,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,5600,139500,6400"
st "signal pc             : std_logic_vector(15 DOWNTO 0)"
)
)
*315 (SaComponent
uid 10291,0
optionalChildren [
*316 (CptPort
uid 10301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-103750,-13375,-103000,-12625"
)
tg (CPTG
uid 10303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10304,0
va (VaSet
font "arial,8,0"
)
xt "-102000,-13500,-100200,-12500"
st "in_0"
blo "-102000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "in_0"
t "std_logic"
o 1
)
)
)
*317 (CptPort
uid 10305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-103750,-10375,-103000,-9625"
)
tg (CPTG
uid 10307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10308,0
va (VaSet
font "arial,8,0"
)
xt "-102000,-10500,-100200,-9500"
st "in_1"
blo "-102000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "in_1"
t "std_logic"
o 2
)
)
)
*318 (CptPort
uid 10309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10310,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-99375,-8778,-98625,-8028"
)
tg (CPTG
uid 10311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10312,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-99500,-11178,-98500,-9778"
st "sel"
blo "-98700,-9778"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 3
)
)
)
*319 (CptPort
uid 10313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-97000,-11375,-96250,-10625"
)
tg (CPTG
uid 10315,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10316,0
va (VaSet
font "arial,8,0"
)
xt "-97325,-13575,-95925,-12575"
st "sal"
ju 2
blo "-95925,-12775"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sal"
t "std_logic"
o 4
)
)
)
]
shape (Mux
uid 10292,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-103000,-15000,-97000,-7000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 10293,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*320 (Text
uid 10294,0
va (VaSet
font "arial,8,1"
)
xt "-102850,-18000,-98650,-17000"
st "COMMON"
blo "-102850,-17200"
tm "BdLibraryNameMgr"
)
*321 (Text
uid 10295,0
va (VaSet
font "arial,8,1"
)
xt "-102850,-17000,-99050,-16000"
st "mux_mio"
blo "-102850,-16200"
tm "CptNameMgr"
)
*322 (Text
uid 10296,0
va (VaSet
font "arial,8,1"
)
xt "-102850,-16000,-101050,-15000"
st "U_3"
blo "-102850,-15200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10297,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10298,0
text (MLText
uid 10299,0
va (VaSet
font "Courier New,8,0"
)
xt "-99000,-12000,-99000,-12000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 10300,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-102750,-8750,-101250,-7250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*323 (SaComponent
uid 10395,0
optionalChildren [
*324 (CptPort
uid 10405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-104750,17625,-104000,18375"
)
tg (CPTG
uid 10407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10408,0
va (VaSet
font "arial,8,0"
)
xt "-103000,17500,-101200,18500"
st "in_0"
blo "-103000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "in_0"
t "std_logic"
o 1
)
)
)
*325 (CptPort
uid 10409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-104750,20625,-104000,21375"
)
tg (CPTG
uid 10411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10412,0
va (VaSet
font "arial,8,0"
)
xt "-103000,20500,-101200,21500"
st "in_1"
blo "-103000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "in_1"
t "std_logic"
o 2
)
)
)
*326 (CptPort
uid 10413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10414,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-100375,22222,-99625,22972"
)
tg (CPTG
uid 10415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10416,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-100500,19600,-99500,21000"
st "sel"
blo "-99700,21000"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 3
)
)
)
*327 (CptPort
uid 10417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-98000,19625,-97250,20375"
)
tg (CPTG
uid 10419,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10420,0
va (VaSet
font "arial,8,0"
)
xt "-98325,17425,-96925,18425"
st "sal"
ju 2
blo "-96925,18225"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sal"
t "std_logic"
o 4
)
)
)
]
shape (Mux
uid 10396,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-104000,16000,-98000,24000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 10397,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*328 (Text
uid 10398,0
va (VaSet
font "arial,8,1"
)
xt "-103850,13000,-99650,14000"
st "COMMON"
blo "-103850,13800"
tm "BdLibraryNameMgr"
)
*329 (Text
uid 10399,0
va (VaSet
font "arial,8,1"
)
xt "-103850,14000,-100050,15000"
st "mux_mio"
blo "-103850,14800"
tm "CptNameMgr"
)
*330 (Text
uid 10400,0
va (VaSet
font "arial,8,1"
)
xt "-103850,15000,-102050,16000"
st "U_6"
blo "-103850,15800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10401,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10402,0
text (MLText
uid 10403,0
va (VaSet
font "Courier New,8,0"
)
xt "-100000,19000,-100000,19000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 10404,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-103750,22250,-102250,23750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*331 (Net
uid 10507,0
decl (Decl
n "xc_fast_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori state data"
o 63
suid 271,0
)
declText (MLText
uid 10508,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,25600,152000,26400"
st "signal xc_fast_in     : std_logic_vector(15 DOWNTO 0) -- posteriori state data"
)
)
*332 (Net
uid 10509,0
decl (Decl
n "pc_fast_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori covariance data"
o 65
suid 272,0
)
declText (MLText
uid 10510,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,6400,154500,7200"
st "signal pc_fast_in     : std_logic_vector(15 DOWNTO 0) -- posteriori covariance data"
)
)
*333 (Net
uid 10511,0
decl (Decl
n "xc_fast_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 73
suid 273,0
)
declText (MLText
uid 10512,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,26400,147000,27200"
st "signal xc_fast_out    : std_logic_vector(15 DOWNTO 0) -- Output data"
)
)
*334 (Net
uid 10513,0
decl (Decl
n "pc_fast_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 74
suid 274,0
)
declText (MLText
uid 10514,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,7200,147000,8000"
st "signal pc_fast_out    : std_logic_vector(15 DOWNTO 0) -- Output data"
)
)
*335 (Net
uid 10515,0
decl (Decl
n "xc_slow_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 76
suid 275,0
)
declText (MLText
uid 10516,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,31200,147000,32000"
st "signal xc_slow_out    : std_logic_vector(15 DOWNTO 0) -- Output data"
)
)
*336 (Net
uid 10517,0
decl (Decl
n "xc_slow_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori state data"
o 67
suid 276,0
)
declText (MLText
uid 10518,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,30400,152000,31200"
st "signal xc_slow_in     : std_logic_vector(15 DOWNTO 0) -- posteriori state data"
)
)
*337 (Net
uid 10519,0
decl (Decl
n "pc_slow_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori covariance data"
o 69
suid 277,0
)
declText (MLText
uid 10520,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,11200,154500,12000"
st "signal pc_slow_in     : std_logic_vector(15 DOWNTO 0) -- posteriori covariance data"
)
)
*338 (Net
uid 10521,0
decl (Decl
n "pc_slow_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 75
suid 278,0
)
declText (MLText
uid 10522,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,12000,147000,12800"
st "signal pc_slow_out    : std_logic_vector(15 DOWNTO 0) -- Output data"
)
)
*339 (Net
uid 10529,0
decl (Decl
n "xc_read"
t "std_logic"
eolc "posteriori state fifo control signal"
o 79
suid 280,0
)
declText (MLText
uid 10530,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,27200,149500,28000"
st "signal xc_read        : std_logic -- posteriori state fifo control signal"
)
)
*340 (Net
uid 10549,0
decl (Decl
n "pc_read"
t "std_logic"
eolc "posteriori covariance fifo control signal"
o 80
suid 282,0
)
declText (MLText
uid 10550,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,8000,152000,8800"
st "signal pc_read        : std_logic -- posteriori covariance fifo control signal"
)
)
*341 (Net
uid 10563,0
decl (Decl
n "xc_ready_fast"
t "std_logic"
eolc "posteriori state communication signal (ack)"
o 81
suid 285,0
)
declText (MLText
uid 10564,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,28800,153000,29600"
st "signal xc_ready_fast  : std_logic -- posteriori state communication signal (ack)"
)
)
*342 (Net
uid 10565,0
decl (Decl
n "pc_ready_fast"
t "std_logic"
eolc "posteriori covariance communication signal"
o 82
suid 286,0
)
declText (MLText
uid 10566,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,9600,152500,10400"
st "signal pc_ready_fast  : std_logic -- posteriori covariance communication signal"
)
)
*343 (SaComponent
uid 10728,0
optionalChildren [
*344 (CptPort
uid 10656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10657,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,-13000,41375,-12250"
)
tg (CPTG
uid 10658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10659,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "40500,-15300,41500,-14000"
st "clk"
blo "41300,-14000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 1
suid 1,0
)
)
)
*345 (CptPort
uid 10660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10661,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42625,-13000,43375,-12250"
)
tg (CPTG
uid 10662,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10663,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "42500,-15300,43500,-14000"
st "rst"
blo "43300,-14000"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 6
suid 2,0
)
)
)
*346 (CptPort
uid 10724,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10725,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-33375,53750,-32625"
)
tg (CPTG
uid 10726,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10727,0
va (VaSet
font "arial,8,0"
)
xt "46200,-33500,52000,-32500"
st "pc_fast : (15:0)"
ju 2
blo "52000,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pc_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori covariance data"
o 11
suid 19,0
)
)
)
*347 (CptPort
uid 10799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10800,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-44375,53750,-43625"
)
tg (CPTG
uid 10801,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10802,0
va (VaSet
font "arial,8,0"
)
xt "46300,-44500,52000,-43500"
st "xc_fast : (15:0)"
ju 2
blo "52000,-43700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xc_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori state data"
o 15
suid 20,0
)
)
)
*348 (CptPort
uid 10950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10951,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-32375,53750,-31625"
)
tg (CPTG
uid 10952,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10953,0
va (VaSet
font "arial,8,0"
)
xt "46800,-32500,52000,-31500"
st "pc_write_fast"
ju 2
blo "52000,-31700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pc_write_fast"
t "std_logic"
eolc "posteriori covariance fifo control signal"
o 13
suid 23,0
)
)
)
*349 (CptPort
uid 10954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10955,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-37375,53750,-36625"
)
tg (CPTG
uid 10956,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10957,0
va (VaSet
font "arial,8,0"
)
xt "46700,-37500,52000,-36500"
st "xc_ready_fast"
ju 2
blo "52000,-36700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xc_ready_fast"
t "std_logic"
eolc "posteriori state communication signal (ack)"
o 16
suid 21,0
)
)
)
*350 (CptPort
uid 10958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10959,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-43375,53750,-42625"
)
tg (CPTG
uid 10960,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10961,0
va (VaSet
font "arial,8,0"
)
xt "46900,-43500,52000,-42500"
st "xc_write_fast"
ju 2
blo "52000,-42700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xc_write_fast"
t "std_logic"
eolc "posteriori state fifo control signal"
o 17
suid 22,0
)
)
)
*351 (CptPort
uid 11023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-25375,53750,-24625"
)
tg (CPTG
uid 11025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11026,0
va (VaSet
font "arial,8,0"
)
xt "46600,-25500,52000,-24500"
st "pc_ready_fast"
ju 2
blo "52000,-24700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pc_ready_fast"
t "std_logic"
eolc "posteriori covariance communication signal"
o 12
suid 25,0
)
)
)
*352 (CptPort
uid 11177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-40375,35000,-39625"
)
tg (CPTG
uid 11179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11180,0
va (VaSet
font "arial,8,0"
)
xt "36000,-40500,40900,-39500"
st "k_ready_fast"
blo "36000,-39700"
)
)
thePort (LogicalPort
decl (Decl
n "k_ready_fast"
t "std_logic"
eolc "gain fifo communication signal"
o 3
suid 27,0
)
)
)
*353 (CptPort
uid 11181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-18375,35000,-17625"
)
tg (CPTG
uid 11183,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11184,0
va (VaSet
font "arial,8,0"
)
xt "36000,-18500,41400,-17500"
st "pp_ready_fast"
blo "36000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "pp_ready_fast"
t "std_logic"
eolc "priori covariance communication signal"
o 5
suid 29,0
)
)
)
*354 (CptPort
uid 11185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-25375,35000,-24625"
)
tg (CPTG
uid 11187,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11188,0
va (VaSet
font "arial,8,0"
)
xt "36000,-25500,41300,-24500"
st "xp_ready_fast"
blo "36000,-24700"
)
)
thePort (LogicalPort
decl (Decl
n "xp_ready_fast"
t "std_logic"
eolc "priori state communication signal"
o 8
suid 28,0
)
)
)
*355 (CptPort
uid 11250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11251,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-47375,35000,-46625"
)
tg (CPTG
uid 11252,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11253,0
va (VaSet
font "arial,8,0"
)
xt "36000,-47500,40600,-46500"
st "k_read_fast"
blo "36000,-46700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "k_read_fast"
t "std_logic"
eolc "gain fifo control signal"
o 10
suid 31,0
)
)
)
*356 (CptPort
uid 11254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-60375,35000,-59625"
)
tg (CPTG
uid 11256,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11257,0
va (VaSet
font "arial,8,0"
)
xt "36000,-60500,41400,-59500"
st "z_fast : (15:0)"
blo "36000,-59700"
)
)
thePort (LogicalPort
decl (Decl
n "z_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input of the measured data"
o 9
suid 30,0
)
)
)
*357 (CptPort
uid 11319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11320,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-32375,35000,-31625"
)
tg (CPTG
uid 11321,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11322,0
va (VaSet
font "arial,8,0"
)
xt "36000,-32500,41700,-31500"
st "xp_fast : (15:0)"
blo "36000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "xp_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "priori state data"
o 7
suid 33,0
)
)
)
*358 (CptPort
uid 11323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11324,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-31375,35000,-30625"
)
tg (CPTG
uid 11325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11326,0
va (VaSet
font "arial,8,0"
)
xt "36000,-31500,41000,-30500"
st "xp_read_fast"
blo "36000,-30700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xp_read_fast"
t "std_logic"
eolc "priori state fifo control signal"
o 18
suid 32,0
)
)
)
*359 (CptPort
uid 11388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-20375,35000,-19625"
)
tg (CPTG
uid 11390,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11391,0
va (VaSet
font "arial,8,0"
)
xt "36000,-20500,41800,-19500"
st "pp_fast : (15:0)"
blo "36000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "pp_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "priori covariance data"
o 4
suid 35,0
)
)
)
*360 (CptPort
uid 11392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11393,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-19375,35000,-18625"
)
tg (CPTG
uid 11394,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11395,0
va (VaSet
font "arial,8,0"
)
xt "36000,-19500,41100,-18500"
st "pp_read_fast"
blo "36000,-18700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pp_read_fast"
t "std_logic"
eolc "priori covariance fifo control signal"
o 14
suid 34,0
)
)
)
*361 (CptPort
uid 13941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13942,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-48375,35000,-47625"
)
tg (CPTG
uid 13943,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13944,0
va (VaSet
font "arial,8,0"
)
xt "36000,-48500,41300,-47500"
st "k_fast : (15:0)"
blo "36000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "k_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "gain data"
o 2
suid 36,0
)
)
)
]
shape (Rectangle
uid 10729,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,-62000,53000,-13000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 10730,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*362 (Text
uid 10731,0
va (VaSet
font "arial,8,1"
)
xt "46200,-17000,50800,-16000"
blo "46200,-16200"
tm "BdLibraryNameMgr"
)
*363 (Text
uid 10732,0
va (VaSet
font "arial,8,1"
)
xt "46200,-16000,52600,-15000"
st "correction_fast"
blo "46200,-15200"
tm "CptNameMgr"
)
*364 (Text
uid 10733,0
va (VaSet
font "arial,8,1"
)
xt "46200,-15000,53200,-14000"
st "i_correction_fast"
blo "46200,-14200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10734,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10735,0
text (MLText
uid 10736,0
va (VaSet
font "Courier New,8,0"
)
xt "20000,-32000,20000,-32000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 10737,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,-14750,36750,-13250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*365 (Net
uid 11497,0
decl (Decl
n "z_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input of the measured data"
o 35
suid 287,0
)
declText (MLText
uid 11498,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,-6600,151000,-5800"
st "z_slow         : std_logic_vector(15 DOWNTO 0) -- Input of the measured data"
)
)
*366 (PortIoIn
uid 11499,0
shape (CompositeShape
uid 11500,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11501,0
sl 0
ro 270
xt "19000,39625,20500,40375"
)
(Line
uid 11502,0
sl 0
ro 270
xt "20500,40000,21000,40000"
pts [
"20500,40000"
"21000,40000"
]
)
]
)
sf 1
tg (WTG
uid 11503,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11504,0
va (VaSet
font "arial,8,0"
)
xt "12300,39500,18000,40500"
st "z_slow : (15:0)"
ju 2
blo "18000,40300"
tm "WireNameMgr"
)
)
)
*367 (PortIoIn
uid 11854,0
shape (CompositeShape
uid 11855,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11856,0
sl 0
ro 270
xt "-98000,-53375,-96500,-52625"
)
(Line
uid 11857,0
sl 0
ro 270
xt "-96500,-53000,-96000,-53000"
pts [
"-96500,-53000"
"-96000,-53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11858,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11859,0
va (VaSet
font "arial,8,0"
)
xt "-100700,-53500,-99000,-52500"
st "clk1"
ju 2
blo "-99000,-52700"
tm "WireNameMgr"
)
)
)
*368 (PortIoIn
uid 11860,0
shape (CompositeShape
uid 11861,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11862,0
sl 0
ro 270
xt "-98000,-51375,-96500,-50625"
)
(Line
uid 11863,0
sl 0
ro 270
xt "-96500,-51000,-96000,-51000"
pts [
"-96500,-51000"
"-96000,-51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11864,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11865,0
va (VaSet
font "arial,8,0"
)
xt "-100700,-51500,-99000,-50500"
st "rst1"
ju 2
blo "-99000,-50700"
tm "WireNameMgr"
)
)
)
*369 (GlobalConnector
uid 11866,0
shape (Circle
uid 11867,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-95000,-54000,-93000,-52000"
radius 1000
)
name (Text
uid 11868,0
va (VaSet
font "arial,8,1"
)
xt "-94500,-53500,-93500,-52500"
st "G"
blo "-94500,-52700"
)
)
*370 (GlobalConnector
uid 11869,0
shape (Circle
uid 11870,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-95000,-52000,-93000,-50000"
radius 1000
)
name (Text
uid 11871,0
va (VaSet
font "arial,8,1"
)
xt "-94500,-51500,-93500,-50500"
st "G"
blo "-94500,-50700"
)
)
*371 (Net
uid 11880,0
decl (Decl
n "clk1"
t "std_logic"
o 84
suid 288,0
)
declText (MLText
uid 11881,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,-12200,125500,-11400"
st "clk1           : std_logic"
)
)
*372 (Net
uid 11882,0
decl (Decl
n "rst1"
t "std_logic"
o 85
suid 289,0
)
declText (MLText
uid 11883,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,-9000,125500,-8200"
st "rst1           : std_logic"
)
)
*373 (PortIoIn
uid 11884,0
shape (CompositeShape
uid 11885,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11886,0
sl 0
ro 270
xt "-26000,-40375,-24500,-39625"
)
(Line
uid 11887,0
sl 0
ro 270
xt "-24500,-40000,-24000,-40000"
pts [
"-24500,-40000"
"-24000,-40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11888,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11889,0
va (VaSet
font "arial,8,0"
)
xt "-29300,-40500,-27000,-39500"
st "r_fast"
ju 2
blo "-27000,-39700"
tm "WireNameMgr"
)
)
)
*374 (PortIoOut
uid 12424,0
shape (CompositeShape
uid 12425,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12426,0
sl 0
ro 90
xt "-85000,30625,-83500,31375"
)
(Line
uid 12427,0
sl 0
ro 90
xt "-83500,31000,-83000,31000"
pts [
"-83000,31000"
"-83500,31000"
]
)
]
)
sf 1
tg (WTG
uid 12428,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12429,0
va (VaSet
font "arial,8,0"
)
xt "-91400,30500,-86000,31500"
st "q_addr : (3:0)"
ju 2
blo "-86000,31300"
tm "WireNameMgr"
)
)
)
*375 (Net
uid 12430,0
decl (Decl
n "q_addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "address for memory Q"
o 86
suid 320,0
)
declText (MLText
uid 12431,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,-5800,147500,-5000"
st "q_addr         : std_logic_vector(3 DOWNTO 0) -- address for memory Q"
)
)
*376 (Net
uid 12432,0
decl (Decl
n "q_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "data coming from memory Q"
o 56
suid 321,0
)
declText (MLText
uid 12433,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,-11400,150500,-10600"
st "q_data         : std_logic_vector(15 DOWNTO 0) -- data coming from memory Q"
)
)
*377 (PortIoIn
uid 12438,0
shape (CompositeShape
uid 12439,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12440,0
sl 0
ro 270
xt "-85000,31625,-83500,32375"
)
(Line
uid 12441,0
sl 0
ro 270
xt "-83500,32000,-83000,32000"
pts [
"-83500,32000"
"-83000,32000"
]
)
]
)
sf 1
tg (WTG
uid 12442,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12443,0
va (VaSet
font "arial,8,0"
)
xt "-91700,31500,-86000,32500"
st "q_data : (15:0)"
ju 2
blo "-86000,32300"
tm "WireNameMgr"
)
)
)
*378 (Net
uid 12448,0
decl (Decl
n "r_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 85
suid 322,0
)
declText (MLText
uid 12449,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,-10600,136000,-9800"
st "r_fast         : std_logic_vector(15 DOWNTO 0)"
)
)
*379 (PortIoIn
uid 12450,0
shape (CompositeShape
uid 12451,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12452,0
sl 0
ro 270
xt "-24000,31625,-22500,32375"
)
(Line
uid 12453,0
sl 0
ro 270
xt "-22500,32000,-22000,32000"
pts [
"-22500,32000"
"-22000,32000"
]
)
]
)
sf 1
tg (WTG
uid 12454,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12455,0
va (VaSet
font "arial,8,0"
)
xt "-30600,31500,-25000,32500"
st "r_slow : (15:0)"
ju 2
blo "-25000,32300"
tm "WireNameMgr"
)
)
)
*380 (Net
uid 12456,0
decl (Decl
n "r_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 85
suid 323,0
)
declText (MLText
uid 12457,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,-9800,136000,-9000"
st "r_slow         : std_logic_vector(15 DOWNTO 0)"
)
)
*381 (PortIoOut
uid 12567,0
shape (CompositeShape
uid 12568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12569,0
sl 0
ro 90
xt "-24000,33625,-22500,34375"
)
(Line
uid 12570,0
sl 0
ro 90
xt "-22500,34000,-22000,34000"
pts [
"-22000,34000"
"-22500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12571,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12572,0
va (VaSet
font "arial,8,0"
)
xt "-29900,33500,-25000,34500"
st "r_addr_slow"
ju 2
blo "-25000,34300"
tm "WireNameMgr"
)
)
)
*382 (Net
uid 12864,0
decl (Decl
n "start"
t "std_logic"
eolc "global start"
o 59
suid 325,0
)
declText (MLText
uid 12865,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,-8200,134000,-7400"
st "start          : std_logic -- global start"
)
)
*383 (PortIoIn
uid 12870,0
shape (CompositeShape
uid 12871,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12872,0
sl 0
ro 270
xt "-71000,-41375,-69500,-40625"
)
(Line
uid 12873,0
sl 0
ro 270
xt "-69500,-41000,-69000,-41000"
pts [
"-69500,-41000"
"-69000,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12874,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12875,0
va (VaSet
font "arial,8,0"
)
xt "-73900,-41500,-72000,-40500"
st "start"
ju 2
blo "-72000,-40700"
tm "WireNameMgr"
)
)
)
*384 (Net
uid 12886,0
decl (Decl
n "sel_slow_fast"
t "std_logic"
o 60
suid 327,0
)
declText (MLText
uid 12887,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,24000,129000,24800"
st "signal sel_slow_fast  : std_logic"
)
)
*385 (Net
uid 12912,0
decl (Decl
n "pc_ready_slow"
t "std_logic"
eolc "posteriori covariance communication signal"
o 61
suid 331,0
)
declText (MLText
uid 12913,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,10400,152500,11200"
st "signal pc_ready_slow  : std_logic -- posteriori covariance communication signal"
)
)
*386 (Net
uid 12918,0
decl (Decl
n "pc_ready"
t "std_logic"
o 80
suid 332,0
)
declText (MLText
uid 12919,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,8800,129000,9600"
st "signal pc_ready       : std_logic"
)
)
*387 (Net
uid 13029,0
decl (Decl
n "xc_ready"
t "std_logic"
o 78
suid 333,0
)
declText (MLText
uid 13030,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,28000,129000,28800"
st "signal xc_ready       : std_logic"
)
)
*388 (Net
uid 13031,0
decl (Decl
n "xc_ready_slow"
t "std_logic"
eolc "posteriori state communication signal (ack)"
o 62
suid 334,0
)
declText (MLText
uid 13032,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,29600,153000,30400"
st "signal xc_ready_slow  : std_logic -- posteriori state communication signal (ack)"
)
)
*389 (Net
uid 13247,0
decl (Decl
n "r_addr_slow"
t "std_logic"
o 58
suid 335,0
)
declText (MLText
uid 13248,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,-5000,125500,-4200"
st "r_addr_slow    : std_logic"
)
)
*390 (Net
uid 13481,0
decl (Decl
n "xp_write"
t "std_logic"
eolc "priori state fifo control signal"
o 63
suid 336,0
)
declText (MLText
uid 13482,0
va (VaSet
font "Courier New,8,0"
)
xt "111000,38400,147500,39200"
st "signal xp_write       : std_logic -- priori state fifo control signal"
)
)
*391 (Wire
uid 8484,0
shape (OrthoPolyLine
uid 8485,0
va (VaSet
vasetType 3
)
xt "17000,-60000,34250,-60000"
pts [
"34250,-60000"
"17000,-60000"
]
)
start &356
end &84
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8486,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8487,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26250,-61000,28650,-60000"
st "z_fast"
blo "26250,-60200"
tm "WireNameMgr"
)
)
on &85
)
*392 (Wire
uid 8559,0
shape (OrthoPolyLine
uid 8560,0
va (VaSet
vasetType 3
)
xt "21000,40000,34250,40000"
pts [
"34250,40000"
"21000,40000"
]
)
start &32
end &366
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 8563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8564,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26250,39000,31950,40000"
st "z_slow : (15:0)"
blo "26250,39800"
tm "WireNameMgr"
)
)
on &365
)
*393 (Wire
uid 8987,0
shape (OrthoPolyLine
uid 8988,0
va (VaSet
vasetType 3
)
xt "5750,33000,34250,33000"
pts [
"5750,33000"
"34250,33000"
]
)
start &53
end &24
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 8989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8990,0
va (VaSet
font "arial,8,0"
)
xt "7750,32000,12950,33000"
st "k_ready_slow"
blo "7750,32800"
tm "WireNameMgr"
)
)
on &208
)
*394 (Wire
uid 8999,0
shape (OrthoPolyLine
uid 9000,0
va (VaSet
vasetType 3
)
xt "25750,27000,34250,27000"
pts [
"25750,27000"
"34250,27000"
]
)
start &107
end &23
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9002,0
va (VaSet
font "arial,8,0"
)
xt "27750,26000,32650,27000"
st "k_read_slow"
blo "27750,26800"
tm "WireNameMgr"
)
)
on &207
)
*395 (Wire
uid 9011,0
shape (OrthoPolyLine
uid 9012,0
va (VaSet
vasetType 3
)
xt "5750,27000,13250,27000"
pts [
"5750,27000"
"13250,27000"
]
)
start &55
end &106
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9014,0
va (VaSet
font "arial,8,0"
)
xt "8000,26000,13000,27000"
st "k_write_slow"
blo "8000,26800"
tm "WireNameMgr"
)
)
on &206
)
*396 (Wire
uid 9037,0
shape (OrthoPolyLine
uid 9038,0
va (VaSet
vasetType 3
)
xt "5750,-47000,13250,-47000"
pts [
"5750,-47000"
"13250,-47000"
]
)
start &43
end &91
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9040,0
va (VaSet
font "arial,8,0"
)
xt "7000,-48000,11700,-47000"
st "k_write_fast"
blo "7000,-47200"
tm "WireNameMgr"
)
)
on &210
)
*397 (Wire
uid 9049,0
shape (OrthoPolyLine
uid 9050,0
va (VaSet
vasetType 3
)
xt "25750,-47000,34250,-47000"
pts [
"25750,-47000"
"34250,-47000"
]
)
start &92
end &355
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9052,0
va (VaSet
font "arial,8,0"
)
xt "27750,-48000,32350,-47000"
st "k_read_fast"
blo "27750,-47200"
tm "WireNameMgr"
)
)
on &211
)
*398 (Wire
uid 9055,0
shape (OrthoPolyLine
uid 9056,0
va (VaSet
vasetType 3
)
xt "5750,-40000,34250,-40000"
pts [
"5750,-40000"
"34250,-40000"
]
)
start &42
end &352
ss 0
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9058,0
va (VaSet
font "arial,8,0"
)
xt "7750,-41000,12650,-40000"
st "k_ready_fast"
blo "7750,-40200"
tm "WireNameMgr"
)
)
on &209
)
*399 (Wire
uid 9079,0
optionalChildren [
*400 (BdJunction
uid 9099,0
ps "OnConnectorStrategy"
shape (Circle
uid 9100,0
va (VaSet
vasetType 1
)
xt "-42400,-11400,-41600,-10600"
radius 400
)
)
*401 (BdJunction
uid 9221,0
ps "OnConnectorStrategy"
shape (Circle
uid 9222,0
va (VaSet
vasetType 1
)
xt "-42399,-19397,-41599,-18597"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9080,0
va (VaSet
vasetType 3
)
xt "-52250,-51000,-37750,-11000"
pts [
"-52250,-11000"
"-42000,-11000"
"-42000,-51000"
"-37750,-51000"
]
)
start &71
end &181
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9082,0
va (VaSet
font "arial,8,0"
)
xt "-50250,-12000,-47050,-11000"
st "pp_write"
blo "-50250,-11200"
tm "WireNameMgr"
)
)
on &229
)
*402 (Wire
uid 9085,0
optionalChildren [
*403 (BdJunction
uid 9093,0
ps "OnConnectorStrategy"
shape (Circle
uid 9094,0
va (VaSet
vasetType 1
)
xt "-16400,-7400,-15600,-6600"
radius 400
)
)
*404 (BdJunction
uid 9383,0
ps "OnConnectorStrategy"
shape (Circle
uid 9384,0
va (VaSet
vasetType 1
)
xt "-16399,-18397,-15599,-17597"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9086,0
va (VaSet
vasetType 3
)
xt "-52250,-48000,-13750,-7000"
pts [
"-52250,-7000"
"-16000,-7000"
"-16000,-48000"
"-13750,-48000"
]
)
start &70
end &40
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9088,0
va (VaSet
font "arial,8,0"
)
xt "-50250,-8000,-46850,-7000"
st "pp_ready"
blo "-50250,-7200"
tm "WireNameMgr"
)
)
on &230
)
*405 (Wire
uid 9089,0
optionalChildren [
*406 (BdJunction
uid 9389,0
ps "OnConnectorStrategy"
shape (Circle
uid 9390,0
va (VaSet
vasetType 1
)
xt "-16399,8600,-15599,9400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9090,0
va (VaSet
vasetType 3
)
xt "-16000,-7000,-13750,18000"
pts [
"-16000,-7000"
"-16000,18000"
"-13750,18000"
]
)
start &403
end &58
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9091,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9092,0
va (VaSet
font "arial,8,0"
)
xt "-19750,17000,-16350,18000"
st "pp_ready"
blo "-19750,17800"
tm "WireNameMgr"
)
)
on &230
)
*407 (Wire
uid 9095,0
optionalChildren [
*408 (BdJunction
uid 9233,0
ps "OnConnectorStrategy"
shape (Circle
uid 9234,0
va (VaSet
vasetType 1
)
xt "-42399,7600,-41599,8400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9096,0
va (VaSet
vasetType 3
)
xt "-42000,-11000,-37750,24000"
pts [
"-42000,-11000"
"-42000,24000"
"-37750,24000"
]
)
start &400
end &196
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9098,0
va (VaSet
font "arial,8,0"
)
xt "-41000,23000,-37800,24000"
st "pp_write"
blo "-41000,23800"
tm "WireNameMgr"
)
)
on &229
)
*409 (Wire
uid 9109,0
optionalChildren [
*410 (BdJunction
uid 9117,0
ps "OnConnectorStrategy"
shape (Circle
uid 9118,0
va (VaSet
vasetType 1
)
xt "-44400,-12400,-43600,-11600"
radius 400
)
)
*411 (BdJunction
uid 9213,0
ps "OnConnectorStrategy"
shape (Circle
uid 9214,0
va (VaSet
vasetType 1
)
xt "-44399,-20397,-43599,-19597"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9110,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-52250,-52000,-37750,-12000"
pts [
"-52250,-12000"
"-44000,-12000"
"-44000,-52000"
"-37750,-52000"
]
)
start &69
end &180
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 9111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9112,0
va (VaSet
font "arial,8,0"
)
xt "-50250,-13000,-46050,-12000"
st "pp : (15:0)"
blo "-50250,-12200"
tm "WireNameMgr"
)
)
on &228
)
*412 (Wire
uid 9113,0
optionalChildren [
*413 (BdJunction
uid 9227,0
ps "OnConnectorStrategy"
shape (Circle
uid 9228,0
va (VaSet
vasetType 1
)
xt "-44399,6600,-43599,7400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-44000,-12000,-37750,23000"
pts [
"-44000,-12000"
"-44000,23000"
"-37750,23000"
]
)
start &410
end &195
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9116,0
va (VaSet
font "arial,8,0"
)
xt "-41750,22000,-37550,23000"
st "pp : (15:0)"
blo "-41750,22800"
tm "WireNameMgr"
)
)
on &228
)
*414 (Wire
uid 9121,0
shape (OrthoPolyLine
uid 9122,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5750,26000,13250,26000"
pts [
"5750,26000"
"13250,26000"
]
)
start &54
end &105
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 9123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9124,0
va (VaSet
font "arial,8,0"
)
xt "7750,25000,14350,26000"
st "k_slow_in : (15:0)"
blo "7750,25800"
tm "WireNameMgr"
)
)
on &212
)
*415 (Wire
uid 9129,0
shape (OrthoPolyLine
uid 9130,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,26000,34250,26000"
pts [
"25750,26000"
"34250,26000"
]
)
start &108
end &25
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9132,0
va (VaSet
font "arial,8,0"
)
xt "27750,25000,34750,26000"
st "k_slow_out : (15:0)"
blo "27750,25800"
tm "WireNameMgr"
)
)
on &213
)
*416 (Wire
uid 9137,0
shape (OrthoPolyLine
uid 9138,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,-48000,34250,-48000"
pts [
"25750,-48000"
"34250,-48000"
]
)
start &93
end &361
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9140,0
va (VaSet
font "arial,8,0"
)
xt "27750,-49000,34450,-48000"
st "k_fast_out : (15:0)"
blo "27750,-48200"
tm "WireNameMgr"
)
)
on &214
)
*417 (Wire
uid 9145,0
shape (OrthoPolyLine
uid 9146,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5750,-48000,13250,-48000"
pts [
"5750,-48000"
"13250,-48000"
]
)
start &41
end &90
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 9147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9148,0
va (VaSet
font "arial,8,0"
)
xt "7750,-49000,14050,-48000"
st "k_fast_in : (15:0)"
blo "7750,-48200"
tm "WireNameMgr"
)
)
on &215
)
*418 (Wire
uid 9195,0
shape (OrthoPolyLine
uid 9196,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-25250,-52000,-13750,-52000"
pts [
"-25250,-52000"
"-13750,-52000"
]
)
start &183
end &44
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9198,0
va (VaSet
font "arial,8,0"
)
xt "-23250,-53000,-16550,-52000"
st "pp2g_fast : (15:0)"
blo "-23250,-52200"
tm "WireNameMgr"
)
)
on &216
)
*419 (Wire
uid 9203,0
shape (OrthoPolyLine
uid 9204,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-25250,23000,-13750,23000"
pts [
"-25250,23000"
"-13750,23000"
]
)
start &198
end &57
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9206,0
va (VaSet
font "arial,8,0"
)
xt "-23250,22000,-16250,23000"
st "pp2g_slow : (15:0)"
blo "-23250,22800"
tm "WireNameMgr"
)
)
on &217
)
*420 (Wire
uid 9209,0
shape (OrthoPolyLine
uid 9210,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-43999,-20000,-37750,-19997"
pts [
"-37750,-20000"
"-41000,-20000"
"-41000,-19997"
"-43999,-19997"
]
)
start &135
end &411
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9212,0
va (VaSet
font "arial,8,0"
)
xt "-42000,-21000,-37800,-20000"
st "pp : (15:0)"
blo "-42000,-20200"
tm "WireNameMgr"
)
)
on &228
)
*421 (Wire
uid 9217,0
shape (OrthoPolyLine
uid 9218,0
va (VaSet
vasetType 3
)
xt "-41999,-19000,-37750,-18997"
pts [
"-37750,-19000"
"-40000,-19000"
"-40000,-18997"
"-41999,-18997"
]
)
start &136
end &401
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9220,0
va (VaSet
font "arial,8,0"
)
xt "-41000,-19000,-37800,-18000"
st "pp_write"
blo "-41000,-18200"
tm "WireNameMgr"
)
)
on &229
)
*422 (Wire
uid 9223,0
shape (OrthoPolyLine
uid 9224,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-43999,7000,-37750,7000"
pts [
"-37750,7000"
"-43999,7000"
]
)
start &165
end &413
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9226,0
va (VaSet
font "arial,8,0"
)
xt "-42000,6000,-37800,7000"
st "pp : (15:0)"
blo "-42000,6800"
tm "WireNameMgr"
)
)
on &228
)
*423 (Wire
uid 9229,0
shape (OrthoPolyLine
uid 9230,0
va (VaSet
vasetType 3
)
xt "-41999,8000,-37750,8000"
pts [
"-37750,8000"
"-41999,8000"
]
)
start &166
end &408
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9232,0
va (VaSet
font "arial,8,0"
)
xt "-41000,7000,-37800,8000"
st "pp_write"
blo "-41000,7800"
tm "WireNameMgr"
)
)
on &229
)
*424 (Wire
uid 9245,0
shape (OrthoPolyLine
uid 9246,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-25250,7000,34250,7000"
pts [
"-25250,7000"
"34250,7000"
]
)
start &168
end &28
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9248,0
va (VaSet
font "arial,8,0"
)
xt "-23250,6000,-17150,7000"
st "pp_slow : (15:0)"
blo "-23250,6800"
tm "WireNameMgr"
)
)
on &225
)
*425 (Wire
uid 9259,0
shape (OrthoPolyLine
uid 9260,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-25250,-20000,34250,-20000"
pts [
"-25250,-20000"
"34250,-20000"
]
)
start &138
end &359
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9262,0
va (VaSet
font "arial,8,0"
)
xt "-23250,-21000,-17450,-20000"
st "pp_fast : (15:0)"
blo "-23250,-20200"
tm "WireNameMgr"
)
)
on &220
)
*426 (Wire
uid 9273,0
shape (OrthoPolyLine
uid 9274,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,-32000,34250,-32000"
pts [
"25750,-32000"
"34250,-32000"
]
)
start &123
end &357
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9276,0
va (VaSet
font "arial,8,0"
)
xt "27750,-33000,33450,-32000"
st "xp_fast : (15:0)"
blo "27750,-32200"
tm "WireNameMgr"
)
)
on &221
)
*427 (Wire
uid 9281,0
shape (OrthoPolyLine
uid 9282,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,-4000,34250,-4000"
pts [
"25750,-4000"
"34250,-4000"
]
)
start &153
end &31
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9284,0
va (VaSet
font "arial,8,0"
)
xt "27750,-5000,33750,-4000"
st "xp_slow : (15:0)"
blo "27750,-4200"
tm "WireNameMgr"
)
)
on &223
)
*428 (Wire
uid 9289,0
optionalChildren [
*429 (BdJunction
uid 9299,0
ps "OnConnectorStrategy"
shape (Circle
uid 9300,0
va (VaSet
vasetType 1
)
xt "4600,-32399,5400,-31599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9290,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-52250,-32000,13250,-32000"
pts [
"-52250,-32000"
"13250,-32000"
]
)
start &72
end &120
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 9291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9292,0
va (VaSet
font "arial,8,0"
)
xt "-50250,-33000,-46150,-32000"
st "xp : (15:0)"
blo "-50250,-32200"
tm "WireNameMgr"
)
)
on &227
)
*430 (Wire
uid 9295,0
shape (OrthoPolyLine
uid 9296,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,-31999,13250,-4000"
pts [
"5000,-31999"
"5000,-4000"
"13250,-4000"
]
)
start &429
end &150
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9298,0
va (VaSet
font "arial,8,0"
)
xt "10250,-5000,11350,-4000"
st "xp"
blo "10250,-4200"
tm "WireNameMgr"
)
)
on &227
)
*431 (Wire
uid 9303,0
optionalChildren [
*432 (BdJunction
uid 9355,0
ps "OnConnectorStrategy"
shape (Circle
uid 9356,0
va (VaSet
vasetType 1
)
xt "6600,-25399,7400,-24599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 9304,0
va (VaSet
vasetType 3
)
xt "-52250,-25000,34250,-25000"
pts [
"-52250,-25000"
"34250,-25000"
]
)
start &73
end &354
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9306,0
va (VaSet
font "arial,8,0"
)
xt "-50250,-26000,-46950,-25000"
st "xp_ready"
blo "-50250,-25200"
tm "WireNameMgr"
)
)
on &218
)
*433 (Wire
uid 9311,0
shape (OrthoPolyLine
uid 9312,0
va (VaSet
vasetType 3
)
xt "-25250,-19000,34250,-19000"
pts [
"34250,-19000"
"-25250,-19000"
]
)
start &360
end &137
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9314,0
va (VaSet
font "arial,8,0"
)
xt "-23750,-20000,-18650,-19000"
st "pp_read_fast"
blo "-23750,-19200"
tm "WireNameMgr"
)
)
on &219
)
*434 (Wire
uid 9319,0
shape (OrthoPolyLine
uid 9320,0
va (VaSet
vasetType 3
)
xt "25750,-31000,34250,-31000"
pts [
"34250,-31000"
"25750,-31000"
]
)
start &358
end &122
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9322,0
va (VaSet
font "arial,8,0"
)
xt "27250,-32000,32250,-31000"
st "xp_read_fast"
blo "27250,-31200"
tm "WireNameMgr"
)
)
on &222
)
*435 (Wire
uid 9333,0
shape (OrthoPolyLine
uid 9334,0
va (VaSet
vasetType 3
)
xt "25750,-3000,34250,-3000"
pts [
"34250,-3000"
"25750,-3000"
]
)
start &29
end &152
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9336,0
va (VaSet
font "arial,8,0"
)
xt "27250,-4000,32550,-3000"
st "xp_read_slow"
blo "27250,-3200"
tm "WireNameMgr"
)
)
on &224
)
*436 (Wire
uid 9343,0
shape (OrthoPolyLine
uid 9344,0
va (VaSet
vasetType 3
)
xt "-25250,8000,34250,8000"
pts [
"34250,8000"
"-25250,8000"
]
)
start &26
end &167
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9346,0
va (VaSet
font "arial,8,0"
)
xt "-23750,7000,-18350,8000"
st "pp_read_slow"
blo "-23750,7800"
tm "WireNameMgr"
)
)
on &226
)
*437 (Wire
uid 9351,0
shape (OrthoPolyLine
uid 9352,0
va (VaSet
vasetType 3
)
xt "7000,-24999,34250,3000"
pts [
"7000,-24999"
"7000,3000"
"34250,3000"
]
)
start &432
end &30
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9354,0
va (VaSet
font "arial,8,0"
)
xt "30250,2000,33550,3000"
st "xp_ready"
blo "30250,2800"
tm "WireNameMgr"
)
)
on &218
)
*438 (Wire
uid 9365,0
shape (OrthoPolyLine
uid 9366,0
va (VaSet
vasetType 3
)
xt "-25250,-51000,-13750,-51000"
pts [
"-13750,-51000"
"-25250,-51000"
]
)
start &45
end &182
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9368,0
va (VaSet
font "arial,8,0"
)
xt "-20750,-52000,-14750,-51000"
st "pp2g_read_fast"
blo "-20750,-51200"
tm "WireNameMgr"
)
)
on &231
)
*439 (Wire
uid 9373,0
shape (OrthoPolyLine
uid 9374,0
va (VaSet
vasetType 3
)
xt "-25250,24000,-13750,25000"
pts [
"-13750,24000"
"-25250,24000"
"-25250,25000"
]
)
start &56
end &202
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9375,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9376,0
va (VaSet
font "arial,8,0"
)
xt "-20750,23000,-14450,24000"
st "pp2g_read_slow"
blo "-20750,23800"
tm "WireNameMgr"
)
)
on &232
)
*440 (Wire
uid 9379,0
shape (OrthoPolyLine
uid 9380,0
va (VaSet
vasetType 3
)
xt "-15999,-18000,34250,-17997"
pts [
"34250,-18000"
"9000,-18000"
"9000,-17997"
"-15999,-17997"
]
)
start &353
end &404
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9382,0
va (VaSet
font "arial,8,0"
)
xt "30250,-19000,33650,-18000"
st "pp_ready"
blo "30250,-18200"
tm "WireNameMgr"
)
)
on &230
)
*441 (Wire
uid 9385,0
shape (OrthoPolyLine
uid 9386,0
va (VaSet
vasetType 3
)
xt "-15999,9000,34250,9000"
pts [
"34250,9000"
"-15999,9000"
]
)
start &27
end &406
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9388,0
va (VaSet
font "arial,8,0"
)
xt "30250,8000,33650,9000"
st "pp_ready"
blo "30250,8800"
tm "WireNameMgr"
)
)
on &230
)
*442 (Wire
uid 9478,0
shape (OrthoPolyLine
uid 9479,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-44000,62250,-44000"
pts [
"53750,-44000"
"62250,-44000"
]
)
start &347
end &237
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 9480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9481,0
va (VaSet
font "arial,8,0"
)
xt "55750,-45000,62450,-44000"
st "xc_fast_in : (15:0)"
blo "55750,-44200"
tm "WireNameMgr"
)
)
on &331
)
*443 (Wire
uid 9486,0
shape (OrthoPolyLine
uid 9487,0
va (VaSet
vasetType 3
)
xt "53750,-43000,62250,-43000"
pts [
"53750,-43000"
"62250,-43000"
]
)
start &350
end &238
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9489,0
va (VaSet
font "arial,8,0"
)
xt "55750,-44000,60850,-43000"
st "xc_write_fast"
blo "55750,-43200"
tm "WireNameMgr"
)
)
on &248
)
*444 (Wire
uid 9545,0
shape (OrthoPolyLine
uid 9546,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-33000,62250,-33000"
pts [
"53750,-33000"
"62250,-33000"
]
)
start &346
end &253
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 9547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9548,0
va (VaSet
font "arial,8,0"
)
xt "56000,-34000,62800,-33000"
st "pc_fast_in : (15:0)"
blo "56000,-33200"
tm "WireNameMgr"
)
)
on &332
)
*445 (Wire
uid 9553,0
shape (OrthoPolyLine
uid 9554,0
va (VaSet
vasetType 3
)
xt "53750,-32000,62250,-32000"
pts [
"53750,-32000"
"62250,-32000"
]
)
start &348
end &254
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9556,0
va (VaSet
font "arial,8,0"
)
xt "55750,-33000,60950,-32000"
st "pc_write_fast"
blo "55750,-32200"
tm "WireNameMgr"
)
)
on &264
)
*446 (Wire
uid 9612,0
shape (OrthoPolyLine
uid 9613,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-4000,62250,-4000"
pts [
"53750,-4000"
"62250,-4000"
]
)
start &21
end &269
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 9614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9615,0
va (VaSet
font "arial,8,0"
)
xt "55750,-5000,62750,-4000"
st "xc_slow_in : (15:0)"
blo "55750,-4200"
tm "WireNameMgr"
)
)
on &336
)
*447 (Wire
uid 9620,0
shape (OrthoPolyLine
uid 9621,0
va (VaSet
vasetType 3
)
xt "53750,-3000,62250,-3000"
pts [
"53750,-3000"
"62250,-3000"
]
)
start &22
end &270
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9623,0
va (VaSet
font "arial,8,0"
)
xt "55750,-4000,61150,-3000"
st "xc_write_slow"
blo "55750,-3200"
tm "WireNameMgr"
)
)
on &280
)
*448 (Wire
uid 9679,0
shape (OrthoPolyLine
uid 9680,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,8000,62250,8000"
pts [
"53750,8000"
"62250,8000"
]
)
start &18
end &285
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 9681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9682,0
va (VaSet
font "arial,8,0"
)
xt "55750,7000,62850,8000"
st "pc_slow_in : (15:0)"
blo "55750,7800"
tm "WireNameMgr"
)
)
on &337
)
*449 (Wire
uid 9687,0
shape (OrthoPolyLine
uid 9688,0
va (VaSet
vasetType 3
)
xt "53750,9000,62250,9000"
pts [
"53750,9000"
"62250,9000"
]
)
start &19
end &286
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 9689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9690,0
va (VaSet
font "arial,8,0"
)
xt "55750,8000,61250,9000"
st "pc_write_slow"
blo "55750,8800"
tm "WireNameMgr"
)
)
on &296
)
*450 (Wire
uid 9832,0
shape (OrthoPolyLine
uid 9833,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-98250,-30000,-73750,-30000"
pts [
"-73750,-30000"
"-98250,-30000"
]
)
start &78
end &301
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 9834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9835,0
va (VaSet
font "arial,8,0"
)
xt "-80750,-31000,-76650,-30000"
st "xc : (15:0)"
blo "-80750,-30200"
tm "WireNameMgr"
)
)
on &313
)
*451 (Wire
uid 9866,0
shape (OrthoPolyLine
uid 9867,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-98250,3000,-73750,3000"
pts [
"-98250,3000"
"-73750,3000"
]
)
start &309
end &75
es 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 9868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9869,0
va (VaSet
font "arial,8,0"
)
xt "-86000,2000,-81800,3000"
st "pc : (15:0)"
blo "-86000,2800"
tm "WireNameMgr"
)
)
on &314
)
*452 (Wire
uid 10026,0
shape (OrthoPolyLine
uid 10027,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-108000,-67000,84000,-32000"
pts [
"74750,-44000"
"84000,-44000"
"84000,-67000"
"-108000,-67000"
"-108000,-32000"
"-103750,-32000"
]
)
start &240
end &298
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 10028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10029,0
va (VaSet
font "arial,8,0"
)
xt "76750,-45000,84250,-44000"
st "xc_fast_out : (15:0)"
blo "76750,-44200"
tm "WireNameMgr"
)
)
on &333
)
*453 (Wire
uid 10032,0
shape (OrthoPolyLine
uid 10033,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-115000,-71000,88000,1000"
pts [
"74750,-33000"
"88000,-33000"
"88000,-71000"
"-115000,-71000"
"-115000,1000"
"-103750,1000"
]
)
start &256
end &306
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 10034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10035,0
va (VaSet
font "arial,8,0"
)
xt "76750,-34000,84350,-33000"
st "pc_fast_out : (15:0)"
blo "76750,-33200"
tm "WireNameMgr"
)
)
on &334
)
*454 (Wire
uid 10038,0
shape (OrthoPolyLine
uid 10039,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-116000,5000,86000,49000"
pts [
"74750,8000"
"86000,8000"
"86000,49000"
"-116000,49000"
"-116000,5000"
"-103750,5000"
]
)
start &288
end &307
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 10040,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10041,0
va (VaSet
font "arial,8,0"
)
xt "76750,7000,84650,8000"
st "pc_slow_out : (15:0)"
blo "76750,7800"
tm "WireNameMgr"
)
)
on &338
)
*455 (Wire
uid 10044,0
shape (OrthoPolyLine
uid 10045,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-121000,-28000,89000,56000"
pts [
"74750,-4000"
"89000,-4000"
"89000,56000"
"-121000,56000"
"-121000,-28000"
"-103750,-28000"
]
)
start &272
end &299
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 10046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10047,0
va (VaSet
font "arial,8,0"
)
xt "76750,-5000,84550,-4000"
st "xc_slow_out : (15:0)"
blo "76750,-4200"
tm "WireNameMgr"
)
)
on &335
)
*456 (Wire
uid 10491,0
shape (OrthoPolyLine
uid 10492,0
va (VaSet
vasetType 3
)
xt "-96250,-11000,-73750,-11000"
pts [
"-96250,-11000"
"-73750,-11000"
]
)
start &319
end &80
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10494,0
va (VaSet
font "arial,8,0"
)
xt "-81000,-12000,-77700,-11000"
st "xc_ready"
blo "-81000,-11200"
tm "WireNameMgr"
)
)
on &387
)
*457 (Wire
uid 10503,0
shape (OrthoPolyLine
uid 10504,0
va (VaSet
vasetType 3
)
xt "-97250,20000,-73750,20000"
pts [
"-97250,20000"
"-73750,20000"
]
)
start &327
end &77
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10506,0
va (VaSet
font "arial,8,0"
)
xt "-95250,19000,-91850,20000"
st "pc_ready"
blo "-95250,19800"
tm "WireNameMgr"
)
)
on &386
)
*458 (Wire
uid 10525,0
optionalChildren [
*459 (BdJunction
uid 10535,0
ps "OnConnectorStrategy"
shape (Circle
uid 10536,0
va (VaSet
vasetType 1
)
xt "96600,-3398,97400,-2598"
radius 400
)
)
]
shape (OrthoPolyLine
uid 10526,0
va (VaSet
vasetType 3
)
xt "-129000,-43000,97000,65000"
pts [
"-73750,-20000"
"-129000,-20000"
"-129000,65000"
"97000,65000"
"97000,-43000"
"74750,-43000"
]
)
start &79
end &239
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10528,0
va (VaSet
font "arial,8,0"
)
xt "-80750,-21000,-77750,-20000"
st "xc_read"
blo "-80750,-20200"
tm "WireNameMgr"
)
)
on &339
)
*460 (Wire
uid 10531,0
shape (OrthoPolyLine
uid 10532,0
va (VaSet
vasetType 3
)
xt "74750,-3000,97000,-2998"
pts [
"74750,-3000"
"86000,-3000"
"86000,-2998"
"97000,-2998"
]
)
start &271
end &459
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10534,0
va (VaSet
font "arial,8,0"
)
xt "76750,-4000,79750,-3000"
st "xc_read"
blo "76750,-3200"
tm "WireNameMgr"
)
)
on &339
)
*461 (Wire
uid 10539,0
optionalChildren [
*462 (BdJunction
uid 10547,0
ps "OnConnectorStrategy"
shape (Circle
uid 10548,0
va (VaSet
vasetType 1
)
xt "92600,8600,93400,9400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 10540,0
va (VaSet
vasetType 3
)
xt "-125000,-32000,93000,61000"
pts [
"-73750,7000"
"-125000,7000"
"-125000,61000"
"93000,61000"
"93000,-32000"
"74750,-32000"
]
)
start &76
end &255
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10542,0
va (VaSet
font "arial,8,0"
)
xt "-80750,6000,-77650,7000"
st "pc_read"
blo "-80750,6800"
tm "WireNameMgr"
)
)
on &340
)
*463 (Wire
uid 10543,0
shape (OrthoPolyLine
uid 10544,0
va (VaSet
vasetType 3
)
xt "74750,9000,93000,9000"
pts [
"74750,9000"
"93000,9000"
]
)
start &287
end &462
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10546,0
va (VaSet
font "arial,8,0"
)
xt "76750,8000,79850,9000"
st "pc_read"
blo "76750,8800"
tm "WireNameMgr"
)
)
on &340
)
*464 (Wire
uid 10553,0
shape (OrthoPolyLine
uid 10554,0
va (VaSet
vasetType 3
)
xt "-110000,-69000,86000,-13000"
pts [
"53750,-37000"
"86000,-37000"
"86000,-69000"
"-110000,-69000"
"-110000,-13000"
"-103750,-13000"
]
)
start &349
end &316
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10556,0
va (VaSet
font "arial,8,0"
)
xt "55750,-38000,61050,-37000"
st "xc_ready_fast"
blo "55750,-37200"
tm "WireNameMgr"
)
)
on &341
)
*465 (Wire
uid 10559,0
shape (OrthoPolyLine
uid 10560,0
va (VaSet
vasetType 3
)
xt "-127000,-73000,90000,18000"
pts [
"53750,-25000"
"90000,-25000"
"90000,-73000"
"-127000,-73000"
"-127000,18000"
"-104750,18000"
]
)
start &351
end &324
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10562,0
va (VaSet
font "arial,8,0"
)
xt "55750,-26000,61150,-25000"
st "pc_ready_fast"
blo "55750,-25200"
tm "WireNameMgr"
)
)
on &342
)
*466 (Wire
uid 11872,0
shape (OrthoPolyLine
uid 11873,0
va (VaSet
vasetType 3
)
xt "-96000,-53000,-95000,-53000"
pts [
"-96000,-53000"
"-95000,-53000"
]
)
start &367
end &369
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 11874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11875,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-96000,-54000,-94300,-53000"
st "clk1"
blo "-96000,-53200"
tm "WireNameMgr"
)
)
on &371
)
*467 (Wire
uid 11876,0
shape (OrthoPolyLine
uid 11877,0
va (VaSet
vasetType 3
)
xt "-96000,-51000,-95000,-51000"
pts [
"-96000,-51000"
"-95000,-51000"
]
)
start &368
end &370
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 11878,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11879,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-96000,-52000,-94300,-51000"
st "rst1"
blo "-96000,-51200"
tm "WireNameMgr"
)
)
on &372
)
*468 (Wire
uid 11890,0
shape (OrthoPolyLine
uid 11891,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-24000,-40000,-13750,-40000"
pts [
"-24000,-40000"
"-13750,-40000"
]
)
start &373
end &39
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11895,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-26000,-43000,-23700,-42000"
st "r_fast"
blo "-26000,-42200"
tm "WireNameMgr"
)
)
on &378
)
*469 (Wire
uid 11900,0
shape (OrthoPolyLine
uid 11901,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-22000,32000,-13750,32000"
pts [
"-13750,32000"
"-22000,32000"
]
)
start &52
end &379
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 11904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11905,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-18750,31000,-13150,32000"
st "r_slow : (15:0)"
blo "-18750,31800"
tm "WireNameMgr"
)
)
on &380
)
*470 (Wire
uid 11912,0
shape (OrthoPolyLine
uid 11913,0
va (VaSet
vasetType 3
)
xt "-5000,-35250,-5000,-33000"
pts [
"-5000,-33000"
"-5000,-35250"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11918,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11919,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-6000,-34300,-5000,-33000"
st "clk"
blo "-5200,-33000"
tm "WireNameMgr"
)
)
on &12
)
*471 (Wire
uid 11920,0
shape (OrthoPolyLine
uid 11921,0
va (VaSet
vasetType 3
)
xt "-3000,-35250,-3000,-33000"
pts [
"-3000,-33000"
"-3000,-35250"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 11926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11927,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-4000,-34300,-3000,-33000"
st "rst"
blo "-3200,-33000"
tm "WireNameMgr"
)
)
on &13
)
*472 (Wire
uid 11928,0
shape (OrthoPolyLine
uid 11929,0
va (VaSet
vasetType 3
)
xt "41000,-12250,41000,-9000"
pts [
"41000,-9000"
"41000,-12250"
]
)
end &344
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 11934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11935,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "40000,-10300,41000,-9000"
st "clk"
blo "40800,-9000"
tm "WireNameMgr"
)
)
on &12
)
*473 (Wire
uid 11936,0
shape (OrthoPolyLine
uid 11937,0
va (VaSet
vasetType 3
)
xt "43000,-12250,43000,-9000"
pts [
"43000,-9000"
"43000,-12250"
]
)
end &345
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 11942,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11943,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "42000,-10300,43000,-9000"
st "rst"
blo "42800,-9000"
tm "WireNameMgr"
)
)
on &13
)
*474 (Wire
uid 11944,0
shape (OrthoPolyLine
uid 11945,0
va (VaSet
vasetType 3
)
xt "-67000,36750,-67000,41000"
pts [
"-67000,41000"
"-67000,36750"
]
)
end &64
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 11950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11951,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-68000,39700,-67000,41000"
st "clk"
blo "-67200,41000"
tm "WireNameMgr"
)
)
on &12
)
*475 (Wire
uid 11952,0
shape (OrthoPolyLine
uid 11953,0
va (VaSet
vasetType 3
)
xt "-69000,36750,-69000,41000"
pts [
"-69000,41000"
"-69000,36750"
]
)
end &65
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 11958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11959,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-70000,39700,-69000,41000"
st "rst"
blo "-69200,41000"
tm "WireNameMgr"
)
)
on &13
)
*476 (Wire
uid 11960,0
shape (OrthoPolyLine
uid 11961,0
va (VaSet
vasetType 3
)
xt "-32000,27750,-32000,31000"
pts [
"-32000,31000"
"-32000,27750"
]
)
end &192
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 11966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11967,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-33000,28700,-32000,30000"
st "clk"
blo "-32200,30000"
tm "WireNameMgr"
)
)
on &12
)
*477 (Wire
uid 11978,0
shape (OrthoPolyLine
uid 11979,0
va (VaSet
vasetType 3
)
xt "-31000,27750,-31000,31000"
pts [
"-31000,27750"
"-31000,31000"
]
)
start &194
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11983,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-31000,28700,-30000,30000"
st "rst"
blo "-30200,30000"
tm "WireNameMgr"
)
)
on &13
)
*478 (Wire
uid 11986,0
shape (OrthoPolyLine
uid 11987,0
va (VaSet
vasetType 3
)
xt "-5000,36750,-5000,39000"
pts [
"-5000,36750"
"-5000,39000"
]
)
start &51
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11990,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11991,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-6000,37700,-5000,39000"
st "clk"
blo "-5200,39000"
tm "WireNameMgr"
)
)
on &12
)
*479 (Wire
uid 11994,0
shape (OrthoPolyLine
uid 11995,0
va (VaSet
vasetType 3
)
xt "-3000,36750,-3000,39000"
pts [
"-3000,36750"
"-3000,39000"
]
)
start &50
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11999,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-3000,37700,-2000,39000"
st "rst"
blo "-2200,39000"
tm "WireNameMgr"
)
)
on &13
)
*480 (Wire
uid 12002,0
shape (OrthoPolyLine
uid 12003,0
va (VaSet
vasetType 3
)
xt "42000,44750,42000,47000"
pts [
"42000,44750"
"42000,47000"
]
)
start &15
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 12006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12007,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "41000,47150,42000,48450"
st "clk"
blo "41800,48450"
tm "WireNameMgr"
)
)
on &12
)
*481 (Wire
uid 12010,0
shape (OrthoPolyLine
uid 12011,0
va (VaSet
vasetType 3
)
xt "44000,44750,44000,47000"
pts [
"44000,44750"
"44000,47000"
]
)
start &16
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 12014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12015,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "43000,47150,44000,48450"
st "rst"
blo "43800,48450"
tm "WireNameMgr"
)
)
on &13
)
*482 (Wire
uid 12018,0
shape (OrthoPolyLine
uid 12019,0
va (VaSet
vasetType 3
)
xt "19000,30750,19000,32000"
pts [
"19000,30750"
"19000,32000"
]
)
start &102
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12023,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "18000,30700,19000,32000"
st "clk"
blo "18800,32000"
tm "WireNameMgr"
)
)
on &12
)
*483 (Wire
uid 12119,0
shape (OrthoPolyLine
uid 12120,0
va (VaSet
vasetType 3
)
xt "20000,30750,20000,32000"
pts [
"20000,30750"
"20000,32000"
]
)
start &104
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12124,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "20000,30700,21000,32000"
st "rst"
blo "20800,32000"
tm "WireNameMgr"
)
)
on &13
)
*484 (Wire
uid 12127,0
shape (OrthoPolyLine
uid 12128,0
va (VaSet
vasetType 3
)
xt "19000,750,19000,2000"
pts [
"19000,750"
"19000,2000"
]
)
start &147
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12132,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "18000,700,19000,2000"
st "clk"
blo "18800,2000"
tm "WireNameMgr"
)
)
on &12
)
*485 (Wire
uid 12135,0
shape (OrthoPolyLine
uid 12136,0
va (VaSet
vasetType 3
)
xt "20000,750,20000,2000"
pts [
"20000,750"
"20000,2000"
]
)
start &149
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12140,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "20000,700,21000,2000"
st "rst"
blo "20800,2000"
tm "WireNameMgr"
)
)
on &13
)
*486 (Wire
uid 12143,0
shape (OrthoPolyLine
uid 12144,0
va (VaSet
vasetType 3
)
xt "68000,12750,68000,15000"
pts [
"68000,12750"
"68000,15000"
]
)
start &282
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12148,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "67000,15150,68000,16450"
st "clk"
blo "67800,16450"
tm "WireNameMgr"
)
)
on &12
)
*487 (Wire
uid 12151,0
shape (OrthoPolyLine
uid 12152,0
va (VaSet
vasetType 3
)
xt "69000,12750,69000,15000"
pts [
"69000,12750"
"69000,15000"
]
)
start &284
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12156,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "69000,14700,70000,16000"
st "rst"
blo "69800,16000"
tm "WireNameMgr"
)
)
on &13
)
*488 (Wire
uid 12159,0
shape (OrthoPolyLine
uid 12160,0
va (VaSet
vasetType 3
)
xt "68000,750,68000,3000"
pts [
"68000,750"
"68000,3000"
]
)
start &266
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12164,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "67000,3150,68000,4450"
st "clk"
blo "67800,4450"
tm "WireNameMgr"
)
)
on &12
)
*489 (Wire
uid 12167,0
shape (OrthoPolyLine
uid 12168,0
va (VaSet
vasetType 3
)
xt "69000,750,69000,3000"
pts [
"69000,750"
"69000,3000"
]
)
start &268
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12172,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "69000,2700,70000,4000"
st "rst"
blo "69800,4000"
tm "WireNameMgr"
)
)
on &13
)
*490 (Wire
uid 12175,0
shape (OrthoPolyLine
uid 12176,0
va (VaSet
vasetType 3
)
xt "68000,-39250,68000,-38000"
pts [
"68000,-39250"
"68000,-38000"
]
)
start &234
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12180,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "67000,-39300,68000,-38000"
st "clk"
blo "67800,-38000"
tm "WireNameMgr"
)
)
on &12
)
*491 (Wire
uid 12183,0
shape (OrthoPolyLine
uid 12184,0
va (VaSet
vasetType 3
)
xt "69000,-39250,69000,-38000"
pts [
"69000,-39250"
"69000,-38000"
]
)
start &236
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12188,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "69000,-39300,70000,-38000"
st "rst"
blo "69800,-38000"
tm "WireNameMgr"
)
)
on &13
)
*492 (Wire
uid 12191,0
shape (OrthoPolyLine
uid 12192,0
va (VaSet
vasetType 3
)
xt "68000,-28250,68000,-26000"
pts [
"68000,-28250"
"68000,-26000"
]
)
start &250
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12196,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "67000,-27300,68000,-26000"
st "clk"
blo "67800,-26000"
tm "WireNameMgr"
)
)
on &12
)
*493 (Wire
uid 12199,0
shape (OrthoPolyLine
uid 12200,0
va (VaSet
vasetType 3
)
xt "69000,-28250,69000,-26000"
pts [
"69000,-28250"
"69000,-26000"
]
)
start &252
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12204,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "69000,-27300,70000,-26000"
st "rst"
blo "69800,-26000"
tm "WireNameMgr"
)
)
on &13
)
*494 (Wire
uid 12207,0
shape (OrthoPolyLine
uid 12208,0
va (VaSet
vasetType 3
)
xt "19000,-27250,19000,-26000"
pts [
"19000,-27250"
"19000,-26000"
]
)
start &117
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12212,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "18000,-27300,19000,-26000"
st "clk"
blo "18800,-26000"
tm "WireNameMgr"
)
)
on &12
)
*495 (Wire
uid 12215,0
shape (OrthoPolyLine
uid 12216,0
va (VaSet
vasetType 3
)
xt "20000,-27250,20000,-26000"
pts [
"20000,-27250"
"20000,-26000"
]
)
start &119
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12220,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "20000,-27300,21000,-26000"
st "rst"
blo "20800,-26000"
tm "WireNameMgr"
)
)
on &13
)
*496 (Wire
uid 12223,0
shape (OrthoPolyLine
uid 12224,0
va (VaSet
vasetType 3
)
xt "19000,-43250,19000,-41000"
pts [
"19000,-43250"
"19000,-41000"
]
)
start &87
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12228,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "18000,-42300,19000,-41000"
st "clk"
blo "18800,-41000"
tm "WireNameMgr"
)
)
on &12
)
*497 (Wire
uid 12231,0
shape (OrthoPolyLine
uid 12232,0
va (VaSet
vasetType 3
)
xt "20000,-43250,20000,-41000"
pts [
"20000,-43250"
"20000,-41000"
]
)
start &89
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12236,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "20000,-42300,21000,-41000"
st "rst"
blo "20800,-41000"
tm "WireNameMgr"
)
)
on &13
)
*498 (Wire
uid 12239,0
shape (OrthoPolyLine
uid 12240,0
va (VaSet
vasetType 3
)
xt "-32000,-47250,-32000,-45000"
pts [
"-32000,-47250"
"-32000,-45000"
]
)
start &177
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12244,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-33000,-47300,-32000,-46000"
st "clk"
blo "-32200,-46000"
tm "WireNameMgr"
)
)
on &12
)
*499 (Wire
uid 12247,0
shape (OrthoPolyLine
uid 12248,0
va (VaSet
vasetType 3
)
xt "-31000,-47250,-31000,-45000"
pts [
"-31000,-47250"
"-31000,-45000"
]
)
start &179
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12252,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-31000,-47300,-30000,-46000"
st "rst"
blo "-30200,-46000"
tm "WireNameMgr"
)
)
on &13
)
*500 (Wire
uid 12255,0
shape (OrthoPolyLine
uid 12256,0
va (VaSet
vasetType 3
)
xt "-32000,-15250,-32000,-14000"
pts [
"-32000,-15250"
"-32000,-14000"
]
)
start &132
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12260,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-33000,-15300,-32000,-14000"
st "clk"
blo "-32200,-14000"
tm "WireNameMgr"
)
)
on &12
)
*501 (Wire
uid 12263,0
shape (OrthoPolyLine
uid 12264,0
va (VaSet
vasetType 3
)
xt "-31000,-15250,-31000,-14000"
pts [
"-31000,-15250"
"-31000,-14000"
]
)
start &134
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12268,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-31000,-15300,-30000,-14000"
st "rst"
blo "-30200,-14000"
tm "WireNameMgr"
)
)
on &13
)
*502 (Wire
uid 12271,0
shape (OrthoPolyLine
uid 12272,0
va (VaSet
vasetType 3
)
xt "-32000,11750,-32000,14000"
pts [
"-32000,11750"
"-32000,14000"
]
)
start &162
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12276,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-33000,11700,-32000,13000"
st "clk"
blo "-32200,13000"
tm "WireNameMgr"
)
)
on &12
)
*503 (Wire
uid 12279,0
shape (OrthoPolyLine
uid 12280,0
va (VaSet
vasetType 3
)
xt "-31000,11750,-31000,14000"
pts [
"-31000,11750"
"-31000,14000"
]
)
start &164
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12284,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-31000,11700,-30000,13000"
st "rst"
blo "-30200,13000"
tm "WireNameMgr"
)
)
on &13
)
*504 (Wire
uid 12420,0
shape (OrthoPolyLine
uid 12421,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-83000,31000,-73750,31000"
pts [
"-73750,31000"
"-83000,31000"
]
)
start &67
end &374
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12423,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-80750,30000,-77950,31000"
st "q_addr"
blo "-80750,30800"
tm "WireNameMgr"
)
)
on &375
)
*505 (Wire
uid 12434,0
shape (OrthoPolyLine
uid 12435,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-83000,32000,-73750,32000"
pts [
"-73750,32000"
"-83000,32000"
]
)
start &66
end &377
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12437,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-80750,31000,-75050,32000"
st "q_data : (15:0)"
blo "-80750,31800"
tm "WireNameMgr"
)
)
on &376
)
*506 (Wire
uid 12563,0
shape (OrthoPolyLine
uid 12564,0
va (VaSet
vasetType 3
)
xt "-22000,34000,-13750,34000"
pts [
"-13750,34000"
"-22000,34000"
]
)
start &59
end &381
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12566,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-20750,33000,-15850,34000"
st "r_addr_slow"
blo "-20750,33800"
tm "WireNameMgr"
)
)
on &389
)
*507 (Wire
uid 12866,0
shape (OrthoPolyLine
uid 12867,0
va (VaSet
vasetType 3
)
xt "-69000,-41000,-63000,-34750"
pts [
"-69000,-41000"
"-63000,-41000"
"-63000,-34750"
]
)
start &383
end &68
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12869,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-67000,-42000,-65100,-41000"
st "start"
blo "-67000,-41200"
tm "WireNameMgr"
)
)
on &382
)
*508 (Wire
uid 12880,0
shape (OrthoPolyLine
uid 12881,0
va (VaSet
vasetType 3
)
xt "-101000,-26583,-101000,-21000"
pts [
"-101000,-26583"
"-101000,-21000"
]
)
start &300
sat 32
eat 16
stc 0
st 0
sf 1
tg (WTG
uid 12884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12885,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-102000,-26300,-101000,-21000"
st "sel_slow_fast"
blo "-101200,-21000"
tm "WireNameMgr"
)
)
on &384
)
*509 (Wire
uid 12890,0
shape (OrthoPolyLine
uid 12891,0
va (VaSet
vasetType 3
)
xt "-99000,-8028,-99000,-4000"
pts [
"-99000,-8028"
"-99000,-4000"
]
)
start &318
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12895,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-100000,-9928,-99000,-4628"
st "sel_slow_fast"
blo "-99200,-4628"
tm "WireNameMgr"
)
)
on &384
)
*510 (Wire
uid 12898,0
shape (OrthoPolyLine
uid 12899,0
va (VaSet
vasetType 3
)
xt "-101000,6417,-101000,12000"
pts [
"-101000,6417"
"-101000,12000"
]
)
start &308
sat 32
eat 16
stc 0
st 0
sf 1
tg (WTG
uid 12902,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12903,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-101000,6700,-100000,12000"
st "sel_slow_fast"
blo "-100200,12000"
tm "WireNameMgr"
)
)
on &384
)
*511 (Wire
uid 12906,0
shape (OrthoPolyLine
uid 12907,0
va (VaSet
vasetType 3
)
xt "-100000,22972,-100000,27000"
pts [
"-100000,22972"
"-100000,27000"
]
)
start &326
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12911,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-101000,21072,-100000,26372"
st "sel_slow_fast"
blo "-100200,26372"
tm "WireNameMgr"
)
)
on &384
)
*512 (Wire
uid 12914,0
shape (OrthoPolyLine
uid 12915,0
va (VaSet
vasetType 3
)
xt "-110000,16000,63000,53000"
pts [
"53750,16000"
"63000,16000"
"63000,53000"
"-110000,53000"
"-110000,21000"
"-104750,21000"
]
)
start &17
end &325
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 12916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12917,0
va (VaSet
font "arial,8,0"
)
xt "55750,15000,61450,16000"
st "pc_ready_slow"
blo "55750,15800"
tm "WireNameMgr"
)
)
on &385
)
*513 (Wire
uid 13033,0
shape (OrthoPolyLine
uid 13034,0
va (VaSet
vasetType 3
)
xt "-119000,-10000,87000,59000"
pts [
"53750,3000"
"87000,3000"
"87000,59000"
"-119000,59000"
"-119000,-10000"
"-103750,-10000"
]
)
start &20
end &317
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 13035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13036,0
va (VaSet
font "arial,8,0"
)
xt "55750,2000,61350,3000"
st "xc_ready_slow"
blo "55750,2800"
tm "WireNameMgr"
)
)
on &388
)
*514 (Wire
uid 13483,0
optionalChildren [
*515 (BdJunction
uid 13491,0
ps "OnConnectorStrategy"
shape (Circle
uid 13492,0
va (VaSet
vasetType 1
)
xt "1600,-31400,2400,-30600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13484,0
va (VaSet
vasetType 3
)
xt "-52250,-31000,13250,-31000"
pts [
"-52250,-31000"
"13250,-31000"
]
)
start &74
end &121
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 13485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13486,0
va (VaSet
font "arial,8,0"
)
xt "-50250,-32000,-47150,-31000"
st "xp_write"
blo "-50250,-31200"
tm "WireNameMgr"
)
)
on &390
)
*516 (Wire
uid 13487,0
shape (OrthoPolyLine
uid 13488,0
va (VaSet
vasetType 3
)
xt "2000,-31000,13250,-3000"
pts [
"2000,-31000"
"2000,-3000"
"13250,-3000"
]
)
start &515
end &151
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13490,0
va (VaSet
font "arial,8,0"
)
xt "9250,-4000,12350,-3000"
st "xp_write"
blo "9250,-3200"
tm "WireNameMgr"
)
)
on &390
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *517 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*518 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "109000,-27000,114400,-26000"
st "Package List"
blo "109000,-26200"
)
*519 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "109000,-26000,119900,-19000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
library common;
use common.constants.all;
use ieee.std_logic_arith.all;
use ieee.math_real.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*520 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*521 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*522 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*523 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*524 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*525 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*526 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1921,1056"
viewArea "-16989,-65920,77038,-14324"
cachedDiagramExtent "-129000,-73000,161500,80000"
hasePageBreakOrigin 1
pageBreakOrigin "-141000,-98000"
lastUid 14047,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*527 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*528 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*529 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*530 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*531 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*532 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*533 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*534 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*535 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*536 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*537 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*538 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*539 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*540 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*541 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*542 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*543 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*544 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*545 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*546 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*547 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "109000,-14200,114400,-13200"
st "Declarations"
blo "109000,-13400"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "109000,-13200,111700,-12200"
st "Ports:"
blo "109000,-12400"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "109000,-14200,112800,-13200"
st "Pre User:"
blo "109000,-13400"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "109000,-14200,109000,-14200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "109000,-4200,116100,-3200"
st "Diagram Signals:"
blo "109000,-3400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "109000,-14200,113700,-13200"
st "Post User:"
blo "109000,-13400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "109000,-14200,109000,-14200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 336,0
usingSuid 1
emptyRow *548 (LEmptyRow
)
uid 54,0
optionalChildren [
*549 (RefLabelRowHdr
)
*550 (TitleRowHdr
)
*551 (FilterRowHdr
)
*552 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*553 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*554 (GroupColHdr
tm "GroupColHdrMgr"
)
*555 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*556 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*557 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*558 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*559 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*560 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*561 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
suid 22,0
)
)
uid 725,0
scheme 0
)
*562 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
eolc "Synchronous reset"
o 5
suid 23,0
)
)
uid 727,0
scheme 0
)
*563 (LeafLogPort
port (LogicalPort
decl (Decl
n "z_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input of the measured data"
o 35
suid 155,0
)
)
uid 8496,0
)
*564 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "k_write_slow"
t "std_logic"
o 40
suid 170,0
)
)
uid 9167,0
)
*565 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "k_read_slow"
t "std_logic"
eolc "Read enable"
o 39
suid 171,0
)
)
uid 9169,0
)
*566 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "k_ready_slow"
t "std_logic"
o 37
suid 172,0
)
)
uid 9171,0
)
*567 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "k_ready_fast"
t "std_logic"
o 45
suid 178,0
)
)
uid 9173,0
)
*568 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "k_write_fast"
t "std_logic"
o 42
suid 180,0
)
)
uid 9175,0
)
*569 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "k_read_fast"
t "std_logic"
eolc "Read enable"
o 44
suid 183,0
)
)
uid 9177,0
)
*570 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "k_slow_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 48
suid 189,0
)
)
uid 9185,0
)
*571 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "k_slow_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 48
suid 191,0
)
)
uid 9187,0
)
*572 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "k_fast_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 48
suid 193,0
)
)
uid 9189,0
)
*573 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "k_fast_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 48
suid 195,0
)
)
uid 9191,0
)
*574 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pp2g_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 49
suid 208,0
)
)
uid 9391,0
)
*575 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pp2g_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 50
suid 211,0
)
)
uid 9393,0
)
*576 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xp_ready"
t "std_logic"
eolc "priori state communication signal"
o 56
suid 222,0
)
)
uid 9395,0
)
*577 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pp_read_fast"
t "std_logic"
eolc "priori covariance fifo control signal"
o 57
suid 224,0
)
)
uid 9397,0
)
*578 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pp_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 52
suid 226,0
)
)
uid 9399,0
)
*579 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xp_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 53
suid 227,0
)
)
uid 9401,0
)
*580 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xp_read_fast"
t "std_logic"
eolc "priori state fifo control signal"
o 58
suid 228,0
)
)
uid 9403,0
)
*581 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xp_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 54
suid 229,0
)
)
uid 9405,0
)
*582 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xp_read_slow"
t "std_logic"
eolc "priori state fifo control signal"
o 59
suid 231,0
)
)
uid 9407,0
)
*583 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pp_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 52
suid 232,0
)
)
uid 9409,0
)
*584 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pp_read_slow"
t "std_logic"
eolc "priori covariance fifo control signal"
o 60
suid 234,0
)
)
uid 9411,0
)
*585 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xp"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "priori state data"
o 55
suid 235,0
)
)
uid 9413,0
)
*586 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pp"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "priori covariance data for update module"
o 48
suid 236,0
)
)
uid 9415,0
)
*587 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pp_write"
t "std_logic"
eolc "priori covariance fifo control signal for update module"
o 47
suid 237,0
)
)
uid 9417,0
)
*588 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pp_ready"
t "std_logic"
eolc "priori covariance communication signal for update module"
o 48
suid 238,0
)
)
uid 9419,0
)
*589 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pp2g_read_fast"
t "std_logic"
o 61
suid 240,0
)
)
uid 9421,0
)
*590 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pp2g_read_slow"
t "std_logic"
o 62
suid 242,0
)
)
uid 9423,0
)
*591 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xc_write_fast"
t "std_logic"
eolc "posteriori state fifo control signal"
o 64
suid 246,0
)
)
uid 9755,0
)
*592 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pc_write_fast"
t "std_logic"
eolc "posteriori covariance fifo control signal"
o 66
suid 250,0
)
)
uid 9759,0
)
*593 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xc_write_slow"
t "std_logic"
eolc "posteriori state fifo control signal"
o 68
suid 254,0
)
)
uid 9763,0
)
*594 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pc_write_slow"
t "std_logic"
eolc "posteriori covariance fifo control signal"
o 70
suid 258,0
)
)
uid 9767,0
)
*595 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xc"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori state data"
o 71
suid 260,0
)
)
uid 9898,0
)
*596 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pc"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 72
suid 262,0
)
)
uid 9900,0
)
*597 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xc_fast_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori state data"
o 63
suid 271,0
)
)
uid 10571,0
)
*598 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pc_fast_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori covariance data"
o 65
suid 272,0
)
)
uid 10573,0
)
*599 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xc_fast_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 73
suid 273,0
)
)
uid 10575,0
)
*600 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pc_fast_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 74
suid 274,0
)
)
uid 10577,0
)
*601 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xc_slow_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 76
suid 275,0
)
)
uid 10579,0
)
*602 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xc_slow_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori state data"
o 67
suid 276,0
)
)
uid 10581,0
)
*603 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pc_slow_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori covariance data"
o 69
suid 277,0
)
)
uid 10583,0
)
*604 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pc_slow_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 75
suid 278,0
)
)
uid 10585,0
)
*605 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xc_read"
t "std_logic"
eolc "posteriori state fifo control signal"
o 79
suid 280,0
)
)
uid 10587,0
)
*606 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pc_read"
t "std_logic"
eolc "posteriori covariance fifo control signal"
o 80
suid 282,0
)
)
uid 10589,0
)
*607 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xc_ready_fast"
t "std_logic"
eolc "posteriori state communication signal (ack)"
o 81
suid 285,0
)
)
uid 10591,0
)
*608 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pc_ready_fast"
t "std_logic"
eolc "posteriori covariance communication signal"
o 82
suid 286,0
)
)
uid 10593,0
)
*609 (LeafLogPort
port (LogicalPort
decl (Decl
n "z_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input of the measured data"
o 35
suid 287,0
)
)
uid 11505,0
)
*610 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk1"
t "std_logic"
o 84
suid 288,0
)
)
uid 11906,0
)
*611 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst1"
t "std_logic"
o 85
suid 289,0
)
)
uid 11908,0
)
*612 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "q_addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "address for memory Q"
o 86
suid 320,0
)
)
uid 12444,0
)
*613 (LeafLogPort
port (LogicalPort
decl (Decl
n "q_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "data coming from memory Q"
o 56
suid 321,0
)
)
uid 12446,0
)
*614 (LeafLogPort
port (LogicalPort
decl (Decl
n "r_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 85
suid 322,0
)
)
uid 12458,0
)
*615 (LeafLogPort
port (LogicalPort
decl (Decl
n "r_slow"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 85
suid 323,0
)
)
uid 12460,0
)
*616 (LeafLogPort
port (LogicalPort
decl (Decl
n "start"
t "std_logic"
eolc "global start"
o 59
suid 325,0
)
)
uid 12876,0
)
*617 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sel_slow_fast"
t "std_logic"
o 60
suid 327,0
)
)
uid 12920,0
)
*618 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pc_ready_slow"
t "std_logic"
eolc "posteriori covariance communication signal"
o 61
suid 331,0
)
)
uid 12922,0
)
*619 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pc_ready"
t "std_logic"
o 80
suid 332,0
)
)
uid 12924,0
)
*620 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xc_ready"
t "std_logic"
o 78
suid 333,0
)
)
uid 13037,0
)
*621 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xc_ready_slow"
t "std_logic"
eolc "posteriori state communication signal (ack)"
o 62
suid 334,0
)
)
uid 13039,0
)
*622 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "r_addr_slow"
t "std_logic"
o 58
suid 335,0
)
)
uid 13249,0
)
*623 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xp_write"
t "std_logic"
eolc "priori state fifo control signal"
o 63
suid 336,0
)
)
uid 13493,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*624 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *625 (MRCItem
litem &548
pos 63
dimension 20
)
uid 69,0
optionalChildren [
*626 (MRCItem
litem &549
pos 0
dimension 20
uid 70,0
)
*627 (MRCItem
litem &550
pos 1
dimension 23
uid 71,0
)
*628 (MRCItem
litem &551
pos 2
hidden 1
dimension 20
uid 72,0
)
*629 (MRCItem
litem &561
pos 0
dimension 20
uid 726,0
)
*630 (MRCItem
litem &562
pos 1
dimension 20
uid 728,0
)
*631 (MRCItem
litem &563
pos 2
dimension 20
uid 8497,0
)
*632 (MRCItem
litem &564
pos 3
dimension 20
uid 9168,0
)
*633 (MRCItem
litem &565
pos 4
dimension 20
uid 9170,0
)
*634 (MRCItem
litem &566
pos 5
dimension 20
uid 9172,0
)
*635 (MRCItem
litem &567
pos 6
dimension 20
uid 9174,0
)
*636 (MRCItem
litem &568
pos 7
dimension 20
uid 9176,0
)
*637 (MRCItem
litem &569
pos 8
dimension 20
uid 9178,0
)
*638 (MRCItem
litem &570
pos 9
dimension 20
uid 9186,0
)
*639 (MRCItem
litem &571
pos 10
dimension 20
uid 9188,0
)
*640 (MRCItem
litem &572
pos 11
dimension 20
uid 9190,0
)
*641 (MRCItem
litem &573
pos 12
dimension 20
uid 9192,0
)
*642 (MRCItem
litem &574
pos 13
dimension 20
uid 9392,0
)
*643 (MRCItem
litem &575
pos 14
dimension 20
uid 9394,0
)
*644 (MRCItem
litem &576
pos 15
dimension 20
uid 9396,0
)
*645 (MRCItem
litem &577
pos 16
dimension 20
uid 9398,0
)
*646 (MRCItem
litem &578
pos 17
dimension 20
uid 9400,0
)
*647 (MRCItem
litem &579
pos 18
dimension 20
uid 9402,0
)
*648 (MRCItem
litem &580
pos 19
dimension 20
uid 9404,0
)
*649 (MRCItem
litem &581
pos 20
dimension 20
uid 9406,0
)
*650 (MRCItem
litem &582
pos 21
dimension 20
uid 9408,0
)
*651 (MRCItem
litem &583
pos 22
dimension 20
uid 9410,0
)
*652 (MRCItem
litem &584
pos 23
dimension 20
uid 9412,0
)
*653 (MRCItem
litem &585
pos 24
dimension 20
uid 9414,0
)
*654 (MRCItem
litem &586
pos 25
dimension 20
uid 9416,0
)
*655 (MRCItem
litem &587
pos 26
dimension 20
uid 9418,0
)
*656 (MRCItem
litem &588
pos 27
dimension 20
uid 9420,0
)
*657 (MRCItem
litem &589
pos 28
dimension 20
uid 9422,0
)
*658 (MRCItem
litem &590
pos 29
dimension 20
uid 9424,0
)
*659 (MRCItem
litem &591
pos 30
dimension 20
uid 9756,0
)
*660 (MRCItem
litem &592
pos 31
dimension 20
uid 9760,0
)
*661 (MRCItem
litem &593
pos 32
dimension 20
uid 9764,0
)
*662 (MRCItem
litem &594
pos 33
dimension 20
uid 9768,0
)
*663 (MRCItem
litem &595
pos 34
dimension 20
uid 9899,0
)
*664 (MRCItem
litem &596
pos 35
dimension 20
uid 9901,0
)
*665 (MRCItem
litem &597
pos 36
dimension 20
uid 10572,0
)
*666 (MRCItem
litem &598
pos 37
dimension 20
uid 10574,0
)
*667 (MRCItem
litem &599
pos 38
dimension 20
uid 10576,0
)
*668 (MRCItem
litem &600
pos 39
dimension 20
uid 10578,0
)
*669 (MRCItem
litem &601
pos 40
dimension 20
uid 10580,0
)
*670 (MRCItem
litem &602
pos 41
dimension 20
uid 10582,0
)
*671 (MRCItem
litem &603
pos 42
dimension 20
uid 10584,0
)
*672 (MRCItem
litem &604
pos 43
dimension 20
uid 10586,0
)
*673 (MRCItem
litem &605
pos 44
dimension 20
uid 10588,0
)
*674 (MRCItem
litem &606
pos 45
dimension 20
uid 10590,0
)
*675 (MRCItem
litem &607
pos 46
dimension 20
uid 10592,0
)
*676 (MRCItem
litem &608
pos 47
dimension 20
uid 10594,0
)
*677 (MRCItem
litem &609
pos 48
dimension 20
uid 11506,0
)
*678 (MRCItem
litem &610
pos 49
dimension 20
uid 11907,0
)
*679 (MRCItem
litem &611
pos 50
dimension 20
uid 11909,0
)
*680 (MRCItem
litem &612
pos 51
dimension 20
uid 12445,0
)
*681 (MRCItem
litem &613
pos 52
dimension 20
uid 12447,0
)
*682 (MRCItem
litem &614
pos 53
dimension 20
uid 12459,0
)
*683 (MRCItem
litem &615
pos 54
dimension 20
uid 12461,0
)
*684 (MRCItem
litem &616
pos 55
dimension 20
uid 12877,0
)
*685 (MRCItem
litem &617
pos 56
dimension 20
uid 12921,0
)
*686 (MRCItem
litem &618
pos 57
dimension 20
uid 12923,0
)
*687 (MRCItem
litem &619
pos 58
dimension 20
uid 12925,0
)
*688 (MRCItem
litem &620
pos 59
dimension 20
uid 13038,0
)
*689 (MRCItem
litem &621
pos 60
dimension 20
uid 13040,0
)
*690 (MRCItem
litem &622
pos 61
dimension 20
uid 13250,0
)
*691 (MRCItem
litem &623
pos 62
dimension 20
uid 13494,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*692 (MRCItem
litem &552
pos 0
dimension 20
uid 74,0
)
*693 (MRCItem
litem &554
pos 1
dimension 50
uid 75,0
)
*694 (MRCItem
litem &555
pos 2
dimension 100
uid 76,0
)
*695 (MRCItem
litem &556
pos 3
dimension 50
uid 77,0
)
*696 (MRCItem
litem &557
pos 4
dimension 100
uid 78,0
)
*697 (MRCItem
litem &558
pos 5
dimension 100
uid 79,0
)
*698 (MRCItem
litem &559
pos 6
dimension 50
uid 80,0
)
*699 (MRCItem
litem &560
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *700 (LEmptyRow
)
uid 83,0
optionalChildren [
*701 (RefLabelRowHdr
)
*702 (TitleRowHdr
)
*703 (FilterRowHdr
)
*704 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*705 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*706 (GroupColHdr
tm "GroupColHdrMgr"
)
*707 (NameColHdr
tm "GenericNameColHdrMgr"
)
*708 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*709 (InitColHdr
tm "GenericValueColHdrMgr"
)
*710 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*711 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*712 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *713 (MRCItem
litem &700
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*714 (MRCItem
litem &701
pos 0
dimension 20
uid 98,0
)
*715 (MRCItem
litem &702
pos 1
dimension 23
uid 99,0
)
*716 (MRCItem
litem &703
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*717 (MRCItem
litem &704
pos 0
dimension 20
uid 102,0
)
*718 (MRCItem
litem &706
pos 1
dimension 50
uid 103,0
)
*719 (MRCItem
litem &707
pos 2
dimension 100
uid 104,0
)
*720 (MRCItem
litem &708
pos 3
dimension 100
uid 105,0
)
*721 (MRCItem
litem &709
pos 4
dimension 50
uid 106,0
)
*722 (MRCItem
litem &710
pos 5
dimension 50
uid 107,0
)
*723 (MRCItem
litem &711
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
