Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  5 18:59:26 2022
| Host         : ECE-PHO115-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 214 register/latch pins with no clock driven by root clock pin: pclk_cam (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mc/FSM_sequential_ws_c_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mc/FSM_sequential_ws_c_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mc/FSM_sequential_ws_c_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mc/pg0/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mc/pg0/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mc/pg0/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mc/pg1/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: mc/pg1/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mc/pg1/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: vga0/pixel_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 547 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.032     -606.217                    899               134205        0.051        0.000                      0               134205        4.500        0.000                       0                 46822  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.032     -606.217                    899               134205        0.051        0.000                      0               134205        4.500        0.000                       0                 46822  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          899  Failing Endpoints,  Worst Slack       -5.032ns,  Total Violation     -606.217ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.032ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.604ns  (logic 5.392ns (36.923%)  route 9.211ns (63.077%))
  Logic Levels:           18  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.628     5.230    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  mc/FSM_sequential_rs_c_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.456     5.686 f  mc/FSM_sequential_rs_c_reg[1]_rep__1/Q
                         net (fo=130, routed)         1.048     6.734    mc/FSM_sequential_rs_c_reg[1]_rep__1_n_0
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  mc/FSM_sequential_rs_c[0]_i_3/O
                         net (fo=115, routed)         0.691     7.549    mc/cbuff/genblk1[1].bf/dout_reg[0]_i_38_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.673 r  mc/cbuff/genblk1[1].bf/dout[3]_i_451/O
                         net (fo=2, routed)           0.297     7.970    mc/cbuff/genblk1[1].bf/dout[3]_i_451_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.094 r  mc/cbuff/genblk1[1].bf/dout[3]_i_353/O
                         net (fo=2, routed)           0.595     8.689    mc/cbuff/genblk1[1].bf/dout[3]_i_353_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  mc/cbuff/genblk1[1].bf/dout[3]_i_357/O
                         net (fo=1, routed)           0.000     8.813    mc/cbuff/genblk1[1].bf/dout[3]_i_357_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.060 r  mc/cbuff/genblk1[1].bf/dout_reg[3]_i_287/O[0]
                         net (fo=2, routed)           0.591     9.650    mc/cbuff/genblk1[1].bf/dout_reg[3]_i_287_n_7
    SLICE_X5Y95          LUT6 (Prop_lut6_I2_O)        0.299     9.949 r  mc/cbuff/genblk1[1].bf/dout[3]_i_201/O
                         net (fo=2, routed)           0.788    10.738    mc/cbuff/genblk1[1].bf/dout[3]_i_201_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  mc/cbuff/genblk1[1].bf/dout[3]_i_205/O
                         net (fo=1, routed)           0.000    10.862    mc/cbuff/genblk1[1].bf/dout[3]_i_205_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.442 r  mc/cbuff/genblk1[1].bf/dout_reg[3]_i_141/O[2]
                         net (fo=3, routed)           0.613    12.055    mc_n_156
    SLICE_X1Y100         LUT3 (Prop_lut3_I1_O)        0.302    12.357 r  dout[3]_i_89/O
                         net (fo=1, routed)           0.608    12.965    dout[3]_i_89_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.361 r  dout_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.001    13.361    dout_reg[3]_i_64_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.580 r  dout_reg[3]_i_61/O[0]
                         net (fo=3, routed)           0.746    14.326    dout_reg[3]_i_61_n_7
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.295    14.621 r  dout[3]_i_26/O
                         net (fo=1, routed)           0.780    15.401    dout[3]_i_26_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    15.948 f  dout_reg[3]_i_11/O[2]
                         net (fo=3, routed)           0.613    16.561    sums[23][0]_0[10]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.301    16.862 r  dout[3]_i_34/O
                         net (fo=1, routed)           0.000    16.862    p_0_in[10]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.442 r  dout_reg[3]_i_12/O[2]
                         net (fo=2, routed)           0.726    18.168    alu/sum_abs[0]0[10]
    SLICE_X3Y110         LUT5 (Prop_lut5_I1_O)        0.302    18.470 r  alu/dout[3]_i_3/O
                         net (fo=2, routed)           0.166    18.636    alu/dout[3]_i_3_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124    18.760 f  alu/dout[3]_i_8/O
                         net (fo=1, routed)           0.619    19.379    alu/dout[3]_i_8_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I5_O)        0.124    19.503 r  alu/dout[3]_i_1/O
                         net (fo=4, routed)           0.330    19.834    alu/check_sign
    SLICE_X3Y112         FDSE                                         r  alu/dout_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.585    15.007    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y112         FDSE                                         r  alu/dout_reg[0]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X3Y112         FDSE (Setup_fdse_C_S)       -0.429    14.802    alu/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -19.834    
  -------------------------------------------------------------------
                         slack                                 -5.032    

Slack (VIOLATED) :        -5.032ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.604ns  (logic 5.392ns (36.923%)  route 9.211ns (63.077%))
  Logic Levels:           18  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.628     5.230    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  mc/FSM_sequential_rs_c_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.456     5.686 f  mc/FSM_sequential_rs_c_reg[1]_rep__1/Q
                         net (fo=130, routed)         1.048     6.734    mc/FSM_sequential_rs_c_reg[1]_rep__1_n_0
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  mc/FSM_sequential_rs_c[0]_i_3/O
                         net (fo=115, routed)         0.691     7.549    mc/cbuff/genblk1[1].bf/dout_reg[0]_i_38_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.673 r  mc/cbuff/genblk1[1].bf/dout[3]_i_451/O
                         net (fo=2, routed)           0.297     7.970    mc/cbuff/genblk1[1].bf/dout[3]_i_451_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.094 r  mc/cbuff/genblk1[1].bf/dout[3]_i_353/O
                         net (fo=2, routed)           0.595     8.689    mc/cbuff/genblk1[1].bf/dout[3]_i_353_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  mc/cbuff/genblk1[1].bf/dout[3]_i_357/O
                         net (fo=1, routed)           0.000     8.813    mc/cbuff/genblk1[1].bf/dout[3]_i_357_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.060 r  mc/cbuff/genblk1[1].bf/dout_reg[3]_i_287/O[0]
                         net (fo=2, routed)           0.591     9.650    mc/cbuff/genblk1[1].bf/dout_reg[3]_i_287_n_7
    SLICE_X5Y95          LUT6 (Prop_lut6_I2_O)        0.299     9.949 r  mc/cbuff/genblk1[1].bf/dout[3]_i_201/O
                         net (fo=2, routed)           0.788    10.738    mc/cbuff/genblk1[1].bf/dout[3]_i_201_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  mc/cbuff/genblk1[1].bf/dout[3]_i_205/O
                         net (fo=1, routed)           0.000    10.862    mc/cbuff/genblk1[1].bf/dout[3]_i_205_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.442 r  mc/cbuff/genblk1[1].bf/dout_reg[3]_i_141/O[2]
                         net (fo=3, routed)           0.613    12.055    mc_n_156
    SLICE_X1Y100         LUT3 (Prop_lut3_I1_O)        0.302    12.357 r  dout[3]_i_89/O
                         net (fo=1, routed)           0.608    12.965    dout[3]_i_89_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.361 r  dout_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.001    13.361    dout_reg[3]_i_64_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.580 r  dout_reg[3]_i_61/O[0]
                         net (fo=3, routed)           0.746    14.326    dout_reg[3]_i_61_n_7
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.295    14.621 r  dout[3]_i_26/O
                         net (fo=1, routed)           0.780    15.401    dout[3]_i_26_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    15.948 f  dout_reg[3]_i_11/O[2]
                         net (fo=3, routed)           0.613    16.561    sums[23][0]_0[10]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.301    16.862 r  dout[3]_i_34/O
                         net (fo=1, routed)           0.000    16.862    p_0_in[10]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.442 r  dout_reg[3]_i_12/O[2]
                         net (fo=2, routed)           0.726    18.168    alu/sum_abs[0]0[10]
    SLICE_X3Y110         LUT5 (Prop_lut5_I1_O)        0.302    18.470 r  alu/dout[3]_i_3/O
                         net (fo=2, routed)           0.166    18.636    alu/dout[3]_i_3_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124    18.760 f  alu/dout[3]_i_8/O
                         net (fo=1, routed)           0.619    19.379    alu/dout[3]_i_8_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I5_O)        0.124    19.503 r  alu/dout[3]_i_1/O
                         net (fo=4, routed)           0.330    19.834    alu/check_sign
    SLICE_X3Y112         FDSE                                         r  alu/dout_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.585    15.007    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y112         FDSE                                         r  alu/dout_reg[1]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X3Y112         FDSE (Setup_fdse_C_S)       -0.429    14.802    alu/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -19.834    
  -------------------------------------------------------------------
                         slack                                 -5.032    

Slack (VIOLATED) :        -5.032ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.604ns  (logic 5.392ns (36.923%)  route 9.211ns (63.077%))
  Logic Levels:           18  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.628     5.230    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  mc/FSM_sequential_rs_c_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.456     5.686 f  mc/FSM_sequential_rs_c_reg[1]_rep__1/Q
                         net (fo=130, routed)         1.048     6.734    mc/FSM_sequential_rs_c_reg[1]_rep__1_n_0
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  mc/FSM_sequential_rs_c[0]_i_3/O
                         net (fo=115, routed)         0.691     7.549    mc/cbuff/genblk1[1].bf/dout_reg[0]_i_38_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.673 r  mc/cbuff/genblk1[1].bf/dout[3]_i_451/O
                         net (fo=2, routed)           0.297     7.970    mc/cbuff/genblk1[1].bf/dout[3]_i_451_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.094 r  mc/cbuff/genblk1[1].bf/dout[3]_i_353/O
                         net (fo=2, routed)           0.595     8.689    mc/cbuff/genblk1[1].bf/dout[3]_i_353_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  mc/cbuff/genblk1[1].bf/dout[3]_i_357/O
                         net (fo=1, routed)           0.000     8.813    mc/cbuff/genblk1[1].bf/dout[3]_i_357_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.060 r  mc/cbuff/genblk1[1].bf/dout_reg[3]_i_287/O[0]
                         net (fo=2, routed)           0.591     9.650    mc/cbuff/genblk1[1].bf/dout_reg[3]_i_287_n_7
    SLICE_X5Y95          LUT6 (Prop_lut6_I2_O)        0.299     9.949 r  mc/cbuff/genblk1[1].bf/dout[3]_i_201/O
                         net (fo=2, routed)           0.788    10.738    mc/cbuff/genblk1[1].bf/dout[3]_i_201_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  mc/cbuff/genblk1[1].bf/dout[3]_i_205/O
                         net (fo=1, routed)           0.000    10.862    mc/cbuff/genblk1[1].bf/dout[3]_i_205_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.442 r  mc/cbuff/genblk1[1].bf/dout_reg[3]_i_141/O[2]
                         net (fo=3, routed)           0.613    12.055    mc_n_156
    SLICE_X1Y100         LUT3 (Prop_lut3_I1_O)        0.302    12.357 r  dout[3]_i_89/O
                         net (fo=1, routed)           0.608    12.965    dout[3]_i_89_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.361 r  dout_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.001    13.361    dout_reg[3]_i_64_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.580 r  dout_reg[3]_i_61/O[0]
                         net (fo=3, routed)           0.746    14.326    dout_reg[3]_i_61_n_7
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.295    14.621 r  dout[3]_i_26/O
                         net (fo=1, routed)           0.780    15.401    dout[3]_i_26_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    15.948 f  dout_reg[3]_i_11/O[2]
                         net (fo=3, routed)           0.613    16.561    sums[23][0]_0[10]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.301    16.862 r  dout[3]_i_34/O
                         net (fo=1, routed)           0.000    16.862    p_0_in[10]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.442 r  dout_reg[3]_i_12/O[2]
                         net (fo=2, routed)           0.726    18.168    alu/sum_abs[0]0[10]
    SLICE_X3Y110         LUT5 (Prop_lut5_I1_O)        0.302    18.470 r  alu/dout[3]_i_3/O
                         net (fo=2, routed)           0.166    18.636    alu/dout[3]_i_3_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124    18.760 f  alu/dout[3]_i_8/O
                         net (fo=1, routed)           0.619    19.379    alu/dout[3]_i_8_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I5_O)        0.124    19.503 r  alu/dout[3]_i_1/O
                         net (fo=4, routed)           0.330    19.834    alu/check_sign
    SLICE_X3Y112         FDSE                                         r  alu/dout_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.585    15.007    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y112         FDSE                                         r  alu/dout_reg[2]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X3Y112         FDSE (Setup_fdse_C_S)       -0.429    14.802    alu/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -19.834    
  -------------------------------------------------------------------
                         slack                                 -5.032    

Slack (VIOLATED) :        -5.032ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.604ns  (logic 5.392ns (36.923%)  route 9.211ns (63.077%))
  Logic Levels:           18  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.628     5.230    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  mc/FSM_sequential_rs_c_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.456     5.686 f  mc/FSM_sequential_rs_c_reg[1]_rep__1/Q
                         net (fo=130, routed)         1.048     6.734    mc/FSM_sequential_rs_c_reg[1]_rep__1_n_0
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  mc/FSM_sequential_rs_c[0]_i_3/O
                         net (fo=115, routed)         0.691     7.549    mc/cbuff/genblk1[1].bf/dout_reg[0]_i_38_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.673 r  mc/cbuff/genblk1[1].bf/dout[3]_i_451/O
                         net (fo=2, routed)           0.297     7.970    mc/cbuff/genblk1[1].bf/dout[3]_i_451_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     8.094 r  mc/cbuff/genblk1[1].bf/dout[3]_i_353/O
                         net (fo=2, routed)           0.595     8.689    mc/cbuff/genblk1[1].bf/dout[3]_i_353_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  mc/cbuff/genblk1[1].bf/dout[3]_i_357/O
                         net (fo=1, routed)           0.000     8.813    mc/cbuff/genblk1[1].bf/dout[3]_i_357_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.060 r  mc/cbuff/genblk1[1].bf/dout_reg[3]_i_287/O[0]
                         net (fo=2, routed)           0.591     9.650    mc/cbuff/genblk1[1].bf/dout_reg[3]_i_287_n_7
    SLICE_X5Y95          LUT6 (Prop_lut6_I2_O)        0.299     9.949 r  mc/cbuff/genblk1[1].bf/dout[3]_i_201/O
                         net (fo=2, routed)           0.788    10.738    mc/cbuff/genblk1[1].bf/dout[3]_i_201_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  mc/cbuff/genblk1[1].bf/dout[3]_i_205/O
                         net (fo=1, routed)           0.000    10.862    mc/cbuff/genblk1[1].bf/dout[3]_i_205_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.442 r  mc/cbuff/genblk1[1].bf/dout_reg[3]_i_141/O[2]
                         net (fo=3, routed)           0.613    12.055    mc_n_156
    SLICE_X1Y100         LUT3 (Prop_lut3_I1_O)        0.302    12.357 r  dout[3]_i_89/O
                         net (fo=1, routed)           0.608    12.965    dout[3]_i_89_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.361 r  dout_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.001    13.361    dout_reg[3]_i_64_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.580 r  dout_reg[3]_i_61/O[0]
                         net (fo=3, routed)           0.746    14.326    dout_reg[3]_i_61_n_7
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.295    14.621 r  dout[3]_i_26/O
                         net (fo=1, routed)           0.780    15.401    dout[3]_i_26_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    15.948 f  dout_reg[3]_i_11/O[2]
                         net (fo=3, routed)           0.613    16.561    sums[23][0]_0[10]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.301    16.862 r  dout[3]_i_34/O
                         net (fo=1, routed)           0.000    16.862    p_0_in[10]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.442 r  dout_reg[3]_i_12/O[2]
                         net (fo=2, routed)           0.726    18.168    alu/sum_abs[0]0[10]
    SLICE_X3Y110         LUT5 (Prop_lut5_I1_O)        0.302    18.470 r  alu/dout[3]_i_3/O
                         net (fo=2, routed)           0.166    18.636    alu/dout[3]_i_3_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I4_O)        0.124    18.760 f  alu/dout[3]_i_8/O
                         net (fo=1, routed)           0.619    19.379    alu/dout[3]_i_8_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I5_O)        0.124    19.503 r  alu/dout[3]_i_1/O
                         net (fo=4, routed)           0.330    19.834    alu/check_sign
    SLICE_X3Y112         FDSE                                         r  alu/dout_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.585    15.007    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y112         FDSE                                         r  alu/dout_reg[3]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X3Y112         FDSE (Setup_fdse_C_S)       -0.429    14.802    alu/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -19.834    
  -------------------------------------------------------------------
                         slack                                 -5.032    

Slack (VIOLATED) :        -4.891ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.277ns  (logic 5.580ns (39.084%)  route 8.697ns (60.916%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.628     5.230    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y110         FDRE                                         r  mc/FSM_sequential_rs_c_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  mc/FSM_sequential_rs_c_reg[0]_rep__1/Q
                         net (fo=45, routed)          1.211     6.959    mc/LED_OBUF[3]
    SLICE_X29Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.083 r  mc/FSM_sequential_rs_c[0]_rep__0_i_2/O
                         net (fo=151, routed)         0.874     7.958    mc/cbuff/genblk1[3].bf/dout_reg[4]_i_143_0
    SLICE_X36Y117        LUT6 (Prop_lut6_I3_O)        0.124     8.082 r  mc/cbuff/genblk1[3].bf/dout[7]_i_487/O
                         net (fo=2, routed)           0.429     8.510    mc/cbuff/genblk1[3].bf/dout[7]_i_487_n_0
    SLICE_X36Y118        LUT6 (Prop_lut6_I5_O)        0.124     8.634 r  mc/cbuff/genblk1[3].bf/dout[7]_i_414/O
                         net (fo=2, routed)           0.957     9.591    mc/cbuff/genblk1[3].bf/dout[7]_i_414_n_0
    SLICE_X35Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  mc/cbuff/genblk1[3].bf/dout[7]_i_418/O
                         net (fo=1, routed)           0.000     9.715    mc/cbuff/genblk1[3].bf/dout[7]_i_418_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.139 r  mc/cbuff/genblk1[3].bf/dout_reg[7]_i_327/O[1]
                         net (fo=3, routed)           0.655    10.795    mc/cbuff/genblk1[3].bf/dout_reg[7]_i_327_n_6
    SLICE_X31Y121        LUT5 (Prop_lut5_I1_O)        0.303    11.098 r  mc/cbuff/genblk1[3].bf/dout[7]_i_221/O
                         net (fo=1, routed)           0.472    11.570    mc/cbuff/genblk1[3].bf/dout[7]_i_221_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.968 r  mc/cbuff/genblk1[3].bf/dout_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.968    mc/cbuff/genblk1[3].bf/dout_reg[7]_i_151_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.302 r  mc/cbuff/genblk1[3].bf/dout_reg[7]_i_163/O[1]
                         net (fo=3, routed)           0.612    12.914    mc_n_336
    SLICE_X31Y121        LUT3 (Prop_lut3_I2_O)        0.303    13.217 r  dout[7]_i_131/O
                         net (fo=1, routed)           0.651    13.868    dout[7]_i_131_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.266 r  dout_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.266    dout_reg[7]_i_73_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.488 r  dout_reg[7]_i_67/O[0]
                         net (fo=3, routed)           0.851    15.340    dout_reg[7]_i_67_n_7
    SLICE_X15Y121        LUT6 (Prop_lut6_I0_O)        0.299    15.639 r  dout[7]_i_61/O
                         net (fo=1, routed)           0.000    15.639    mc/cbuff/genblk1[0].bf/dout[7]_i_47_1[1]
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.219 f  mc/cbuff/genblk1[0].bf/dout_reg[7]_i_17/O[2]
                         net (fo=3, routed)           0.699    16.917    sums[23][1]_1[14]
    SLICE_X14Y125        LUT1 (Prop_lut1_I0_O)        0.302    17.219 r  dout[7]_i_53/O
                         net (fo=1, routed)           0.000    17.219    dout[7]_i_53_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.797 r  dout_reg[7]_i_16/O[2]
                         net (fo=2, routed)           0.803    18.601    alu/sum_abs[1]0[14]
    SLICE_X13Y127        LUT6 (Prop_lut6_I0_O)        0.301    18.902 r  alu/dout[7]_i_6/O
                         net (fo=1, routed)           0.151    19.053    alu/dout[7]_i_6_n_0
    SLICE_X13Y127        LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  alu/dout[7]_i_1/O
                         net (fo=4, routed)           0.330    19.507    alu/dout[7]_i_1_n_0
    SLICE_X14Y127        FDSE                                         r  alu/dout_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.494    14.916    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y127        FDSE                                         r  alu/dout_reg[4]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X14Y127        FDSE (Setup_fdse_C_S)       -0.524    14.616    alu/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -19.507    
  -------------------------------------------------------------------
                         slack                                 -4.891    

Slack (VIOLATED) :        -4.891ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.277ns  (logic 5.580ns (39.084%)  route 8.697ns (60.916%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.628     5.230    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y110         FDRE                                         r  mc/FSM_sequential_rs_c_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  mc/FSM_sequential_rs_c_reg[0]_rep__1/Q
                         net (fo=45, routed)          1.211     6.959    mc/LED_OBUF[3]
    SLICE_X29Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.083 r  mc/FSM_sequential_rs_c[0]_rep__0_i_2/O
                         net (fo=151, routed)         0.874     7.958    mc/cbuff/genblk1[3].bf/dout_reg[4]_i_143_0
    SLICE_X36Y117        LUT6 (Prop_lut6_I3_O)        0.124     8.082 r  mc/cbuff/genblk1[3].bf/dout[7]_i_487/O
                         net (fo=2, routed)           0.429     8.510    mc/cbuff/genblk1[3].bf/dout[7]_i_487_n_0
    SLICE_X36Y118        LUT6 (Prop_lut6_I5_O)        0.124     8.634 r  mc/cbuff/genblk1[3].bf/dout[7]_i_414/O
                         net (fo=2, routed)           0.957     9.591    mc/cbuff/genblk1[3].bf/dout[7]_i_414_n_0
    SLICE_X35Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  mc/cbuff/genblk1[3].bf/dout[7]_i_418/O
                         net (fo=1, routed)           0.000     9.715    mc/cbuff/genblk1[3].bf/dout[7]_i_418_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.139 r  mc/cbuff/genblk1[3].bf/dout_reg[7]_i_327/O[1]
                         net (fo=3, routed)           0.655    10.795    mc/cbuff/genblk1[3].bf/dout_reg[7]_i_327_n_6
    SLICE_X31Y121        LUT5 (Prop_lut5_I1_O)        0.303    11.098 r  mc/cbuff/genblk1[3].bf/dout[7]_i_221/O
                         net (fo=1, routed)           0.472    11.570    mc/cbuff/genblk1[3].bf/dout[7]_i_221_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.968 r  mc/cbuff/genblk1[3].bf/dout_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.968    mc/cbuff/genblk1[3].bf/dout_reg[7]_i_151_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.302 r  mc/cbuff/genblk1[3].bf/dout_reg[7]_i_163/O[1]
                         net (fo=3, routed)           0.612    12.914    mc_n_336
    SLICE_X31Y121        LUT3 (Prop_lut3_I2_O)        0.303    13.217 r  dout[7]_i_131/O
                         net (fo=1, routed)           0.651    13.868    dout[7]_i_131_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.266 r  dout_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.266    dout_reg[7]_i_73_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.488 r  dout_reg[7]_i_67/O[0]
                         net (fo=3, routed)           0.851    15.340    dout_reg[7]_i_67_n_7
    SLICE_X15Y121        LUT6 (Prop_lut6_I0_O)        0.299    15.639 r  dout[7]_i_61/O
                         net (fo=1, routed)           0.000    15.639    mc/cbuff/genblk1[0].bf/dout[7]_i_47_1[1]
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.219 f  mc/cbuff/genblk1[0].bf/dout_reg[7]_i_17/O[2]
                         net (fo=3, routed)           0.699    16.917    sums[23][1]_1[14]
    SLICE_X14Y125        LUT1 (Prop_lut1_I0_O)        0.302    17.219 r  dout[7]_i_53/O
                         net (fo=1, routed)           0.000    17.219    dout[7]_i_53_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.797 r  dout_reg[7]_i_16/O[2]
                         net (fo=2, routed)           0.803    18.601    alu/sum_abs[1]0[14]
    SLICE_X13Y127        LUT6 (Prop_lut6_I0_O)        0.301    18.902 r  alu/dout[7]_i_6/O
                         net (fo=1, routed)           0.151    19.053    alu/dout[7]_i_6_n_0
    SLICE_X13Y127        LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  alu/dout[7]_i_1/O
                         net (fo=4, routed)           0.330    19.507    alu/dout[7]_i_1_n_0
    SLICE_X14Y127        FDSE                                         r  alu/dout_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.494    14.916    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y127        FDSE                                         r  alu/dout_reg[5]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X14Y127        FDSE (Setup_fdse_C_S)       -0.524    14.616    alu/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -19.507    
  -------------------------------------------------------------------
                         slack                                 -4.891    

Slack (VIOLATED) :        -4.891ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.277ns  (logic 5.580ns (39.084%)  route 8.697ns (60.916%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.628     5.230    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y110         FDRE                                         r  mc/FSM_sequential_rs_c_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  mc/FSM_sequential_rs_c_reg[0]_rep__1/Q
                         net (fo=45, routed)          1.211     6.959    mc/LED_OBUF[3]
    SLICE_X29Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.083 r  mc/FSM_sequential_rs_c[0]_rep__0_i_2/O
                         net (fo=151, routed)         0.874     7.958    mc/cbuff/genblk1[3].bf/dout_reg[4]_i_143_0
    SLICE_X36Y117        LUT6 (Prop_lut6_I3_O)        0.124     8.082 r  mc/cbuff/genblk1[3].bf/dout[7]_i_487/O
                         net (fo=2, routed)           0.429     8.510    mc/cbuff/genblk1[3].bf/dout[7]_i_487_n_0
    SLICE_X36Y118        LUT6 (Prop_lut6_I5_O)        0.124     8.634 r  mc/cbuff/genblk1[3].bf/dout[7]_i_414/O
                         net (fo=2, routed)           0.957     9.591    mc/cbuff/genblk1[3].bf/dout[7]_i_414_n_0
    SLICE_X35Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  mc/cbuff/genblk1[3].bf/dout[7]_i_418/O
                         net (fo=1, routed)           0.000     9.715    mc/cbuff/genblk1[3].bf/dout[7]_i_418_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.139 r  mc/cbuff/genblk1[3].bf/dout_reg[7]_i_327/O[1]
                         net (fo=3, routed)           0.655    10.795    mc/cbuff/genblk1[3].bf/dout_reg[7]_i_327_n_6
    SLICE_X31Y121        LUT5 (Prop_lut5_I1_O)        0.303    11.098 r  mc/cbuff/genblk1[3].bf/dout[7]_i_221/O
                         net (fo=1, routed)           0.472    11.570    mc/cbuff/genblk1[3].bf/dout[7]_i_221_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.968 r  mc/cbuff/genblk1[3].bf/dout_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.968    mc/cbuff/genblk1[3].bf/dout_reg[7]_i_151_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.302 r  mc/cbuff/genblk1[3].bf/dout_reg[7]_i_163/O[1]
                         net (fo=3, routed)           0.612    12.914    mc_n_336
    SLICE_X31Y121        LUT3 (Prop_lut3_I2_O)        0.303    13.217 r  dout[7]_i_131/O
                         net (fo=1, routed)           0.651    13.868    dout[7]_i_131_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.266 r  dout_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.266    dout_reg[7]_i_73_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.488 r  dout_reg[7]_i_67/O[0]
                         net (fo=3, routed)           0.851    15.340    dout_reg[7]_i_67_n_7
    SLICE_X15Y121        LUT6 (Prop_lut6_I0_O)        0.299    15.639 r  dout[7]_i_61/O
                         net (fo=1, routed)           0.000    15.639    mc/cbuff/genblk1[0].bf/dout[7]_i_47_1[1]
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.219 f  mc/cbuff/genblk1[0].bf/dout_reg[7]_i_17/O[2]
                         net (fo=3, routed)           0.699    16.917    sums[23][1]_1[14]
    SLICE_X14Y125        LUT1 (Prop_lut1_I0_O)        0.302    17.219 r  dout[7]_i_53/O
                         net (fo=1, routed)           0.000    17.219    dout[7]_i_53_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.797 r  dout_reg[7]_i_16/O[2]
                         net (fo=2, routed)           0.803    18.601    alu/sum_abs[1]0[14]
    SLICE_X13Y127        LUT6 (Prop_lut6_I0_O)        0.301    18.902 r  alu/dout[7]_i_6/O
                         net (fo=1, routed)           0.151    19.053    alu/dout[7]_i_6_n_0
    SLICE_X13Y127        LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  alu/dout[7]_i_1/O
                         net (fo=4, routed)           0.330    19.507    alu/dout[7]_i_1_n_0
    SLICE_X14Y127        FDSE                                         r  alu/dout_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.494    14.916    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y127        FDSE                                         r  alu/dout_reg[6]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X14Y127        FDSE (Setup_fdse_C_S)       -0.524    14.616    alu/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -19.507    
  -------------------------------------------------------------------
                         slack                                 -4.891    

Slack (VIOLATED) :        -4.891ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.277ns  (logic 5.580ns (39.084%)  route 8.697ns (60.916%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.628     5.230    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y110         FDRE                                         r  mc/FSM_sequential_rs_c_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.518     5.748 r  mc/FSM_sequential_rs_c_reg[0]_rep__1/Q
                         net (fo=45, routed)          1.211     6.959    mc/LED_OBUF[3]
    SLICE_X29Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.083 r  mc/FSM_sequential_rs_c[0]_rep__0_i_2/O
                         net (fo=151, routed)         0.874     7.958    mc/cbuff/genblk1[3].bf/dout_reg[4]_i_143_0
    SLICE_X36Y117        LUT6 (Prop_lut6_I3_O)        0.124     8.082 r  mc/cbuff/genblk1[3].bf/dout[7]_i_487/O
                         net (fo=2, routed)           0.429     8.510    mc/cbuff/genblk1[3].bf/dout[7]_i_487_n_0
    SLICE_X36Y118        LUT6 (Prop_lut6_I5_O)        0.124     8.634 r  mc/cbuff/genblk1[3].bf/dout[7]_i_414/O
                         net (fo=2, routed)           0.957     9.591    mc/cbuff/genblk1[3].bf/dout[7]_i_414_n_0
    SLICE_X35Y118        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  mc/cbuff/genblk1[3].bf/dout[7]_i_418/O
                         net (fo=1, routed)           0.000     9.715    mc/cbuff/genblk1[3].bf/dout[7]_i_418_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.139 r  mc/cbuff/genblk1[3].bf/dout_reg[7]_i_327/O[1]
                         net (fo=3, routed)           0.655    10.795    mc/cbuff/genblk1[3].bf/dout_reg[7]_i_327_n_6
    SLICE_X31Y121        LUT5 (Prop_lut5_I1_O)        0.303    11.098 r  mc/cbuff/genblk1[3].bf/dout[7]_i_221/O
                         net (fo=1, routed)           0.472    11.570    mc/cbuff/genblk1[3].bf/dout[7]_i_221_n_0
    SLICE_X31Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.968 r  mc/cbuff/genblk1[3].bf/dout_reg[7]_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.968    mc/cbuff/genblk1[3].bf/dout_reg[7]_i_151_n_0
    SLICE_X31Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.302 r  mc/cbuff/genblk1[3].bf/dout_reg[7]_i_163/O[1]
                         net (fo=3, routed)           0.612    12.914    mc_n_336
    SLICE_X31Y121        LUT3 (Prop_lut3_I2_O)        0.303    13.217 r  dout[7]_i_131/O
                         net (fo=1, routed)           0.651    13.868    dout[7]_i_131_n_0
    SLICE_X29Y120        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.266 r  dout_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.266    dout_reg[7]_i_73_n_0
    SLICE_X29Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.488 r  dout_reg[7]_i_67/O[0]
                         net (fo=3, routed)           0.851    15.340    dout_reg[7]_i_67_n_7
    SLICE_X15Y121        LUT6 (Prop_lut6_I0_O)        0.299    15.639 r  dout[7]_i_61/O
                         net (fo=1, routed)           0.000    15.639    mc/cbuff/genblk1[0].bf/dout[7]_i_47_1[1]
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.219 f  mc/cbuff/genblk1[0].bf/dout_reg[7]_i_17/O[2]
                         net (fo=3, routed)           0.699    16.917    sums[23][1]_1[14]
    SLICE_X14Y125        LUT1 (Prop_lut1_I0_O)        0.302    17.219 r  dout[7]_i_53/O
                         net (fo=1, routed)           0.000    17.219    dout[7]_i_53_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.797 r  dout_reg[7]_i_16/O[2]
                         net (fo=2, routed)           0.803    18.601    alu/sum_abs[1]0[14]
    SLICE_X13Y127        LUT6 (Prop_lut6_I0_O)        0.301    18.902 r  alu/dout[7]_i_6/O
                         net (fo=1, routed)           0.151    19.053    alu/dout[7]_i_6_n_0
    SLICE_X13Y127        LUT6 (Prop_lut6_I5_O)        0.124    19.177 r  alu/dout[7]_i_1/O
                         net (fo=4, routed)           0.330    19.507    alu/dout[7]_i_1_n_0
    SLICE_X14Y127        FDSE                                         r  alu/dout_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.494    14.916    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y127        FDSE                                         r  alu/dout_reg[7]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X14Y127        FDSE (Setup_fdse_C_S)       -0.524    14.616    alu/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -19.507    
  -------------------------------------------------------------------
                         slack                                 -4.891    

Slack (VIOLATED) :        -4.752ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 5.479ns (38.254%)  route 8.844ns (61.746%))
  Logic Levels:           16  (CARRY4=7 LUT1=1 LUT2=1 LUT3=3 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.628     5.230    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  mc/FSM_sequential_rs_c_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.456     5.686 f  mc/FSM_sequential_rs_c_reg[1]_rep__1/Q
                         net (fo=130, routed)         0.819     6.505    mc/FSM_sequential_rs_c_reg[1]_rep__1_n_0
    SLICE_X11Y103        LUT2 (Prop_lut2_I1_O)        0.124     6.629 f  mc/FSM_sequential_rs_c[0]_rep__2_i_2/O
                         net (fo=139, routed)         0.968     7.597    mc/cbuff/genblk1[2].bf/dout_reg[8]_i_135_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124     7.721 r  mc/cbuff/genblk1[2].bf/dout[8]_i_332/O
                         net (fo=2, routed)           0.442     8.163    mc/cbuff/genblk1[2].bf/dout[8]_i_332_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.287 r  mc/cbuff/genblk1[2].bf/dout[8]_i_239/O
                         net (fo=2, routed)           0.797     9.083    mc/cbuff/genblk1[2].bf/dout[8]_i_239_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     9.639 r  mc/cbuff/genblk1[2].bf/dout_reg[8]_i_139/O[2]
                         net (fo=3, routed)           0.885    10.524    mc_n_450
    SLICE_X15Y99         LUT3 (Prop_lut3_I2_O)        0.302    10.826 r  dout[11]_i_206/O
                         net (fo=1, routed)           0.617    11.444    dout[11]_i_206_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.848 r  dout_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    11.848    mc/cbuff/genblk1[2].bf/dout[11]_i_137[0]
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.171 r  mc/cbuff/genblk1[2].bf/dout_reg[11]_i_156/O[1]
                         net (fo=3, routed)           0.941    13.112    mc_n_536
    SLICE_X14Y108        LUT3 (Prop_lut3_I0_O)        0.306    13.418 r  dout[11]_i_131/O
                         net (fo=1, routed)           0.324    13.742    dout[11]_i_131_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.127 r  dout_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.127    dout_reg[11]_i_74_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.349 r  dout_reg[11]_i_67/O[0]
                         net (fo=3, routed)           0.764    15.113    dout_reg[11]_i_67_n_7
    SLICE_X4Y110         LUT3 (Prop_lut3_I2_O)        0.299    15.412 r  dout[11]_i_58/O
                         net (fo=1, routed)           0.324    15.736    mc/cbuff/genblk1[0].bf/dout[11]_i_48_0[1]
    SLICE_X6Y110         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    16.283 f  mc/cbuff/genblk1[0].bf/dout_reg[11]_i_17/O[2]
                         net (fo=3, routed)           0.579    16.862    sums[23][2]_2[14]
    SLICE_X5Y112         LUT1 (Prop_lut1_I0_O)        0.301    17.163 r  dout[11]_i_54/O
                         net (fo=1, routed)           0.000    17.163    dout[11]_i_54_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.743 r  dout_reg[11]_i_16/O[2]
                         net (fo=2, routed)           0.756    18.499    alu/sum_abs[2]0[14]
    SLICE_X3Y113         LUT6 (Prop_lut6_I0_O)        0.302    18.801 r  alu/dout[11]_i_6/O
                         net (fo=1, routed)           0.292    19.093    alu/dout[11]_i_6_n_0
    SLICE_X3Y114         LUT6 (Prop_lut6_I5_O)        0.124    19.217 r  alu/dout[11]_i_1/O
                         net (fo=4, routed)           0.336    19.553    alu/dout[11]_i_1_n_0
    SLICE_X0Y114         FDSE                                         r  alu/dout_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.584    15.006    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y114         FDSE                                         r  alu/dout_reg[10]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X0Y114         FDSE (Setup_fdse_C_S)       -0.429    14.801    alu/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -19.553    
  -------------------------------------------------------------------
                         slack                                 -4.752    

Slack (VIOLATED) :        -4.752ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 5.479ns (38.254%)  route 8.844ns (61.746%))
  Logic Levels:           16  (CARRY4=7 LUT1=1 LUT2=1 LUT3=3 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.628     5.230    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  mc/FSM_sequential_rs_c_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.456     5.686 f  mc/FSM_sequential_rs_c_reg[1]_rep__1/Q
                         net (fo=130, routed)         0.819     6.505    mc/FSM_sequential_rs_c_reg[1]_rep__1_n_0
    SLICE_X11Y103        LUT2 (Prop_lut2_I1_O)        0.124     6.629 f  mc/FSM_sequential_rs_c[0]_rep__2_i_2/O
                         net (fo=139, routed)         0.968     7.597    mc/cbuff/genblk1[2].bf/dout_reg[8]_i_135_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I3_O)        0.124     7.721 r  mc/cbuff/genblk1[2].bf/dout[8]_i_332/O
                         net (fo=2, routed)           0.442     8.163    mc/cbuff/genblk1[2].bf/dout[8]_i_332_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.287 r  mc/cbuff/genblk1[2].bf/dout[8]_i_239/O
                         net (fo=2, routed)           0.797     9.083    mc/cbuff/genblk1[2].bf/dout[8]_i_239_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     9.639 r  mc/cbuff/genblk1[2].bf/dout_reg[8]_i_139/O[2]
                         net (fo=3, routed)           0.885    10.524    mc_n_450
    SLICE_X15Y99         LUT3 (Prop_lut3_I2_O)        0.302    10.826 r  dout[11]_i_206/O
                         net (fo=1, routed)           0.617    11.444    dout[11]_i_206_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.848 r  dout_reg[11]_i_150/CO[3]
                         net (fo=1, routed)           0.000    11.848    mc/cbuff/genblk1[2].bf/dout[11]_i_137[0]
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.171 r  mc/cbuff/genblk1[2].bf/dout_reg[11]_i_156/O[1]
                         net (fo=3, routed)           0.941    13.112    mc_n_536
    SLICE_X14Y108        LUT3 (Prop_lut3_I0_O)        0.306    13.418 r  dout[11]_i_131/O
                         net (fo=1, routed)           0.324    13.742    dout[11]_i_131_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.127 r  dout_reg[11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.127    dout_reg[11]_i_74_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.349 r  dout_reg[11]_i_67/O[0]
                         net (fo=3, routed)           0.764    15.113    dout_reg[11]_i_67_n_7
    SLICE_X4Y110         LUT3 (Prop_lut3_I2_O)        0.299    15.412 r  dout[11]_i_58/O
                         net (fo=1, routed)           0.324    15.736    mc/cbuff/genblk1[0].bf/dout[11]_i_48_0[1]
    SLICE_X6Y110         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    16.283 f  mc/cbuff/genblk1[0].bf/dout_reg[11]_i_17/O[2]
                         net (fo=3, routed)           0.579    16.862    sums[23][2]_2[14]
    SLICE_X5Y112         LUT1 (Prop_lut1_I0_O)        0.301    17.163 r  dout[11]_i_54/O
                         net (fo=1, routed)           0.000    17.163    dout[11]_i_54_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.743 r  dout_reg[11]_i_16/O[2]
                         net (fo=2, routed)           0.756    18.499    alu/sum_abs[2]0[14]
    SLICE_X3Y113         LUT6 (Prop_lut6_I0_O)        0.302    18.801 r  alu/dout[11]_i_6/O
                         net (fo=1, routed)           0.292    19.093    alu/dout[11]_i_6_n_0
    SLICE_X3Y114         LUT6 (Prop_lut6_I5_O)        0.124    19.217 r  alu/dout[11]_i_1/O
                         net (fo=4, routed)           0.336    19.553    alu/dout[11]_i_1_n_0
    SLICE_X0Y114         FDSE                                         r  alu/dout_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       1.584    15.006    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y114         FDSE                                         r  alu/dout_reg[11]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X0Y114         FDSE (Setup_fdse_C_S)       -0.429    14.801    alu/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -19.553    
  -------------------------------------------------------------------
                         slack                                 -4.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[297].bf/genblk1[3].dat_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[297].bf/genblk1[4].dat_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.038%)  route 0.241ns (61.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.598     1.517    mc/pbuff/genblk1[297].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X74Y50         FDRE                                         r  mc/pbuff/genblk1[297].bf/genblk1[3].dat_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y50         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  mc/pbuff/genblk1[297].bf/genblk1[3].dat_reg[44]/Q
                         net (fo=2, routed)           0.241     1.906    mc/pbuff/genblk1[297].bf/dout[297]_296[32]
    SLICE_X74Y49         FDRE                                         r  mc/pbuff/genblk1[297].bf/genblk1[4].dat_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.931     2.096    mc/pbuff/genblk1[297].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X74Y49         FDRE                                         r  mc/pbuff/genblk1[297].bf/genblk1[4].dat_reg[56]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X74Y49         FDRE (Hold_fdre_C_D)         0.010     1.855    mc/pbuff/genblk1[297].bf/genblk1[4].dat_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[493].bf/genblk1[0].dat_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[493].bf/genblk1[1].dat_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.130%)  route 0.225ns (57.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.564     1.483    mc/pbuff/genblk1[493].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  mc/pbuff/genblk1[493].bf/genblk1[0].dat_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  mc/pbuff/genblk1[493].bf/genblk1[0].dat_reg[8]/Q
                         net (fo=1, routed)           0.225     1.873    mc/pbuff/genblk1[493].bf/genblk1[0].dat_reg_n_0_[8]
    SLICE_X48Y57         FDRE                                         r  mc/pbuff/genblk1[493].bf/genblk1[1].dat_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.836     2.001    mc/pbuff/genblk1[493].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  mc/pbuff/genblk1[493].bf/genblk1[1].dat_reg[20]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.071     1.821    mc/pbuff/genblk1[493].bf/genblk1[1].dat_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[112].bf/genblk1[2].dat_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[112].bf/genblk1[3].dat_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.611%)  route 0.224ns (61.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.558     1.477    mc/pbuff/genblk1[112].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y103        FDRE                                         r  mc/pbuff/genblk1[112].bf/genblk1[2].dat_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  mc/pbuff/genblk1[112].bf/genblk1[2].dat_reg[28]/Q
                         net (fo=2, routed)           0.224     1.843    mc/pbuff/genblk1[112].bf/dout[112]_39[16]
    SLICE_X49Y104        FDRE                                         r  mc/pbuff/genblk1[112].bf/genblk1[3].dat_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.831     1.996    mc/pbuff/genblk1[112].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  mc/pbuff/genblk1[112].bf/genblk1[3].dat_reg[40]/C
                         clock pessimism             -0.250     1.745    
    SLICE_X49Y104        FDRE (Hold_fdre_C_D)         0.046     1.791    mc/pbuff/genblk1[112].bf/genblk1[3].dat_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[293].bf/genblk1[0].dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[293].bf/genblk1[1].dat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (36.990%)  route 0.279ns (63.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.598     1.517    mc/pbuff/genblk1[293].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X74Y52         FDRE                                         r  mc/pbuff/genblk1[293].bf/genblk1[0].dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y52         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  mc/pbuff/genblk1[293].bf/genblk1[0].dat_reg[6]/Q
                         net (fo=1, routed)           0.279     1.961    mc/pbuff/genblk1[293].bf/genblk1[0].dat_reg_n_0_[6]
    SLICE_X76Y47         FDRE                                         r  mc/pbuff/genblk1[293].bf/genblk1[1].dat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.931     2.096    mc/pbuff/genblk1[293].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X76Y47         FDRE                                         r  mc/pbuff/genblk1[293].bf/genblk1[1].dat_reg[18]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X76Y47         FDRE (Hold_fdre_C_D)         0.063     1.908    mc/pbuff/genblk1[293].bf/genblk1[1].dat_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[477].bf/genblk1[0].dat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[477].bf/genblk1[1].dat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.106%)  route 0.250ns (63.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.564     1.483    mc/pbuff/genblk1[477].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  mc/pbuff/genblk1[477].bf/genblk1[0].dat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  mc/pbuff/genblk1[477].bf/genblk1[0].dat_reg[7]/Q
                         net (fo=1, routed)           0.250     1.874    mc/pbuff/genblk1[477].bf/genblk1[0].dat_reg_n_0_[7]
    SLICE_X55Y89         FDRE                                         r  mc/pbuff/genblk1[477].bf/genblk1[1].dat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.832     1.997    mc/pbuff/genblk1[477].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y89         FDRE                                         r  mc/pbuff/genblk1[477].bf/genblk1[1].dat_reg[19]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X55Y89         FDRE (Hold_fdre_C_D)         0.075     1.821    mc/pbuff/genblk1[477].bf/genblk1[1].dat_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[582].bf/genblk1[0].dat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[582].bf/genblk1[1].dat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.979%)  route 0.221ns (61.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.643     1.563    mc/pbuff/genblk1[582].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y199        FDRE                                         r  mc/pbuff/genblk1[582].bf/genblk1[0].dat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y199        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  mc/pbuff/genblk1[582].bf/genblk1[0].dat_reg[7]/Q
                         net (fo=1, routed)           0.221     1.925    mc/pbuff/genblk1[582].bf/genblk1[0].dat_reg_n_0_[7]
    SLICE_X52Y199        FDRE                                         r  mc/pbuff/genblk1[582].bf/genblk1[1].dat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.915     2.080    mc/pbuff/genblk1[582].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y199        FDRE                                         r  mc/pbuff/genblk1[582].bf/genblk1[1].dat_reg[19]/C
                         clock pessimism             -0.255     1.826    
    SLICE_X52Y199        FDRE (Hold_fdre_C_D)         0.046     1.872    mc/pbuff/genblk1[582].bf/genblk1[1].dat_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[114].bf/genblk1[2].dat_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[114].bf/genblk1[3].dat_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.432%)  route 0.226ns (61.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.556     1.475    mc/pbuff/genblk1[114].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  mc/pbuff/genblk1[114].bf/genblk1[2].dat_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  mc/pbuff/genblk1[114].bf/genblk1[2].dat_reg[26]/Q
                         net (fo=2, routed)           0.226     1.842    mc/pbuff/genblk1[114].bf/dout[114]_37[14]
    SLICE_X49Y111        FDRE                                         r  mc/pbuff/genblk1[114].bf/genblk1[3].dat_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.829     1.994    mc/pbuff/genblk1[114].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y111        FDRE                                         r  mc/pbuff/genblk1[114].bf/genblk1[3].dat_reg[38]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X49Y111        FDRE (Hold_fdre_C_D)         0.046     1.789    mc/pbuff/genblk1[114].bf/genblk1[3].dat_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[382].bf/genblk1[1].dat_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[382].bf/genblk1[2].dat_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.229%)  route 0.248ns (63.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.555     1.474    mc/pbuff/genblk1[382].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y70         FDRE                                         r  mc/pbuff/genblk1[382].bf/genblk1[1].dat_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mc/pbuff/genblk1[382].bf/genblk1[1].dat_reg[16]/Q
                         net (fo=2, routed)           0.248     1.864    mc/pbuff/genblk1[382].bf/dout[382]_381[4]
    SLICE_X49Y71         FDRE                                         r  mc/pbuff/genblk1[382].bf/genblk1[2].dat_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.825     1.990    mc/pbuff/genblk1[382].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  mc/pbuff/genblk1[382].bf/genblk1[2].dat_reg[28]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.071     1.810    mc/pbuff/genblk1[382].bf/genblk1[2].dat_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[429].bf/genblk1[1].dat_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[429].bf/genblk1[2].dat_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.928%)  route 0.181ns (55.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.564     1.483    mc/pbuff/genblk1[429].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  mc/pbuff/genblk1[429].bf/genblk1[1].dat_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148     1.631 r  mc/pbuff/genblk1[429].bf/genblk1[1].dat_reg[23]/Q
                         net (fo=2, routed)           0.181     1.813    mc/pbuff/genblk1[429].bf/dout[429]_427[11]
    SLICE_X54Y93         FDRE                                         r  mc/pbuff/genblk1[429].bf/genblk1[2].dat_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.834     1.999    mc/pbuff/genblk1[429].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  mc/pbuff/genblk1[429].bf/genblk1[2].dat_reg[35]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X54Y93         FDRE (Hold_fdre_C_D)         0.011     1.759    mc/pbuff/genblk1[429].bf/genblk1[2].dat_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[576].bf/genblk1[0].dat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[576].bf/genblk1[1].dat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.037%)  route 0.250ns (63.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.643     1.563    mc/pbuff/genblk1[576].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y198        FDRE                                         r  mc/pbuff/genblk1[576].bf/genblk1[0].dat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  mc/pbuff/genblk1[576].bf/genblk1[0].dat_reg[7]/Q
                         net (fo=1, routed)           0.250     1.954    mc/pbuff/genblk1[576].bf/genblk1[0].dat_reg_n_0_[7]
    SLICE_X54Y198        FDRE                                         r  mc/pbuff/genblk1[576].bf/genblk1[1].dat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46821, routed)       0.915     2.080    mc/pbuff/genblk1[576].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y198        FDRE                                         r  mc/pbuff/genblk1[576].bf/genblk1[1].dat_reg[19]/C
                         clock pessimism             -0.255     1.826    
    SLICE_X54Y198        FDRE (Hold_fdre_C_D)         0.075     1.901    mc/pbuff/genblk1[576].bf/genblk1[1].dat_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8    mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8    mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y13   mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y13   mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y28   mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y28   mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0    mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0    mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y14   mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y14   mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y121  mc/pbuff/genblk1[129].bf/genblk1[4].dat_reg[54]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y128  mc/pbuff/genblk1[210].bf/genblk1[5].dat_reg[65]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y114  mc/pbuff/genblk1[210].bf/genblk1[5].dat_reg[71]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y118  mc/pbuff/genblk1[211].bf/genblk1[0].dat_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y118  mc/pbuff/genblk1[211].bf/genblk1[0].dat_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y66   mc/pbuff/genblk1[376].bf/genblk1[2].dat_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y124  mc/pbuff/genblk1[129].bf/genblk1[5].dat_reg[69]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y113  mc/pbuff/genblk1[211].bf/genblk1[0].dat_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y122  mc/pbuff/genblk1[211].bf/genblk1[1].dat_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y122  mc/pbuff/genblk1[211].bf/genblk1[2].dat_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y114  mc/pbuff/genblk1[129].bf/genblk1[4].dat_reg[52]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y117  mc/pbuff/genblk1[129].bf/genblk1[5].dat_reg[60]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y121  mc/pbuff/genblk1[129].bf/genblk1[5].dat_reg[62]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y124  mc/pbuff/genblk1[211].bf/genblk1[0].dat_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y119  mc/pbuff/genblk1[211].bf/genblk1[0].dat_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y54   mc/pbuff/genblk1[294].bf/genblk1[0].dat_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y68   mc/pbuff/genblk1[294].bf/genblk1[1].dat_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y54   mc/pbuff/genblk1[294].bf/genblk1[1].dat_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y58   mc/pbuff/genblk1[294].bf/genblk1[1].dat_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y77   mc/pbuff/genblk1[376].bf/genblk1[1].dat_reg[19]/C



