<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'lenetSynthMatlab_fixpt/inputImg_q1' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.787-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lenetSynthMatlab_fixpt/inputImg_d1' to 0." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.782-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'lenetSynthMatlab_fixpt/inputImg_d1' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.777-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lenetSynthMatlab_fixpt/inputImg_we1' to 0." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.769-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'lenetSynthMatlab_fixpt/inputImg_we1' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.764-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lenetSynthMatlab_fixpt/inputImg_ce1' to 0." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.759-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'lenetSynthMatlab_fixpt/inputImg_ce1' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.750-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lenetSynthMatlab_fixpt/inputImg_address1' to 0." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.741-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'lenetSynthMatlab_fixpt/inputImg_address1' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.736-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'lenetSynthMatlab_fixpt/inputImg_q0' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.732-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lenetSynthMatlab_fixpt/inputImg_d0' to 0." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.718-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'lenetSynthMatlab_fixpt/inputImg_d0' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.701-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lenetSynthMatlab_fixpt/inputImg_we0' to 0." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.685-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'lenetSynthMatlab_fixpt/inputImg_we0' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.679-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lenetSynthMatlab_fixpt/inputImg_ce0' to 0." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.670-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'lenetSynthMatlab_fixpt/inputImg_ce0' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.658-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lenetSynthMatlab_fixpt/inputImg_address0' to 0." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.643-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'lenetSynthMatlab_fixpt/inputImg_address0' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:19:45.632-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_utilization: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2188.535 ; gain = 57.027 ; free physical = 1964 ; free virtual = 4292&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2018.2&#xA;Project:             hls8Bit16Quant&#xA;Solution:            solution1&#xA;Device target:       xc7a100tcsg324-1&#xA;Report date:         Mon Dec 10 15:26:18 EST 2018&#xA;&#xA;&#xA;#=== Post-Implementation Resource usage ===&#xA;SLICE:          655&#xA;LUT:           1607&#xA;FF:            1561&#xA;DSP:              2&#xA;BRAM:             0&#xA;SRL:             11&#xA;#=== Final timing ===&#xA;CP required:    10.000&#xA;CP achieved post-synthesis:    6.635&#xA;CP achieved post-implementation:    7.482&#xA;Timing met" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:26:18.746-0500" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:26:16.477-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 13d164b42&#xA;&#xA;&#xA;Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2203.152 ; gain = 123.621 ; free physical = 995 ; free virtual = 3318&#xA;Post Restoration Checksum: NetGraph: 9ca9366b NumContArr: a06d14d7 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 13d164b42&#xA;&#xA;&#xA;Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2203.152 ; gain = 123.621 ; free physical = 995 ; free virtual = 3319&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 13d164b42&#xA;&#xA;&#xA;Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2216.152 ; gain = 136.621 ; free physical = 979 ; free virtual = 3303&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 13d164b42&#xA;&#xA;&#xA;Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2216.152 ; gain = 136.621 ; free physical = 979 ; free virtual = 3303&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: c3591518&#xA;&#xA;&#xA;Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 974 ; free virtual = 3298" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:26:11.923-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:25:51.963-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:25:51.930-0500" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:24:40.984-0500" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:24:00.272-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_vdy_ram_U/q0_reg[60]) is unused and will be removed from module lenetSynthMatlab_vdy." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.138-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_vdy_ram_U/q0_reg[61]) is unused and will be removed from module lenetSynthMatlab_vdy." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.131-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_vdy_ram_U/q0_reg[62]) is unused and will be removed from module lenetSynthMatlab_vdy." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.123-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_vdy_ram_U/q0_reg[63]) is unused and will be removed from module lenetSynthMatlab_vdy." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.116-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[0]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.109-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[1]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.101-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[2]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.094-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[3]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.087-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[4]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.079-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[5]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.072-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[6]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.065-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[7]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.058-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[8]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.050-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[9]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.044-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[10]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.036-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[11]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.029-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[12]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.020-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[13]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.012-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[14]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:41.004-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[15]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.996-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[16]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.988-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[17]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.965-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[18]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.957-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[19]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.949-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[20]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.941-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[21]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.933-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[22]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.925-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[23]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.918-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[24]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.910-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[25]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.903-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[26]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.897-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[27]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.890-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[28]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.883-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[29]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.877-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[30]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.870-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[31]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.863-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[32]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.856-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[33]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.849-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[34]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.842-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[35]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.835-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[36]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.828-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[37]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.821-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[38]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.814-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[39]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.807-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[40]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.801-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[41]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.794-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[42]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.788-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[43]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.781-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[44]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.774-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[45]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.767-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[46]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.760-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[47]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.753-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[48]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.746-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[49]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.739-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[50]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.732-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[51]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.725-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[52]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.719-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[53]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.712-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[54]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.706-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[55]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.699-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[56]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.693-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[57]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.686-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[58]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.680-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[59]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.674-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[60]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.667-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[61]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.661-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[62]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.654-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[63]) is unused and will be removed from module lenetSynthMatlab_rcU." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.648-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[0]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.641-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[1]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.635-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[2]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.629-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[3]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.622-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[4]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.616-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[5]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.610-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[6]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.603-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[7]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.596-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[8]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.590-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[9]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.583-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[10]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.576-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[11]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.570-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[12]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.563-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[13]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.556-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[14]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.549-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[15]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.543-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[16]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.536-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[17]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.529-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[18]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.523-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[19]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.516-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[20]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.510-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[21]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.504-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[22]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.497-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[23]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.491-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[24]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.485-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[25]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.479-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[26]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.473-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[27]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.467-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[28]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.460-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[29]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.454-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[30]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.448-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[31]) is unused and will be removed from module lenetSynthMatlab_mb6." projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.441-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[0] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.431-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[1] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.424-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[2] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.410-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[3] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.401-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[4] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.392-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[5] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.382-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[6] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.374-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[7] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.368-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_we1 driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.360-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_ce1 driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.353-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[0] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.347-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[1] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.340-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[2] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.332-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[3] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.323-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[4] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.310-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[5] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.300-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[6] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.291-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[7] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.285-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[8] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.278-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[9] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.272-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[0] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.265-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[1] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.259-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[2] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.252-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[3] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.244-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[4] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.238-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[5] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.231-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[6] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.224-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[7] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.218-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_we0 driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.211-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_ce0 driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.203-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[0] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.195-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[1] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.188-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[2] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.179-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[3] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.170-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[4] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.163-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[5] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.156-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[6] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.145-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[7] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.136-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[8] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.128-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[9] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.119-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_i1_reg_497_reg' and it is trimmed from '64' to '41' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1311]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.112-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_i_reg_398_reg' and it is trimmed from '32' to '30' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1322]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.101-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1573_reg' and it is trimmed from '14' to '13' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1777]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.094-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/remd_tmp_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:91]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.084-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/remd_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:191]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.076-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ix_3_reg_499_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/sum.vhd:295]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.070-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:190]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.063-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:182]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.054-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ix_9_reg_573_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:282]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.046-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:190]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.037-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:182]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.030-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/remd_tmp_reg' and it is trimmed from '7' to '6' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:91]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.021-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/remd_reg' and it is trimmed from '7' to '3' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:191]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:40.011-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ix_5_reg_503_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:268]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.991-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:190]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.983-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:182]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.976-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/remd_tmp_reg' and it is trimmed from '7' to '6' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:91]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.969-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/remd_tmp_reg' and it is trimmed from '7' to '6' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:91]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.963-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/remd_reg' and it is trimmed from '7' to '3' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:191]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.956-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/remd_reg' and it is trimmed from '7' to '3' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:191]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.948-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element iy_reg_158_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:430]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.941-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:166]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.932-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:190]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.924-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:182]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.917-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:166]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.908-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:190]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.902-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:182]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.894-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:166]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.888-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:190]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.880-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:182]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.870-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:166]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.864-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:190]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.858-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:182]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.851-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:190]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.842-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:182]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.836-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/dividend0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:165]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.829-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:166]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.822-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/dividend0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:165]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.815-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:190]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.807-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:182]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.799-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:166]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.793-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:190]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.786-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:182]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.779-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U9/lenetSynthMatlab_dEe_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:166]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.773-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U9/lenetSynthMatlab_dEe_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:190]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.766-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U9/lenetSynthMatlab_dEe_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:182]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.761-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:166]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.756-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:190]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.750-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:182]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.745-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:190]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.739-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:182]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.734-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ix_11_reg_1011_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:566]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.728-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ixstart_cast_reg_987_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:568]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.723-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element iy_reg_158_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:431]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.717-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ix_11_reg_1011_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:566]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.710-0500" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.704-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '7' to '6' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:91]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.691-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '9' to '8' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:91]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.684-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:91]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.677-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:91]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.666-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '8' to '7' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:91]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:39.638-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[6]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.639-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[7]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.630-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[8]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.621-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[9]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.613-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[10]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.606-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[11]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.598-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[12]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.591-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[13]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.582-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[14]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.576-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[15]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.570-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port ce0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.564-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[0]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.558-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[1]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.552-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[2]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.545-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[3]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.540-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[4]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.534-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[5]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.527-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[6]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.519-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[7]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.512-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[8]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.506-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[9]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.499-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[10]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.492-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_pcA has unconnected port reset" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.486-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_qcK has unconnected port reset" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.481-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_rcU has unconnected port reset" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.475-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_sc4 has unconnected port reset" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.468-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_tde has unconnected port reset" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.461-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo has unconnected port reset" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.456-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port clk" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.450-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port we0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.444-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[0]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.438-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[1]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.433-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[2]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.428-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[3]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.422-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[4]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.417-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[5]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.412-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[6]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.406-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[7]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.397-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[8]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.390-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[9]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.384-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[10]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.378-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[11]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.371-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[12]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.365-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[13]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.359-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[14]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.353-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[15]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.348-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[16]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.342-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[17]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.333-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[18]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.328-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[19]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.322-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[20]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.317-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[21]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.311-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[22]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.306-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[23]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.299-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[24]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.293-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[25]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.287-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[26]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.279-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[27]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.272-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[28]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.267-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[29]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.261-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[30]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.249-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[31]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.244-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[32]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.238-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[33]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.232-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[34]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.227-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[35]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.222-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[36]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.216-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[37]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.207-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[38]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.202-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[39]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.195-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[40]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.188-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[41]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.181-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[42]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.175-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[43]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.168-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[44]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.162-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[45]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.156-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[46]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.147-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[47]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.141-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[48]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.136-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[49]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.130-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[50]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.125-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[51]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.118-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[52]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.111-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[53]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.105-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[54]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.094-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[55]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.084-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[56]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.079-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[57]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.074-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[58]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.068-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[59]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.063-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[60]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.057-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[61]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.051-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[62]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.045-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[63]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.040-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port ce0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.033-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port addr0[0]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.026-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port addr0[1]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.021-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port addr0[2]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.016-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port addr0[3]" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.011-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenetSynthMatlab_vdy has unconnected port reset" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:15.004-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[0] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.997-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[1] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.992-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[2] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.985-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[3] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.981-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[4] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.976-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[5] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.970-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[6] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.959-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[7] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.952-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_we1 driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.947-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_ce1 driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.941-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[0] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.934-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[1] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.920-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[2] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.914-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[3] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.907-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[4] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.898-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[5] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.887-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[6] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.868-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[7] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.852-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[8] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.844-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[9] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.839-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[0] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.830-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[1] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.826-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[2] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.821-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[3] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.816-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[4] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.812-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[5] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.806-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[6] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.800-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[7] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.793-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_we0 driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.779-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_ce0 driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.764-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[0] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.755-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[1] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.751-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[2] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.741-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[3] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.729-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[4] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.721-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[5] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.710-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[6] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.683-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[7] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.674-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[8] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.670-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[9] driven by constant 0" projectName="hls8Bit16Quant" solutionName="solution1" date="2018-12-10T15:23:14.665-0500" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
