
; RUN: clspv-opt -ReplaceOpenCLBuiltin %s -o %t.ll
; RUN: FileCheck %s < %t.ll

; AUTO-GENERATED TEST FILE
; This test was generated by add_sat_test_gen.cpp.
; Please modify the that file and regenerate the tests to make changes.

target datalayout = "e-p:32:32-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024"
target triple = "spir-unknown-unknown"

define <4 x i32> @add_sat_int4(<4 x i32> %a, <4 x i32> %b) {
entry:
 %call = call <4 x i32> @_Z7add_satDv4_iS_(<4 x i32> %a, <4 x i32> %b)
 ret <4 x i32> %call
}

declare <4 x i32> @_Z7add_satDv4_iS_(<4 x i32>, <4 x i32>)

; CHECK: [[add:%[a-zA-Z0-9_.]+]] = add <4 x i32> %a, %b
; CHECK: [[a_lt0:%[a-zA-Z0-9_.]+]] = icmp slt <4 x i32> %a, zeroinitializer
; CHECK: [[b_lt0:%[a-zA-Z0-9_.]+]] = icmp slt <4 x i32> %b, zeroinitializer
; CHECK: [[both_neg:%[a-zA-Z0-9_.]+]] = and <4 x i1> [[a_lt0]], [[b_lt0]]
; CHECK: [[a_ge0:%[a-zA-Z0-9_.]+]] = xor <4 x i1> [[a_lt0]], <i1 true, i1 true, i1 true, i1 true>
; CHECK: [[b_ge0:%[a-zA-Z0-9_.]+]] = xor <4 x i1> [[b_lt0]], <i1 true, i1 true, i1 true, i1 true>
; CHECK: [[both_pos:%[a-zA-Z0-9_.]+]] = and <4 x i1> [[a_ge0]], [[b_ge0]]
; CHECK: [[add_ge0:%[a-zA-Z0-9_.]+]] = icmp sge <4 x i32> [[add]], zeroinitializer
; CHECK: [[add_lt0:%[a-zA-Z0-9_.]+]] = icmp slt <4 x i32> [[add]], zeroinitializer
; CHECK: [[pos_clamp:%[a-zA-Z0-9_.]+]] = select <4 x i1> [[add_lt0]], <4 x i32> <i32 2147483647, i32 2147483647, i32 2147483647, i32 2147483647>, <4 x i32> [[add]]
; CHECK: [[neg_clamp:%[a-zA-Z0-9_.]+]] = select <4 x i1> [[add_ge0]], <4 x i32> <i32 -2147483648, i32 -2147483648, i32 -2147483648, i32 -2147483648>, <4 x i32> [[add]]
; CHECK: [[sel:%[a-zA-Z0-9_.]+]] = select <4 x i1> [[both_neg]], <4 x i32> [[neg_clamp]], <4 x i32> [[add]]
; CHECK: [[sel2:%[a-zA-Z0-9_.]+]] = select <4 x i1> [[both_pos]], <4 x i32> [[pos_clamp]], <4 x i32> [[sel]]
; CHECK: ret <4 x i32> [[sel2]]
