

================================================================
== Vitis HLS Report for 'rxEngPacketDropper'
================================================================
* Date:           Wed Nov  3 14:24:03 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.659 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       30|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      701|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      701|       66|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_176                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_179                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op19_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op54_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_112_nbreadreq_fu_112_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_98_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          15|          14|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |DataOutApp_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_done                 |   9|          2|    1|          2|
    |rthDropFifo_blk_n       |   9|          2|    1|          2|
    |ureDataPayload_blk_n    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  36|          8|    4|          8|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    1|   0|    1|          0|
    |ap_done_reg                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |    1|   0|    1|          0|
    |currWord_last_V_reg_338                     |    1|   0|    1|          0|
    |repd_state                                  |    1|   0|    1|          0|
    |repd_state_load_reg_313                     |    1|   0|    1|          0|
    |repd_state_load_reg_313_pp0_iter1_reg       |    1|   0|    1|          0|
    |response_drop_V                             |    1|   0|    1|          0|
    |response_drop_V_load_reg_317                |    1|   0|    1|          0|
    |response_drop_V_load_reg_317_pp0_iter1_reg  |    1|   0|    1|          0|
    |response_id_V                               |   16|   0|   16|          0|
    |response_user_myIP_V                        |   32|   0|   32|          0|
    |response_user_myPort_V                      |   16|   0|   16|          0|
    |response_user_theirIP_V                     |   32|   0|   32|          0|
    |response_user_theirPort_V                   |   16|   0|   16|          0|
    |tmp_27_reg_328                              |  512|   0|  512|          0|
    |tmp_28_reg_333                              |   64|   0|   64|          0|
    |tmp_i_112_reg_324                           |    1|   0|    1|          0|
    |tmp_i_112_reg_324_pp0_iter1_reg             |    1|   0|    1|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       |  701|   0|  701|          0|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+------+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits |  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+------+------------+---------------------+--------------+
|ap_clk                  |   in|     1|  ap_ctrl_hs|   rxEngPacketDropper|  return value|
|ap_rst                  |   in|     1|  ap_ctrl_hs|   rxEngPacketDropper|  return value|
|ap_start                |   in|     1|  ap_ctrl_hs|   rxEngPacketDropper|  return value|
|ap_done                 |  out|     1|  ap_ctrl_hs|   rxEngPacketDropper|  return value|
|ap_continue             |   in|     1|  ap_ctrl_hs|   rxEngPacketDropper|  return value|
|ap_idle                 |  out|     1|  ap_ctrl_hs|   rxEngPacketDropper|  return value|
|ap_ready                |  out|     1|  ap_ctrl_hs|   rxEngPacketDropper|  return value|
|rthDropFifo_dout        |   in|   160|     ap_fifo|          rthDropFifo|       pointer|
|rthDropFifo_empty_n     |   in|     1|     ap_fifo|          rthDropFifo|       pointer|
|rthDropFifo_read        |  out|     1|     ap_fifo|          rthDropFifo|       pointer|
|ureDataPayload_dout     |   in|  1024|     ap_fifo|       ureDataPayload|       pointer|
|ureDataPayload_empty_n  |   in|     1|     ap_fifo|       ureDataPayload|       pointer|
|ureDataPayload_read     |  out|     1|     ap_fifo|       ureDataPayload|       pointer|
|DataOutApp_TREADY       |   in|     1|        axis|  DataOutApp_V_dest_V|       pointer|
|DataOutApp_TVALID       |  out|     1|        axis|  DataOutApp_V_dest_V|       pointer|
|DataOutApp_TDEST        |  out|    16|        axis|  DataOutApp_V_dest_V|       pointer|
|DataOutApp_TDATA        |  out|   512|        axis|  DataOutApp_V_data_V|       pointer|
|DataOutApp_TKEEP        |  out|    64|        axis|  DataOutApp_V_keep_V|       pointer|
|DataOutApp_TSTRB        |  out|    64|        axis|  DataOutApp_V_strb_V|       pointer|
|DataOutApp_TUSER        |  out|    96|        axis|  DataOutApp_V_user_V|       pointer|
|DataOutApp_TLAST        |  out|     1|        axis|  DataOutApp_V_last_V|       pointer|
+------------------------+-----+------+------------+---------------------+--------------+

