Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date             : Tue Jun  2 15:36:01 2015
| Host             : ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command          : 
| Design           : fifo_4x16
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 5.624 |
| Dynamic (W)              | 5.530 |
| Device Static (W)        | 0.094 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 56.9  |
| Junction Temperature (C) | 53.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.304 |      261 |       --- |             --- |
|   LUT as Logic |     0.201 |       66 |     20800 |            0.31 |
|   CARRY4       |     0.065 |       39 |      8150 |            0.47 |
|   Register     |     0.023 |      137 |     41600 |            0.32 |
|   BUFG         |     0.015 |        2 |        32 |            6.25 |
|   Others       |     0.000 |        9 |       --- |             --- |
| Signals        |     0.434 |      246 |       --- |             --- |
| Block RAM      |     0.076 |      0.5 |        50 |            1.00 |
| I/O            |     4.716 |       15 |       106 |           14.15 |
| Static Power   |     0.094 |          |           |                 |
| Total          |     5.624 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.872 |       0.844 |      0.028 |
| Vccaux    |       1.800 |     0.186 |       0.172 |      0.014 |
| Vcco33    |       3.300 |     1.327 |       1.326 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------+-----------+
| Name                                            | Power (W) |
+-------------------------------------------------+-----------+
| fifo_4x16                                       |     5.530 |
|   U1                                            |     0.391 |
|     U0                                          |     0.391 |
|       inst_fifo_gen                             |     0.391 |
|         gconvfifo.rf                            |     0.391 |
|           grf.rf                                |     0.391 |
|             gntv_or_sync_fifo.gl0.rd            |     0.183 |
|               gr1.rfwft                         |     0.089 |
|               grss.rsts                         |     0.003 |
|               rpntr                             |     0.091 |
|             gntv_or_sync_fifo.gl0.wr            |     0.110 |
|               gwss.wsts                         |     0.051 |
|               wpntr                             |     0.059 |
|             gntv_or_sync_fifo.mem               |     0.098 |
|               gbm.gbmg.gbmga.ngecc.bmg          |     0.087 |
|                 inst_blk_mem_gen                |     0.087 |
|                   gnativebmg.native_blk_mem_gen |     0.087 |
|                     valid.cstr                  |     0.087 |
|                       ramloop[0].ram.r          |     0.087 |
|                         prim_noinit.ram         |     0.087 |
|             rstblk                              |     0.000 |
+-------------------------------------------------+-----------+


