INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/VIVADO/lab2_4/lab2_4.srcs/sim_1/imports/lab2_4/lab2_4.srcs/sim_1/new/generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/VIVADO/lab2_4/lab2_4.srcs/sim_1/imports/lab2_4/lab2_4.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GaliTingus/Documents/VIVADO/lab2_4/lab2_4.srcs/sim_1/imports/lab2_4/lab2_4.srcs/sim_1/new/tb_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register
