#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5b1ab3d366b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b1ab3d36840 .scope module, "mult_tb" "mult_tb" 3 1;
 .timescale 0 0;
v0x5b1ab3d924f0_0 .var "_rst", 0 0;
v0x5b1ab3d925b0_0 .var "a", 31 0;
v0x5b1ab3d92680_0 .var "b", 31 0;
v0x5b1ab3d92780_0 .var "clk", 0 0;
v0x5b1ab3d92850_0 .net "ready", 0 0, v0x5b1ab3d921b0_0;  1 drivers
v0x5b1ab3d928f0_0 .net "res", 63 0, v0x5b1ab3d92270_0;  1 drivers
v0x5b1ab3d929c0_0 .var "start", 0 0;
S_0x5b1ab3d76f40 .scope module, "_mult" "mult" 3 7, 4 1 0, S_0x5b1ab3d36840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "_rst";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 64 "res";
    .port_info 6 /OUTPUT 1 "ready";
P_0x5b1ab3d77120 .param/l "SZ" 0 4 2, +C4<00000000000000000000000000100000>;
v0x5b1ab3d77200_0 .net "_rst", 0 0, v0x5b1ab3d924f0_0;  1 drivers
v0x5b1ab3d91d10_0 .net "a", 31 0, v0x5b1ab3d925b0_0;  1 drivers
v0x5b1ab3d91df0_0 .var "areg", 31 0;
v0x5b1ab3d91ee0_0 .net "b", 31 0, v0x5b1ab3d92680_0;  1 drivers
v0x5b1ab3d91fc0_0 .var "breg", 63 0;
v0x5b1ab3d920f0_0 .net "clk", 0 0, v0x5b1ab3d92780_0;  1 drivers
v0x5b1ab3d921b0_0 .var "ready", 0 0;
v0x5b1ab3d92270_0 .var "res", 63 0;
v0x5b1ab3d92350_0 .net "start", 0 0, v0x5b1ab3d929c0_0;  1 drivers
E_0x5b1ab3d786b0 .event anyedge, v0x5b1ab3d77200_0, v0x5b1ab3d920f0_0;
    .scope S_0x5b1ab3d76f40;
T_0 ;
    %wait E_0x5b1ab3d786b0;
    %load/vec4 v0x5b1ab3d77200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5b1ab3d92270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b1ab3d921b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b1ab3d91df0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5b1ab3d91fc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5b1ab3d92350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5b1ab3d92270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b1ab3d921b0_0, 0;
    %load/vec4 v0x5b1ab3d91d10_0;
    %assign/vec4 v0x5b1ab3d91df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5b1ab3d91ee0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5b1ab3d91fc0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5b1ab3d91df0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5b1ab3d91df0_0, 0;
    %load/vec4 v0x5b1ab3d91fc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5b1ab3d91fc0_0, 0;
    %load/vec4 v0x5b1ab3d91df0_0;
    %nor/r;
    %assign/vec4 v0x5b1ab3d921b0_0, 0;
    %load/vec4 v0x5b1ab3d92270_0;
    %load/vec4 v0x5b1ab3d91fc0_0;
    %load/vec4 v0x5b1ab3d91df0_0;
    %parti/s 1, 0, 2;
    %replicate 64;
    %and;
    %add;
    %assign/vec4 v0x5b1ab3d92270_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5b1ab3d36840;
T_1 ;
    %vpi_call/w 3 17 "$monitor", $time, " | ", v0x5b1ab3d925b0_0, " * ", v0x5b1ab3d92680_0, " => ", v0x5b1ab3d92850_0, " , ", v0x5b1ab3d928f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b1ab3d924f0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b1ab3d924f0_0, 0, 1;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x5b1ab3d925b0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5b1ab3d92680_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b1ab3d929c0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b1ab3d929c0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x5b1ab3d92780_0;
    %nor/r;
    %store/vec4 v0x5b1ab3d92780_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "src/mult_tb.sv";
    "src/mult.sv";
