
airos_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000016b0  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001844  08001844  00011844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001854  08001854  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08001854  08001854  00011854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800185c  0800185c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800185c  0800185c  0001185c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001860  08001860  00011860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001864  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000109c  2000000c  08001870  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200010a8  08001870  000210a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003bb9  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001190  00000000  00000000  00023c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000004d8  00000000  00000000  00024dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000362  00000000  00000000  000252a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014242  00000000  00000000  00025602  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00005055  00000000  00000000  00039844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007e9d4  00000000  00000000  0003e899  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001120  00000000  00000000  000bd270  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000be390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800182c 	.word	0x0800182c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	0800182c 	.word	0x0800182c

080001d4 <_airos_switch_task>:
.global _airos_switch_task
.extern pre_task
.extern cur_task

_airos_switch_task:
    cpsid I
 80001d4:	b672      	cpsid	i
    pop {r7}
 80001d6:	bc80      	pop	{r7}
    add sp, #0x4
 80001d8:	b001      	add	sp, #4
    mrs r0, PSP
 80001da:	f3ef 8009 	mrs	r0, PSP
    cbz r0, _switch_to
 80001de:	b130      	cbz	r0, 80001ee <_switch_to>
    stmdb r0!, {r4-r11}
 80001e0:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
    vstmdb.32 r0!, {s0-s31}
 80001e4:	ed20 0a20 	vstmdb	r0!, {s0-s31}
    ldr r1, =pre_task
 80001e8:	4907      	ldr	r1, [pc, #28]	; (8000208 <_switch_to+0x1a>)
    ldr r1, [r1]
 80001ea:	6809      	ldr	r1, [r1, #0]
    str r0, [r1]
 80001ec:	6008      	str	r0, [r1, #0]

080001ee <_switch_to>:
_switch_to:
    ldr r0, =cur_task
 80001ee:	4807      	ldr	r0, [pc, #28]	; (800020c <_switch_to+0x1e>)
    ldr r0, [r0]
 80001f0:	6800      	ldr	r0, [r0, #0]
    ldr r1, [r0]
 80001f2:	6801      	ldr	r1, [r0, #0]
    vldmia.32 r1!, {s0-s31}
 80001f4:	ecb1 0a20 	vldmia	r1!, {s0-s31}
    ldmia r1!, {r4-r11}
 80001f8:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
    msr PSP, r1
 80001fc:	f381 8809 	msr	PSP, r1
    mov lr, 0xFFFFFFFD
 8000200:	f06f 0e02 	mvn.w	lr, #2
    cpsie I
 8000204:	b662      	cpsie	i
    bx lr
 8000206:	4770      	bx	lr
    ldr r1, =pre_task
 8000208:	20001098 	.word	0x20001098
    ldr r0, =cur_task
 800020c:	20001094 	.word	0x20001094

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b970 	b.w	8000508 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9e08      	ldr	r6, [sp, #32]
 8000246:	460d      	mov	r5, r1
 8000248:	4604      	mov	r4, r0
 800024a:	460f      	mov	r7, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4694      	mov	ip, r2
 8000254:	d965      	bls.n	8000322 <__udivmoddi4+0xe2>
 8000256:	fab2 f382 	clz	r3, r2
 800025a:	b143      	cbz	r3, 800026e <__udivmoddi4+0x2e>
 800025c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000260:	f1c3 0220 	rsb	r2, r3, #32
 8000264:	409f      	lsls	r7, r3
 8000266:	fa20 f202 	lsr.w	r2, r0, r2
 800026a:	4317      	orrs	r7, r2
 800026c:	409c      	lsls	r4, r3
 800026e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000272:	fa1f f58c 	uxth.w	r5, ip
 8000276:	fbb7 f1fe 	udiv	r1, r7, lr
 800027a:	0c22      	lsrs	r2, r4, #16
 800027c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000280:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000284:	fb01 f005 	mul.w	r0, r1, r5
 8000288:	4290      	cmp	r0, r2
 800028a:	d90a      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028c:	eb1c 0202 	adds.w	r2, ip, r2
 8000290:	f101 37ff 	add.w	r7, r1, #4294967295
 8000294:	f080 811c 	bcs.w	80004d0 <__udivmoddi4+0x290>
 8000298:	4290      	cmp	r0, r2
 800029a:	f240 8119 	bls.w	80004d0 <__udivmoddi4+0x290>
 800029e:	3902      	subs	r1, #2
 80002a0:	4462      	add	r2, ip
 80002a2:	1a12      	subs	r2, r2, r0
 80002a4:	b2a4      	uxth	r4, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002b2:	fb00 f505 	mul.w	r5, r0, r5
 80002b6:	42a5      	cmp	r5, r4
 80002b8:	d90a      	bls.n	80002d0 <__udivmoddi4+0x90>
 80002ba:	eb1c 0404 	adds.w	r4, ip, r4
 80002be:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c2:	f080 8107 	bcs.w	80004d4 <__udivmoddi4+0x294>
 80002c6:	42a5      	cmp	r5, r4
 80002c8:	f240 8104 	bls.w	80004d4 <__udivmoddi4+0x294>
 80002cc:	4464      	add	r4, ip
 80002ce:	3802      	subs	r0, #2
 80002d0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d4:	1b64      	subs	r4, r4, r5
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11e      	cbz	r6, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40dc      	lsrs	r4, r3
 80002dc:	2300      	movs	r3, #0
 80002de:	e9c6 4300 	strd	r4, r3, [r6]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d908      	bls.n	80002fc <__udivmoddi4+0xbc>
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f000 80ed 	beq.w	80004ca <__udivmoddi4+0x28a>
 80002f0:	2100      	movs	r1, #0
 80002f2:	e9c6 0500 	strd	r0, r5, [r6]
 80002f6:	4608      	mov	r0, r1
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	fab3 f183 	clz	r1, r3
 8000300:	2900      	cmp	r1, #0
 8000302:	d149      	bne.n	8000398 <__udivmoddi4+0x158>
 8000304:	42ab      	cmp	r3, r5
 8000306:	d302      	bcc.n	800030e <__udivmoddi4+0xce>
 8000308:	4282      	cmp	r2, r0
 800030a:	f200 80f8 	bhi.w	80004fe <__udivmoddi4+0x2be>
 800030e:	1a84      	subs	r4, r0, r2
 8000310:	eb65 0203 	sbc.w	r2, r5, r3
 8000314:	2001      	movs	r0, #1
 8000316:	4617      	mov	r7, r2
 8000318:	2e00      	cmp	r6, #0
 800031a:	d0e2      	beq.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	e9c6 4700 	strd	r4, r7, [r6]
 8000320:	e7df      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000322:	b902      	cbnz	r2, 8000326 <__udivmoddi4+0xe6>
 8000324:	deff      	udf	#255	; 0xff
 8000326:	fab2 f382 	clz	r3, r2
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8090 	bne.w	8000450 <__udivmoddi4+0x210>
 8000330:	1a8a      	subs	r2, r1, r2
 8000332:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000336:	fa1f fe8c 	uxth.w	lr, ip
 800033a:	2101      	movs	r1, #1
 800033c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000340:	fb07 2015 	mls	r0, r7, r5, r2
 8000344:	0c22      	lsrs	r2, r4, #16
 8000346:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800034a:	fb0e f005 	mul.w	r0, lr, r5
 800034e:	4290      	cmp	r0, r2
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x124>
 8000352:	eb1c 0202 	adds.w	r2, ip, r2
 8000356:	f105 38ff 	add.w	r8, r5, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x122>
 800035c:	4290      	cmp	r0, r2
 800035e:	f200 80cb 	bhi.w	80004f8 <__udivmoddi4+0x2b8>
 8000362:	4645      	mov	r5, r8
 8000364:	1a12      	subs	r2, r2, r0
 8000366:	b2a4      	uxth	r4, r4
 8000368:	fbb2 f0f7 	udiv	r0, r2, r7
 800036c:	fb07 2210 	mls	r2, r7, r0, r2
 8000370:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000374:	fb0e fe00 	mul.w	lr, lr, r0
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x14e>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 32ff 	add.w	r2, r0, #4294967295
 8000384:	d202      	bcs.n	800038c <__udivmoddi4+0x14c>
 8000386:	45a6      	cmp	lr, r4
 8000388:	f200 80bb 	bhi.w	8000502 <__udivmoddi4+0x2c2>
 800038c:	4610      	mov	r0, r2
 800038e:	eba4 040e 	sub.w	r4, r4, lr
 8000392:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000396:	e79f      	b.n	80002d8 <__udivmoddi4+0x98>
 8000398:	f1c1 0720 	rsb	r7, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 fc07 	lsr.w	ip, r2, r7
 80003a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a6:	fa05 f401 	lsl.w	r4, r5, r1
 80003aa:	fa20 f307 	lsr.w	r3, r0, r7
 80003ae:	40fd      	lsrs	r5, r7
 80003b0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b4:	4323      	orrs	r3, r4
 80003b6:	fbb5 f8f9 	udiv	r8, r5, r9
 80003ba:	fa1f fe8c 	uxth.w	lr, ip
 80003be:	fb09 5518 	mls	r5, r9, r8, r5
 80003c2:	0c1c      	lsrs	r4, r3, #16
 80003c4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003c8:	fb08 f50e 	mul.w	r5, r8, lr
 80003cc:	42a5      	cmp	r5, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	fa00 f001 	lsl.w	r0, r0, r1
 80003d6:	d90b      	bls.n	80003f0 <__udivmoddi4+0x1b0>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e0:	f080 8088 	bcs.w	80004f4 <__udivmoddi4+0x2b4>
 80003e4:	42a5      	cmp	r5, r4
 80003e6:	f240 8085 	bls.w	80004f4 <__udivmoddi4+0x2b4>
 80003ea:	f1a8 0802 	sub.w	r8, r8, #2
 80003ee:	4464      	add	r4, ip
 80003f0:	1b64      	subs	r4, r4, r5
 80003f2:	b29d      	uxth	r5, r3
 80003f4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f8:	fb09 4413 	mls	r4, r9, r3, r4
 80003fc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000400:	fb03 fe0e 	mul.w	lr, r3, lr
 8000404:	45a6      	cmp	lr, r4
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x1da>
 8000408:	eb1c 0404 	adds.w	r4, ip, r4
 800040c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000410:	d26c      	bcs.n	80004ec <__udivmoddi4+0x2ac>
 8000412:	45a6      	cmp	lr, r4
 8000414:	d96a      	bls.n	80004ec <__udivmoddi4+0x2ac>
 8000416:	3b02      	subs	r3, #2
 8000418:	4464      	add	r4, ip
 800041a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800041e:	fba3 9502 	umull	r9, r5, r3, r2
 8000422:	eba4 040e 	sub.w	r4, r4, lr
 8000426:	42ac      	cmp	r4, r5
 8000428:	46c8      	mov	r8, r9
 800042a:	46ae      	mov	lr, r5
 800042c:	d356      	bcc.n	80004dc <__udivmoddi4+0x29c>
 800042e:	d053      	beq.n	80004d8 <__udivmoddi4+0x298>
 8000430:	b156      	cbz	r6, 8000448 <__udivmoddi4+0x208>
 8000432:	ebb0 0208 	subs.w	r2, r0, r8
 8000436:	eb64 040e 	sbc.w	r4, r4, lr
 800043a:	fa04 f707 	lsl.w	r7, r4, r7
 800043e:	40ca      	lsrs	r2, r1
 8000440:	40cc      	lsrs	r4, r1
 8000442:	4317      	orrs	r7, r2
 8000444:	e9c6 7400 	strd	r7, r4, [r6]
 8000448:	4618      	mov	r0, r3
 800044a:	2100      	movs	r1, #0
 800044c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000450:	f1c3 0120 	rsb	r1, r3, #32
 8000454:	fa02 fc03 	lsl.w	ip, r2, r3
 8000458:	fa20 f201 	lsr.w	r2, r0, r1
 800045c:	fa25 f101 	lsr.w	r1, r5, r1
 8000460:	409d      	lsls	r5, r3
 8000462:	432a      	orrs	r2, r5
 8000464:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000470:	fb07 1510 	mls	r5, r7, r0, r1
 8000474:	0c11      	lsrs	r1, r2, #16
 8000476:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800047a:	fb00 f50e 	mul.w	r5, r0, lr
 800047e:	428d      	cmp	r5, r1
 8000480:	fa04 f403 	lsl.w	r4, r4, r3
 8000484:	d908      	bls.n	8000498 <__udivmoddi4+0x258>
 8000486:	eb1c 0101 	adds.w	r1, ip, r1
 800048a:	f100 38ff 	add.w	r8, r0, #4294967295
 800048e:	d22f      	bcs.n	80004f0 <__udivmoddi4+0x2b0>
 8000490:	428d      	cmp	r5, r1
 8000492:	d92d      	bls.n	80004f0 <__udivmoddi4+0x2b0>
 8000494:	3802      	subs	r0, #2
 8000496:	4461      	add	r1, ip
 8000498:	1b49      	subs	r1, r1, r5
 800049a:	b292      	uxth	r2, r2
 800049c:	fbb1 f5f7 	udiv	r5, r1, r7
 80004a0:	fb07 1115 	mls	r1, r7, r5, r1
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	fb05 f10e 	mul.w	r1, r5, lr
 80004ac:	4291      	cmp	r1, r2
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x282>
 80004b0:	eb1c 0202 	adds.w	r2, ip, r2
 80004b4:	f105 38ff 	add.w	r8, r5, #4294967295
 80004b8:	d216      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 80004ba:	4291      	cmp	r1, r2
 80004bc:	d914      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 80004be:	3d02      	subs	r5, #2
 80004c0:	4462      	add	r2, ip
 80004c2:	1a52      	subs	r2, r2, r1
 80004c4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004c8:	e738      	b.n	800033c <__udivmoddi4+0xfc>
 80004ca:	4631      	mov	r1, r6
 80004cc:	4630      	mov	r0, r6
 80004ce:	e708      	b.n	80002e2 <__udivmoddi4+0xa2>
 80004d0:	4639      	mov	r1, r7
 80004d2:	e6e6      	b.n	80002a2 <__udivmoddi4+0x62>
 80004d4:	4610      	mov	r0, r2
 80004d6:	e6fb      	b.n	80002d0 <__udivmoddi4+0x90>
 80004d8:	4548      	cmp	r0, r9
 80004da:	d2a9      	bcs.n	8000430 <__udivmoddi4+0x1f0>
 80004dc:	ebb9 0802 	subs.w	r8, r9, r2
 80004e0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004e4:	3b01      	subs	r3, #1
 80004e6:	e7a3      	b.n	8000430 <__udivmoddi4+0x1f0>
 80004e8:	4645      	mov	r5, r8
 80004ea:	e7ea      	b.n	80004c2 <__udivmoddi4+0x282>
 80004ec:	462b      	mov	r3, r5
 80004ee:	e794      	b.n	800041a <__udivmoddi4+0x1da>
 80004f0:	4640      	mov	r0, r8
 80004f2:	e7d1      	b.n	8000498 <__udivmoddi4+0x258>
 80004f4:	46d0      	mov	r8, sl
 80004f6:	e77b      	b.n	80003f0 <__udivmoddi4+0x1b0>
 80004f8:	3d02      	subs	r5, #2
 80004fa:	4462      	add	r2, ip
 80004fc:	e732      	b.n	8000364 <__udivmoddi4+0x124>
 80004fe:	4608      	mov	r0, r1
 8000500:	e70a      	b.n	8000318 <__udivmoddi4+0xd8>
 8000502:	4464      	add	r4, ip
 8000504:	3802      	subs	r0, #2
 8000506:	e742      	b.n	800038e <__udivmoddi4+0x14e>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <task1>:
/* USER CODE BEGIN 0 */
airos_task_t task_task1;
airos_queue_node_t task_node_task1;
addr_t stack_task1[512];
void task1()
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
    while (1)
 8000510:	e7fe      	b.n	8000510 <task1+0x4>

08000512 <task2>:

airos_task_t task_task2;
airos_queue_node_t task_node_task2;
addr_t stack_task2[512];
void task2()
{
 8000512:	b480      	push	{r7}
 8000514:	af00      	add	r7, sp, #0
    while (1)
 8000516:	e7fe      	b.n	8000516 <task2+0x4>

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051e:	f000 f947 	bl	80007b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000522:	f000 f82b 	bl	800057c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000526:	f000 f893 	bl	8000650 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  airos_task_init();
 800052a:	f000 ffb1 	bl	8001490 <airos_task_init>
  airos_task_create(&task_task1, &task_node_task1, stack_task1 + 512, task1, 0, 0);
 800052e:	4a0b      	ldr	r2, [pc, #44]	; (800055c <main+0x44>)
 8000530:	2300      	movs	r3, #0
 8000532:	9301      	str	r3, [sp, #4]
 8000534:	2300      	movs	r3, #0
 8000536:	9300      	str	r3, [sp, #0]
 8000538:	4b09      	ldr	r3, [pc, #36]	; (8000560 <main+0x48>)
 800053a:	490a      	ldr	r1, [pc, #40]	; (8000564 <main+0x4c>)
 800053c:	480a      	ldr	r0, [pc, #40]	; (8000568 <main+0x50>)
 800053e:	f000 ffe1 	bl	8001504 <airos_task_create>
  airos_task_create(&task_task2, &task_node_task2, stack_task2 + 512, task2, 0, 0);
 8000542:	4a0a      	ldr	r2, [pc, #40]	; (800056c <main+0x54>)
 8000544:	2300      	movs	r3, #0
 8000546:	9301      	str	r3, [sp, #4]
 8000548:	2300      	movs	r3, #0
 800054a:	9300      	str	r3, [sp, #0]
 800054c:	4b08      	ldr	r3, [pc, #32]	; (8000570 <main+0x58>)
 800054e:	4909      	ldr	r1, [pc, #36]	; (8000574 <main+0x5c>)
 8000550:	4809      	ldr	r0, [pc, #36]	; (8000578 <main+0x60>)
 8000552:	f000 ffd7 	bl	8001504 <airos_task_create>
  airos_task_enable_schedule();
 8000556:	f000 ff8f 	bl	8001478 <airos_task_enable_schedule>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800055a:	e7fe      	b.n	800055a <main+0x42>
 800055c:	20000844 	.word	0x20000844
 8000560:	0800050d 	.word	0x0800050d
 8000564:	20000038 	.word	0x20000038
 8000568:	20000028 	.word	0x20000028
 800056c:	20001060 	.word	0x20001060
 8000570:	08000513 	.word	0x08000513
 8000574:	20000854 	.word	0x20000854
 8000578:	20000844 	.word	0x20000844

0800057c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b094      	sub	sp, #80	; 0x50
 8000580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000582:	f107 0320 	add.w	r3, r7, #32
 8000586:	2230      	movs	r2, #48	; 0x30
 8000588:	2100      	movs	r1, #0
 800058a:	4618      	mov	r0, r3
 800058c:	f001 f922 	bl	80017d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000590:	f107 030c 	add.w	r3, r7, #12
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]
 800059e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005a0:	2300      	movs	r3, #0
 80005a2:	60bb      	str	r3, [r7, #8]
 80005a4:	4b28      	ldr	r3, [pc, #160]	; (8000648 <SystemClock_Config+0xcc>)
 80005a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005a8:	4a27      	ldr	r2, [pc, #156]	; (8000648 <SystemClock_Config+0xcc>)
 80005aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005ae:	6413      	str	r3, [r2, #64]	; 0x40
 80005b0:	4b25      	ldr	r3, [pc, #148]	; (8000648 <SystemClock_Config+0xcc>)
 80005b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005b8:	60bb      	str	r3, [r7, #8]
 80005ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80005bc:	2300      	movs	r3, #0
 80005be:	607b      	str	r3, [r7, #4]
 80005c0:	4b22      	ldr	r3, [pc, #136]	; (800064c <SystemClock_Config+0xd0>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80005c8:	4a20      	ldr	r2, [pc, #128]	; (800064c <SystemClock_Config+0xd0>)
 80005ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005ce:	6013      	str	r3, [r2, #0]
 80005d0:	4b1e      	ldr	r3, [pc, #120]	; (800064c <SystemClock_Config+0xd0>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005d8:	607b      	str	r3, [r7, #4]
 80005da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005dc:	2302      	movs	r3, #2
 80005de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005e0:	2301      	movs	r3, #1
 80005e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005e4:	2310      	movs	r3, #16
 80005e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005e8:	2302      	movs	r3, #2
 80005ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005ec:	2300      	movs	r3, #0
 80005ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005f0:	2308      	movs	r3, #8
 80005f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80005f4:	2354      	movs	r3, #84	; 0x54
 80005f6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005f8:	2302      	movs	r3, #2
 80005fa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80005fc:	2304      	movs	r3, #4
 80005fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000600:	f107 0320 	add.w	r3, r7, #32
 8000604:	4618      	mov	r0, r3
 8000606:	f000 fa2b 	bl	8000a60 <HAL_RCC_OscConfig>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000610:	f000 f838 	bl	8000684 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000614:	230f      	movs	r3, #15
 8000616:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000618:	2302      	movs	r3, #2
 800061a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800061c:	2300      	movs	r3, #0
 800061e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000620:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000624:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000626:	2300      	movs	r3, #0
 8000628:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800062a:	f107 030c 	add.w	r3, r7, #12
 800062e:	2102      	movs	r1, #2
 8000630:	4618      	mov	r0, r3
 8000632:	f000 fc8d 	bl	8000f50 <HAL_RCC_ClockConfig>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800063c:	f000 f822 	bl	8000684 <Error_Handler>
  }
}
 8000640:	bf00      	nop
 8000642:	3750      	adds	r7, #80	; 0x50
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	40023800 	.word	0x40023800
 800064c:	40007000 	.word	0x40007000

08000650 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000656:	2300      	movs	r3, #0
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	4b09      	ldr	r3, [pc, #36]	; (8000680 <MX_GPIO_Init+0x30>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065e:	4a08      	ldr	r2, [pc, #32]	; (8000680 <MX_GPIO_Init+0x30>)
 8000660:	f043 0301 	orr.w	r3, r3, #1
 8000664:	6313      	str	r3, [r2, #48]	; 0x30
 8000666:	4b06      	ldr	r3, [pc, #24]	; (8000680 <MX_GPIO_Init+0x30>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066a:	f003 0301 	and.w	r3, r3, #1
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000672:	bf00      	nop
 8000674:	370c      	adds	r7, #12
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	40023800 	.word	0x40023800

08000684 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000688:	b672      	cpsid	i
}
 800068a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800068c:	e7fe      	b.n	800068c <Error_Handler+0x8>
	...

08000690 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000696:	2300      	movs	r3, #0
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	4b10      	ldr	r3, [pc, #64]	; (80006dc <HAL_MspInit+0x4c>)
 800069c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800069e:	4a0f      	ldr	r2, [pc, #60]	; (80006dc <HAL_MspInit+0x4c>)
 80006a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006a4:	6453      	str	r3, [r2, #68]	; 0x44
 80006a6:	4b0d      	ldr	r3, [pc, #52]	; (80006dc <HAL_MspInit+0x4c>)
 80006a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006ae:	607b      	str	r3, [r7, #4]
 80006b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b2:	2300      	movs	r3, #0
 80006b4:	603b      	str	r3, [r7, #0]
 80006b6:	4b09      	ldr	r3, [pc, #36]	; (80006dc <HAL_MspInit+0x4c>)
 80006b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ba:	4a08      	ldr	r2, [pc, #32]	; (80006dc <HAL_MspInit+0x4c>)
 80006bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006c0:	6413      	str	r3, [r2, #64]	; 0x40
 80006c2:	4b06      	ldr	r3, [pc, #24]	; (80006dc <HAL_MspInit+0x4c>)
 80006c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006ca:	603b      	str	r3, [r7, #0]
 80006cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	40023800 	.word	0x40023800

080006e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006e4:	e7fe      	b.n	80006e4 <NMI_Handler+0x4>

080006e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006e6:	b480      	push	{r7}
 80006e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006ea:	e7fe      	b.n	80006ea <HardFault_Handler+0x4>

080006ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006f0:	e7fe      	b.n	80006f0 <MemManage_Handler+0x4>

080006f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006f2:	b480      	push	{r7}
 80006f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006f6:	e7fe      	b.n	80006f6 <BusFault_Handler+0x4>

080006f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006fc:	e7fe      	b.n	80006fc <UsageFault_Handler+0x4>

080006fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006fe:	b480      	push	{r7}
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000702:	bf00      	nop
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr

0800070c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000710:	bf00      	nop
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr

0800071a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800071a:	b580      	push	{r7, lr}
 800071c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
	_airos_switch_task();
 800071e:	f7ff fd59 	bl	80001d4 <_airos_switch_task>
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000722:	bf00      	nop
 8000724:	bd80      	pop	{r7, pc}

08000726 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000726:	b580      	push	{r7, lr}
 8000728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800072a:	f000 f893 	bl	8000854 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  airos_task_schedule();
 800072e:	f000 ff93 	bl	8001658 <airos_task_schedule>
  /* USER CODE END SysTick_IRQn 1 */
}
 8000732:	bf00      	nop
 8000734:	bd80      	pop	{r7, pc}
	...

08000738 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800073c:	4b06      	ldr	r3, [pc, #24]	; (8000758 <SystemInit+0x20>)
 800073e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000742:	4a05      	ldr	r2, [pc, #20]	; (8000758 <SystemInit+0x20>)
 8000744:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000748:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800074c:	bf00      	nop
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	e000ed00 	.word	0xe000ed00

0800075c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800075c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000794 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000760:	f7ff ffea 	bl	8000738 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000764:	480c      	ldr	r0, [pc, #48]	; (8000798 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000766:	490d      	ldr	r1, [pc, #52]	; (800079c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000768:	4a0d      	ldr	r2, [pc, #52]	; (80007a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800076a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800076c:	e002      	b.n	8000774 <LoopCopyDataInit>

0800076e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800076e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000770:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000772:	3304      	adds	r3, #4

08000774 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000774:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000776:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000778:	d3f9      	bcc.n	800076e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800077a:	4a0a      	ldr	r2, [pc, #40]	; (80007a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800077c:	4c0a      	ldr	r4, [pc, #40]	; (80007a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800077e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000780:	e001      	b.n	8000786 <LoopFillZerobss>

08000782 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000782:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000784:	3204      	adds	r2, #4

08000786 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000786:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000788:	d3fb      	bcc.n	8000782 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800078a:	f001 f82b 	bl	80017e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800078e:	f7ff fec3 	bl	8000518 <main>
  bx  lr    
 8000792:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000794:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000798:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800079c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007a0:	08001864 	.word	0x08001864
  ldr r2, =_sbss
 80007a4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007a8:	200010a8 	.word	0x200010a8

080007ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80007ac:	e7fe      	b.n	80007ac <ADC_IRQHandler>
	...

080007b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80007b4:	4b0e      	ldr	r3, [pc, #56]	; (80007f0 <HAL_Init+0x40>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	4a0d      	ldr	r2, [pc, #52]	; (80007f0 <HAL_Init+0x40>)
 80007ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80007c0:	4b0b      	ldr	r3, [pc, #44]	; (80007f0 <HAL_Init+0x40>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a0a      	ldr	r2, [pc, #40]	; (80007f0 <HAL_Init+0x40>)
 80007c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80007ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007cc:	4b08      	ldr	r3, [pc, #32]	; (80007f0 <HAL_Init+0x40>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a07      	ldr	r2, [pc, #28]	; (80007f0 <HAL_Init+0x40>)
 80007d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007d8:	2003      	movs	r0, #3
 80007da:	f000 f90d 	bl	80009f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007de:	200f      	movs	r0, #15
 80007e0:	f000 f808 	bl	80007f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007e4:	f7ff ff54 	bl	8000690 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40023c00 	.word	0x40023c00

080007f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007fc:	4b12      	ldr	r3, [pc, #72]	; (8000848 <HAL_InitTick+0x54>)
 80007fe:	681a      	ldr	r2, [r3, #0]
 8000800:	4b12      	ldr	r3, [pc, #72]	; (800084c <HAL_InitTick+0x58>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	4619      	mov	r1, r3
 8000806:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800080a:	fbb3 f3f1 	udiv	r3, r3, r1
 800080e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000812:	4618      	mov	r0, r3
 8000814:	f000 f917 	bl	8000a46 <HAL_SYSTICK_Config>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800081e:	2301      	movs	r3, #1
 8000820:	e00e      	b.n	8000840 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	2b0f      	cmp	r3, #15
 8000826:	d80a      	bhi.n	800083e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000828:	2200      	movs	r2, #0
 800082a:	6879      	ldr	r1, [r7, #4]
 800082c:	f04f 30ff 	mov.w	r0, #4294967295
 8000830:	f000 f8ed 	bl	8000a0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000834:	4a06      	ldr	r2, [pc, #24]	; (8000850 <HAL_InitTick+0x5c>)
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800083a:	2300      	movs	r3, #0
 800083c:	e000      	b.n	8000840 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800083e:	2301      	movs	r3, #1
}
 8000840:	4618      	mov	r0, r3
 8000842:	3708      	adds	r7, #8
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20000000 	.word	0x20000000
 800084c:	20000008 	.word	0x20000008
 8000850:	20000004 	.word	0x20000004

08000854 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000858:	4b06      	ldr	r3, [pc, #24]	; (8000874 <HAL_IncTick+0x20>)
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	461a      	mov	r2, r3
 800085e:	4b06      	ldr	r3, [pc, #24]	; (8000878 <HAL_IncTick+0x24>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4413      	add	r3, r2
 8000864:	4a04      	ldr	r2, [pc, #16]	; (8000878 <HAL_IncTick+0x24>)
 8000866:	6013      	str	r3, [r2, #0]
}
 8000868:	bf00      	nop
 800086a:	46bd      	mov	sp, r7
 800086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop
 8000874:	20000008 	.word	0x20000008
 8000878:	20001060 	.word	0x20001060

0800087c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  return uwTick;
 8000880:	4b03      	ldr	r3, [pc, #12]	; (8000890 <HAL_GetTick+0x14>)
 8000882:	681b      	ldr	r3, [r3, #0]
}
 8000884:	4618      	mov	r0, r3
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop
 8000890:	20001060 	.word	0x20001060

08000894 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000894:	b480      	push	{r7}
 8000896:	b085      	sub	sp, #20
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	f003 0307 	and.w	r3, r3, #7
 80008a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008a4:	4b0c      	ldr	r3, [pc, #48]	; (80008d8 <__NVIC_SetPriorityGrouping+0x44>)
 80008a6:	68db      	ldr	r3, [r3, #12]
 80008a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008aa:	68ba      	ldr	r2, [r7, #8]
 80008ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008b0:	4013      	ands	r3, r2
 80008b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008b8:	68bb      	ldr	r3, [r7, #8]
 80008ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008c6:	4a04      	ldr	r2, [pc, #16]	; (80008d8 <__NVIC_SetPriorityGrouping+0x44>)
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	60d3      	str	r3, [r2, #12]
}
 80008cc:	bf00      	nop
 80008ce:	3714      	adds	r7, #20
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr
 80008d8:	e000ed00 	.word	0xe000ed00

080008dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008e0:	4b04      	ldr	r3, [pc, #16]	; (80008f4 <__NVIC_GetPriorityGrouping+0x18>)
 80008e2:	68db      	ldr	r3, [r3, #12]
 80008e4:	0a1b      	lsrs	r3, r3, #8
 80008e6:	f003 0307 	and.w	r3, r3, #7
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr
 80008f4:	e000ed00 	.word	0xe000ed00

080008f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	4603      	mov	r3, r0
 8000900:	6039      	str	r1, [r7, #0]
 8000902:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000908:	2b00      	cmp	r3, #0
 800090a:	db0a      	blt.n	8000922 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	b2da      	uxtb	r2, r3
 8000910:	490c      	ldr	r1, [pc, #48]	; (8000944 <__NVIC_SetPriority+0x4c>)
 8000912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000916:	0112      	lsls	r2, r2, #4
 8000918:	b2d2      	uxtb	r2, r2
 800091a:	440b      	add	r3, r1
 800091c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000920:	e00a      	b.n	8000938 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	b2da      	uxtb	r2, r3
 8000926:	4908      	ldr	r1, [pc, #32]	; (8000948 <__NVIC_SetPriority+0x50>)
 8000928:	79fb      	ldrb	r3, [r7, #7]
 800092a:	f003 030f 	and.w	r3, r3, #15
 800092e:	3b04      	subs	r3, #4
 8000930:	0112      	lsls	r2, r2, #4
 8000932:	b2d2      	uxtb	r2, r2
 8000934:	440b      	add	r3, r1
 8000936:	761a      	strb	r2, [r3, #24]
}
 8000938:	bf00      	nop
 800093a:	370c      	adds	r7, #12
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr
 8000944:	e000e100 	.word	0xe000e100
 8000948:	e000ed00 	.word	0xe000ed00

0800094c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800094c:	b480      	push	{r7}
 800094e:	b089      	sub	sp, #36	; 0x24
 8000950:	af00      	add	r7, sp, #0
 8000952:	60f8      	str	r0, [r7, #12]
 8000954:	60b9      	str	r1, [r7, #8]
 8000956:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	f003 0307 	and.w	r3, r3, #7
 800095e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000960:	69fb      	ldr	r3, [r7, #28]
 8000962:	f1c3 0307 	rsb	r3, r3, #7
 8000966:	2b04      	cmp	r3, #4
 8000968:	bf28      	it	cs
 800096a:	2304      	movcs	r3, #4
 800096c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800096e:	69fb      	ldr	r3, [r7, #28]
 8000970:	3304      	adds	r3, #4
 8000972:	2b06      	cmp	r3, #6
 8000974:	d902      	bls.n	800097c <NVIC_EncodePriority+0x30>
 8000976:	69fb      	ldr	r3, [r7, #28]
 8000978:	3b03      	subs	r3, #3
 800097a:	e000      	b.n	800097e <NVIC_EncodePriority+0x32>
 800097c:	2300      	movs	r3, #0
 800097e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000980:	f04f 32ff 	mov.w	r2, #4294967295
 8000984:	69bb      	ldr	r3, [r7, #24]
 8000986:	fa02 f303 	lsl.w	r3, r2, r3
 800098a:	43da      	mvns	r2, r3
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	401a      	ands	r2, r3
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000994:	f04f 31ff 	mov.w	r1, #4294967295
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	fa01 f303 	lsl.w	r3, r1, r3
 800099e:	43d9      	mvns	r1, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009a4:	4313      	orrs	r3, r2
         );
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3724      	adds	r7, #36	; 0x24
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
	...

080009b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	3b01      	subs	r3, #1
 80009c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009c4:	d301      	bcc.n	80009ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009c6:	2301      	movs	r3, #1
 80009c8:	e00f      	b.n	80009ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009ca:	4a0a      	ldr	r2, [pc, #40]	; (80009f4 <SysTick_Config+0x40>)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	3b01      	subs	r3, #1
 80009d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009d2:	210f      	movs	r1, #15
 80009d4:	f04f 30ff 	mov.w	r0, #4294967295
 80009d8:	f7ff ff8e 	bl	80008f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009dc:	4b05      	ldr	r3, [pc, #20]	; (80009f4 <SysTick_Config+0x40>)
 80009de:	2200      	movs	r2, #0
 80009e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009e2:	4b04      	ldr	r3, [pc, #16]	; (80009f4 <SysTick_Config+0x40>)
 80009e4:	2207      	movs	r2, #7
 80009e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009e8:	2300      	movs	r3, #0
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	3708      	adds	r7, #8
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	e000e010 	.word	0xe000e010

080009f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a00:	6878      	ldr	r0, [r7, #4]
 8000a02:	f7ff ff47 	bl	8000894 <__NVIC_SetPriorityGrouping>
}
 8000a06:	bf00      	nop
 8000a08:	3708      	adds	r7, #8
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}

08000a0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a0e:	b580      	push	{r7, lr}
 8000a10:	b086      	sub	sp, #24
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	4603      	mov	r3, r0
 8000a16:	60b9      	str	r1, [r7, #8]
 8000a18:	607a      	str	r2, [r7, #4]
 8000a1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a20:	f7ff ff5c 	bl	80008dc <__NVIC_GetPriorityGrouping>
 8000a24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a26:	687a      	ldr	r2, [r7, #4]
 8000a28:	68b9      	ldr	r1, [r7, #8]
 8000a2a:	6978      	ldr	r0, [r7, #20]
 8000a2c:	f7ff ff8e 	bl	800094c <NVIC_EncodePriority>
 8000a30:	4602      	mov	r2, r0
 8000a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a36:	4611      	mov	r1, r2
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ff5d 	bl	80008f8 <__NVIC_SetPriority>
}
 8000a3e:	bf00      	nop
 8000a40:	3718      	adds	r7, #24
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f7ff ffb0 	bl	80009b4 <SysTick_Config>
 8000a54:	4603      	mov	r3, r0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d101      	bne.n	8000a72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	e267      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d075      	beq.n	8000b6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000a7e:	4b88      	ldr	r3, [pc, #544]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000a80:	689b      	ldr	r3, [r3, #8]
 8000a82:	f003 030c 	and.w	r3, r3, #12
 8000a86:	2b04      	cmp	r3, #4
 8000a88:	d00c      	beq.n	8000aa4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a8a:	4b85      	ldr	r3, [pc, #532]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000a8c:	689b      	ldr	r3, [r3, #8]
 8000a8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000a92:	2b08      	cmp	r3, #8
 8000a94:	d112      	bne.n	8000abc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a96:	4b82      	ldr	r3, [pc, #520]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000a9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000aa2:	d10b      	bne.n	8000abc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000aa4:	4b7e      	ldr	r3, [pc, #504]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d05b      	beq.n	8000b68 <HAL_RCC_OscConfig+0x108>
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d157      	bne.n	8000b68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	e242      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ac4:	d106      	bne.n	8000ad4 <HAL_RCC_OscConfig+0x74>
 8000ac6:	4b76      	ldr	r3, [pc, #472]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4a75      	ldr	r2, [pc, #468]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000acc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ad0:	6013      	str	r3, [r2, #0]
 8000ad2:	e01d      	b.n	8000b10 <HAL_RCC_OscConfig+0xb0>
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000adc:	d10c      	bne.n	8000af8 <HAL_RCC_OscConfig+0x98>
 8000ade:	4b70      	ldr	r3, [pc, #448]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a6f      	ldr	r2, [pc, #444]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000ae4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ae8:	6013      	str	r3, [r2, #0]
 8000aea:	4b6d      	ldr	r3, [pc, #436]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4a6c      	ldr	r2, [pc, #432]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000af0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000af4:	6013      	str	r3, [r2, #0]
 8000af6:	e00b      	b.n	8000b10 <HAL_RCC_OscConfig+0xb0>
 8000af8:	4b69      	ldr	r3, [pc, #420]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a68      	ldr	r2, [pc, #416]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000afe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b02:	6013      	str	r3, [r2, #0]
 8000b04:	4b66      	ldr	r3, [pc, #408]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a65      	ldr	r2, [pc, #404]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000b0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d013      	beq.n	8000b40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b18:	f7ff feb0 	bl	800087c <HAL_GetTick>
 8000b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b1e:	e008      	b.n	8000b32 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b20:	f7ff feac 	bl	800087c <HAL_GetTick>
 8000b24:	4602      	mov	r2, r0
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	2b64      	cmp	r3, #100	; 0x64
 8000b2c:	d901      	bls.n	8000b32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000b2e:	2303      	movs	r3, #3
 8000b30:	e207      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b32:	4b5b      	ldr	r3, [pc, #364]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d0f0      	beq.n	8000b20 <HAL_RCC_OscConfig+0xc0>
 8000b3e:	e014      	b.n	8000b6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b40:	f7ff fe9c 	bl	800087c <HAL_GetTick>
 8000b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b46:	e008      	b.n	8000b5a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b48:	f7ff fe98 	bl	800087c <HAL_GetTick>
 8000b4c:	4602      	mov	r2, r0
 8000b4e:	693b      	ldr	r3, [r7, #16]
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	2b64      	cmp	r3, #100	; 0x64
 8000b54:	d901      	bls.n	8000b5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000b56:	2303      	movs	r3, #3
 8000b58:	e1f3      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b5a:	4b51      	ldr	r3, [pc, #324]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d1f0      	bne.n	8000b48 <HAL_RCC_OscConfig+0xe8>
 8000b66:	e000      	b.n	8000b6a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f003 0302 	and.w	r3, r3, #2
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d063      	beq.n	8000c3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000b76:	4b4a      	ldr	r3, [pc, #296]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000b78:	689b      	ldr	r3, [r3, #8]
 8000b7a:	f003 030c 	and.w	r3, r3, #12
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d00b      	beq.n	8000b9a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000b82:	4b47      	ldr	r3, [pc, #284]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000b84:	689b      	ldr	r3, [r3, #8]
 8000b86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000b8a:	2b08      	cmp	r3, #8
 8000b8c:	d11c      	bne.n	8000bc8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000b8e:	4b44      	ldr	r3, [pc, #272]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d116      	bne.n	8000bc8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b9a:	4b41      	ldr	r3, [pc, #260]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f003 0302 	and.w	r3, r3, #2
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d005      	beq.n	8000bb2 <HAL_RCC_OscConfig+0x152>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	68db      	ldr	r3, [r3, #12]
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d001      	beq.n	8000bb2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	e1c7      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bb2:	4b3b      	ldr	r3, [pc, #236]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	691b      	ldr	r3, [r3, #16]
 8000bbe:	00db      	lsls	r3, r3, #3
 8000bc0:	4937      	ldr	r1, [pc, #220]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bc6:	e03a      	b.n	8000c3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	68db      	ldr	r3, [r3, #12]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d020      	beq.n	8000c12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000bd0:	4b34      	ldr	r3, [pc, #208]	; (8000ca4 <HAL_RCC_OscConfig+0x244>)
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bd6:	f7ff fe51 	bl	800087c <HAL_GetTick>
 8000bda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bdc:	e008      	b.n	8000bf0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bde:	f7ff fe4d 	bl	800087c <HAL_GetTick>
 8000be2:	4602      	mov	r2, r0
 8000be4:	693b      	ldr	r3, [r7, #16]
 8000be6:	1ad3      	subs	r3, r2, r3
 8000be8:	2b02      	cmp	r3, #2
 8000bea:	d901      	bls.n	8000bf0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000bec:	2303      	movs	r3, #3
 8000bee:	e1a8      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bf0:	4b2b      	ldr	r3, [pc, #172]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f003 0302 	and.w	r3, r3, #2
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d0f0      	beq.n	8000bde <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bfc:	4b28      	ldr	r3, [pc, #160]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	691b      	ldr	r3, [r3, #16]
 8000c08:	00db      	lsls	r3, r3, #3
 8000c0a:	4925      	ldr	r1, [pc, #148]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	600b      	str	r3, [r1, #0]
 8000c10:	e015      	b.n	8000c3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c12:	4b24      	ldr	r3, [pc, #144]	; (8000ca4 <HAL_RCC_OscConfig+0x244>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c18:	f7ff fe30 	bl	800087c <HAL_GetTick>
 8000c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c1e:	e008      	b.n	8000c32 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c20:	f7ff fe2c 	bl	800087c <HAL_GetTick>
 8000c24:	4602      	mov	r2, r0
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	2b02      	cmp	r3, #2
 8000c2c:	d901      	bls.n	8000c32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	e187      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c32:	4b1b      	ldr	r3, [pc, #108]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f003 0302 	and.w	r3, r3, #2
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d1f0      	bne.n	8000c20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f003 0308 	and.w	r3, r3, #8
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d036      	beq.n	8000cb8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	695b      	ldr	r3, [r3, #20]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d016      	beq.n	8000c80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c52:	4b15      	ldr	r3, [pc, #84]	; (8000ca8 <HAL_RCC_OscConfig+0x248>)
 8000c54:	2201      	movs	r2, #1
 8000c56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c58:	f7ff fe10 	bl	800087c <HAL_GetTick>
 8000c5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c5e:	e008      	b.n	8000c72 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c60:	f7ff fe0c 	bl	800087c <HAL_GetTick>
 8000c64:	4602      	mov	r2, r0
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	1ad3      	subs	r3, r2, r3
 8000c6a:	2b02      	cmp	r3, #2
 8000c6c:	d901      	bls.n	8000c72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	e167      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c72:	4b0b      	ldr	r3, [pc, #44]	; (8000ca0 <HAL_RCC_OscConfig+0x240>)
 8000c74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c76:	f003 0302 	and.w	r3, r3, #2
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d0f0      	beq.n	8000c60 <HAL_RCC_OscConfig+0x200>
 8000c7e:	e01b      	b.n	8000cb8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c80:	4b09      	ldr	r3, [pc, #36]	; (8000ca8 <HAL_RCC_OscConfig+0x248>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c86:	f7ff fdf9 	bl	800087c <HAL_GetTick>
 8000c8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c8c:	e00e      	b.n	8000cac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c8e:	f7ff fdf5 	bl	800087c <HAL_GetTick>
 8000c92:	4602      	mov	r2, r0
 8000c94:	693b      	ldr	r3, [r7, #16]
 8000c96:	1ad3      	subs	r3, r2, r3
 8000c98:	2b02      	cmp	r3, #2
 8000c9a:	d907      	bls.n	8000cac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000c9c:	2303      	movs	r3, #3
 8000c9e:	e150      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
 8000ca0:	40023800 	.word	0x40023800
 8000ca4:	42470000 	.word	0x42470000
 8000ca8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cac:	4b88      	ldr	r3, [pc, #544]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000cae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000cb0:	f003 0302 	and.w	r3, r3, #2
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d1ea      	bne.n	8000c8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	f003 0304 	and.w	r3, r3, #4
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	f000 8097 	beq.w	8000df4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cca:	4b81      	ldr	r3, [pc, #516]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d10f      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	60bb      	str	r3, [r7, #8]
 8000cda:	4b7d      	ldr	r3, [pc, #500]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cde:	4a7c      	ldr	r2, [pc, #496]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000ce0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ce4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ce6:	4b7a      	ldr	r3, [pc, #488]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cee:	60bb      	str	r3, [r7, #8]
 8000cf0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cf6:	4b77      	ldr	r3, [pc, #476]	; (8000ed4 <HAL_RCC_OscConfig+0x474>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d118      	bne.n	8000d34 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d02:	4b74      	ldr	r3, [pc, #464]	; (8000ed4 <HAL_RCC_OscConfig+0x474>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a73      	ldr	r2, [pc, #460]	; (8000ed4 <HAL_RCC_OscConfig+0x474>)
 8000d08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d0e:	f7ff fdb5 	bl	800087c <HAL_GetTick>
 8000d12:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d14:	e008      	b.n	8000d28 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d16:	f7ff fdb1 	bl	800087c <HAL_GetTick>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	1ad3      	subs	r3, r2, r3
 8000d20:	2b02      	cmp	r3, #2
 8000d22:	d901      	bls.n	8000d28 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000d24:	2303      	movs	r3, #3
 8000d26:	e10c      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d28:	4b6a      	ldr	r3, [pc, #424]	; (8000ed4 <HAL_RCC_OscConfig+0x474>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d0f0      	beq.n	8000d16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	689b      	ldr	r3, [r3, #8]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d106      	bne.n	8000d4a <HAL_RCC_OscConfig+0x2ea>
 8000d3c:	4b64      	ldr	r3, [pc, #400]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000d3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d40:	4a63      	ldr	r2, [pc, #396]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000d42:	f043 0301 	orr.w	r3, r3, #1
 8000d46:	6713      	str	r3, [r2, #112]	; 0x70
 8000d48:	e01c      	b.n	8000d84 <HAL_RCC_OscConfig+0x324>
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	689b      	ldr	r3, [r3, #8]
 8000d4e:	2b05      	cmp	r3, #5
 8000d50:	d10c      	bne.n	8000d6c <HAL_RCC_OscConfig+0x30c>
 8000d52:	4b5f      	ldr	r3, [pc, #380]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000d54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d56:	4a5e      	ldr	r2, [pc, #376]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000d58:	f043 0304 	orr.w	r3, r3, #4
 8000d5c:	6713      	str	r3, [r2, #112]	; 0x70
 8000d5e:	4b5c      	ldr	r3, [pc, #368]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d62:	4a5b      	ldr	r2, [pc, #364]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000d64:	f043 0301 	orr.w	r3, r3, #1
 8000d68:	6713      	str	r3, [r2, #112]	; 0x70
 8000d6a:	e00b      	b.n	8000d84 <HAL_RCC_OscConfig+0x324>
 8000d6c:	4b58      	ldr	r3, [pc, #352]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000d6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d70:	4a57      	ldr	r2, [pc, #348]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000d72:	f023 0301 	bic.w	r3, r3, #1
 8000d76:	6713      	str	r3, [r2, #112]	; 0x70
 8000d78:	4b55      	ldr	r3, [pc, #340]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d7c:	4a54      	ldr	r2, [pc, #336]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000d7e:	f023 0304 	bic.w	r3, r3, #4
 8000d82:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	689b      	ldr	r3, [r3, #8]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d015      	beq.n	8000db8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d8c:	f7ff fd76 	bl	800087c <HAL_GetTick>
 8000d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d92:	e00a      	b.n	8000daa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d94:	f7ff fd72 	bl	800087c <HAL_GetTick>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d901      	bls.n	8000daa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000da6:	2303      	movs	r3, #3
 8000da8:	e0cb      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000daa:	4b49      	ldr	r3, [pc, #292]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000dae:	f003 0302 	and.w	r3, r3, #2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d0ee      	beq.n	8000d94 <HAL_RCC_OscConfig+0x334>
 8000db6:	e014      	b.n	8000de2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000db8:	f7ff fd60 	bl	800087c <HAL_GetTick>
 8000dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dbe:	e00a      	b.n	8000dd6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dc0:	f7ff fd5c 	bl	800087c <HAL_GetTick>
 8000dc4:	4602      	mov	r2, r0
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d901      	bls.n	8000dd6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	e0b5      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dd6:	4b3e      	ldr	r3, [pc, #248]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000dd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000dda:	f003 0302 	and.w	r3, r3, #2
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d1ee      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000de2:	7dfb      	ldrb	r3, [r7, #23]
 8000de4:	2b01      	cmp	r3, #1
 8000de6:	d105      	bne.n	8000df4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000de8:	4b39      	ldr	r3, [pc, #228]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dec:	4a38      	ldr	r2, [pc, #224]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000dee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000df2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	699b      	ldr	r3, [r3, #24]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	f000 80a1 	beq.w	8000f40 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000dfe:	4b34      	ldr	r3, [pc, #208]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	f003 030c 	and.w	r3, r3, #12
 8000e06:	2b08      	cmp	r3, #8
 8000e08:	d05c      	beq.n	8000ec4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	699b      	ldr	r3, [r3, #24]
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	d141      	bne.n	8000e96 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e12:	4b31      	ldr	r3, [pc, #196]	; (8000ed8 <HAL_RCC_OscConfig+0x478>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e18:	f7ff fd30 	bl	800087c <HAL_GetTick>
 8000e1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e1e:	e008      	b.n	8000e32 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e20:	f7ff fd2c 	bl	800087c <HAL_GetTick>
 8000e24:	4602      	mov	r2, r0
 8000e26:	693b      	ldr	r3, [r7, #16]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	2b02      	cmp	r3, #2
 8000e2c:	d901      	bls.n	8000e32 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8000e2e:	2303      	movs	r3, #3
 8000e30:	e087      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e32:	4b27      	ldr	r3, [pc, #156]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d1f0      	bne.n	8000e20 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	69da      	ldr	r2, [r3, #28]
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	6a1b      	ldr	r3, [r3, #32]
 8000e46:	431a      	orrs	r2, r3
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e4c:	019b      	lsls	r3, r3, #6
 8000e4e:	431a      	orrs	r2, r3
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e54:	085b      	lsrs	r3, r3, #1
 8000e56:	3b01      	subs	r3, #1
 8000e58:	041b      	lsls	r3, r3, #16
 8000e5a:	431a      	orrs	r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e60:	061b      	lsls	r3, r3, #24
 8000e62:	491b      	ldr	r1, [pc, #108]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000e64:	4313      	orrs	r3, r2
 8000e66:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e68:	4b1b      	ldr	r3, [pc, #108]	; (8000ed8 <HAL_RCC_OscConfig+0x478>)
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e6e:	f7ff fd05 	bl	800087c <HAL_GetTick>
 8000e72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e74:	e008      	b.n	8000e88 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e76:	f7ff fd01 	bl	800087c <HAL_GetTick>
 8000e7a:	4602      	mov	r2, r0
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	1ad3      	subs	r3, r2, r3
 8000e80:	2b02      	cmp	r3, #2
 8000e82:	d901      	bls.n	8000e88 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000e84:	2303      	movs	r3, #3
 8000e86:	e05c      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e88:	4b11      	ldr	r3, [pc, #68]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d0f0      	beq.n	8000e76 <HAL_RCC_OscConfig+0x416>
 8000e94:	e054      	b.n	8000f40 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e96:	4b10      	ldr	r3, [pc, #64]	; (8000ed8 <HAL_RCC_OscConfig+0x478>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e9c:	f7ff fcee 	bl	800087c <HAL_GetTick>
 8000ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ea2:	e008      	b.n	8000eb6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ea4:	f7ff fcea 	bl	800087c <HAL_GetTick>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	d901      	bls.n	8000eb6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	e045      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000eb6:	4b06      	ldr	r3, [pc, #24]	; (8000ed0 <HAL_RCC_OscConfig+0x470>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d1f0      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x444>
 8000ec2:	e03d      	b.n	8000f40 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d107      	bne.n	8000edc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e038      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
 8000ed0:	40023800 	.word	0x40023800
 8000ed4:	40007000 	.word	0x40007000
 8000ed8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8000edc:	4b1b      	ldr	r3, [pc, #108]	; (8000f4c <HAL_RCC_OscConfig+0x4ec>)
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	699b      	ldr	r3, [r3, #24]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d028      	beq.n	8000f3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	d121      	bne.n	8000f3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f02:	429a      	cmp	r2, r3
 8000f04:	d11a      	bne.n	8000f3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000f06:	68fa      	ldr	r2, [r7, #12]
 8000f08:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	687a      	ldr	r2, [r7, #4]
 8000f10:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000f12:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d111      	bne.n	8000f3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f22:	085b      	lsrs	r3, r3, #1
 8000f24:	3b01      	subs	r3, #1
 8000f26:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	d107      	bne.n	8000f3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f36:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	d001      	beq.n	8000f40 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	e000      	b.n	8000f42 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8000f40:	2300      	movs	r3, #0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3718      	adds	r7, #24
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	40023800 	.word	0x40023800

08000f50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d101      	bne.n	8000f64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f60:	2301      	movs	r3, #1
 8000f62:	e0cc      	b.n	80010fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000f64:	4b68      	ldr	r3, [pc, #416]	; (8001108 <HAL_RCC_ClockConfig+0x1b8>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f003 0307 	and.w	r3, r3, #7
 8000f6c:	683a      	ldr	r2, [r7, #0]
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	d90c      	bls.n	8000f8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f72:	4b65      	ldr	r3, [pc, #404]	; (8001108 <HAL_RCC_ClockConfig+0x1b8>)
 8000f74:	683a      	ldr	r2, [r7, #0]
 8000f76:	b2d2      	uxtb	r2, r2
 8000f78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f7a:	4b63      	ldr	r3, [pc, #396]	; (8001108 <HAL_RCC_ClockConfig+0x1b8>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0307 	and.w	r3, r3, #7
 8000f82:	683a      	ldr	r2, [r7, #0]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	d001      	beq.n	8000f8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e0b8      	b.n	80010fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f003 0302 	and.w	r3, r3, #2
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d020      	beq.n	8000fda <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f003 0304 	and.w	r3, r3, #4
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d005      	beq.n	8000fb0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fa4:	4b59      	ldr	r3, [pc, #356]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	4a58      	ldr	r2, [pc, #352]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 8000faa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000fae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f003 0308 	and.w	r3, r3, #8
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d005      	beq.n	8000fc8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000fbc:	4b53      	ldr	r3, [pc, #332]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 8000fbe:	689b      	ldr	r3, [r3, #8]
 8000fc0:	4a52      	ldr	r2, [pc, #328]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 8000fc2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000fc6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fc8:	4b50      	ldr	r3, [pc, #320]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 8000fca:	689b      	ldr	r3, [r3, #8]
 8000fcc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	494d      	ldr	r1, [pc, #308]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d044      	beq.n	8001070 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d107      	bne.n	8000ffe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fee:	4b47      	ldr	r3, [pc, #284]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d119      	bne.n	800102e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e07f      	b.n	80010fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	2b02      	cmp	r3, #2
 8001004:	d003      	beq.n	800100e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800100a:	2b03      	cmp	r3, #3
 800100c:	d107      	bne.n	800101e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800100e:	4b3f      	ldr	r3, [pc, #252]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001016:	2b00      	cmp	r3, #0
 8001018:	d109      	bne.n	800102e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	e06f      	b.n	80010fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800101e:	4b3b      	ldr	r3, [pc, #236]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 0302 	and.w	r3, r3, #2
 8001026:	2b00      	cmp	r3, #0
 8001028:	d101      	bne.n	800102e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800102a:	2301      	movs	r3, #1
 800102c:	e067      	b.n	80010fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800102e:	4b37      	ldr	r3, [pc, #220]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	f023 0203 	bic.w	r2, r3, #3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	4934      	ldr	r1, [pc, #208]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 800103c:	4313      	orrs	r3, r2
 800103e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001040:	f7ff fc1c 	bl	800087c <HAL_GetTick>
 8001044:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001046:	e00a      	b.n	800105e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001048:	f7ff fc18 	bl	800087c <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	f241 3288 	movw	r2, #5000	; 0x1388
 8001056:	4293      	cmp	r3, r2
 8001058:	d901      	bls.n	800105e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800105a:	2303      	movs	r3, #3
 800105c:	e04f      	b.n	80010fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800105e:	4b2b      	ldr	r3, [pc, #172]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 8001060:	689b      	ldr	r3, [r3, #8]
 8001062:	f003 020c 	and.w	r2, r3, #12
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	429a      	cmp	r2, r3
 800106e:	d1eb      	bne.n	8001048 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001070:	4b25      	ldr	r3, [pc, #148]	; (8001108 <HAL_RCC_ClockConfig+0x1b8>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 0307 	and.w	r3, r3, #7
 8001078:	683a      	ldr	r2, [r7, #0]
 800107a:	429a      	cmp	r2, r3
 800107c:	d20c      	bcs.n	8001098 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800107e:	4b22      	ldr	r3, [pc, #136]	; (8001108 <HAL_RCC_ClockConfig+0x1b8>)
 8001080:	683a      	ldr	r2, [r7, #0]
 8001082:	b2d2      	uxtb	r2, r2
 8001084:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001086:	4b20      	ldr	r3, [pc, #128]	; (8001108 <HAL_RCC_ClockConfig+0x1b8>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f003 0307 	and.w	r3, r3, #7
 800108e:	683a      	ldr	r2, [r7, #0]
 8001090:	429a      	cmp	r2, r3
 8001092:	d001      	beq.n	8001098 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001094:	2301      	movs	r3, #1
 8001096:	e032      	b.n	80010fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f003 0304 	and.w	r3, r3, #4
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d008      	beq.n	80010b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010a4:	4b19      	ldr	r3, [pc, #100]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	4916      	ldr	r1, [pc, #88]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 80010b2:	4313      	orrs	r3, r2
 80010b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f003 0308 	and.w	r3, r3, #8
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d009      	beq.n	80010d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80010c2:	4b12      	ldr	r3, [pc, #72]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	691b      	ldr	r3, [r3, #16]
 80010ce:	00db      	lsls	r3, r3, #3
 80010d0:	490e      	ldr	r1, [pc, #56]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 80010d2:	4313      	orrs	r3, r2
 80010d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010d6:	f000 f821 	bl	800111c <HAL_RCC_GetSysClockFreq>
 80010da:	4602      	mov	r2, r0
 80010dc:	4b0b      	ldr	r3, [pc, #44]	; (800110c <HAL_RCC_ClockConfig+0x1bc>)
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	091b      	lsrs	r3, r3, #4
 80010e2:	f003 030f 	and.w	r3, r3, #15
 80010e6:	490a      	ldr	r1, [pc, #40]	; (8001110 <HAL_RCC_ClockConfig+0x1c0>)
 80010e8:	5ccb      	ldrb	r3, [r1, r3]
 80010ea:	fa22 f303 	lsr.w	r3, r2, r3
 80010ee:	4a09      	ldr	r2, [pc, #36]	; (8001114 <HAL_RCC_ClockConfig+0x1c4>)
 80010f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <HAL_RCC_ClockConfig+0x1c8>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff fb7c 	bl	80007f4 <HAL_InitTick>

  return HAL_OK;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3710      	adds	r7, #16
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40023c00 	.word	0x40023c00
 800110c:	40023800 	.word	0x40023800
 8001110:	08001844 	.word	0x08001844
 8001114:	20000000 	.word	0x20000000
 8001118:	20000004 	.word	0x20000004

0800111c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800111c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001120:	b090      	sub	sp, #64	; 0x40
 8001122:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001124:	2300      	movs	r3, #0
 8001126:	637b      	str	r3, [r7, #52]	; 0x34
 8001128:	2300      	movs	r3, #0
 800112a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800112c:	2300      	movs	r3, #0
 800112e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001130:	2300      	movs	r3, #0
 8001132:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001134:	4b59      	ldr	r3, [pc, #356]	; (800129c <HAL_RCC_GetSysClockFreq+0x180>)
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	f003 030c 	and.w	r3, r3, #12
 800113c:	2b08      	cmp	r3, #8
 800113e:	d00d      	beq.n	800115c <HAL_RCC_GetSysClockFreq+0x40>
 8001140:	2b08      	cmp	r3, #8
 8001142:	f200 80a1 	bhi.w	8001288 <HAL_RCC_GetSysClockFreq+0x16c>
 8001146:	2b00      	cmp	r3, #0
 8001148:	d002      	beq.n	8001150 <HAL_RCC_GetSysClockFreq+0x34>
 800114a:	2b04      	cmp	r3, #4
 800114c:	d003      	beq.n	8001156 <HAL_RCC_GetSysClockFreq+0x3a>
 800114e:	e09b      	b.n	8001288 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001150:	4b53      	ldr	r3, [pc, #332]	; (80012a0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001152:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001154:	e09b      	b.n	800128e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001156:	4b53      	ldr	r3, [pc, #332]	; (80012a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001158:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800115a:	e098      	b.n	800128e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800115c:	4b4f      	ldr	r3, [pc, #316]	; (800129c <HAL_RCC_GetSysClockFreq+0x180>)
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001164:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001166:	4b4d      	ldr	r3, [pc, #308]	; (800129c <HAL_RCC_GetSysClockFreq+0x180>)
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d028      	beq.n	80011c4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001172:	4b4a      	ldr	r3, [pc, #296]	; (800129c <HAL_RCC_GetSysClockFreq+0x180>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	099b      	lsrs	r3, r3, #6
 8001178:	2200      	movs	r2, #0
 800117a:	623b      	str	r3, [r7, #32]
 800117c:	627a      	str	r2, [r7, #36]	; 0x24
 800117e:	6a3b      	ldr	r3, [r7, #32]
 8001180:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001184:	2100      	movs	r1, #0
 8001186:	4b47      	ldr	r3, [pc, #284]	; (80012a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001188:	fb03 f201 	mul.w	r2, r3, r1
 800118c:	2300      	movs	r3, #0
 800118e:	fb00 f303 	mul.w	r3, r0, r3
 8001192:	4413      	add	r3, r2
 8001194:	4a43      	ldr	r2, [pc, #268]	; (80012a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001196:	fba0 1202 	umull	r1, r2, r0, r2
 800119a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800119c:	460a      	mov	r2, r1
 800119e:	62ba      	str	r2, [r7, #40]	; 0x28
 80011a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80011a2:	4413      	add	r3, r2
 80011a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011a8:	2200      	movs	r2, #0
 80011aa:	61bb      	str	r3, [r7, #24]
 80011ac:	61fa      	str	r2, [r7, #28]
 80011ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80011b2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80011b6:	f7ff f82b 	bl	8000210 <__aeabi_uldivmod>
 80011ba:	4602      	mov	r2, r0
 80011bc:	460b      	mov	r3, r1
 80011be:	4613      	mov	r3, r2
 80011c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80011c2:	e053      	b.n	800126c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80011c4:	4b35      	ldr	r3, [pc, #212]	; (800129c <HAL_RCC_GetSysClockFreq+0x180>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	099b      	lsrs	r3, r3, #6
 80011ca:	2200      	movs	r2, #0
 80011cc:	613b      	str	r3, [r7, #16]
 80011ce:	617a      	str	r2, [r7, #20]
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80011d6:	f04f 0b00 	mov.w	fp, #0
 80011da:	4652      	mov	r2, sl
 80011dc:	465b      	mov	r3, fp
 80011de:	f04f 0000 	mov.w	r0, #0
 80011e2:	f04f 0100 	mov.w	r1, #0
 80011e6:	0159      	lsls	r1, r3, #5
 80011e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80011ec:	0150      	lsls	r0, r2, #5
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	ebb2 080a 	subs.w	r8, r2, sl
 80011f6:	eb63 090b 	sbc.w	r9, r3, fp
 80011fa:	f04f 0200 	mov.w	r2, #0
 80011fe:	f04f 0300 	mov.w	r3, #0
 8001202:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001206:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800120a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800120e:	ebb2 0408 	subs.w	r4, r2, r8
 8001212:	eb63 0509 	sbc.w	r5, r3, r9
 8001216:	f04f 0200 	mov.w	r2, #0
 800121a:	f04f 0300 	mov.w	r3, #0
 800121e:	00eb      	lsls	r3, r5, #3
 8001220:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001224:	00e2      	lsls	r2, r4, #3
 8001226:	4614      	mov	r4, r2
 8001228:	461d      	mov	r5, r3
 800122a:	eb14 030a 	adds.w	r3, r4, sl
 800122e:	603b      	str	r3, [r7, #0]
 8001230:	eb45 030b 	adc.w	r3, r5, fp
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	f04f 0200 	mov.w	r2, #0
 800123a:	f04f 0300 	mov.w	r3, #0
 800123e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001242:	4629      	mov	r1, r5
 8001244:	028b      	lsls	r3, r1, #10
 8001246:	4621      	mov	r1, r4
 8001248:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800124c:	4621      	mov	r1, r4
 800124e:	028a      	lsls	r2, r1, #10
 8001250:	4610      	mov	r0, r2
 8001252:	4619      	mov	r1, r3
 8001254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001256:	2200      	movs	r2, #0
 8001258:	60bb      	str	r3, [r7, #8]
 800125a:	60fa      	str	r2, [r7, #12]
 800125c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001260:	f7fe ffd6 	bl	8000210 <__aeabi_uldivmod>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	4613      	mov	r3, r2
 800126a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800126c:	4b0b      	ldr	r3, [pc, #44]	; (800129c <HAL_RCC_GetSysClockFreq+0x180>)
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	0c1b      	lsrs	r3, r3, #16
 8001272:	f003 0303 	and.w	r3, r3, #3
 8001276:	3301      	adds	r3, #1
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800127c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800127e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001280:	fbb2 f3f3 	udiv	r3, r2, r3
 8001284:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001286:	e002      	b.n	800128e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001288:	4b05      	ldr	r3, [pc, #20]	; (80012a0 <HAL_RCC_GetSysClockFreq+0x184>)
 800128a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800128c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800128e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001290:	4618      	mov	r0, r3
 8001292:	3740      	adds	r7, #64	; 0x40
 8001294:	46bd      	mov	sp, r7
 8001296:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800129a:	bf00      	nop
 800129c:	40023800 	.word	0x40023800
 80012a0:	00f42400 	.word	0x00f42400
 80012a4:	017d7840 	.word	0x017d7840

080012a8 <airos_queue_node_init>:
#include "airos_queue.h"

void airos_queue_node_init(airos_queue_node_t *node, void *val)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	6039      	str	r1, [r7, #0]
	node->nextNode = node;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	687a      	ldr	r2, [r7, #4]
 80012b6:	609a      	str	r2, [r3, #8]
	node->preNode = node;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	687a      	ldr	r2, [r7, #4]
 80012bc:	605a      	str	r2, [r3, #4]
	node->value = val;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	683a      	ldr	r2, [r7, #0]
 80012c2:	601a      	str	r2, [r3, #0]
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <airos_queue_add_round_tail>:
	}
	airos_queue_add_pre(parent_node, node);
}

void airos_queue_add_round_tail(airos_queue_node_t *parent_node, airos_queue_node_t *node)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	6039      	str	r1, [r7, #0]
	airos_queue_node_t *parent_node_pre = parent_node->preNode;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	60fb      	str	r3, [r7, #12]
	parent_node->preNode = node;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	683a      	ldr	r2, [r7, #0]
 80012e4:	605a      	str	r2, [r3, #4]
	node->nextNode = parent_node;
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	609a      	str	r2, [r3, #8]
	node->preNode = parent_node_pre;
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	68fa      	ldr	r2, [r7, #12]
 80012f0:	605a      	str	r2, [r3, #4]
	parent_node_pre->nextNode = node;
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	683a      	ldr	r2, [r7, #0]
 80012f6:	609a      	str	r2, [r3, #8]
}
 80012f8:	bf00      	nop
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <airos_queue_remove_node>:

void airos_queue_remove_node(airos_queue_node_t *node)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
	if (node->nextNode == node)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	429a      	cmp	r2, r3
 8001314:	d108      	bne.n	8001328 <airos_queue_remove_node+0x24>
	{
		node->preNode->nextNode = node->preNode;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	6852      	ldr	r2, [r2, #4]
 800131e:	609a      	str	r2, [r3, #8]
		node->preNode = node;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	605a      	str	r2, [r3, #4]
		node->preNode->nextNode = node->nextNode;
		node->nextNode->preNode = node->preNode;
		node->preNode = node;
		node->nextNode = node;
	}
}
 8001326:	e01d      	b.n	8001364 <airos_queue_remove_node+0x60>
	else if (node->preNode == node)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	429a      	cmp	r2, r3
 8001330:	d108      	bne.n	8001344 <airos_queue_remove_node+0x40>
		node->nextNode->preNode = node->nextNode;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	6892      	ldr	r2, [r2, #8]
 800133a:	605a      	str	r2, [r3, #4]
		node->nextNode = node;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	609a      	str	r2, [r3, #8]
}
 8001342:	e00f      	b.n	8001364 <airos_queue_remove_node+0x60>
		node->preNode->nextNode = node->nextNode;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	6892      	ldr	r2, [r2, #8]
 800134c:	609a      	str	r2, [r3, #8]
		node->nextNode->preNode = node->preNode;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	6852      	ldr	r2, [r2, #4]
 8001356:	605a      	str	r2, [r3, #4]
		node->preNode = node;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	605a      	str	r2, [r3, #4]
		node->nextNode = node;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	687a      	ldr	r2, [r7, #4]
 8001362:	609a      	str	r2, [r3, #8]
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <__NVIC_SetPriority>:
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	6039      	str	r1, [r7, #0]
 800137a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800137c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001380:	2b00      	cmp	r3, #0
 8001382:	db0a      	blt.n	800139a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	b2da      	uxtb	r2, r3
 8001388:	490c      	ldr	r1, [pc, #48]	; (80013bc <__NVIC_SetPriority+0x4c>)
 800138a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138e:	0112      	lsls	r2, r2, #4
 8001390:	b2d2      	uxtb	r2, r2
 8001392:	440b      	add	r3, r1
 8001394:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001398:	e00a      	b.n	80013b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	b2da      	uxtb	r2, r3
 800139e:	4908      	ldr	r1, [pc, #32]	; (80013c0 <__NVIC_SetPriority+0x50>)
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	f003 030f 	and.w	r3, r3, #15
 80013a6:	3b04      	subs	r3, #4
 80013a8:	0112      	lsls	r2, r2, #4
 80013aa:	b2d2      	uxtb	r2, r2
 80013ac:	440b      	add	r3, r1
 80013ae:	761a      	strb	r2, [r3, #24]
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr
 80013bc:	e000e100 	.word	0xe000e100
 80013c0:	e000ed00 	.word	0xe000ed00

080013c4 <SysTick_Config>:
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	3b01      	subs	r3, #1
 80013d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013d4:	d301      	bcc.n	80013da <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80013d6:	2301      	movs	r3, #1
 80013d8:	e00f      	b.n	80013fa <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013da:	4a0a      	ldr	r2, [pc, #40]	; (8001404 <SysTick_Config+0x40>)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3b01      	subs	r3, #1
 80013e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013e2:	210f      	movs	r1, #15
 80013e4:	f04f 30ff 	mov.w	r0, #4294967295
 80013e8:	f7ff ffc2 	bl	8001370 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013ec:	4b05      	ldr	r3, [pc, #20]	; (8001404 <SysTick_Config+0x40>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013f2:	4b04      	ldr	r3, [pc, #16]	; (8001404 <SysTick_Config+0x40>)
 80013f4:	2207      	movs	r2, #7
 80013f6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80013f8:	2300      	movs	r3, #0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	e000e010 	.word	0xe000e010

08001408 <airos_task_cpu_setup>:
airos_queue_node_t *pre_task_node;

static int schedule_enable = 0;

inline static void airos_task_cpu_setup()
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
    // Set SystemTick and PendSV priority
	HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800140c:	2200      	movs	r2, #0
 800140e:	210f      	movs	r1, #15
 8001410:	f06f 0001 	mvn.w	r0, #1
 8001414:	f7ff fafb 	bl	8000a0e <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8001418:	2200      	movs	r2, #0
 800141a:	210f      	movs	r1, #15
 800141c:	f04f 30ff 	mov.w	r0, #4294967295
 8001420:	f7ff faf5 	bl	8000a0e <HAL_NVIC_SetPriority>
	SysTick_Config(84000000 / 100);
 8001424:	4802      	ldr	r0, [pc, #8]	; (8001430 <airos_task_cpu_setup+0x28>)
 8001426:	f7ff ffcd 	bl	80013c4 <SysTick_Config>
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	000cd140 	.word	0x000cd140

08001434 <airos_disable_irq>:

inline static void airos_disable_irq()
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001438:	b672      	cpsid	i
}
 800143a:	bf00      	nop
	__disable_irq();
}
 800143c:	bf00      	nop
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr

08001446 <airos_enable_irq>:

inline static void airos_enable_irq()
{
 8001446:	b480      	push	{r7}
 8001448:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 800144a:	b662      	cpsie	i
}
 800144c:	bf00      	nop
	__enable_irq();
}
 800144e:	bf00      	nop
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <airos_trigger_pendsv>:

inline static void airos_trigger_pendsv()
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
     SCB->ICSR |= 1 << 28;
 800145c:	4b05      	ldr	r3, [pc, #20]	; (8001474 <airos_trigger_pendsv+0x1c>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	4a04      	ldr	r2, [pc, #16]	; (8001474 <airos_trigger_pendsv+0x1c>)
 8001462:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001466:	6053      	str	r3, [r2, #4]
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	e000ed00 	.word	0xe000ed00

08001478 <airos_task_enable_schedule>:

void airos_task_enable_schedule()
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
    schedule_enable = 1;
 800147c:	4b03      	ldr	r3, [pc, #12]	; (800148c <airos_task_enable_schedule+0x14>)
 800147e:	2201      	movs	r2, #1
 8001480:	601a      	str	r2, [r3, #0]
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	200010a4 	.word	0x200010a4

08001490 <airos_task_init>:
//    {
//    }
//}

void airos_task_init()
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
    for (unsigned char i = 0; i < PRIORITY_MAX; i++)
 8001496:	2300      	movs	r3, #0
 8001498:	71fb      	strb	r3, [r7, #7]
 800149a:	e00e      	b.n	80014ba <airos_task_init+0x2a>
    {
        airos_queue_node_init(task_queue_ready + i, 0);
 800149c:	79fa      	ldrb	r2, [r7, #7]
 800149e:	4613      	mov	r3, r2
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	4413      	add	r3, r2
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	461a      	mov	r2, r3
 80014a8:	4b10      	ldr	r3, [pc, #64]	; (80014ec <airos_task_init+0x5c>)
 80014aa:	4413      	add	r3, r2
 80014ac:	2100      	movs	r1, #0
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff fefa 	bl	80012a8 <airos_queue_node_init>
    for (unsigned char i = 0; i < PRIORITY_MAX; i++)
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	3301      	adds	r3, #1
 80014b8:	71fb      	strb	r3, [r7, #7]
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d9ed      	bls.n	800149c <airos_task_init+0xc>
    }
    airos_queue_node_init(&task_queue_suspend, 0);
 80014c0:	2100      	movs	r1, #0
 80014c2:	480b      	ldr	r0, [pc, #44]	; (80014f0 <airos_task_init+0x60>)
 80014c4:	f7ff fef0 	bl	80012a8 <airos_queue_node_init>
    pre_task = 0;
 80014c8:	4b0a      	ldr	r3, [pc, #40]	; (80014f4 <airos_task_init+0x64>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
    pre_task_node = 0;
 80014ce:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <airos_task_init+0x68>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
    cur_task = 0;
 80014d4:	4b09      	ldr	r3, [pc, #36]	; (80014fc <airos_task_init+0x6c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
    cur_task_node = 0;
 80014da:	4b09      	ldr	r3, [pc, #36]	; (8001500 <airos_task_init+0x70>)
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
    airos_task_cpu_setup();
 80014e0:	f7ff ff92 	bl	8001408 <airos_task_cpu_setup>
}
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20001064 	.word	0x20001064
 80014f0:	20001088 	.word	0x20001088
 80014f4:	20001098 	.word	0x20001098
 80014f8:	200010a0 	.word	0x200010a0
 80014fc:	20001094 	.word	0x20001094
 8001500:	2000109c 	.word	0x2000109c

08001504 <airos_task_create>:

void airos_task_create(airos_task_t *task, airos_queue_node_t *task_node, addr_t *stack, task_func_t entry, unsigned char id, unsigned char priority)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	607a      	str	r2, [r7, #4]
 8001510:	603b      	str	r3, [r7, #0]
    // init structure
    airos_queue_node_init(task_node, task);
 8001512:	68f9      	ldr	r1, [r7, #12]
 8001514:	68b8      	ldr	r0, [r7, #8]
 8001516:	f7ff fec7 	bl	80012a8 <airos_queue_node_init>
    task->entry = entry;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	683a      	ldr	r2, [r7, #0]
 800151e:	605a      	str	r2, [r3, #4]
    task->id = id;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001526:	721a      	strb	r2, [r3, #8]
    task->status = AIROS_TASK_READY;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	2200      	movs	r2, #0
 800152c:	725a      	strb	r2, [r3, #9]
    task->priority = priority;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001534:	729a      	strb	r2, [r3, #10]
    // init stack
    *(--stack) = (void*)0x01000000; // XPSR
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	3b04      	subs	r3, #4
 800153a:	607b      	str	r3, [r7, #4]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001542:	601a      	str	r2, [r3, #0]
    *(--stack) = (void*)entry;      // r15(pc)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	3b04      	subs	r3, #4
 8001548:	607b      	str	r3, [r7, #4]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	683a      	ldr	r2, [r7, #0]
 800154e:	601a      	str	r2, [r3, #0]
    *(--stack) = (void*)0x14;       // R14(LR)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	3b04      	subs	r3, #4
 8001554:	607b      	str	r3, [r7, #4]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2214      	movs	r2, #20
 800155a:	601a      	str	r2, [r3, #0]
    *(--stack) = (void*)0x12;       // R12
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	3b04      	subs	r3, #4
 8001560:	607b      	str	r3, [r7, #4]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2212      	movs	r2, #18
 8001566:	601a      	str	r2, [r3, #0]
    *(--stack) = (void*)0x03;       // R3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	3b04      	subs	r3, #4
 800156c:	607b      	str	r3, [r7, #4]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2203      	movs	r2, #3
 8001572:	601a      	str	r2, [r3, #0]
    *(--stack) = (void*)0x02;       // R2
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	3b04      	subs	r3, #4
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2202      	movs	r2, #2
 800157e:	601a      	str	r2, [r3, #0]
    *(--stack) = (void*)0x01;       // R1
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	3b04      	subs	r3, #4
 8001584:	607b      	str	r3, [r7, #4]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2201      	movs	r2, #1
 800158a:	601a      	str	r2, [r3, #0]
    *(--stack) = (void*)0x0;        // R0
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	3b04      	subs	r3, #4
 8001590:	607b      	str	r3, [r7, #4]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
    // user regs
    *(--stack) = (void*)0x11; 		// R11
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	3b04      	subs	r3, #4
 800159c:	607b      	str	r3, [r7, #4]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2211      	movs	r2, #17
 80015a2:	601a      	str	r2, [r3, #0]
    *(--stack) = (void*)0x10; 		// R10
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	3b04      	subs	r3, #4
 80015a8:	607b      	str	r3, [r7, #4]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2210      	movs	r2, #16
 80015ae:	601a      	str	r2, [r3, #0]
    *(--stack) = (void*)0x09; 		// R9
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	3b04      	subs	r3, #4
 80015b4:	607b      	str	r3, [r7, #4]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2209      	movs	r2, #9
 80015ba:	601a      	str	r2, [r3, #0]
    *(--stack) = (void*)0x08; 		// R8
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	3b04      	subs	r3, #4
 80015c0:	607b      	str	r3, [r7, #4]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2208      	movs	r2, #8
 80015c6:	601a      	str	r2, [r3, #0]
    *(--stack) = (void*)0x07; 		// R7
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	3b04      	subs	r3, #4
 80015cc:	607b      	str	r3, [r7, #4]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2207      	movs	r2, #7
 80015d2:	601a      	str	r2, [r3, #0]
    *(--stack) = (void*)0x06; 		// R6
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3b04      	subs	r3, #4
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2206      	movs	r2, #6
 80015de:	601a      	str	r2, [r3, #0]
    *(--stack) = (void*)0x05; 		// R5
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3b04      	subs	r3, #4
 80015e4:	607b      	str	r3, [r7, #4]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2205      	movs	r2, #5
 80015ea:	601a      	str	r2, [r3, #0]
    *(--stack) = (void*)0x04; 		// R4
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	3b04      	subs	r3, #4
 80015f0:	607b      	str	r3, [r7, #4]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2204      	movs	r2, #4
 80015f6:	601a      	str	r2, [r3, #0]
    // fpu regs
    for(int i = 0; i < 32; i++){
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]
 80015fc:	e008      	b.n	8001610 <airos_task_create+0x10c>
    	*(--stack) = (void*)0x00; // S0-S31
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	3b04      	subs	r3, #4
 8001602:	607b      	str	r3, [r7, #4]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < 32; i++){
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	3301      	adds	r3, #1
 800160e:	617b      	str	r3, [r7, #20]
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	2b1f      	cmp	r3, #31
 8001614:	ddf3      	ble.n	80015fe <airos_task_create+0xfa>
    }
    task->sp = stack;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	601a      	str	r2, [r3, #0]
    airos_queue_node_t *node = task_queue_ready + priority;
 800161c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001620:	4613      	mov	r3, r2
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	4413      	add	r3, r2
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	461a      	mov	r2, r3
 800162a:	4b0a      	ldr	r3, [pc, #40]	; (8001654 <airos_task_create+0x150>)
 800162c:	4413      	add	r3, r2
 800162e:	613b      	str	r3, [r7, #16]
    if (node->value == 0)
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d103      	bne.n	8001640 <airos_task_create+0x13c>
        node->value = task_node;
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	68ba      	ldr	r2, [r7, #8]
 800163c:	601a      	str	r2, [r3, #0]
    else
        airos_queue_add_round_tail(node->value, task_node);
}
 800163e:	e005      	b.n	800164c <airos_task_create+0x148>
        airos_queue_add_round_tail(node->value, task_node);
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	68b9      	ldr	r1, [r7, #8]
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff fe42 	bl	80012d0 <airos_queue_add_round_tail>
}
 800164c:	bf00      	nop
 800164e:	3718      	adds	r7, #24
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20001064 	.word	0x20001064

08001658 <airos_task_schedule>:
        airos_queue_add_round_tail(node, task_node);
    airos_task_schedule();
}

void airos_task_schedule()
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af00      	add	r7, sp, #0
    int flag_task_changed = 0;
 800165e:	2300      	movs	r3, #0
 8001660:	617b      	str	r3, [r7, #20]
    airos_queue_node_t *task_node;
    airos_disable_irq();
 8001662:	f7ff fee7 	bl	8001434 <airos_disable_irq>
    if (schedule_enable == 0)
 8001666:	4b54      	ldr	r3, [pc, #336]	; (80017b8 <airos_task_schedule+0x160>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2b00      	cmp	r3, #0
 800166c:	f000 809f 	beq.w	80017ae <airos_task_schedule+0x156>
        return;
    // schedule by priority, the lower priority the higher level;
    for (int i = 0; i < PRIORITY_MAX; i++)
 8001670:	2300      	movs	r3, #0
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	e058      	b.n	8001728 <airos_task_schedule+0xd0>
    {
    	airos_queue_node_t *task_node_priority = task_queue_ready + i;
 8001676:	68fa      	ldr	r2, [r7, #12]
 8001678:	4613      	mov	r3, r2
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	4413      	add	r3, r2
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	461a      	mov	r2, r3
 8001682:	4b4e      	ldr	r3, [pc, #312]	; (80017bc <airos_task_schedule+0x164>)
 8001684:	4413      	add	r3, r2
 8001686:	60bb      	str	r3, [r7, #8]
        if (task_node_priority->value == 0)
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d047      	beq.n	8001720 <airos_task_schedule+0xc8>
        {
            continue;
        }
        else if(cur_task == 0){
 8001690:	4b4b      	ldr	r3, [pc, #300]	; (80017c0 <airos_task_schedule+0x168>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d113      	bne.n	80016c0 <airos_task_schedule+0x68>
        	pre_task_node = cur_task_node;
 8001698:	4b4a      	ldr	r3, [pc, #296]	; (80017c4 <airos_task_schedule+0x16c>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a4a      	ldr	r2, [pc, #296]	; (80017c8 <airos_task_schedule+0x170>)
 800169e:	6013      	str	r3, [r2, #0]
        	pre_task = cur_task;
 80016a0:	4b47      	ldr	r3, [pc, #284]	; (80017c0 <airos_task_schedule+0x168>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a49      	ldr	r2, [pc, #292]	; (80017cc <airos_task_schedule+0x174>)
 80016a6:	6013      	str	r3, [r2, #0]
        	cur_task_node = (airos_queue_node_t*)task_node_priority->value;
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a45      	ldr	r2, [pc, #276]	; (80017c4 <airos_task_schedule+0x16c>)
 80016ae:	6013      	str	r3, [r2, #0]
        	cur_task = (airos_task_t *)cur_task_node->value;
 80016b0:	4b44      	ldr	r3, [pc, #272]	; (80017c4 <airos_task_schedule+0x16c>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a42      	ldr	r2, [pc, #264]	; (80017c0 <airos_task_schedule+0x168>)
 80016b8:	6013      	str	r3, [r2, #0]
        	flag_task_changed = 1;
 80016ba:	2301      	movs	r3, #1
 80016bc:	617b      	str	r3, [r7, #20]
        	break;
 80016be:	e036      	b.n	800172e <airos_task_schedule+0xd6>
        }
        else if (cur_task->priority == i)
 80016c0:	4b3f      	ldr	r3, [pc, #252]	; (80017c0 <airos_task_schedule+0x168>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	7a9b      	ldrb	r3, [r3, #10]
 80016c6:	461a      	mov	r2, r3
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d114      	bne.n	80016f8 <airos_task_schedule+0xa0>
        {
            // the same priority(TODO: the same task)
            pre_task_node = cur_task_node;
 80016ce:	4b3d      	ldr	r3, [pc, #244]	; (80017c4 <airos_task_schedule+0x16c>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a3d      	ldr	r2, [pc, #244]	; (80017c8 <airos_task_schedule+0x170>)
 80016d4:	6013      	str	r3, [r2, #0]
            pre_task = cur_task;
 80016d6:	4b3a      	ldr	r3, [pc, #232]	; (80017c0 <airos_task_schedule+0x168>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a3c      	ldr	r2, [pc, #240]	; (80017cc <airos_task_schedule+0x174>)
 80016dc:	6013      	str	r3, [r2, #0]
            cur_task_node = cur_task_node->nextNode;
 80016de:	4b39      	ldr	r3, [pc, #228]	; (80017c4 <airos_task_schedule+0x16c>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	4a37      	ldr	r2, [pc, #220]	; (80017c4 <airos_task_schedule+0x16c>)
 80016e6:	6013      	str	r3, [r2, #0]
            cur_task = (airos_task_t *)cur_task_node->value;
 80016e8:	4b36      	ldr	r3, [pc, #216]	; (80017c4 <airos_task_schedule+0x16c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a34      	ldr	r2, [pc, #208]	; (80017c0 <airos_task_schedule+0x168>)
 80016f0:	6013      	str	r3, [r2, #0]
            flag_task_changed = 1;
 80016f2:	2301      	movs	r3, #1
 80016f4:	617b      	str	r3, [r7, #20]
            break;
 80016f6:	e01a      	b.n	800172e <airos_task_schedule+0xd6>
        }
        else
        {
            pre_task_node = cur_task_node;
 80016f8:	4b32      	ldr	r3, [pc, #200]	; (80017c4 <airos_task_schedule+0x16c>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a32      	ldr	r2, [pc, #200]	; (80017c8 <airos_task_schedule+0x170>)
 80016fe:	6013      	str	r3, [r2, #0]
            pre_task = cur_task;
 8001700:	4b2f      	ldr	r3, [pc, #188]	; (80017c0 <airos_task_schedule+0x168>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a31      	ldr	r2, [pc, #196]	; (80017cc <airos_task_schedule+0x174>)
 8001706:	6013      	str	r3, [r2, #0]
            cur_task_node = (airos_queue_node_t*)task_node_priority->value;
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a2d      	ldr	r2, [pc, #180]	; (80017c4 <airos_task_schedule+0x16c>)
 800170e:	6013      	str	r3, [r2, #0]
            cur_task = (airos_task_t *)cur_task_node->value;
 8001710:	4b2c      	ldr	r3, [pc, #176]	; (80017c4 <airos_task_schedule+0x16c>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a2a      	ldr	r2, [pc, #168]	; (80017c0 <airos_task_schedule+0x168>)
 8001718:	6013      	str	r3, [r2, #0]
            flag_task_changed = 1;
 800171a:	2301      	movs	r3, #1
 800171c:	617b      	str	r3, [r7, #20]
            break;
 800171e:	e006      	b.n	800172e <airos_task_schedule+0xd6>
            continue;
 8001720:	bf00      	nop
    for (int i = 0; i < PRIORITY_MAX; i++)
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	3301      	adds	r3, #1
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2b02      	cmp	r3, #2
 800172c:	dda3      	ble.n	8001676 <airos_task_schedule+0x1e>
        }
    }
    // Suspended tasks schedule
    // Skip the head because its value is empty.
    task_node = (airos_queue_node_t *)&task_queue_suspend;
 800172e:	4b28      	ldr	r3, [pc, #160]	; (80017d0 <airos_task_schedule+0x178>)
 8001730:	613b      	str	r3, [r7, #16]
    while (task_node->nextNode != task_node)
 8001732:	e02f      	b.n	8001794 <airos_task_schedule+0x13c>
    {
        task_node = task_node->nextNode;
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	613b      	str	r3, [r7, #16]
        airos_task_t *task = (airos_task_t *)task_node->value;
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	607b      	str	r3, [r7, #4]
        if (task->status == AIROS_TASK_SLEEP)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	7a5b      	ldrb	r3, [r3, #9]
 8001744:	2b02      	cmp	r3, #2
 8001746:	d125      	bne.n	8001794 <airos_task_schedule+0x13c>
        {
            if (--task->sleep == 0)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	1e5a      	subs	r2, r3, #1
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	60da      	str	r2, [r3, #12]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	68db      	ldr	r3, [r3, #12]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d11c      	bne.n	8001794 <airos_task_schedule+0x13c>
            {
                // recover
                task->status = AIROS_TASK_READY;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2200      	movs	r2, #0
 800175e:	725a      	strb	r2, [r3, #9]
                airos_queue_remove_node(task_node);
 8001760:	6938      	ldr	r0, [r7, #16]
 8001762:	f7ff fdcf 	bl	8001304 <airos_queue_remove_node>
                airos_queue_node_t *node = task_queue_ready + task->priority;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	7a9b      	ldrb	r3, [r3, #10]
 800176a:	461a      	mov	r2, r3
 800176c:	4613      	mov	r3, r2
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	4413      	add	r3, r2
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	461a      	mov	r2, r3
 8001776:	4b11      	ldr	r3, [pc, #68]	; (80017bc <airos_task_schedule+0x164>)
 8001778:	4413      	add	r3, r2
 800177a:	603b      	str	r3, [r7, #0]
                if (node->value == 0)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d103      	bne.n	800178c <airos_task_schedule+0x134>
                    node->value = task_node;
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	e003      	b.n	8001794 <airos_task_schedule+0x13c>
                else
                    airos_queue_add_round_tail(node, task_node);
 800178c:	6939      	ldr	r1, [r7, #16]
 800178e:	6838      	ldr	r0, [r7, #0]
 8001790:	f7ff fd9e 	bl	80012d0 <airos_queue_add_round_tail>
    while (task_node->nextNode != task_node)
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	693a      	ldr	r2, [r7, #16]
 800179a:	429a      	cmp	r2, r3
 800179c:	d1ca      	bne.n	8001734 <airos_task_schedule+0xdc>
            }
        }
    }
    if(flag_task_changed == 1){
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d101      	bne.n	80017a8 <airos_task_schedule+0x150>
    	airos_trigger_pendsv();
 80017a4:	f7ff fe58 	bl	8001458 <airos_trigger_pendsv>
    }
    airos_enable_irq();
 80017a8:	f7ff fe4d 	bl	8001446 <airos_enable_irq>
 80017ac:	e000      	b.n	80017b0 <airos_task_schedule+0x158>
        return;
 80017ae:	bf00      	nop
}
 80017b0:	3718      	adds	r7, #24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	200010a4 	.word	0x200010a4
 80017bc:	20001064 	.word	0x20001064
 80017c0:	20001094 	.word	0x20001094
 80017c4:	2000109c 	.word	0x2000109c
 80017c8:	200010a0 	.word	0x200010a0
 80017cc:	20001098 	.word	0x20001098
 80017d0:	20001088 	.word	0x20001088

080017d4 <memset>:
 80017d4:	4402      	add	r2, r0
 80017d6:	4603      	mov	r3, r0
 80017d8:	4293      	cmp	r3, r2
 80017da:	d100      	bne.n	80017de <memset+0xa>
 80017dc:	4770      	bx	lr
 80017de:	f803 1b01 	strb.w	r1, [r3], #1
 80017e2:	e7f9      	b.n	80017d8 <memset+0x4>

080017e4 <__libc_init_array>:
 80017e4:	b570      	push	{r4, r5, r6, lr}
 80017e6:	4d0d      	ldr	r5, [pc, #52]	; (800181c <__libc_init_array+0x38>)
 80017e8:	4c0d      	ldr	r4, [pc, #52]	; (8001820 <__libc_init_array+0x3c>)
 80017ea:	1b64      	subs	r4, r4, r5
 80017ec:	10a4      	asrs	r4, r4, #2
 80017ee:	2600      	movs	r6, #0
 80017f0:	42a6      	cmp	r6, r4
 80017f2:	d109      	bne.n	8001808 <__libc_init_array+0x24>
 80017f4:	4d0b      	ldr	r5, [pc, #44]	; (8001824 <__libc_init_array+0x40>)
 80017f6:	4c0c      	ldr	r4, [pc, #48]	; (8001828 <__libc_init_array+0x44>)
 80017f8:	f000 f818 	bl	800182c <_init>
 80017fc:	1b64      	subs	r4, r4, r5
 80017fe:	10a4      	asrs	r4, r4, #2
 8001800:	2600      	movs	r6, #0
 8001802:	42a6      	cmp	r6, r4
 8001804:	d105      	bne.n	8001812 <__libc_init_array+0x2e>
 8001806:	bd70      	pop	{r4, r5, r6, pc}
 8001808:	f855 3b04 	ldr.w	r3, [r5], #4
 800180c:	4798      	blx	r3
 800180e:	3601      	adds	r6, #1
 8001810:	e7ee      	b.n	80017f0 <__libc_init_array+0xc>
 8001812:	f855 3b04 	ldr.w	r3, [r5], #4
 8001816:	4798      	blx	r3
 8001818:	3601      	adds	r6, #1
 800181a:	e7f2      	b.n	8001802 <__libc_init_array+0x1e>
 800181c:	0800185c 	.word	0x0800185c
 8001820:	0800185c 	.word	0x0800185c
 8001824:	0800185c 	.word	0x0800185c
 8001828:	08001860 	.word	0x08001860

0800182c <_init>:
 800182c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800182e:	bf00      	nop
 8001830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001832:	bc08      	pop	{r3}
 8001834:	469e      	mov	lr, r3
 8001836:	4770      	bx	lr

08001838 <_fini>:
 8001838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800183a:	bf00      	nop
 800183c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800183e:	bc08      	pop	{r3}
 8001840:	469e      	mov	lr, r3
 8001842:	4770      	bx	lr
