(S (NP (DT This) (NN study)) (VP (VBZ proposes) (NP (NP (DT a) (JJ new) (NN router) (NN architecture)) (SBAR (S (VP (TO to) (VP (VB improve) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (NP (JJ dynamic) (NN allocation)) (PP (IN of) (NP (JJ virtual) (NNS channels)))))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN router)) (VP (VBZ is) (VP (VBN designed) (S (VP (VP (TO to) (VP (VB reduce) (NP (DT the) (NN hardware) (NN complexity)))) (CC and) (VP (TO to) (VP (VB improve) (NP (NN power) (CC and) (NN area) (NN consumption)))) (, ,) (ADVP (RB simultaneously)))))) (. .))
(S (PP (IN In) (NP (NP (DT the) (JJ new) (NN structure)) (PP (IN of) (NP (DT the) (VBN proposed) (NN router))))) (, ,) (NP (NP (DT all)) (PP (IN of) (NP (DT the) (VBG controlling) (NNS components)))) (VP (VBP have) (VP (VBN been) (VP (VBN implemented) (ADVP (RB sequentially)) (PP (IN inside) (NP (DT the) (NN allocator) (NN router) (NNS modules)))))) (. .))
(S (NP (DT This)) (VP (VP (VBZ optimizes) (NP (NP (NNS communications)) (PP (IN between) (NP (DT the) (VBG controlling) (NNS components))))) (CC and) (VP (VBZ eliminates) (NP (NP (DT the) (RBS most)) (PP (IN of) (NP (NP (NN hardware) (NNS overloads)) (PP (IN of) (NP (JJ modular) (NNS communications)))))))) (. .))
(S (S (VP (VBG Eliminating) (NP (JJ additional) (NNS communications)))) (ADVP (RB also)) (VP (VBZ reduces) (NP (DT the) (NN hardware) (NN complexity))) (. .))
(S (SBAR (IN In) (NN order) (S (VP (TO to) (VP (VB show) (NP (NP (DT the) (NN validity)) (PP (IN of) (NP (DT the) (VBN proposed) (NN design))) (PP (IN in) (NP (JJ real) (NN hardware) (NNS resources)))))))) (, ,) (NP (DT the) (VBN proposed) (NN router)) (VP (VBZ has) (VP (VBN been) (VP (VBN implemented) (PP (IN onto) (NP (NP (DT a) (JJ Field-Programmable) (NNP Gate) (NNP Array)) (PRN (-LRB- -LRB-) (NP (NNP FPGA)) (-RRB- -RRB-))))))) (. .))
(S (SBAR (IN Since) (S (NP (NP (DT the) (NN implementation)) (PP (IN of) (NP (DT a) (NNP Network-on-Chip) (PRN (-LRB- -LRB-) (NNP NoC) (-RRB- -RRB-))))) (VP (VBZ requires) (NP (NP (JJ certain) (NN amount)) (PP (IN of) (NP (NP (NN area)) (PP (IN on) (NP (DT the) (NN chip))))))))) (, ,) (NP (DT the) (JJ suggested) (NN approach)) (VP (VBZ is) (ADVP (RB also)) (ADJP (JJ able) (S (VP (TO to) (VP (VB reduce) (NP (NP (DT the) (NN demand)) (PP (IN of) (NP (JJ hardware) (NNS resources))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN method))) (, ,) (NP (NP (DT the) (JJ internal) (NN memory)) (PP (IN of) (NP (DT the) (NNP FPGA)))) (VP (VBZ is) (VP (VBN used) (PP (IN for) (S (VP (VBG implementing) (NP (NN control) (NNS units))))))) (. .))
(S (NP (DT This) (NN memory)) (VP (VP (VBZ is) (ADJP (RBR faster))) (CC and) (VP (MD can) (VP (VB be) (VP (VBN used) (PP (IN with) (NP (JJ specific) (NNS patterns))))))) (. .))
(S (NP (NP (DT The) (NN use)) (PP (IN of) (NP (DT the) (NNP FPGA) (NN memory)))) (VP (VP (VBZ saves) (NP (DT the) (NN hardware) (NNS resources))) (CC and) (VP (VBZ allows) (NP (NP (DT the) (NN implementation)) (PP (IN of) (NP (ADJP (NNP NoC) (VBN based)) (NNP FPGA)))))) (. .))
