
---------- Begin Simulation Statistics ----------
final_tick                               111159334000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210612                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692636                       # Number of bytes of host memory used
host_op_rate                                   230477                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   474.81                       # Real time elapsed on the host
host_tick_rate                              234115279                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111159                       # Number of seconds simulated
sim_ticks                                111159334000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.716449                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8743530                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9967948                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155052                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16496497                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300027                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          526295                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226268                       # Number of indirect misses.
system.cpu.branchPred.lookups                20603594                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050701                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1238                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.111593                       # CPI: cycles per instruction
system.cpu.discardedOps                        720173                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49942267                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195572                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10035249                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2293193                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.899610                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        111159334                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       108866141                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19889                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           45                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        30600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        62559                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 111159334000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                477                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19412                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           477                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        39778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2545792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2545792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19889                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19889    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19889                       # Request fanout histogram
system.membus.respLayer1.occupancy          187822000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            19889000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 111159334000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29152                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1443                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19428                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19428                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           345                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12191                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 94523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7778688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7822848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31964                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001564                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039520                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31914     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     50      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31964                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          179167000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         158098996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1725000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 111159334000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12062                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12071                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data               12062                       # number of overall hits
system.l2.overall_hits::total                   12071                       # number of overall hits
system.l2.demand_misses::.cpu.inst                336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19557                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19893                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               336                       # number of overall misses
system.l2.overall_misses::.cpu.data             19557                       # number of overall misses
system.l2.overall_misses::total                 19893                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2214680000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2249836000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35156000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2214680000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2249836000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              345                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            31619                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31964                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             345                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           31619                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31964                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.618521                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.622356                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.618521                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.622356                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104630.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113242.317329                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113096.868245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104630.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113242.317329                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113096.868245                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19889                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19889                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28436000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1823272000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1851708000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28436000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1823272000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1851708000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.618394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.622231                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.618394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.622231                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84630.952381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93247.685777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93102.116748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84630.952381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93247.685777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93102.116748                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29152                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29152                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29152                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    16                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2198893000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2198893000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 113274.933031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113274.933031                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1810653000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1810653000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 93274.933031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93274.933031                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35156000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35156000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104630.952381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104630.952381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28436000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28436000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84630.952381                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84630.952381                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15787000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15787000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.011894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108875.862069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108875.862069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12619000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12619000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.011566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89496.453901                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89496.453901                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 111159334000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13896.615406                       # Cycle average of tags in use
system.l2.tags.total_refs                       62510                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19889                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.142943                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       335.653624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13560.961782                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.010243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.413848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.424091                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19889                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          876                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18915                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.606964                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    144917                       # Number of tag accesses
system.l2.tags.data_accesses                   144917                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 111159334000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2502784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2545792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           19553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19889                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            386904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22515284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22902188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       386904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           386904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           386904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22515284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             22902188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               88213                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19889                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39778                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    811813500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  198890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1557651000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20408.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39158.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    24412                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39778                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    165.676949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.426757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.925652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11971     77.91%     77.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2408     15.67%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          938      6.10%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      0.11%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.06%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.02%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.02%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15366                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2545792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2545792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        22.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  111153232000                       # Total gap between requests
system.mem_ctrls.avgGap                    5588678.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2502784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 386904.081307288143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22515284.231551799923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39106                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20694000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1536957000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30794.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39302.33                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    61.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             55434960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             29464380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           142842840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8774600640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14875231290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30158674080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54036248190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        486.115257                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  78244630000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3711760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29202944000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             54278280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             28849590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           141172080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8774600640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14452458300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30514693440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53966052330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        485.483768                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  79176563000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3711760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28271011000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    111159334000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 111159334000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27157572                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27157572                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27157572                       # number of overall hits
system.cpu.icache.overall_hits::total        27157572                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          345                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            345                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          345                       # number of overall misses
system.cpu.icache.overall_misses::total           345                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37088000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37088000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37088000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37088000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27157917                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27157917                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27157917                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27157917                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 107501.449275                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107501.449275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 107501.449275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107501.449275                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          345                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          345                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36398000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36398000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36398000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36398000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105501.449275                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105501.449275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105501.449275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105501.449275                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27157572                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27157572                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          345                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           345                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37088000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37088000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27157917                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27157917                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 107501.449275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107501.449275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36398000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36398000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105501.449275                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105501.449275                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 111159334000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           344.529209                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27157917                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               345                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          78718.600000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   344.529209                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.336454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.336454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          345                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.336914                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         108632013                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        108632013                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 111159334000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111159334000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 111159334000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34795842                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34795842                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34799179                       # number of overall hits
system.cpu.dcache.overall_hits::total        34799179                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41082                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41082                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41106                       # number of overall misses
system.cpu.dcache.overall_misses::total         41106                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3397774000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3397774000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3397774000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3397774000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34836924                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34836924                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34840285                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34840285                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001179                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001179                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001180                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001180                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82707.122341                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82707.122341                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82658.833260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82658.833260                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29152                       # number of writebacks
system.cpu.dcache.writebacks::total             29152                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9476                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9476                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        31606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31619                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31619                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2561961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2561961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2562919000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2562919000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000907                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000907                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000908                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81059.324179                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81059.324179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81056.295266                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81056.295266                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30595                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20613371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20613371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    369774000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    369774000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20626747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20626747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27644.587321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27644.587321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12178                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12178                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    304447000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    304447000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24999.753654                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24999.753654                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14182471                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14182471                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27706                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27706                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3028000000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3028000000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109290.406410                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109290.406410                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8278                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8278                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2257514000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2257514000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 116198.991147                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 116198.991147                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3337                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3337                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007141                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007141                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       958000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       958000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003868                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003868                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 73692.307692                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73692.307692                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111159334000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1016.913690                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35008962                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31619                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1107.212815                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1016.913690                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          770                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70068517                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70068517                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 111159334000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111159334000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
