
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chmod_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014e8 <.init>:
  4014e8:	stp	x29, x30, [sp, #-16]!
  4014ec:	mov	x29, sp
  4014f0:	bl	402540 <__fxstatat@plt+0xc70>
  4014f4:	ldp	x29, x30, [sp], #16
  4014f8:	ret

Disassembly of section .plt:

0000000000401500 <mbrtowc@plt-0x20>:
  401500:	stp	x16, x30, [sp, #-16]!
  401504:	adrp	x16, 41e000 <__fxstatat@plt+0x1c730>
  401508:	ldr	x17, [x16, #4088]
  40150c:	add	x16, x16, #0xff8
  401510:	br	x17
  401514:	nop
  401518:	nop
  40151c:	nop

0000000000401520 <mbrtowc@plt>:
  401520:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401524:	ldr	x17, [x16]
  401528:	add	x16, x16, #0x0
  40152c:	br	x17

0000000000401530 <memcpy@plt>:
  401530:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401534:	ldr	x17, [x16, #8]
  401538:	add	x16, x16, #0x8
  40153c:	br	x17

0000000000401540 <memmove@plt>:
  401540:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401544:	ldr	x17, [x16, #16]
  401548:	add	x16, x16, #0x10
  40154c:	br	x17

0000000000401550 <_exit@plt>:
  401550:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401554:	ldr	x17, [x16, #24]
  401558:	add	x16, x16, #0x18
  40155c:	br	x17

0000000000401560 <strlen@plt>:
  401560:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401564:	ldr	x17, [x16, #32]
  401568:	add	x16, x16, #0x20
  40156c:	br	x17

0000000000401570 <exit@plt>:
  401570:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401574:	ldr	x17, [x16, #40]
  401578:	add	x16, x16, #0x28
  40157c:	br	x17

0000000000401580 <error@plt>:
  401580:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401584:	ldr	x17, [x16, #48]
  401588:	add	x16, x16, #0x30
  40158c:	br	x17

0000000000401590 <fchdir@plt>:
  401590:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401594:	ldr	x17, [x16, #56]
  401598:	add	x16, x16, #0x38
  40159c:	br	x17

00000000004015a0 <__cxa_atexit@plt>:
  4015a0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4015a4:	ldr	x17, [x16, #64]
  4015a8:	add	x16, x16, #0x40
  4015ac:	br	x17

00000000004015b0 <qsort@plt>:
  4015b0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4015b4:	ldr	x17, [x16, #72]
  4015b8:	add	x16, x16, #0x48
  4015bc:	br	x17

00000000004015c0 <lseek@plt>:
  4015c0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4015c4:	ldr	x17, [x16, #80]
  4015c8:	add	x16, x16, #0x50
  4015cc:	br	x17

00000000004015d0 <__fpending@plt>:
  4015d0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4015d4:	ldr	x17, [x16, #88]
  4015d8:	add	x16, x16, #0x58
  4015dc:	br	x17

00000000004015e0 <fileno@plt>:
  4015e0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4015e4:	ldr	x17, [x16, #96]
  4015e8:	add	x16, x16, #0x60
  4015ec:	br	x17

00000000004015f0 <fclose@plt>:
  4015f0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4015f4:	ldr	x17, [x16, #104]
  4015f8:	add	x16, x16, #0x68
  4015fc:	br	x17

0000000000401600 <nl_langinfo@plt>:
  401600:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401604:	ldr	x17, [x16, #112]
  401608:	add	x16, x16, #0x70
  40160c:	br	x17

0000000000401610 <malloc@plt>:
  401610:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401614:	ldr	x17, [x16, #120]
  401618:	add	x16, x16, #0x78
  40161c:	br	x17

0000000000401620 <open@plt>:
  401620:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401624:	ldr	x17, [x16, #128]
  401628:	add	x16, x16, #0x80
  40162c:	br	x17

0000000000401630 <strncmp@plt>:
  401630:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401634:	ldr	x17, [x16, #136]
  401638:	add	x16, x16, #0x88
  40163c:	br	x17

0000000000401640 <bindtextdomain@plt>:
  401640:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401644:	ldr	x17, [x16, #144]
  401648:	add	x16, x16, #0x90
  40164c:	br	x17

0000000000401650 <__libc_start_main@plt>:
  401650:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401654:	ldr	x17, [x16, #152]
  401658:	add	x16, x16, #0x98
  40165c:	br	x17

0000000000401660 <__printf_chk@plt>:
  401660:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401664:	ldr	x17, [x16, #160]
  401668:	add	x16, x16, #0xa0
  40166c:	br	x17

0000000000401670 <fstatfs@plt>:
  401670:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401674:	ldr	x17, [x16, #168]
  401678:	add	x16, x16, #0xa8
  40167c:	br	x17

0000000000401680 <memset@plt>:
  401680:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401684:	ldr	x17, [x16, #176]
  401688:	add	x16, x16, #0xb0
  40168c:	br	x17

0000000000401690 <calloc@plt>:
  401690:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401694:	ldr	x17, [x16, #184]
  401698:	add	x16, x16, #0xb8
  40169c:	br	x17

00000000004016a0 <readdir@plt>:
  4016a0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4016a4:	ldr	x17, [x16, #192]
  4016a8:	add	x16, x16, #0xc0
  4016ac:	br	x17

00000000004016b0 <realloc@plt>:
  4016b0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4016b4:	ldr	x17, [x16, #200]
  4016b8:	add	x16, x16, #0xc8
  4016bc:	br	x17

00000000004016c0 <closedir@plt>:
  4016c0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4016c4:	ldr	x17, [x16, #208]
  4016c8:	add	x16, x16, #0xd0
  4016cc:	br	x17

00000000004016d0 <close@plt>:
  4016d0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4016d4:	ldr	x17, [x16, #216]
  4016d8:	add	x16, x16, #0xd8
  4016dc:	br	x17

00000000004016e0 <strrchr@plt>:
  4016e0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4016e4:	ldr	x17, [x16, #224]
  4016e8:	add	x16, x16, #0xe0
  4016ec:	br	x17

00000000004016f0 <__gmon_start__@plt>:
  4016f0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4016f4:	ldr	x17, [x16, #232]
  4016f8:	add	x16, x16, #0xe8
  4016fc:	br	x17

0000000000401700 <fdopendir@plt>:
  401700:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401704:	ldr	x17, [x16, #240]
  401708:	add	x16, x16, #0xf0
  40170c:	br	x17

0000000000401710 <abort@plt>:
  401710:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401714:	ldr	x17, [x16, #248]
  401718:	add	x16, x16, #0xf8
  40171c:	br	x17

0000000000401720 <mbsinit@plt>:
  401720:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401724:	ldr	x17, [x16, #256]
  401728:	add	x16, x16, #0x100
  40172c:	br	x17

0000000000401730 <memcmp@plt>:
  401730:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401734:	ldr	x17, [x16, #264]
  401738:	add	x16, x16, #0x108
  40173c:	br	x17

0000000000401740 <textdomain@plt>:
  401740:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401744:	ldr	x17, [x16, #272]
  401748:	add	x16, x16, #0x110
  40174c:	br	x17

0000000000401750 <getopt_long@plt>:
  401750:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401754:	ldr	x17, [x16, #280]
  401758:	add	x16, x16, #0x118
  40175c:	br	x17

0000000000401760 <__fprintf_chk@plt>:
  401760:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401764:	ldr	x17, [x16, #288]
  401768:	add	x16, x16, #0x120
  40176c:	br	x17

0000000000401770 <strcmp@plt>:
  401770:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401774:	ldr	x17, [x16, #296]
  401778:	add	x16, x16, #0x128
  40177c:	br	x17

0000000000401780 <__ctype_b_loc@plt>:
  401780:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401784:	ldr	x17, [x16, #304]
  401788:	add	x16, x16, #0x130
  40178c:	br	x17

0000000000401790 <fseeko@plt>:
  401790:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401794:	ldr	x17, [x16, #312]
  401798:	add	x16, x16, #0x138
  40179c:	br	x17

00000000004017a0 <free@plt>:
  4017a0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4017a4:	ldr	x17, [x16, #320]
  4017a8:	add	x16, x16, #0x140
  4017ac:	br	x17

00000000004017b0 <__ctype_get_mb_cur_max@plt>:
  4017b0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4017b4:	ldr	x17, [x16, #328]
  4017b8:	add	x16, x16, #0x148
  4017bc:	br	x17

00000000004017c0 <fwrite@plt>:
  4017c0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4017c4:	ldr	x17, [x16, #336]
  4017c8:	add	x16, x16, #0x150
  4017cc:	br	x17

00000000004017d0 <fcntl@plt>:
  4017d0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4017d4:	ldr	x17, [x16, #344]
  4017d8:	add	x16, x16, #0x158
  4017dc:	br	x17

00000000004017e0 <fflush@plt>:
  4017e0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4017e4:	ldr	x17, [x16, #352]
  4017e8:	add	x16, x16, #0x160
  4017ec:	br	x17

00000000004017f0 <dirfd@plt>:
  4017f0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4017f4:	ldr	x17, [x16, #360]
  4017f8:	add	x16, x16, #0x168
  4017fc:	br	x17

0000000000401800 <__lxstat@plt>:
  401800:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401804:	ldr	x17, [x16, #368]
  401808:	add	x16, x16, #0x170
  40180c:	br	x17

0000000000401810 <__fxstat@plt>:
  401810:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401814:	ldr	x17, [x16, #376]
  401818:	add	x16, x16, #0x178
  40181c:	br	x17

0000000000401820 <dcgettext@plt>:
  401820:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401824:	ldr	x17, [x16, #384]
  401828:	add	x16, x16, #0x180
  40182c:	br	x17

0000000000401830 <fputs_unlocked@plt>:
  401830:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401834:	ldr	x17, [x16, #392]
  401838:	add	x16, x16, #0x188
  40183c:	br	x17

0000000000401840 <__freading@plt>:
  401840:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401844:	ldr	x17, [x16, #400]
  401848:	add	x16, x16, #0x190
  40184c:	br	x17

0000000000401850 <iswprint@plt>:
  401850:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401854:	ldr	x17, [x16, #408]
  401858:	add	x16, x16, #0x198
  40185c:	br	x17

0000000000401860 <umask@plt>:
  401860:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401864:	ldr	x17, [x16, #416]
  401868:	add	x16, x16, #0x1a0
  40186c:	br	x17

0000000000401870 <openat@plt>:
  401870:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401874:	ldr	x17, [x16, #424]
  401878:	add	x16, x16, #0x1a8
  40187c:	br	x17

0000000000401880 <__assert_fail@plt>:
  401880:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401884:	ldr	x17, [x16, #432]
  401888:	add	x16, x16, #0x1b0
  40188c:	br	x17

0000000000401890 <__errno_location@plt>:
  401890:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  401894:	ldr	x17, [x16, #440]
  401898:	add	x16, x16, #0x1b8
  40189c:	br	x17

00000000004018a0 <__xstat@plt>:
  4018a0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4018a4:	ldr	x17, [x16, #448]
  4018a8:	add	x16, x16, #0x1c0
  4018ac:	br	x17

00000000004018b0 <fchmodat@plt>:
  4018b0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4018b4:	ldr	x17, [x16, #456]
  4018b8:	add	x16, x16, #0x1c8
  4018bc:	br	x17

00000000004018c0 <setlocale@plt>:
  4018c0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4018c4:	ldr	x17, [x16, #464]
  4018c8:	add	x16, x16, #0x1d0
  4018cc:	br	x17

00000000004018d0 <__fxstatat@plt>:
  4018d0:	adrp	x16, 41f000 <__fxstatat@plt+0x1d730>
  4018d4:	ldr	x17, [x16, #472]
  4018d8:	add	x16, x16, #0x1d8
  4018dc:	br	x17

Disassembly of section .text:

00000000004018e0 <.text>:
  4018e0:	stp	x29, x30, [sp, #-320]!
  4018e4:	mov	x29, sp
  4018e8:	stp	x21, x22, [sp, #32]
  4018ec:	mov	w22, w0
  4018f0:	adrp	x21, 40b000 <__fxstatat@plt+0x9730>
  4018f4:	ldr	x0, [x1]
  4018f8:	stp	x19, x20, [sp, #16]
  4018fc:	mov	x19, x1
  401900:	stp	x23, x24, [sp, #48]
  401904:	add	x21, x21, #0x620
  401908:	adrp	x24, 40c000 <__fxstatat@plt+0xa730>
  40190c:	stp	x25, x26, [sp, #64]
  401910:	mov	x25, #0x1fe3                	// #8163
  401914:	movk	x25, #0x4, lsl #16
  401918:	stp	x27, x28, [sp, #80]
  40191c:	mov	x26, #0xf202                	// #61954
  401920:	movk	x25, #0x2000, lsl #32
  401924:	str	xzr, [sp, #96]
  401928:	adrp	x23, 40b000 <__fxstatat@plt+0x9730>
  40192c:	str	xzr, [sp, #112]
  401930:	add	x24, x24, #0x28
  401934:	str	xzr, [sp, #168]
  401938:	bl	403288 <__fxstatat@plt+0x19b8>
  40193c:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  401940:	mov	w0, #0x6                   	// #6
  401944:	add	x1, x1, #0x7c8
  401948:	bl	4018c0 <setlocale@plt>
  40194c:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  401950:	add	x1, x1, #0xb60
  401954:	mov	x0, x21
  401958:	bl	401640 <bindtextdomain@plt>
  40195c:	mov	x0, x21
  401960:	add	x23, x23, #0xb98
  401964:	bl	401740 <textdomain@plt>
  401968:	mov	w20, #0x0                   	// #0
  40196c:	adrp	x0, 402000 <__fxstatat@plt+0x730>
  401970:	add	x0, x0, #0x978
  401974:	bl	40b5c8 <__fxstatat@plt+0x9cf8>
  401978:	mov	x27, #0x0                   	// #0
  40197c:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  401980:	add	x21, x0, #0x298
  401984:	movk	x26, #0x6, lsl #16
  401988:	movk	x25, #0x40, lsl #48
  40198c:	strb	wzr, [x0, #664]
  401990:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  401994:	add	x0, x0, #0x278
  401998:	strb	wzr, [x21, #1]
  40199c:	strb	wzr, [x21, #2]
  4019a0:	str	x0, [sp, #120]
  4019a4:	nop
  4019a8:	add	x3, x24, #0x70
  4019ac:	mov	x2, x23
  4019b0:	mov	x1, x19
  4019b4:	mov	w0, w22
  4019b8:	mov	x4, #0x0                   	// #0
  4019bc:	bl	401750 <getopt_long@plt>
  4019c0:	cmn	w0, #0x1
  4019c4:	b.eq	401a4c <__fxstatat@plt+0x17c>  // b.none
  4019c8:	cmp	w0, #0x78
  4019cc:	b.gt	401b48 <__fxstatat@plt+0x278>
  4019d0:	cmp	w0, #0x65
  4019d4:	b.gt	401a0c <__fxstatat@plt+0x13c>
  4019d8:	cmp	w0, #0x63
  4019dc:	b.gt	401a04 <__fxstatat@plt+0x134>
  4019e0:	cmp	w0, #0x2a
  4019e4:	b.le	401b68 <__fxstatat@plt+0x298>
  4019e8:	sub	w0, w0, #0x2b
  4019ec:	mov	x1, #0x1                   	// #1
  4019f0:	lsl	x0, x1, x0
  4019f4:	tst	x0, x25
  4019f8:	b.ne	401be4 <__fxstatat@plt+0x314>  // b.any
  4019fc:	tbnz	x0, #56, 401c54 <__fxstatat@plt+0x384>
  401a00:	tbnz	x0, #39, 401c4c <__fxstatat@plt+0x37c>
  401a04:	mov	w0, #0x1                   	// #1
  401a08:	bl	402600 <__fxstatat@plt+0xd30>
  401a0c:	sub	w0, w0, #0x66
  401a10:	mov	x1, #0x1                   	// #1
  401a14:	lsl	x0, x1, x0
  401a18:	tst	x0, x26
  401a1c:	b.ne	401be4 <__fxstatat@plt+0x314>  // b.any
  401a20:	tbnz	w0, #16, 401bd8 <__fxstatat@plt+0x308>
  401a24:	tbz	w0, #0, 401a04 <__fxstatat@plt+0x134>
  401a28:	add	x3, x24, #0x70
  401a2c:	mov	x2, x23
  401a30:	mov	w0, w22
  401a34:	mov	x4, #0x0                   	// #0
  401a38:	strb	w1, [x21, #1]
  401a3c:	mov	x1, x19
  401a40:	bl	401750 <getopt_long@plt>
  401a44:	cmn	w0, #0x1
  401a48:	b.ne	4019c8 <__fxstatat@plt+0xf8>  // b.any
  401a4c:	ldr	x0, [sp, #112]
  401a50:	cbz	x0, 401dc0 <__fxstatat@plt+0x4f0>
  401a54:	ldr	x0, [sp, #96]
  401a58:	cbnz	x0, 4024a0 <__fxstatat@plt+0xbd0>
  401a5c:	adrp	x23, 41f000 <__fxstatat@plt+0x1d730>
  401a60:	ldr	w0, [x23, #632]
  401a64:	cmp	w22, w0
  401a68:	b.le	4021f4 <__fxstatat@plt+0x924>
  401a6c:	ldr	x0, [sp, #112]
  401a70:	bl	4030d8 <__fxstatat@plt+0x1808>
  401a74:	str	x0, [x21, #8]
  401a78:	cbz	x0, 402470 <__fxstatat@plt+0xba0>
  401a7c:	ldrb	w0, [x21, #2]
  401a80:	and	w20, w20, w0
  401a84:	bl	401890 <__errno_location@plt>
  401a88:	str	x0, [sp, #96]
  401a8c:	cbnz	w20, 402280 <__fxstatat@plt+0x9b0>
  401a90:	str	xzr, [x21, #40]
  401a94:	ldrsw	x0, [x23, #632]
  401a98:	mov	x2, #0x0                   	// #0
  401a9c:	mov	w1, #0x411                 	// #1041
  401aa0:	add	x24, sp, #0xb1
  401aa4:	add	x26, sp, #0xc1
  401aa8:	add	x0, x19, x0, lsl #3
  401aac:	bl	407318 <__fxstatat@plt+0x5a48>
  401ab0:	mov	x20, x0
  401ab4:	mov	w19, #0x1                   	// #1
  401ab8:	mov	x0, x20
  401abc:	bl	408ed8 <__fxstatat@plt+0x7608>
  401ac0:	mov	x27, x0
  401ac4:	cbz	x0, 401b04 <__fxstatat@plt+0x234>
  401ac8:	ldrh	w23, [x0, #108]
  401acc:	ldr	x22, [x0, #56]
  401ad0:	cmp	w23, #0x7
  401ad4:	b.eq	401e54 <__fxstatat@plt+0x584>  // b.none
  401ad8:	b.hi	401df8 <__fxstatat@plt+0x528>  // b.pmore
  401adc:	cmp	w23, #0x4
  401ae0:	b.eq	401e88 <__fxstatat@plt+0x5b8>  // b.none
  401ae4:	cmp	w23, #0x6
  401ae8:	mov	w25, #0x1                   	// #1
  401aec:	b.ne	401c8c <__fxstatat@plt+0x3bc>  // b.any
  401af0:	and	w19, w19, w25
  401af4:	mov	x0, x20
  401af8:	bl	408ed8 <__fxstatat@plt+0x7608>
  401afc:	mov	x27, x0
  401b00:	cbnz	x0, 401ac8 <__fxstatat@plt+0x1f8>
  401b04:	ldr	x1, [sp, #96]
  401b08:	ldr	w22, [x1]
  401b0c:	cbz	w22, 401b1c <__fxstatat@plt+0x24c>
  401b10:	ldrb	w19, [x21, #1]
  401b14:	cbz	w19, 4022d0 <__fxstatat@plt+0xa00>
  401b18:	mov	w19, #0x0                   	// #0
  401b1c:	mov	x0, x20
  401b20:	bl	408d10 <__fxstatat@plt+0x7440>
  401b24:	cbnz	w0, 40218c <__fxstatat@plt+0x8bc>
  401b28:	eor	w0, w19, #0x1
  401b2c:	ldp	x19, x20, [sp, #16]
  401b30:	ldp	x21, x22, [sp, #32]
  401b34:	ldp	x23, x24, [sp, #48]
  401b38:	ldp	x25, x26, [sp, #64]
  401b3c:	ldp	x27, x28, [sp, #80]
  401b40:	ldp	x29, x30, [sp], #320
  401b44:	ret
  401b48:	cmp	w0, #0x101
  401b4c:	b.eq	401bd0 <__fxstatat@plt+0x300>  // b.none
  401b50:	cmp	w0, #0x102
  401b54:	b.ne	401bb0 <__fxstatat@plt+0x2e0>  // b.any
  401b58:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  401b5c:	ldr	x0, [x0, #624]
  401b60:	str	x0, [sp, #112]
  401b64:	b	4019a8 <__fxstatat@plt+0xd8>
  401b68:	cmn	w0, #0x3
  401b6c:	b.ne	401bc0 <__fxstatat@plt+0x2f0>  // b.any
  401b70:	adrp	x1, 41f000 <__fxstatat@plt+0x1d730>
  401b74:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  401b78:	adrp	x5, 40b000 <__fxstatat@plt+0x9730>
  401b7c:	adrp	x4, 40b000 <__fxstatat@plt+0x9730>
  401b80:	ldr	x3, [x1, #504]
  401b84:	add	x5, x5, #0xb78
  401b88:	ldr	x0, [x0, #640]
  401b8c:	add	x4, x4, #0xb88
  401b90:	adrp	x2, 40b000 <__fxstatat@plt+0x9730>
  401b94:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  401b98:	add	x2, x2, #0xaa8
  401b9c:	add	x1, x1, #0x698
  401ba0:	mov	x6, #0x0                   	// #0
  401ba4:	bl	406da0 <__fxstatat@plt+0x54d0>
  401ba8:	mov	w0, #0x0                   	// #0
  401bac:	bl	401570 <exit@plt>
  401bb0:	cmp	w0, #0x100
  401bb4:	b.ne	401a04 <__fxstatat@plt+0x134>  // b.any
  401bb8:	mov	w20, #0x0                   	// #0
  401bbc:	b	4019a8 <__fxstatat@plt+0xd8>
  401bc0:	cmn	w0, #0x2
  401bc4:	b.ne	401a04 <__fxstatat@plt+0x134>  // b.any
  401bc8:	mov	w0, #0x0                   	// #0
  401bcc:	bl	402600 <__fxstatat@plt+0xd30>
  401bd0:	mov	w20, #0x1                   	// #1
  401bd4:	b	4019a8 <__fxstatat@plt+0xd8>
  401bd8:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  401bdc:	str	wzr, [x0, #496]
  401be0:	b	4019a8 <__fxstatat@plt+0xd8>
  401be4:	ldr	x0, [sp, #120]
  401be8:	ldr	w0, [x0]
  401bec:	add	x0, x19, w0, sxtw #3
  401bf0:	ldur	x5, [x0, #-8]
  401bf4:	str	x5, [sp, #128]
  401bf8:	mov	x0, x5
  401bfc:	bl	401560 <strlen@plt>
  401c00:	mov	x2, x0
  401c04:	cmp	x27, #0x0
  401c08:	ldr	x1, [sp, #168]
  401c0c:	cinc	x4, x27, ne  // ne = any
  401c10:	add	x3, x0, x4
  401c14:	cmp	x1, x3
  401c18:	ldr	x5, [sp, #128]
  401c1c:	b.ls	401c60 <__fxstatat@plt+0x390>  // b.plast
  401c20:	ldr	x6, [sp, #96]
  401c24:	mov	w0, #0x2c                  	// #44
  401c28:	add	x2, x2, #0x1
  401c2c:	mov	x1, x5
  401c30:	strb	w0, [x6, x27]
  401c34:	add	x0, x6, x4
  401c38:	mov	x27, x3
  401c3c:	bl	401530 <memcpy@plt>
  401c40:	mov	w0, #0x1                   	// #1
  401c44:	strb	w0, [x21]
  401c48:	b	4019a8 <__fxstatat@plt+0xd8>
  401c4c:	strb	w1, [x21, #2]
  401c50:	b	4019a8 <__fxstatat@plt+0xd8>
  401c54:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  401c58:	str	w1, [x0, #496]
  401c5c:	b	4019a8 <__fxstatat@plt+0xd8>
  401c60:	ldr	x0, [sp, #96]
  401c64:	add	x6, x3, #0x1
  401c68:	add	x1, sp, #0xa8
  401c6c:	stp	x3, x5, [sp, #128]
  401c70:	stp	x2, x4, [sp, #144]
  401c74:	str	x6, [sp, #168]
  401c78:	bl	407188 <__fxstatat@plt+0x58b8>
  401c7c:	str	x0, [sp, #96]
  401c80:	ldp	x3, x5, [sp, #128]
  401c84:	ldp	x2, x4, [sp, #144]
  401c88:	b	401c20 <__fxstatat@plt+0x350>
  401c8c:	cmp	w23, #0x2
  401c90:	b.ne	401ca8 <__fxstatat@plt+0x3d8>  // b.any
  401c94:	mov	x1, x0
  401c98:	mov	x0, x20
  401c9c:	bl	407368 <__fxstatat@plt+0x5a98>
  401ca0:	tst	w0, #0xff
  401ca4:	b.ne	40221c <__fxstatat@plt+0x94c>  // b.any
  401ca8:	ldr	x0, [x21, #40]
  401cac:	add	x1, x27, #0x78
  401cb0:	cbz	x0, 401cc4 <__fxstatat@plt+0x3f4>
  401cb4:	ldr	x2, [x0]
  401cb8:	ldr	x3, [x1, #8]
  401cbc:	cmp	x3, x2
  401cc0:	b.eq	4020bc <__fxstatat@plt+0x7ec>  // b.none
  401cc4:	ldr	w28, [x1, #16]
  401cc8:	mov	x4, #0x0                   	// #0
  401ccc:	ldr	w2, [x21, #16]
  401cd0:	and	w23, w28, #0xf000
  401cd4:	mov	w0, w28
  401cd8:	ldr	x3, [x21, #8]
  401cdc:	cmp	w23, #0x4, lsl #12
  401ce0:	cset	w1, eq  // eq = none
  401ce4:	ldr	x25, [x27, #48]
  401ce8:	bl	403138 <__fxstatat@plt+0x1868>
  401cec:	str	w0, [sp, #104]
  401cf0:	cmp	w23, #0xa, lsl #12
  401cf4:	mov	w2, w0
  401cf8:	b.eq	401f30 <__fxstatat@plt+0x660>  // b.none
  401cfc:	ldr	w0, [x20, #44]
  401d00:	mov	x1, x25
  401d04:	mov	w3, #0x0                   	// #0
  401d08:	bl	4018b0 <fchmodat@plt>
  401d0c:	cbz	w0, 401f88 <__fxstatat@plt+0x6b8>
  401d10:	ldrb	w0, [x21, #1]
  401d14:	cbz	w0, 402264 <__fxstatat@plt+0x994>
  401d18:	adrp	x1, 41f000 <__fxstatat@plt+0x1d730>
  401d1c:	add	x5, x1, #0x1f0
  401d20:	ldr	w0, [x1, #496]
  401d24:	cmp	w0, #0x2
  401d28:	b.eq	401e4c <__fxstatat@plt+0x57c>  // b.none
  401d2c:	ldr	w0, [x5]
  401d30:	cbnz	w0, 401e4c <__fxstatat@plt+0x57c>
  401d34:	ldr	w25, [sp, #104]
  401d38:	add	x1, sp, #0xb0
  401d3c:	mov	w0, w25
  401d40:	bl	402a58 <__fxstatat@plt+0x1188>
  401d44:	add	x1, sp, #0xc0
  401d48:	mov	w0, w28
  401d4c:	strb	wzr, [sp, #186]
  401d50:	bl	402a58 <__fxstatat@plt+0x1188>
  401d54:	mov	w2, #0x5                   	// #5
  401d58:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  401d5c:	mov	x0, #0x0                   	// #0
  401d60:	add	x1, x1, #0xf70
  401d64:	strb	wzr, [sp, #202]
  401d68:	bl	401820 <dcgettext@plt>
  401d6c:	mov	x1, x22
  401d70:	mov	x23, x0
  401d74:	mov	w0, #0x4                   	// #4
  401d78:	bl	4052e8 <__fxstatat@plt+0x3a18>
  401d7c:	and	x5, x25, #0xfff
  401d80:	mov	x2, x0
  401d84:	mov	x6, x24
  401d88:	mov	x1, x23
  401d8c:	mov	x4, x26
  401d90:	and	x3, x28, #0xfff
  401d94:	mov	w0, #0x1                   	// #1
  401d98:	mov	w25, #0x0                   	// #0
  401d9c:	bl	401660 <__printf_chk@plt>
  401da0:	ldrb	w0, [x21, #2]
  401da4:	cbnz	w0, 401af0 <__fxstatat@plt+0x220>
  401da8:	mov	x1, x27
  401dac:	mov	x0, x20
  401db0:	mov	w2, #0x4                   	// #4
  401db4:	and	w19, w19, w25
  401db8:	bl	409758 <__fxstatat@plt+0x7e88>
  401dbc:	b	401af4 <__fxstatat@plt+0x224>
  401dc0:	ldr	x1, [sp, #96]
  401dc4:	adrp	x23, 41f000 <__fxstatat@plt+0x1d730>
  401dc8:	ldr	w0, [x23, #632]
  401dcc:	cbz	x1, 4021c0 <__fxstatat@plt+0x8f0>
  401dd0:	cmp	w22, w0
  401dd4:	b.le	4024e8 <__fxstatat@plt+0xc18>
  401dd8:	ldr	x0, [sp, #96]
  401ddc:	bl	402d30 <__fxstatat@plt+0x1460>
  401de0:	str	x0, [x21, #8]
  401de4:	cbz	x0, 4024b0 <__fxstatat@plt+0xbe0>
  401de8:	mov	w0, #0x0                   	// #0
  401dec:	bl	401860 <umask@plt>
  401df0:	str	w0, [x21, #16]
  401df4:	b	401a7c <__fxstatat@plt+0x1ac>
  401df8:	cmp	w23, #0xa
  401dfc:	b.eq	401ed8 <__fxstatat@plt+0x608>  // b.none
  401e00:	cmp	w23, #0xd
  401e04:	b.ne	401ca8 <__fxstatat@plt+0x3d8>  // b.any
  401e08:	ldrb	w0, [x21, #1]
  401e0c:	cbnz	w0, 401d18 <__fxstatat@plt+0x448>
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  401e18:	mov	x0, #0x0                   	// #0
  401e1c:	add	x1, x1, #0xcc8
  401e20:	bl	401820 <dcgettext@plt>
  401e24:	mov	x23, x0
  401e28:	mov	x1, x22
  401e2c:	mov	w0, #0x4                   	// #4
  401e30:	bl	4052e8 <__fxstatat@plt+0x3a18>
  401e34:	mov	x3, x0
  401e38:	mov	x2, x23
  401e3c:	mov	w1, #0x0                   	// #0
  401e40:	mov	w0, #0x0                   	// #0
  401e44:	bl	401580 <error@plt>
  401e48:	b	401d18 <__fxstatat@plt+0x448>
  401e4c:	mov	w25, #0x0                   	// #0
  401e50:	b	401da0 <__fxstatat@plt+0x4d0>
  401e54:	ldrb	w0, [x21, #1]
  401e58:	cbnz	w0, 401d18 <__fxstatat@plt+0x448>
  401e5c:	ldr	w23, [x27, #64]
  401e60:	mov	x2, x22
  401e64:	mov	w1, #0x3                   	// #3
  401e68:	bl	405c68 <__fxstatat@plt+0x4398>
  401e6c:	mov	w1, w23
  401e70:	mov	x3, x0
  401e74:	adrp	x2, 40b000 <__fxstatat@plt+0x9730>
  401e78:	mov	w0, #0x0                   	// #0
  401e7c:	add	x2, x2, #0xe70
  401e80:	bl	401580 <error@plt>
  401e84:	b	401d18 <__fxstatat@plt+0x448>
  401e88:	ldrb	w0, [x21, #1]
  401e8c:	cbnz	w0, 401d18 <__fxstatat@plt+0x448>
  401e90:	ldr	w4, [x27, #64]
  401e94:	mov	w2, #0x5                   	// #5
  401e98:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  401e9c:	mov	x0, #0x0                   	// #0
  401ea0:	add	x1, x1, #0xca8
  401ea4:	str	w4, [sp, #112]
  401ea8:	bl	401820 <dcgettext@plt>
  401eac:	mov	x25, x0
  401eb0:	mov	x1, x22
  401eb4:	mov	w0, w23
  401eb8:	bl	4052e8 <__fxstatat@plt+0x3a18>
  401ebc:	mov	x3, x0
  401ec0:	ldr	w4, [sp, #112]
  401ec4:	mov	x2, x25
  401ec8:	mov	w0, #0x0                   	// #0
  401ecc:	mov	w1, w4
  401ed0:	bl	401580 <error@plt>
  401ed4:	b	401d18 <__fxstatat@plt+0x448>
  401ed8:	ldr	x0, [x0, #88]
  401edc:	cbnz	x0, 401ee8 <__fxstatat@plt+0x618>
  401ee0:	ldr	x0, [x27, #32]
  401ee4:	cbz	x0, 402368 <__fxstatat@plt+0xa98>
  401ee8:	ldrb	w0, [x21, #1]
  401eec:	cbnz	w0, 401d18 <__fxstatat@plt+0x448>
  401ef0:	ldr	w25, [x27, #64]
  401ef4:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  401ef8:	add	x1, x1, #0xc90
  401efc:	mov	w2, #0x5                   	// #5
  401f00:	mov	x0, #0x0                   	// #0
  401f04:	bl	401820 <dcgettext@plt>
  401f08:	mov	x23, x0
  401f0c:	mov	x1, x22
  401f10:	mov	w0, #0x4                   	// #4
  401f14:	bl	4052e8 <__fxstatat@plt+0x3a18>
  401f18:	mov	x3, x0
  401f1c:	mov	x2, x23
  401f20:	mov	w1, w25
  401f24:	mov	w0, #0x0                   	// #0
  401f28:	bl	401580 <error@plt>
  401f2c:	b	401d18 <__fxstatat@plt+0x448>
  401f30:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  401f34:	ldr	w0, [x0, #496]
  401f38:	cmp	w0, #0x2
  401f3c:	b.eq	401f80 <__fxstatat@plt+0x6b0>  // b.none
  401f40:	cbnz	w0, 401f80 <__fxstatat@plt+0x6b0>
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  401f4c:	mov	x0, #0x0                   	// #0
  401f50:	add	x1, x1, #0xf38
  401f54:	bl	401820 <dcgettext@plt>
  401f58:	mov	x23, x0
  401f5c:	mov	x1, x22
  401f60:	mov	w0, #0x4                   	// #4
  401f64:	bl	4052e8 <__fxstatat@plt+0x3a18>
  401f68:	mov	x2, x0
  401f6c:	mov	x1, x23
  401f70:	mov	w0, #0x1                   	// #1
  401f74:	mov	w25, w0
  401f78:	bl	401660 <__printf_chk@plt>
  401f7c:	b	401da0 <__fxstatat@plt+0x4d0>
  401f80:	mov	w25, #0x1                   	// #1
  401f84:	b	401da0 <__fxstatat@plt+0x4d0>
  401f88:	adrp	x1, 41f000 <__fxstatat@plt+0x1d730>
  401f8c:	add	x5, x1, #0x1f0
  401f90:	ldr	w1, [x1, #496]
  401f94:	cmp	w1, #0x2
  401f98:	b.eq	402020 <__fxstatat@plt+0x750>  // b.none
  401f9c:	ldr	w1, [sp, #104]
  401fa0:	tst	w1, #0xe00
  401fa4:	b.ne	402164 <__fxstatat@plt+0x894>  // b.any
  401fa8:	ldr	w0, [sp, #104]
  401fac:	eor	w0, w28, w0
  401fb0:	tst	x0, #0xfff
  401fb4:	b.eq	4022fc <__fxstatat@plt+0xa2c>  // b.none
  401fb8:	ldr	w0, [sp, #104]
  401fbc:	add	x1, sp, #0xb0
  401fc0:	bl	402a58 <__fxstatat@plt+0x1188>
  401fc4:	strb	wzr, [sp, #186]
  401fc8:	add	x1, sp, #0xc0
  401fcc:	mov	w0, w28
  401fd0:	bl	402a58 <__fxstatat@plt+0x1188>
  401fd4:	strb	wzr, [sp, #202]
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  401fe0:	mov	x0, #0x0                   	// #0
  401fe4:	add	x1, x1, #0xf00
  401fe8:	bl	401820 <dcgettext@plt>
  401fec:	mov	x25, x0
  401ff0:	mov	x1, x22
  401ff4:	mov	w0, #0x4                   	// #4
  401ff8:	bl	4052e8 <__fxstatat@plt+0x3a18>
  401ffc:	mov	x2, x0
  402000:	ldr	x0, [sp, #104]
  402004:	mov	x6, x24
  402008:	mov	x1, x25
  40200c:	mov	x4, x26
  402010:	and	x5, x0, #0xfff
  402014:	and	x3, x28, #0xfff
  402018:	mov	w0, #0x1                   	// #1
  40201c:	bl	401660 <__printf_chk@plt>
  402020:	ldrb	w25, [x21]
  402024:	cbz	w25, 401f80 <__fxstatat@plt+0x6b0>
  402028:	ldr	x3, [x21, #8]
  40202c:	cmp	w23, #0x4, lsl #12
  402030:	cset	w1, eq  // eq = none
  402034:	mov	w0, w28
  402038:	mov	x4, #0x0                   	// #0
  40203c:	mov	w2, #0x0                   	// #0
  402040:	bl	403138 <__fxstatat@plt+0x1868>
  402044:	mov	w23, w0
  402048:	ldr	w0, [sp, #104]
  40204c:	bics	wzr, w0, w23
  402050:	b.eq	401da0 <__fxstatat@plt+0x4d0>  // b.none
  402054:	add	x1, sp, #0xb0
  402058:	bl	402a58 <__fxstatat@plt+0x1188>
  40205c:	add	x1, sp, #0xc0
  402060:	mov	w0, w23
  402064:	bl	402a58 <__fxstatat@plt+0x1188>
  402068:	strb	wzr, [sp, #186]
  40206c:	mov	w2, #0x5                   	// #5
  402070:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402074:	mov	x0, #0x0                   	// #0
  402078:	add	x1, x1, #0xec0
  40207c:	strb	wzr, [sp, #202]
  402080:	bl	401820 <dcgettext@plt>
  402084:	mov	x2, x22
  402088:	mov	w1, #0x3                   	// #3
  40208c:	mov	x22, x0
  402090:	mov	w0, #0x0                   	// #0
  402094:	bl	405c68 <__fxstatat@plt+0x4398>
  402098:	mov	w25, #0x0                   	// #0
  40209c:	mov	x3, x0
  4020a0:	mov	x5, x26
  4020a4:	mov	x4, x24
  4020a8:	mov	x2, x22
  4020ac:	mov	w1, #0x0                   	// #0
  4020b0:	mov	w0, #0x0                   	// #0
  4020b4:	bl	401580 <error@plt>
  4020b8:	b	401da0 <__fxstatat@plt+0x4d0>
  4020bc:	ldr	x0, [x0, #8]
  4020c0:	ldr	x2, [x27, #120]
  4020c4:	cmp	x2, x0
  4020c8:	b.ne	401cc4 <__fxstatat@plt+0x3f4>  // b.any
  4020cc:	adrp	x23, 40b000 <__fxstatat@plt+0x9730>
  4020d0:	add	x23, x23, #0xc78
  4020d4:	mov	x1, x23
  4020d8:	mov	x0, x22
  4020dc:	bl	401770 <strcmp@plt>
  4020e0:	cbnz	w0, 402388 <__fxstatat@plt+0xab8>
  4020e4:	mov	w2, #0x5                   	// #5
  4020e8:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4020ec:	mov	x0, #0x0                   	// #0
  4020f0:	add	x1, x1, #0xdb0
  4020f4:	bl	401820 <dcgettext@plt>
  4020f8:	mov	x23, x0
  4020fc:	mov	x1, x22
  402100:	mov	w0, #0x4                   	// #4
  402104:	bl	4052e8 <__fxstatat@plt+0x3a18>
  402108:	mov	x3, x0
  40210c:	mov	x2, x23
  402110:	mov	w1, #0x0                   	// #0
  402114:	mov	w0, #0x0                   	// #0
  402118:	bl	401580 <error@plt>
  40211c:	mov	w2, #0x5                   	// #5
  402120:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402124:	mov	x0, #0x0                   	// #0
  402128:	add	x1, x1, #0xe20
  40212c:	bl	401820 <dcgettext@plt>
  402130:	mov	x2, x0
  402134:	mov	w1, #0x0                   	// #0
  402138:	mov	w0, #0x0                   	// #0
  40213c:	bl	401580 <error@plt>
  402140:	mov	w25, #0x0                   	// #0
  402144:	mov	x1, x27
  402148:	mov	w2, #0x4                   	// #4
  40214c:	mov	x0, x20
  402150:	bl	409758 <__fxstatat@plt+0x7e88>
  402154:	mov	x0, x20
  402158:	and	w19, w19, w25
  40215c:	bl	408ed8 <__fxstatat@plt+0x7608>
  402160:	b	401af4 <__fxstatat@plt+0x224>
  402164:	ldr	w1, [x20, #44]
  402168:	mov	x2, x25
  40216c:	add	x3, sp, #0xc0
  402170:	mov	w4, #0x0                   	// #0
  402174:	str	x5, [sp, #112]
  402178:	bl	4018d0 <__fxstatat@plt>
  40217c:	ldr	x5, [sp, #112]
  402180:	cbnz	w0, 4022f4 <__fxstatat@plt+0xa24>
  402184:	ldr	w0, [sp, #208]
  402188:	b	401fac <__fxstatat@plt+0x6dc>
  40218c:	ldr	x0, [sp, #96]
  402190:	mov	w2, #0x5                   	// #5
  402194:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402198:	add	x1, x1, #0xee8
  40219c:	mov	w19, #0x0                   	// #0
  4021a0:	ldr	w20, [x0]
  4021a4:	mov	x0, #0x0                   	// #0
  4021a8:	bl	401820 <dcgettext@plt>
  4021ac:	mov	x2, x0
  4021b0:	mov	w1, w20
  4021b4:	mov	w0, #0x0                   	// #0
  4021b8:	bl	401580 <error@plt>
  4021bc:	b	401b28 <__fxstatat@plt+0x258>
  4021c0:	add	w1, w0, #0x1
  4021c4:	str	w1, [x23, #632]
  4021c8:	ldr	x0, [x19, w0, sxtw #3]
  4021cc:	str	x0, [sp, #96]
  4021d0:	cmp	w1, w22
  4021d4:	b.lt	401dd8 <__fxstatat@plt+0x508>  // b.tstop
  4021d8:	cbz	x0, 4021f4 <__fxstatat@plt+0x924>
  4021dc:	mov	x20, #0xfffffffffffffff8    	// #-8
  4021e0:	add	x1, x20, w1, sxtw #3
  4021e4:	ldr	x0, [x19, x1]
  4021e8:	ldr	x1, [sp, #96]
  4021ec:	cmp	x0, x1
  4021f0:	b.eq	402434 <__fxstatat@plt+0xb64>  // b.none
  4021f4:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4021f8:	add	x1, x1, #0xc10
  4021fc:	mov	w2, #0x5                   	// #5
  402200:	mov	x0, #0x0                   	// #0
  402204:	bl	401820 <dcgettext@plt>
  402208:	mov	w1, #0x0                   	// #0
  40220c:	mov	x2, x0
  402210:	mov	w0, #0x0                   	// #0
  402214:	bl	401580 <error@plt>
  402218:	b	401a04 <__fxstatat@plt+0x134>
  40221c:	mov	w2, #0x5                   	// #5
  402220:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402224:	mov	x0, #0x0                   	// #0
  402228:	add	x1, x1, #0xcf0
  40222c:	bl	401820 <dcgettext@plt>
  402230:	mov	x23, x0
  402234:	mov	x2, x22
  402238:	mov	w1, #0x3                   	// #3
  40223c:	mov	w0, #0x0                   	// #0
  402240:	bl	405c68 <__fxstatat@plt+0x4398>
  402244:	mov	x2, x23
  402248:	mov	x3, x0
  40224c:	mov	w1, #0x0                   	// #0
  402250:	mov	w0, #0x0                   	// #0
  402254:	mov	w25, #0x0                   	// #0
  402258:	bl	401580 <error@plt>
  40225c:	and	w19, w19, w25
  402260:	b	401af4 <__fxstatat@plt+0x224>
  402264:	ldr	x0, [sp, #96]
  402268:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  40226c:	mov	w2, #0x5                   	// #5
  402270:	add	x1, x1, #0xe58
  402274:	ldr	w25, [x0]
  402278:	mov	x0, #0x0                   	// #0
  40227c:	b	401f04 <__fxstatat@plt+0x634>
  402280:	add	x0, x21, #0x18
  402284:	bl	4066c8 <__fxstatat@plt+0x4df8>
  402288:	str	x0, [x21, #40]
  40228c:	cbnz	x0, 401a94 <__fxstatat@plt+0x1c4>
  402290:	ldr	x1, [sp, #96]
  402294:	mov	w2, #0x5                   	// #5
  402298:	ldr	w20, [x1]
  40229c:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4022a0:	add	x1, x1, #0xc40
  4022a4:	bl	401820 <dcgettext@plt>
  4022a8:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4022ac:	add	x1, x1, #0xc78
  4022b0:	mov	x19, x0
  4022b4:	mov	w0, #0x4                   	// #4
  4022b8:	bl	4052e8 <__fxstatat@plt+0x3a18>
  4022bc:	mov	x3, x0
  4022c0:	mov	x2, x19
  4022c4:	mov	w1, w20
  4022c8:	mov	w0, #0x1                   	// #1
  4022cc:	bl	401580 <error@plt>
  4022d0:	mov	w2, #0x5                   	// #5
  4022d4:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4022d8:	add	x1, x1, #0xc80
  4022dc:	bl	401820 <dcgettext@plt>
  4022e0:	mov	w1, w22
  4022e4:	mov	x2, x0
  4022e8:	mov	w0, #0x0                   	// #0
  4022ec:	bl	401580 <error@plt>
  4022f0:	b	401b1c <__fxstatat@plt+0x24c>
  4022f4:	ldrb	w0, [x21, #1]
  4022f8:	cbz	w0, 4023e0 <__fxstatat@plt+0xb10>
  4022fc:	ldr	w0, [x5]
  402300:	cbnz	w0, 402020 <__fxstatat@plt+0x750>
  402304:	ldr	w0, [sp, #104]
  402308:	add	x1, sp, #0xb0
  40230c:	bl	402a58 <__fxstatat@plt+0x1188>
  402310:	strb	wzr, [sp, #186]
  402314:	add	x1, sp, #0xc0
  402318:	mov	w0, w28
  40231c:	bl	402a58 <__fxstatat@plt+0x1188>
  402320:	strb	wzr, [sp, #202]
  402324:	mov	w2, #0x5                   	// #5
  402328:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  40232c:	mov	x0, #0x0                   	// #0
  402330:	add	x1, x1, #0xe98
  402334:	bl	401820 <dcgettext@plt>
  402338:	mov	x25, x0
  40233c:	mov	x1, x22
  402340:	mov	w0, #0x4                   	// #4
  402344:	bl	4052e8 <__fxstatat@plt+0x3a18>
  402348:	mov	x2, x0
  40234c:	ldr	x0, [sp, #104]
  402350:	mov	x4, x24
  402354:	mov	x1, x25
  402358:	and	x3, x0, #0xfff
  40235c:	mov	w0, #0x1                   	// #1
  402360:	bl	401660 <__printf_chk@plt>
  402364:	b	402020 <__fxstatat@plt+0x750>
  402368:	mov	x25, #0x1                   	// #1
  40236c:	str	x25, [x27, #32]
  402370:	mov	x1, x27
  402374:	mov	w2, w25
  402378:	mov	x0, x20
  40237c:	and	w19, w19, w25
  402380:	bl	409758 <__fxstatat@plt+0x7e88>
  402384:	b	401af4 <__fxstatat@plt+0x224>
  402388:	mov	w2, #0x5                   	// #5
  40238c:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402390:	mov	x0, #0x0                   	// #0
  402394:	add	x1, x1, #0xde0
  402398:	bl	401820 <dcgettext@plt>
  40239c:	mov	x25, x0
  4023a0:	mov	x2, x22
  4023a4:	mov	w1, #0x4                   	// #4
  4023a8:	mov	w0, #0x0                   	// #0
  4023ac:	bl	405248 <__fxstatat@plt+0x3978>
  4023b0:	mov	x2, x23
  4023b4:	mov	x22, x0
  4023b8:	mov	w1, #0x4                   	// #4
  4023bc:	mov	w0, #0x1                   	// #1
  4023c0:	bl	405248 <__fxstatat@plt+0x3978>
  4023c4:	mov	x4, x0
  4023c8:	mov	x3, x22
  4023cc:	mov	x2, x25
  4023d0:	mov	w1, #0x0                   	// #0
  4023d4:	mov	w0, #0x0                   	// #0
  4023d8:	bl	401580 <error@plt>
  4023dc:	b	40211c <__fxstatat@plt+0x84c>
  4023e0:	ldr	x0, [sp, #96]
  4023e4:	mov	w2, #0x5                   	// #5
  4023e8:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4023ec:	add	x1, x1, #0xe78
  4023f0:	str	x5, [sp, #120]
  4023f4:	ldr	w4, [x0]
  4023f8:	mov	x0, #0x0                   	// #0
  4023fc:	str	w4, [sp, #112]
  402400:	bl	401820 <dcgettext@plt>
  402404:	mov	x25, x0
  402408:	mov	x1, x22
  40240c:	mov	w0, #0x4                   	// #4
  402410:	bl	4052e8 <__fxstatat@plt+0x3a18>
  402414:	mov	x3, x0
  402418:	ldr	w4, [sp, #112]
  40241c:	mov	x2, x25
  402420:	mov	w0, #0x0                   	// #0
  402424:	mov	w1, w4
  402428:	bl	401580 <error@plt>
  40242c:	ldr	x5, [sp, #120]
  402430:	b	4022fc <__fxstatat@plt+0xa2c>
  402434:	add	x20, x20, w22, sxtw #3
  402438:	mov	w2, #0x5                   	// #5
  40243c:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402440:	mov	x0, #0x0                   	// #0
  402444:	add	x1, x1, #0xc20
  402448:	bl	401820 <dcgettext@plt>
  40244c:	mov	x21, x0
  402450:	ldr	x0, [x19, x20]
  402454:	bl	406570 <__fxstatat@plt+0x4ca0>
  402458:	mov	x3, x0
  40245c:	mov	x2, x21
  402460:	mov	w1, #0x0                   	// #0
  402464:	mov	w0, #0x0                   	// #0
  402468:	bl	401580 <error@plt>
  40246c:	b	401a04 <__fxstatat@plt+0x134>
  402470:	bl	401890 <__errno_location@plt>
  402474:	mov	x3, x0
  402478:	mov	w2, #0x5                   	// #5
  40247c:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402480:	mov	x0, #0x0                   	// #0
  402484:	add	x1, x1, #0xc40
  402488:	ldr	w20, [x3]
  40248c:	bl	401820 <dcgettext@plt>
  402490:	mov	x19, x0
  402494:	mov	w0, #0x4                   	// #4
  402498:	ldr	x1, [sp, #112]
  40249c:	b	4022b8 <__fxstatat@plt+0x9e8>
  4024a0:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4024a4:	mov	w2, #0x5                   	// #5
  4024a8:	add	x1, x1, #0xbe0
  4024ac:	b	402200 <__fxstatat@plt+0x930>
  4024b0:	mov	w2, #0x5                   	// #5
  4024b4:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4024b8:	add	x1, x1, #0xc60
  4024bc:	bl	401820 <dcgettext@plt>
  4024c0:	mov	x19, x0
  4024c4:	ldr	x0, [sp, #96]
  4024c8:	bl	406570 <__fxstatat@plt+0x4ca0>
  4024cc:	mov	x3, x0
  4024d0:	mov	x2, x19
  4024d4:	mov	w1, #0x0                   	// #0
  4024d8:	mov	w0, #0x0                   	// #0
  4024dc:	bl	401580 <error@plt>
  4024e0:	mov	w0, #0x1                   	// #1
  4024e4:	bl	402600 <__fxstatat@plt+0xd30>
  4024e8:	mov	w1, w0
  4024ec:	b	4021dc <__fxstatat@plt+0x90c>
  4024f0:	mov	x29, #0x0                   	// #0
  4024f4:	mov	x30, #0x0                   	// #0
  4024f8:	mov	x5, x0
  4024fc:	ldr	x1, [sp]
  402500:	add	x2, sp, #0x8
  402504:	mov	x6, sp
  402508:	movz	x0, #0x0, lsl #48
  40250c:	movk	x0, #0x0, lsl #32
  402510:	movk	x0, #0x40, lsl #16
  402514:	movk	x0, #0x18e0
  402518:	movz	x3, #0x0, lsl #48
  40251c:	movk	x3, #0x0, lsl #32
  402520:	movk	x3, #0x40, lsl #16
  402524:	movk	x3, #0xb540
  402528:	movz	x4, #0x0, lsl #48
  40252c:	movk	x4, #0x0, lsl #32
  402530:	movk	x4, #0x40, lsl #16
  402534:	movk	x4, #0xb5c0
  402538:	bl	401650 <__libc_start_main@plt>
  40253c:	bl	401710 <abort@plt>
  402540:	adrp	x0, 41e000 <__fxstatat@plt+0x1c730>
  402544:	ldr	x0, [x0, #4064]
  402548:	cbz	x0, 402550 <__fxstatat@plt+0xc80>
  40254c:	b	4016f0 <__gmon_start__@plt>
  402550:	ret
  402554:	nop
  402558:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  40255c:	add	x0, x0, #0x260
  402560:	adrp	x1, 41f000 <__fxstatat@plt+0x1d730>
  402564:	add	x1, x1, #0x260
  402568:	cmp	x1, x0
  40256c:	b.eq	402584 <__fxstatat@plt+0xcb4>  // b.none
  402570:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402574:	ldr	x1, [x1, #1528]
  402578:	cbz	x1, 402584 <__fxstatat@plt+0xcb4>
  40257c:	mov	x16, x1
  402580:	br	x16
  402584:	ret
  402588:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  40258c:	add	x0, x0, #0x260
  402590:	adrp	x1, 41f000 <__fxstatat@plt+0x1d730>
  402594:	add	x1, x1, #0x260
  402598:	sub	x1, x1, x0
  40259c:	lsr	x2, x1, #63
  4025a0:	add	x1, x2, x1, asr #3
  4025a4:	cmp	xzr, x1, asr #1
  4025a8:	asr	x1, x1, #1
  4025ac:	b.eq	4025c4 <__fxstatat@plt+0xcf4>  // b.none
  4025b0:	adrp	x2, 40b000 <__fxstatat@plt+0x9730>
  4025b4:	ldr	x2, [x2, #1536]
  4025b8:	cbz	x2, 4025c4 <__fxstatat@plt+0xcf4>
  4025bc:	mov	x16, x2
  4025c0:	br	x16
  4025c4:	ret
  4025c8:	stp	x29, x30, [sp, #-32]!
  4025cc:	mov	x29, sp
  4025d0:	str	x19, [sp, #16]
  4025d4:	adrp	x19, 41f000 <__fxstatat@plt+0x1d730>
  4025d8:	ldrb	w0, [x19, #656]
  4025dc:	cbnz	w0, 4025ec <__fxstatat@plt+0xd1c>
  4025e0:	bl	402558 <__fxstatat@plt+0xc88>
  4025e4:	mov	w0, #0x1                   	// #1
  4025e8:	strb	w0, [x19, #656]
  4025ec:	ldr	x19, [sp, #16]
  4025f0:	ldp	x29, x30, [sp], #32
  4025f4:	ret
  4025f8:	b	402588 <__fxstatat@plt+0xcb8>
  4025fc:	nop
  402600:	stp	x29, x30, [sp, #-176]!
  402604:	mov	x29, sp
  402608:	stp	x19, x20, [sp, #16]
  40260c:	mov	w19, w0
  402610:	stp	x21, x22, [sp, #32]
  402614:	str	x23, [sp, #48]
  402618:	cbz	w0, 402658 <__fxstatat@plt+0xd88>
  40261c:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  402620:	mov	w2, #0x5                   	// #5
  402624:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402628:	add	x1, x1, #0x6b0
  40262c:	ldr	x20, [x0, #616]
  402630:	mov	x0, #0x0                   	// #0
  402634:	bl	401820 <dcgettext@plt>
  402638:	mov	x2, x0
  40263c:	adrp	x3, 41f000 <__fxstatat@plt+0x1d730>
  402640:	mov	x0, x20
  402644:	mov	w1, #0x1                   	// #1
  402648:	ldr	x3, [x3, #728]
  40264c:	bl	401760 <__fprintf_chk@plt>
  402650:	mov	w0, w19
  402654:	bl	401570 <exit@plt>
  402658:	mov	w2, #0x5                   	// #5
  40265c:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402660:	mov	x0, #0x0                   	// #0
  402664:	add	x1, x1, #0x6d8
  402668:	bl	401820 <dcgettext@plt>
  40266c:	adrp	x20, 41f000 <__fxstatat@plt+0x1d730>
  402670:	adrp	x2, 41f000 <__fxstatat@plt+0x1d730>
  402674:	mov	x1, x0
  402678:	mov	w0, #0x1                   	// #1
  40267c:	adrp	x22, 40b000 <__fxstatat@plt+0x9730>
  402680:	ldr	x4, [x2, #728]
  402684:	add	x21, sp, #0x40
  402688:	add	x22, x22, #0x698
  40268c:	mov	x3, x4
  402690:	mov	x2, x4
  402694:	bl	401660 <__printf_chk@plt>
  402698:	mov	w2, #0x5                   	// #5
  40269c:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4026a0:	mov	x0, #0x0                   	// #0
  4026a4:	add	x1, x1, #0x760
  4026a8:	bl	401820 <dcgettext@plt>
  4026ac:	ldr	x1, [x20, #640]
  4026b0:	bl	401830 <fputs_unlocked@plt>
  4026b4:	mov	w2, #0x5                   	// #5
  4026b8:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4026bc:	mov	x0, #0x0                   	// #0
  4026c0:	add	x1, x1, #0x7d0
  4026c4:	bl	401820 <dcgettext@plt>
  4026c8:	ldr	x1, [x20, #640]
  4026cc:	bl	401830 <fputs_unlocked@plt>
  4026d0:	mov	w2, #0x5                   	// #5
  4026d4:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4026d8:	mov	x0, #0x0                   	// #0
  4026dc:	add	x1, x1, #0x8a0
  4026e0:	bl	401820 <dcgettext@plt>
  4026e4:	ldr	x1, [x20, #640]
  4026e8:	bl	401830 <fputs_unlocked@plt>
  4026ec:	mov	w2, #0x5                   	// #5
  4026f0:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4026f4:	mov	x0, #0x0                   	// #0
  4026f8:	add	x1, x1, #0x920
  4026fc:	bl	401820 <dcgettext@plt>
  402700:	ldr	x1, [x20, #640]
  402704:	bl	401830 <fputs_unlocked@plt>
  402708:	mov	w2, #0x5                   	// #5
  40270c:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402710:	mov	x0, #0x0                   	// #0
  402714:	add	x1, x1, #0x968
  402718:	bl	401820 <dcgettext@plt>
  40271c:	ldr	x1, [x20, #640]
  402720:	bl	401830 <fputs_unlocked@plt>
  402724:	mov	w2, #0x5                   	// #5
  402728:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  40272c:	mov	x0, #0x0                   	// #0
  402730:	add	x1, x1, #0x9b0
  402734:	bl	401820 <dcgettext@plt>
  402738:	ldr	x1, [x20, #640]
  40273c:	bl	401830 <fputs_unlocked@plt>
  402740:	mov	w2, #0x5                   	// #5
  402744:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402748:	mov	x0, #0x0                   	// #0
  40274c:	add	x1, x1, #0x9e0
  402750:	bl	401820 <dcgettext@plt>
  402754:	ldr	x1, [x20, #640]
  402758:	bl	401830 <fputs_unlocked@plt>
  40275c:	mov	w2, #0x5                   	// #5
  402760:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402764:	mov	x0, #0x0                   	// #0
  402768:	add	x1, x1, #0xa18
  40276c:	bl	401820 <dcgettext@plt>
  402770:	ldr	x1, [x20, #640]
  402774:	bl	401830 <fputs_unlocked@plt>
  402778:	adrp	x2, 40c000 <__fxstatat@plt+0xa730>
  40277c:	add	x2, x2, #0x28
  402780:	ldp	x4, x5, [x2, #16]
  402784:	stp	x4, x5, [sp, #80]
  402788:	ldp	x1, x0, [x2]
  40278c:	stp	x1, x0, [sp, #64]
  402790:	ldp	x4, x5, [x2, #32]
  402794:	stp	x4, x5, [sp, #96]
  402798:	ldp	x4, x5, [x2, #48]
  40279c:	stp	x4, x5, [sp, #112]
  4027a0:	ldp	x4, x5, [x2, #64]
  4027a4:	stp	x4, x5, [sp, #128]
  4027a8:	ldp	x4, x5, [x2, #80]
  4027ac:	stp	x4, x5, [sp, #144]
  4027b0:	ldp	x2, x3, [x2, #96]
  4027b4:	stp	x2, x3, [sp, #160]
  4027b8:	cbnz	x1, 40288c <__fxstatat@plt+0xfbc>
  4027bc:	ldr	x23, [x21, #8]
  4027c0:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4027c4:	mov	w2, #0x5                   	// #5
  4027c8:	add	x1, x1, #0xa68
  4027cc:	mov	x0, #0x0                   	// #0
  4027d0:	cbz	x23, 40289c <__fxstatat@plt+0xfcc>
  4027d4:	bl	401820 <dcgettext@plt>
  4027d8:	adrp	x21, 40b000 <__fxstatat@plt+0x9730>
  4027dc:	add	x21, x21, #0xa80
  4027e0:	adrp	x2, 40b000 <__fxstatat@plt+0x9730>
  4027e4:	mov	x3, x21
  4027e8:	add	x2, x2, #0xaa8
  4027ec:	mov	x1, x0
  4027f0:	mov	w0, #0x1                   	// #1
  4027f4:	bl	401660 <__printf_chk@plt>
  4027f8:	mov	x1, #0x0                   	// #0
  4027fc:	mov	w0, #0x5                   	// #5
  402800:	bl	4018c0 <setlocale@plt>
  402804:	cbz	x0, 40281c <__fxstatat@plt+0xf4c>
  402808:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  40280c:	mov	x2, #0x3                   	// #3
  402810:	add	x1, x1, #0xab8
  402814:	bl	401630 <strncmp@plt>
  402818:	cbnz	w0, 402938 <__fxstatat@plt+0x1068>
  40281c:	mov	w2, #0x5                   	// #5
  402820:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402824:	mov	x0, #0x0                   	// #0
  402828:	add	x1, x1, #0xb08
  40282c:	bl	401820 <dcgettext@plt>
  402830:	mov	x1, x0
  402834:	mov	x3, x22
  402838:	mov	x2, x21
  40283c:	mov	w0, #0x1                   	// #1
  402840:	bl	401660 <__printf_chk@plt>
  402844:	mov	w2, #0x5                   	// #5
  402848:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  40284c:	mov	x0, #0x0                   	// #0
  402850:	add	x1, x1, #0xb28
  402854:	bl	401820 <dcgettext@plt>
  402858:	mov	x1, x0
  40285c:	cmp	x23, x22
  402860:	adrp	x2, 40b000 <__fxstatat@plt+0x9730>
  402864:	adrp	x3, 40b000 <__fxstatat@plt+0x9730>
  402868:	add	x2, x2, #0x7c8
  40286c:	add	x3, x3, #0x6a0
  402870:	csel	x3, x3, x2, eq  // eq = none
  402874:	mov	x2, x23
  402878:	mov	w0, #0x1                   	// #1
  40287c:	bl	401660 <__printf_chk@plt>
  402880:	b	402650 <__fxstatat@plt+0xd80>
  402884:	ldr	x1, [x21, #16]!
  402888:	cbz	x1, 4027bc <__fxstatat@plt+0xeec>
  40288c:	mov	x0, x22
  402890:	bl	401770 <strcmp@plt>
  402894:	cbnz	w0, 402884 <__fxstatat@plt+0xfb4>
  402898:	b	4027bc <__fxstatat@plt+0xeec>
  40289c:	bl	401820 <dcgettext@plt>
  4028a0:	adrp	x21, 40b000 <__fxstatat@plt+0x9730>
  4028a4:	add	x21, x21, #0xa80
  4028a8:	adrp	x2, 40b000 <__fxstatat@plt+0x9730>
  4028ac:	mov	x3, x21
  4028b0:	add	x2, x2, #0xaa8
  4028b4:	mov	x1, x0
  4028b8:	mov	w0, #0x1                   	// #1
  4028bc:	bl	401660 <__printf_chk@plt>
  4028c0:	mov	x1, #0x0                   	// #0
  4028c4:	mov	w0, #0x5                   	// #5
  4028c8:	bl	4018c0 <setlocale@plt>
  4028cc:	cbz	x0, 4028e4 <__fxstatat@plt+0x1014>
  4028d0:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4028d4:	mov	x2, #0x3                   	// #3
  4028d8:	add	x1, x1, #0xab8
  4028dc:	bl	401630 <strncmp@plt>
  4028e0:	cbnz	w0, 402934 <__fxstatat@plt+0x1064>
  4028e4:	mov	w2, #0x5                   	// #5
  4028e8:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4028ec:	mov	x0, #0x0                   	// #0
  4028f0:	add	x1, x1, #0xb08
  4028f4:	bl	401820 <dcgettext@plt>
  4028f8:	mov	x1, x0
  4028fc:	mov	x3, x22
  402900:	mov	x2, x21
  402904:	mov	w0, #0x1                   	// #1
  402908:	bl	401660 <__printf_chk@plt>
  40290c:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402910:	mov	w2, #0x5                   	// #5
  402914:	add	x1, x1, #0xb28
  402918:	mov	x0, #0x0                   	// #0
  40291c:	bl	401820 <dcgettext@plt>
  402920:	mov	x23, x22
  402924:	adrp	x3, 40b000 <__fxstatat@plt+0x9730>
  402928:	mov	x1, x0
  40292c:	add	x3, x3, #0x6a0
  402930:	b	402874 <__fxstatat@plt+0xfa4>
  402934:	mov	x23, x22
  402938:	mov	w2, #0x5                   	// #5
  40293c:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  402940:	mov	x0, #0x0                   	// #0
  402944:	add	x1, x1, #0xac0
  402948:	bl	401820 <dcgettext@plt>
  40294c:	ldr	x1, [x20, #640]
  402950:	bl	401830 <fputs_unlocked@plt>
  402954:	b	40281c <__fxstatat@plt+0xf4c>
  402958:	adrp	x1, 41f000 <__fxstatat@plt+0x1d730>
  40295c:	str	x0, [x1, #712]
  402960:	ret
  402964:	nop
  402968:	adrp	x1, 41f000 <__fxstatat@plt+0x1d730>
  40296c:	strb	w0, [x1, #720]
  402970:	ret
  402974:	nop
  402978:	stp	x29, x30, [sp, #-48]!
  40297c:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  402980:	mov	x29, sp
  402984:	ldr	x0, [x0, #640]
  402988:	bl	409a28 <__fxstatat@plt+0x8158>
  40298c:	cbz	w0, 4029c4 <__fxstatat@plt+0x10f4>
  402990:	stp	x19, x20, [sp, #16]
  402994:	adrp	x20, 41f000 <__fxstatat@plt+0x1d730>
  402998:	add	x0, x20, #0x2c8
  40299c:	str	x21, [sp, #32]
  4029a0:	ldrb	w21, [x0, #8]
  4029a4:	bl	401890 <__errno_location@plt>
  4029a8:	mov	x19, x0
  4029ac:	cbz	w21, 4029dc <__fxstatat@plt+0x110c>
  4029b0:	ldr	w0, [x0]
  4029b4:	cmp	w0, #0x20
  4029b8:	b.ne	4029dc <__fxstatat@plt+0x110c>  // b.any
  4029bc:	ldp	x19, x20, [sp, #16]
  4029c0:	ldr	x21, [sp, #32]
  4029c4:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  4029c8:	ldr	x0, [x0, #616]
  4029cc:	bl	409a28 <__fxstatat@plt+0x8158>
  4029d0:	cbnz	w0, 402a30 <__fxstatat@plt+0x1160>
  4029d4:	ldp	x29, x30, [sp], #48
  4029d8:	ret
  4029dc:	mov	w2, #0x5                   	// #5
  4029e0:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  4029e4:	mov	x0, #0x0                   	// #0
  4029e8:	add	x1, x1, #0x200
  4029ec:	bl	401820 <dcgettext@plt>
  4029f0:	ldr	x2, [x20, #712]
  4029f4:	mov	x20, x0
  4029f8:	cbz	x2, 402a3c <__fxstatat@plt+0x116c>
  4029fc:	ldr	w19, [x19]
  402a00:	mov	x0, x2
  402a04:	bl	405948 <__fxstatat@plt+0x4078>
  402a08:	mov	x3, x0
  402a0c:	adrp	x2, 40c000 <__fxstatat@plt+0xa730>
  402a10:	mov	w1, w19
  402a14:	mov	x4, x20
  402a18:	add	x2, x2, #0x210
  402a1c:	mov	w0, #0x0                   	// #0
  402a20:	bl	401580 <error@plt>
  402a24:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  402a28:	ldr	w0, [x0, #512]
  402a2c:	bl	401550 <_exit@plt>
  402a30:	stp	x19, x20, [sp, #16]
  402a34:	str	x21, [sp, #32]
  402a38:	b	402a24 <__fxstatat@plt+0x1154>
  402a3c:	ldr	w1, [x19]
  402a40:	mov	x3, x0
  402a44:	adrp	x2, 40b000 <__fxstatat@plt+0x9730>
  402a48:	mov	w0, #0x0                   	// #0
  402a4c:	add	x2, x2, #0xe70
  402a50:	bl	401580 <error@plt>
  402a54:	b	402a24 <__fxstatat@plt+0x1154>
  402a58:	and	w3, w0, #0xf000
  402a5c:	mov	w2, #0x2d                  	// #45
  402a60:	cmp	w3, #0x8, lsl #12
  402a64:	b.eq	402ab4 <__fxstatat@plt+0x11e4>  // b.none
  402a68:	cmp	w3, #0x4, lsl #12
  402a6c:	mov	w2, #0x64                  	// #100
  402a70:	b.eq	402ab4 <__fxstatat@plt+0x11e4>  // b.none
  402a74:	cmp	w3, #0x6, lsl #12
  402a78:	mov	w2, #0x62                  	// #98
  402a7c:	b.eq	402ab4 <__fxstatat@plt+0x11e4>  // b.none
  402a80:	cmp	w3, #0x2, lsl #12
  402a84:	mov	w2, #0x63                  	// #99
  402a88:	b.eq	402ab4 <__fxstatat@plt+0x11e4>  // b.none
  402a8c:	cmp	w3, #0xa, lsl #12
  402a90:	mov	w2, #0x6c                  	// #108
  402a94:	b.eq	402ab4 <__fxstatat@plt+0x11e4>  // b.none
  402a98:	cmp	w3, #0x1, lsl #12
  402a9c:	mov	w2, #0x70                  	// #112
  402aa0:	b.eq	402ab4 <__fxstatat@plt+0x11e4>  // b.none
  402aa4:	cmp	w3, #0xc, lsl #12
  402aa8:	mov	w2, #0x73                  	// #115
  402aac:	mov	w3, #0x3f                  	// #63
  402ab0:	csel	w2, w2, w3, eq  // eq = none
  402ab4:	tst	x0, #0x100
  402ab8:	mov	w6, #0x2d                  	// #45
  402abc:	mov	w4, #0x72                  	// #114
  402ac0:	csel	w4, w4, w6, ne  // ne = any
  402ac4:	tst	x0, #0x80
  402ac8:	mov	w3, #0x77                  	// #119
  402acc:	csel	w3, w3, w6, ne  // ne = any
  402ad0:	strb	w2, [x1]
  402ad4:	strb	w4, [x1, #1]
  402ad8:	and	w2, w0, #0x40
  402adc:	strb	w3, [x1, #2]
  402ae0:	tbz	w0, #11, 402b84 <__fxstatat@plt+0x12b4>
  402ae4:	cmp	w2, #0x0
  402ae8:	mov	w5, #0x73                  	// #115
  402aec:	mov	w2, #0x53                  	// #83
  402af0:	csel	w5, w5, w2, ne  // ne = any
  402af4:	tst	x0, #0x20
  402af8:	mov	w6, #0x2d                  	// #45
  402afc:	mov	w3, #0x72                  	// #114
  402b00:	csel	w3, w3, w6, ne  // ne = any
  402b04:	tst	x0, #0x10
  402b08:	mov	w2, #0x77                  	// #119
  402b0c:	csel	w2, w2, w6, ne  // ne = any
  402b10:	strb	w5, [x1, #3]
  402b14:	strb	w3, [x1, #4]
  402b18:	and	w3, w0, #0x8
  402b1c:	strb	w2, [x1, #5]
  402b20:	tbz	w0, #10, 402b94 <__fxstatat@plt+0x12c4>
  402b24:	cmp	w3, #0x0
  402b28:	mov	w4, #0x73                  	// #115
  402b2c:	mov	w2, #0x53                  	// #83
  402b30:	csel	w4, w4, w2, ne  // ne = any
  402b34:	tst	x0, #0x4
  402b38:	mov	w5, #0x2d                  	// #45
  402b3c:	mov	w3, #0x72                  	// #114
  402b40:	csel	w3, w3, w5, ne  // ne = any
  402b44:	tst	x0, #0x2
  402b48:	mov	w2, #0x77                  	// #119
  402b4c:	csel	w2, w2, w5, ne  // ne = any
  402b50:	strb	w4, [x1, #6]
  402b54:	strb	w3, [x1, #7]
  402b58:	and	w3, w0, #0x1
  402b5c:	strb	w2, [x1, #8]
  402b60:	tbz	w0, #9, 402ba4 <__fxstatat@plt+0x12d4>
  402b64:	cmp	w3, #0x0
  402b68:	mov	w2, #0x54                  	// #84
  402b6c:	mov	w0, #0x74                  	// #116
  402b70:	csel	w0, w0, w2, ne  // ne = any
  402b74:	mov	w2, #0x20                  	// #32
  402b78:	strb	w0, [x1, #9]
  402b7c:	strh	w2, [x1, #10]
  402b80:	ret
  402b84:	cmp	w2, #0x0
  402b88:	mov	w5, #0x78                  	// #120
  402b8c:	csel	w5, w5, w6, ne  // ne = any
  402b90:	b	402af4 <__fxstatat@plt+0x1224>
  402b94:	cmp	w3, #0x0
  402b98:	mov	w4, #0x78                  	// #120
  402b9c:	csel	w4, w4, w6, ne  // ne = any
  402ba0:	b	402b34 <__fxstatat@plt+0x1264>
  402ba4:	cmp	w3, #0x0
  402ba8:	mov	w2, #0x20                  	// #32
  402bac:	mov	w0, #0x78                  	// #120
  402bb0:	csel	w0, w0, w5, ne  // ne = any
  402bb4:	strb	w0, [x1, #9]
  402bb8:	strh	w2, [x1, #10]
  402bbc:	ret
  402bc0:	ldr	w0, [x0, #16]
  402bc4:	mov	w2, #0x2d                  	// #45
  402bc8:	and	w3, w0, #0xf000
  402bcc:	cmp	w3, #0x8, lsl #12
  402bd0:	b.eq	402c20 <__fxstatat@plt+0x1350>  // b.none
  402bd4:	cmp	w3, #0x4, lsl #12
  402bd8:	mov	w2, #0x64                  	// #100
  402bdc:	b.eq	402c20 <__fxstatat@plt+0x1350>  // b.none
  402be0:	cmp	w3, #0x6, lsl #12
  402be4:	mov	w2, #0x62                  	// #98
  402be8:	b.eq	402c20 <__fxstatat@plt+0x1350>  // b.none
  402bec:	cmp	w3, #0x2, lsl #12
  402bf0:	mov	w2, #0x63                  	// #99
  402bf4:	b.eq	402c20 <__fxstatat@plt+0x1350>  // b.none
  402bf8:	cmp	w3, #0xa, lsl #12
  402bfc:	mov	w2, #0x6c                  	// #108
  402c00:	b.eq	402c20 <__fxstatat@plt+0x1350>  // b.none
  402c04:	cmp	w3, #0x1, lsl #12
  402c08:	mov	w2, #0x70                  	// #112
  402c0c:	b.eq	402c20 <__fxstatat@plt+0x1350>  // b.none
  402c10:	cmp	w3, #0xc, lsl #12
  402c14:	mov	w2, #0x73                  	// #115
  402c18:	mov	w3, #0x3f                  	// #63
  402c1c:	csel	w2, w2, w3, eq  // eq = none
  402c20:	tst	x0, #0x100
  402c24:	mov	w6, #0x2d                  	// #45
  402c28:	mov	w4, #0x72                  	// #114
  402c2c:	csel	w4, w4, w6, ne  // ne = any
  402c30:	tst	x0, #0x80
  402c34:	mov	w3, #0x77                  	// #119
  402c38:	csel	w3, w3, w6, ne  // ne = any
  402c3c:	strb	w2, [x1]
  402c40:	strb	w4, [x1, #1]
  402c44:	and	w2, w0, #0x40
  402c48:	strb	w3, [x1, #2]
  402c4c:	tbz	w0, #11, 402cf0 <__fxstatat@plt+0x1420>
  402c50:	cmp	w2, #0x0
  402c54:	mov	w5, #0x73                  	// #115
  402c58:	mov	w2, #0x53                  	// #83
  402c5c:	csel	w5, w5, w2, ne  // ne = any
  402c60:	tst	x0, #0x20
  402c64:	mov	w6, #0x2d                  	// #45
  402c68:	mov	w3, #0x72                  	// #114
  402c6c:	csel	w3, w3, w6, ne  // ne = any
  402c70:	tst	x0, #0x10
  402c74:	mov	w2, #0x77                  	// #119
  402c78:	csel	w2, w2, w6, ne  // ne = any
  402c7c:	strb	w5, [x1, #3]
  402c80:	strb	w3, [x1, #4]
  402c84:	and	w3, w0, #0x8
  402c88:	strb	w2, [x1, #5]
  402c8c:	tbz	w0, #10, 402d00 <__fxstatat@plt+0x1430>
  402c90:	cmp	w3, #0x0
  402c94:	mov	w4, #0x73                  	// #115
  402c98:	mov	w2, #0x53                  	// #83
  402c9c:	csel	w4, w4, w2, ne  // ne = any
  402ca0:	tst	x0, #0x4
  402ca4:	mov	w5, #0x2d                  	// #45
  402ca8:	mov	w3, #0x72                  	// #114
  402cac:	csel	w3, w3, w5, ne  // ne = any
  402cb0:	tst	x0, #0x2
  402cb4:	mov	w2, #0x77                  	// #119
  402cb8:	csel	w2, w2, w5, ne  // ne = any
  402cbc:	strb	w4, [x1, #6]
  402cc0:	strb	w3, [x1, #7]
  402cc4:	and	w3, w0, #0x1
  402cc8:	strb	w2, [x1, #8]
  402ccc:	tbz	w0, #9, 402d10 <__fxstatat@plt+0x1440>
  402cd0:	cmp	w3, #0x0
  402cd4:	mov	w2, #0x54                  	// #84
  402cd8:	mov	w0, #0x74                  	// #116
  402cdc:	csel	w0, w0, w2, ne  // ne = any
  402ce0:	mov	w2, #0x20                  	// #32
  402ce4:	strb	w0, [x1, #9]
  402ce8:	strh	w2, [x1, #10]
  402cec:	ret
  402cf0:	cmp	w2, #0x0
  402cf4:	mov	w5, #0x78                  	// #120
  402cf8:	csel	w5, w5, w6, ne  // ne = any
  402cfc:	b	402c60 <__fxstatat@plt+0x1390>
  402d00:	cmp	w3, #0x0
  402d04:	mov	w4, #0x78                  	// #120
  402d08:	csel	w4, w4, w6, ne  // ne = any
  402d0c:	b	402ca0 <__fxstatat@plt+0x13d0>
  402d10:	cmp	w3, #0x0
  402d14:	mov	w2, #0x20                  	// #32
  402d18:	mov	w0, #0x78                  	// #120
  402d1c:	csel	w0, w0, w5, ne  // ne = any
  402d20:	strb	w0, [x1, #9]
  402d24:	strh	w2, [x1, #10]
  402d28:	ret
  402d2c:	nop
  402d30:	stp	x29, x30, [sp, #-48]!
  402d34:	mov	x29, sp
  402d38:	stp	x19, x20, [sp, #16]
  402d3c:	mov	x20, x0
  402d40:	ldrb	w0, [x0]
  402d44:	sub	w1, w0, #0x30
  402d48:	and	w1, w1, #0xff
  402d4c:	cmp	w1, #0x7
  402d50:	b.ls	402df0 <__fxstatat@plt+0x1520>  // b.plast
  402d54:	mov	x2, x20
  402d58:	mov	x1, #0x1                   	// #1
  402d5c:	mov	w4, #0x2b                  	// #43
  402d60:	cbz	w0, 4030a0 <__fxstatat@plt+0x17d0>
  402d64:	nop
  402d68:	and	w3, w0, #0xffffffef
  402d6c:	cmp	w3, #0x2d
  402d70:	ccmp	w0, w4, #0x4, ne  // ne = any
  402d74:	ldrb	w0, [x2, #1]!
  402d78:	cinc	x1, x1, eq  // eq = none
  402d7c:	cbnz	w0, 402d68 <__fxstatat@plt+0x1498>
  402d80:	cmp	xzr, x1, lsr #60
  402d84:	lsl	x0, x1, #4
  402d88:	cset	x2, ne  // ne = any
  402d8c:	tbnz	x1, #59, 4030cc <__fxstatat@plt+0x17fc>
  402d90:	cbnz	x2, 4030cc <__fxstatat@plt+0x17fc>
  402d94:	bl	407108 <__fxstatat@plt+0x5838>
  402d98:	mov	x5, #0x0                   	// #0
  402d9c:	mov	w17, #0x438                 	// #1080
  402da0:	mov	w16, #0x207                 	// #519
  402da4:	mov	w15, #0x9c0                 	// #2496
  402da8:	mov	w11, #0x3                   	// #3
  402dac:	mov	w14, #0x92                  	// #146
  402db0:	mov	w13, #0x49                  	// #73
  402db4:	mov	w12, #0x124                 	// #292
  402db8:	mov	w10, #0x1                   	// #1
  402dbc:	ldrb	w3, [x20]
  402dc0:	mov	w7, #0x0                   	// #0
  402dc4:	cmp	w3, #0x67
  402dc8:	b.eq	402f9c <__fxstatat@plt+0x16cc>  // b.none
  402dcc:	b.hi	402f78 <__fxstatat@plt+0x16a8>  // b.pmore
  402dd0:	cmp	w3, #0x61
  402dd4:	b.eq	403020 <__fxstatat@plt+0x1750>  // b.none
  402dd8:	b.ls	402e38 <__fxstatat@plt+0x1568>  // b.plast
  402ddc:	bl	4017a0 <free@plt>
  402de0:	mov	x0, #0x0                   	// #0
  402de4:	ldp	x19, x20, [sp, #16]
  402de8:	ldp	x29, x30, [sp], #48
  402dec:	ret
  402df0:	mov	x1, x20
  402df4:	mov	w19, #0x0                   	// #0
  402df8:	b	402e10 <__fxstatat@plt+0x1540>
  402dfc:	ldrb	w2, [x1]
  402e00:	sub	w0, w2, #0x30
  402e04:	and	w0, w0, #0xff
  402e08:	cmp	w0, #0x7
  402e0c:	b.hi	403050 <__fxstatat@plt+0x1780>  // b.pmore
  402e10:	ldrb	w0, [x1], #1
  402e14:	lsl	w19, w19, #3
  402e18:	sub	w19, w19, #0x30
  402e1c:	add	w19, w0, w19
  402e20:	cmp	w19, #0xfff
  402e24:	b.ls	402dfc <__fxstatat@plt+0x152c>  // b.plast
  402e28:	mov	x0, #0x0                   	// #0
  402e2c:	ldp	x19, x20, [sp, #16]
  402e30:	ldp	x29, x30, [sp], #48
  402e34:	ret
  402e38:	and	w1, w3, #0xffffffef
  402e3c:	cmp	w1, #0x2d
  402e40:	b.eq	402e4c <__fxstatat@plt+0x157c>  // b.none
  402e44:	cmp	w3, #0x2b
  402e48:	b.ne	402ddc <__fxstatat@plt+0x150c>  // b.any
  402e4c:	ldrb	w1, [x20, #1]
  402e50:	add	x8, x5, #0x1
  402e54:	add	x2, x20, #0x1
  402e58:	add	x5, x0, x5, lsl #4
  402e5c:	cmp	w1, #0x6f
  402e60:	mov	w18, #0xfff                 	// #4095
  402e64:	mov	w9, #0x2b                  	// #43
  402e68:	b.eq	402f58 <__fxstatat@plt+0x1688>  // b.none
  402e6c:	nop
  402e70:	b.hi	402f64 <__fxstatat@plt+0x1694>  // b.pmore
  402e74:	cmp	w1, #0x37
  402e78:	b.hi	402ef4 <__fxstatat@plt+0x1624>  // b.pmore
  402e7c:	cmp	w1, #0x2f
  402e80:	b.hi	402fa8 <__fxstatat@plt+0x16d8>  // b.pmore
  402e84:	cmp	w1, #0x74
  402e88:	mov	w6, #0x1                   	// #1
  402e8c:	mov	w4, #0x0                   	// #0
  402e90:	b.eq	402eb8 <__fxstatat@plt+0x15e8>  // b.none
  402e94:	b.hi	402ed8 <__fxstatat@plt+0x1608>  // b.pmore
  402e98:	cmp	w1, #0x72
  402e9c:	b.eq	403038 <__fxstatat@plt+0x1768>  // b.none
  402ea0:	cmp	w1, #0x73
  402ea4:	b.ne	402ec4 <__fxstatat@plt+0x15f4>  // b.any
  402ea8:	ldrb	w1, [x2, #1]!
  402eac:	orr	w4, w4, #0xc00
  402eb0:	cmp	w1, #0x74
  402eb4:	b.ne	402e94 <__fxstatat@plt+0x15c4>  // b.any
  402eb8:	ldrb	w1, [x2, #1]!
  402ebc:	orr	w4, w4, #0x200
  402ec0:	b	402eb0 <__fxstatat@plt+0x15e0>
  402ec4:	cmp	w1, #0x58
  402ec8:	b.ne	403008 <__fxstatat@plt+0x1738>  // b.any
  402ecc:	ldrb	w1, [x2, #1]!
  402ed0:	mov	w6, #0x2                   	// #2
  402ed4:	b	402eb0 <__fxstatat@plt+0x15e0>
  402ed8:	cmp	w1, #0x77
  402edc:	b.eq	40302c <__fxstatat@plt+0x175c>  // b.none
  402ee0:	cmp	w1, #0x78
  402ee4:	b.ne	403008 <__fxstatat@plt+0x1738>  // b.any
  402ee8:	ldrb	w1, [x2, #1]!
  402eec:	orr	w4, w4, w13
  402ef0:	b	402eb0 <__fxstatat@plt+0x15e0>
  402ef4:	cmp	w1, #0x67
  402ef8:	add	x6, x20, #0x2
  402efc:	mov	w4, #0x38                  	// #56
  402f00:	b.ne	402e84 <__fxstatat@plt+0x15b4>  // b.any
  402f04:	strb	w3, [x5]
  402f08:	ldrb	w3, [x20, #2]
  402f0c:	mov	x20, x6
  402f10:	strb	w11, [x5, #1]
  402f14:	stp	w7, w4, [x5, #4]
  402f18:	cmp	w7, #0x0
  402f1c:	and	w1, w4, w7
  402f20:	csel	w4, w1, w4, ne  // ne = any
  402f24:	and	w1, w3, #0xffffffef
  402f28:	str	w4, [x5, #12]
  402f2c:	and	w1, w1, #0xff
  402f30:	add	x5, x5, #0x10
  402f34:	cmp	w1, #0x2d
  402f38:	add	x1, x8, #0x1
  402f3c:	ccmp	w3, w9, #0x4, ne  // ne = any
  402f40:	b.ne	4030a8 <__fxstatat@plt+0x17d8>  // b.any
  402f44:	mov	x8, x1
  402f48:	ldrb	w1, [x20, #1]
  402f4c:	add	x2, x20, #0x1
  402f50:	cmp	w1, #0x6f
  402f54:	b.ne	402e70 <__fxstatat@plt+0x15a0>  // b.any
  402f58:	add	x6, x20, #0x2
  402f5c:	mov	w4, #0x7                   	// #7
  402f60:	b	402f04 <__fxstatat@plt+0x1634>
  402f64:	cmp	w1, #0x75
  402f68:	add	x6, x20, #0x2
  402f6c:	mov	w4, #0x1c0                 	// #448
  402f70:	b.eq	402f04 <__fxstatat@plt+0x1634>  // b.none
  402f74:	b	402e84 <__fxstatat@plt+0x15b4>
  402f78:	cmp	w3, #0x6f
  402f7c:	b.eq	403044 <__fxstatat@plt+0x1774>  // b.none
  402f80:	cmp	w3, #0x75
  402f84:	b.ne	402ddc <__fxstatat@plt+0x150c>  // b.any
  402f88:	orr	w7, w7, w15
  402f8c:	add	x20, x20, #0x1
  402f90:	ldrb	w3, [x20]
  402f94:	cmp	w3, #0x67
  402f98:	b.ne	402dcc <__fxstatat@plt+0x14fc>  // b.any
  402f9c:	orr	w7, w7, w17
  402fa0:	add	x20, x20, #0x1
  402fa4:	b	402f90 <__fxstatat@plt+0x16c0>
  402fa8:	mov	w1, #0x0                   	// #0
  402fac:	ldrb	w4, [x2], #1
  402fb0:	lsl	w1, w1, #3
  402fb4:	sub	w1, w1, #0x30
  402fb8:	add	w1, w4, w1
  402fbc:	cmp	w1, #0xfff
  402fc0:	b.hi	402ddc <__fxstatat@plt+0x150c>  // b.pmore
  402fc4:	ldrb	w6, [x2]
  402fc8:	sub	w4, w6, #0x30
  402fcc:	and	w4, w4, #0xff
  402fd0:	cmp	w4, #0x7
  402fd4:	b.ls	402fac <__fxstatat@plt+0x16dc>  // b.plast
  402fd8:	cbnz	w7, 402ddc <__fxstatat@plt+0x150c>
  402fdc:	cmp	w6, #0x2c
  402fe0:	ccmp	w6, #0x0, #0x4, ne  // ne = any
  402fe4:	b.ne	402ddc <__fxstatat@plt+0x150c>  // b.any
  402fe8:	mov	w7, #0xfff                 	// #4095
  402fec:	mov	x20, x2
  402ff0:	mov	w4, w7
  402ff4:	strb	w3, [x5]
  402ff8:	mov	w3, w6
  402ffc:	strb	w10, [x5, #1]
  403000:	stp	w18, w1, [x5, #4]
  403004:	b	402f24 <__fxstatat@plt+0x1654>
  403008:	mov	x20, x2
  40300c:	strb	w3, [x5]
  403010:	mov	w3, w1
  403014:	strb	w6, [x5, #1]
  403018:	stp	w7, w4, [x5, #4]
  40301c:	b	402f18 <__fxstatat@plt+0x1648>
  403020:	add	x20, x20, #0x1
  403024:	mov	w7, #0xfff                 	// #4095
  403028:	b	402f90 <__fxstatat@plt+0x16c0>
  40302c:	ldrb	w1, [x2, #1]!
  403030:	orr	w4, w4, w14
  403034:	b	402eb0 <__fxstatat@plt+0x15e0>
  403038:	ldrb	w1, [x2, #1]!
  40303c:	orr	w4, w4, w12
  403040:	b	402eb0 <__fxstatat@plt+0x15e0>
  403044:	orr	w7, w7, w16
  403048:	add	x20, x20, #0x1
  40304c:	b	402f90 <__fxstatat@plt+0x16c0>
  403050:	mov	x0, #0x0                   	// #0
  403054:	cbnz	w2, 402de4 <__fxstatat@plt+0x1514>
  403058:	sub	x20, x1, x20
  40305c:	and	w0, w19, #0xc00
  403060:	cmp	x20, #0x5
  403064:	orr	w20, w0, #0x3ff
  403068:	mov	x0, #0x20                  	// #32
  40306c:	str	x21, [sp, #32]
  403070:	mov	w21, #0xfff                 	// #4095
  403074:	csel	w20, w20, w21, lt  // lt = tstop
  403078:	bl	407108 <__fxstatat@plt+0x5838>
  40307c:	stp	w21, w19, [x0, #4]
  403080:	mov	w1, #0x13d                 	// #317
  403084:	strh	w1, [x0]
  403088:	str	w20, [x0, #12]
  40308c:	strb	wzr, [x0, #17]
  403090:	ldp	x19, x20, [sp, #16]
  403094:	ldr	x21, [sp, #32]
  403098:	ldp	x29, x30, [sp], #48
  40309c:	ret
  4030a0:	mov	x0, #0x10                  	// #16
  4030a4:	b	402d94 <__fxstatat@plt+0x14c4>
  4030a8:	cmp	w3, #0x2c
  4030ac:	b.ne	4030bc <__fxstatat@plt+0x17ec>  // b.any
  4030b0:	add	x20, x20, #0x1
  4030b4:	mov	x5, x8
  4030b8:	b	402dbc <__fxstatat@plt+0x14ec>
  4030bc:	cbnz	w3, 402ddc <__fxstatat@plt+0x150c>
  4030c0:	add	x8, x0, x8, lsl #4
  4030c4:	strb	wzr, [x8, #1]
  4030c8:	b	402de4 <__fxstatat@plt+0x1514>
  4030cc:	str	x21, [sp, #32]
  4030d0:	bl	4072d0 <__fxstatat@plt+0x5a00>
  4030d4:	nop
  4030d8:	stp	x29, x30, [sp, #-160]!
  4030dc:	mov	x1, x0
  4030e0:	mov	w0, #0x0                   	// #0
  4030e4:	mov	x29, sp
  4030e8:	add	x2, sp, #0x20
  4030ec:	bl	4018a0 <__xstat@plt>
  4030f0:	cbnz	w0, 403128 <__fxstatat@plt+0x1858>
  4030f4:	mov	x0, #0x20                  	// #32
  4030f8:	str	x19, [sp, #16]
  4030fc:	ldr	w19, [sp, #48]
  403100:	bl	407108 <__fxstatat@plt+0x5838>
  403104:	mov	w1, #0xfff                 	// #4095
  403108:	mov	w2, #0x13d                 	// #317
  40310c:	strh	w2, [x0]
  403110:	stp	w1, w19, [x0, #4]
  403114:	str	w1, [x0, #12]
  403118:	strb	wzr, [x0, #17]
  40311c:	ldr	x19, [sp, #16]
  403120:	ldp	x29, x30, [sp], #160
  403124:	ret
  403128:	mov	x0, #0x0                   	// #0
  40312c:	ldp	x29, x30, [sp], #160
  403130:	ret
  403134:	nop
  403138:	ldrb	w6, [x3, #1]
  40313c:	and	w0, w0, #0xfff
  403140:	and	w1, w1, #0xff
  403144:	cbz	w6, 40327c <__fxstatat@plt+0x19ac>
  403148:	mvn	w12, w2
  40314c:	mov	w9, #0x0                   	// #0
  403150:	mov	w10, #0x49                  	// #73
  403154:	mov	w11, #0x124                 	// #292
  403158:	mov	w15, #0x1b6                 	// #438
  40315c:	mov	w13, #0x92                  	// #146
  403160:	b	4031dc <__fxstatat@plt+0x190c>
  403164:	cmp	w6, #0x2
  403168:	mov	w5, #0xffffffff            	// #-1
  40316c:	b.eq	403268 <__fxstatat@plt+0x1998>  // b.none
  403170:	mov	w7, #0x0                   	// #0
  403174:	cmp	w6, #0x3
  403178:	b.ne	4031a8 <__fxstatat@plt+0x18d8>  // b.any
  40317c:	and	w2, w0, w2
  403180:	ands	w14, w2, w11
  403184:	csel	w6, w15, w13, ne  // ne = any
  403188:	cmp	w14, #0x0
  40318c:	csel	w14, w11, wzr, ne  // ne = any
  403190:	tst	w2, w13
  403194:	csel	w6, w6, w14, ne  // ne = any
  403198:	tst	w2, w10
  40319c:	orr	w14, w6, w10
  4031a0:	csel	w6, w14, w6, ne  // ne = any
  4031a4:	orr	w2, w6, w2
  4031a8:	ldrb	w6, [x3]
  4031ac:	and	w2, w2, w5
  4031b0:	cmp	w6, #0x2d
  4031b4:	cbnz	w8, 403210 <__fxstatat@plt+0x1940>
  4031b8:	and	w2, w12, w2
  4031bc:	b.eq	403250 <__fxstatat@plt+0x1980>  // b.none
  4031c0:	cmp	w6, #0x3d
  4031c4:	b.eq	403228 <__fxstatat@plt+0x1958>  // b.none
  4031c8:	cmp	w6, #0x2b
  4031cc:	b.eq	40325c <__fxstatat@plt+0x198c>  // b.none
  4031d0:	ldrb	w6, [x3, #17]
  4031d4:	add	x3, x3, #0x10
  4031d8:	cbz	w6, 403244 <__fxstatat@plt+0x1974>
  4031dc:	ldp	w8, w2, [x3, #4]
  4031e0:	cbz	w1, 403164 <__fxstatat@plt+0x1894>
  4031e4:	ldr	w5, [x3, #12]
  4031e8:	cmp	w6, #0x2
  4031ec:	mvn	w7, w5
  4031f0:	orr	w5, w5, #0xfffff3ff
  4031f4:	and	w7, w7, #0xc00
  4031f8:	b.ne	403174 <__fxstatat@plt+0x18a4>  // b.any
  4031fc:	orr	w2, w2, w10
  403200:	ldrb	w6, [x3]
  403204:	and	w2, w2, w5
  403208:	cmp	w6, #0x2d
  40320c:	cbz	w8, 4031b8 <__fxstatat@plt+0x18e8>
  403210:	and	w2, w2, w8
  403214:	b.eq	403250 <__fxstatat@plt+0x1980>  // b.none
  403218:	cmp	w6, #0x3d
  40321c:	b.ne	4031c8 <__fxstatat@plt+0x18f8>  // b.any
  403220:	orn	w7, w7, w8
  403224:	mvn	w5, w7
  403228:	ldrb	w6, [x3, #17]
  40322c:	and	w5, w5, #0xfff
  403230:	and	w7, w0, w7
  403234:	add	x3, x3, #0x10
  403238:	orr	w9, w9, w5
  40323c:	orr	w0, w7, w2
  403240:	cbnz	w6, 4031dc <__fxstatat@plt+0x190c>
  403244:	cbz	x4, 40324c <__fxstatat@plt+0x197c>
  403248:	str	w9, [x4]
  40324c:	ret
  403250:	orr	w9, w9, w2
  403254:	bic	w0, w0, w2
  403258:	b	4031d0 <__fxstatat@plt+0x1900>
  40325c:	orr	w9, w9, w2
  403260:	orr	w0, w0, w2
  403264:	b	4031d0 <__fxstatat@plt+0x1900>
  403268:	ands	w7, w0, w10
  40326c:	b.eq	4031a8 <__fxstatat@plt+0x18d8>  // b.none
  403270:	orr	w2, w2, w10
  403274:	mov	w7, #0x0                   	// #0
  403278:	b	403200 <__fxstatat@plt+0x1930>
  40327c:	mov	w9, #0x0                   	// #0
  403280:	b	403244 <__fxstatat@plt+0x1974>
  403284:	nop
  403288:	stp	x29, x30, [sp, #-48]!
  40328c:	mov	x29, sp
  403290:	stp	x19, x20, [sp, #16]
  403294:	cbz	x0, 40336c <__fxstatat@plt+0x1a9c>
  403298:	mov	x19, x0
  40329c:	mov	w1, #0x2f                  	// #47
  4032a0:	bl	4016e0 <strrchr@plt>
  4032a4:	mov	x20, x0
  4032a8:	cbz	x0, 40330c <__fxstatat@plt+0x1a3c>
  4032ac:	str	x21, [sp, #32]
  4032b0:	add	x21, x0, #0x1
  4032b4:	sub	x0, x21, x19
  4032b8:	cmp	x0, #0x6
  4032bc:	b.le	403328 <__fxstatat@plt+0x1a58>
  4032c0:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  4032c4:	sub	x0, x20, #0x6
  4032c8:	add	x1, x1, #0x250
  4032cc:	mov	x2, #0x7                   	// #7
  4032d0:	bl	401630 <strncmp@plt>
  4032d4:	cbnz	w0, 403328 <__fxstatat@plt+0x1a58>
  4032d8:	ldrb	w0, [x20, #1]
  4032dc:	cmp	w0, #0x6c
  4032e0:	b.ne	403348 <__fxstatat@plt+0x1a78>  // b.any
  4032e4:	ldrb	w0, [x21, #1]
  4032e8:	cmp	w0, #0x74
  4032ec:	b.ne	403348 <__fxstatat@plt+0x1a78>  // b.any
  4032f0:	ldrb	w0, [x21, #2]
  4032f4:	cmp	w0, #0x2d
  4032f8:	b.ne	403348 <__fxstatat@plt+0x1a78>  // b.any
  4032fc:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  403300:	add	x19, x20, #0x4
  403304:	ldr	x21, [sp, #32]
  403308:	str	x19, [x0, #648]
  40330c:	adrp	x1, 41f000 <__fxstatat@plt+0x1d730>
  403310:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  403314:	str	x19, [x1, #728]
  403318:	str	x19, [x0, #608]
  40331c:	ldp	x19, x20, [sp, #16]
  403320:	ldp	x29, x30, [sp], #48
  403324:	ret
  403328:	adrp	x1, 41f000 <__fxstatat@plt+0x1d730>
  40332c:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  403330:	ldr	x21, [sp, #32]
  403334:	str	x19, [x1, #728]
  403338:	str	x19, [x0, #608]
  40333c:	ldp	x19, x20, [sp, #16]
  403340:	ldp	x29, x30, [sp], #48
  403344:	ret
  403348:	adrp	x1, 41f000 <__fxstatat@plt+0x1d730>
  40334c:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  403350:	mov	x19, x21
  403354:	str	x19, [x1, #728]
  403358:	str	x19, [x0, #608]
  40335c:	ldp	x19, x20, [sp, #16]
  403360:	ldr	x21, [sp, #32]
  403364:	ldp	x29, x30, [sp], #48
  403368:	ret
  40336c:	adrp	x3, 41f000 <__fxstatat@plt+0x1d730>
  403370:	mov	x2, #0x37                  	// #55
  403374:	mov	x1, #0x1                   	// #1
  403378:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  40337c:	ldr	x3, [x3, #616]
  403380:	add	x0, x0, #0x218
  403384:	str	x21, [sp, #32]
  403388:	bl	4017c0 <fwrite@plt>
  40338c:	bl	401710 <abort@plt>
  403390:	stp	x29, x30, [sp, #-48]!
  403394:	mov	w2, #0x5                   	// #5
  403398:	mov	x29, sp
  40339c:	stp	x19, x20, [sp, #16]
  4033a0:	mov	x20, x0
  4033a4:	str	x21, [sp, #32]
  4033a8:	mov	w21, w1
  4033ac:	mov	x1, x0
  4033b0:	mov	x0, #0x0                   	// #0
  4033b4:	bl	401820 <dcgettext@plt>
  4033b8:	mov	x19, x0
  4033bc:	cmp	x20, x0
  4033c0:	b.eq	4033d8 <__fxstatat@plt+0x1b08>  // b.none
  4033c4:	mov	x0, x19
  4033c8:	ldp	x19, x20, [sp, #16]
  4033cc:	ldr	x21, [sp, #32]
  4033d0:	ldp	x29, x30, [sp], #48
  4033d4:	ret
  4033d8:	bl	40b000 <__fxstatat@plt+0x9730>
  4033dc:	ldrb	w1, [x0]
  4033e0:	and	w1, w1, #0xffffffdf
  4033e4:	cmp	w1, #0x55
  4033e8:	b.ne	40344c <__fxstatat@plt+0x1b7c>  // b.any
  4033ec:	ldrb	w1, [x0, #1]
  4033f0:	and	w1, w1, #0xffffffdf
  4033f4:	cmp	w1, #0x54
  4033f8:	b.ne	4034c8 <__fxstatat@plt+0x1bf8>  // b.any
  4033fc:	ldrb	w1, [x0, #2]
  403400:	and	w1, w1, #0xffffffdf
  403404:	cmp	w1, #0x46
  403408:	b.ne	4034c8 <__fxstatat@plt+0x1bf8>  // b.any
  40340c:	ldrb	w1, [x0, #3]
  403410:	cmp	w1, #0x2d
  403414:	b.ne	4034c8 <__fxstatat@plt+0x1bf8>  // b.any
  403418:	ldrb	w1, [x0, #4]
  40341c:	cmp	w1, #0x38
  403420:	b.ne	4034c8 <__fxstatat@plt+0x1bf8>  // b.any
  403424:	ldrb	w0, [x0, #5]
  403428:	cbnz	w0, 4034c8 <__fxstatat@plt+0x1bf8>
  40342c:	ldrb	w1, [x19]
  403430:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  403434:	adrp	x19, 40c000 <__fxstatat@plt+0xa730>
  403438:	add	x0, x0, #0x260
  40343c:	cmp	w1, #0x60
  403440:	add	x19, x19, #0x278
  403444:	csel	x19, x19, x0, eq  // eq = none
  403448:	b	4033c4 <__fxstatat@plt+0x1af4>
  40344c:	cmp	w1, #0x47
  403450:	b.ne	4034c8 <__fxstatat@plt+0x1bf8>  // b.any
  403454:	ldrb	w1, [x0, #1]
  403458:	and	w1, w1, #0xffffffdf
  40345c:	cmp	w1, #0x42
  403460:	b.ne	4034c8 <__fxstatat@plt+0x1bf8>  // b.any
  403464:	ldrb	w1, [x0, #2]
  403468:	cmp	w1, #0x31
  40346c:	b.ne	4034c8 <__fxstatat@plt+0x1bf8>  // b.any
  403470:	ldrb	w1, [x0, #3]
  403474:	cmp	w1, #0x38
  403478:	b.ne	4034c8 <__fxstatat@plt+0x1bf8>  // b.any
  40347c:	ldrb	w1, [x0, #4]
  403480:	cmp	w1, #0x30
  403484:	b.ne	4034c8 <__fxstatat@plt+0x1bf8>  // b.any
  403488:	ldrb	w1, [x0, #5]
  40348c:	cmp	w1, #0x33
  403490:	b.ne	4034c8 <__fxstatat@plt+0x1bf8>  // b.any
  403494:	ldrb	w1, [x0, #6]
  403498:	cmp	w1, #0x30
  40349c:	b.ne	4034c8 <__fxstatat@plt+0x1bf8>  // b.any
  4034a0:	ldrb	w0, [x0, #7]
  4034a4:	cbnz	w0, 4034c8 <__fxstatat@plt+0x1bf8>
  4034a8:	ldrb	w1, [x19]
  4034ac:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  4034b0:	adrp	x19, 40c000 <__fxstatat@plt+0xa730>
  4034b4:	add	x0, x0, #0x268
  4034b8:	cmp	w1, #0x60
  4034bc:	add	x19, x19, #0x270
  4034c0:	csel	x19, x19, x0, eq  // eq = none
  4034c4:	b	4033c4 <__fxstatat@plt+0x1af4>
  4034c8:	cmp	w21, #0x9
  4034cc:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  4034d0:	adrp	x19, 40c000 <__fxstatat@plt+0xa730>
  4034d4:	add	x0, x0, #0x280
  4034d8:	add	x19, x19, #0x258
  4034dc:	csel	x19, x19, x0, eq  // eq = none
  4034e0:	mov	x0, x19
  4034e4:	ldp	x19, x20, [sp, #16]
  4034e8:	ldr	x21, [sp, #32]
  4034ec:	ldp	x29, x30, [sp], #48
  4034f0:	ret
  4034f4:	nop
  4034f8:	sub	sp, sp, #0x100
  4034fc:	stp	x29, x30, [sp, #16]
  403500:	add	x29, sp, #0x10
  403504:	stp	x19, x20, [sp, #32]
  403508:	mov	w19, w5
  40350c:	and	w20, w5, #0x2
  403510:	stp	x21, x22, [sp, #48]
  403514:	mov	w21, w4
  403518:	stp	x23, x24, [sp, #64]
  40351c:	mov	x23, x1
  403520:	mov	x24, x3
  403524:	stp	x25, x26, [sp, #80]
  403528:	mov	x26, x6
  40352c:	stp	x27, x28, [sp, #96]
  403530:	mov	x28, x0
  403534:	mov	x27, x2
  403538:	str	w4, [sp, #116]
  40353c:	str	w5, [sp, #184]
  403540:	str	x7, [sp, #200]
  403544:	bl	4017b0 <__ctype_get_mb_cur_max@plt>
  403548:	mov	x1, x19
  40354c:	str	x0, [sp, #176]
  403550:	cmp	w21, #0x4
  403554:	ubfx	x10, x1, #1, #1
  403558:	b.eq	4041e8 <__fxstatat@plt+0x2918>  // b.none
  40355c:	ldr	w0, [sp, #116]
  403560:	b.ls	4038f0 <__fxstatat@plt+0x2020>  // b.plast
  403564:	cmp	w0, #0x7
  403568:	b.eq	404254 <__fxstatat@plt+0x2984>  // b.none
  40356c:	b.ls	403efc <__fxstatat@plt+0x262c>  // b.plast
  403570:	ldr	w0, [sp, #116]
  403574:	sub	w0, w0, #0x8
  403578:	cmp	w0, #0x2
  40357c:	b.hi	404694 <__fxstatat@plt+0x2dc4>  // b.pmore
  403580:	ldr	w19, [sp, #116]
  403584:	cmp	w19, #0xa
  403588:	b.ne	4040e0 <__fxstatat@plt+0x2810>  // b.any
  40358c:	mov	x19, #0x0                   	// #0
  403590:	cbz	w20, 4044d4 <__fxstatat@plt+0x2c04>
  403594:	ldr	x0, [sp, #256]
  403598:	str	w10, [sp, #124]
  40359c:	mov	w25, #0x0                   	// #0
  4035a0:	bl	401560 <strlen@plt>
  4035a4:	cmp	x0, #0x0
  4035a8:	ldr	w10, [sp, #124]
  4035ac:	mov	x12, x0
  4035b0:	mov	w11, #0x1                   	// #1
  4035b4:	mov	w5, w11
  4035b8:	csel	w0, w10, wzr, ne  // ne = any
  4035bc:	str	w0, [sp, #208]
  4035c0:	ldr	w0, [sp, #184]
  4035c4:	mov	w7, #0x0                   	// #0
  4035c8:	stp	w11, wzr, [sp, #120]
  4035cc:	and	w1, w0, w11
  4035d0:	and	w0, w0, #0x4
  4035d4:	stp	w1, w0, [sp, #212]
  4035d8:	ldr	x0, [sp, #256]
  4035dc:	str	wzr, [sp, #144]
  4035e0:	str	x0, [sp, #168]
  4035e4:	str	wzr, [sp, #188]
  4035e8:	str	xzr, [sp, #192]
  4035ec:	nop
  4035f0:	mov	x4, x26
  4035f4:	mov	w26, w5
  4035f8:	mov	x20, #0x0                   	// #0
  4035fc:	nop
  403600:	cmp	x24, x20
  403604:	cset	w21, ne  // ne = any
  403608:	cmn	x24, #0x1
  40360c:	b.eq	403960 <__fxstatat@plt+0x2090>  // b.none
  403610:	cbz	w21, 403970 <__fxstatat@plt+0x20a0>
  403614:	add	x3, x27, x20
  403618:	cbz	w11, 403c24 <__fxstatat@plt+0x2354>
  40361c:	cbz	x12, 403dd0 <__fxstatat@plt+0x2500>
  403620:	cmp	x12, #0x1
  403624:	add	x22, x20, x12
  403628:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  40362c:	b.ne	40365c <__fxstatat@plt+0x1d8c>  // b.any
  403630:	mov	x0, x27
  403634:	stp	x3, x12, [sp, #128]
  403638:	stp	w10, w7, [sp, #148]
  40363c:	str	w11, [sp, #156]
  403640:	str	x4, [sp, #160]
  403644:	bl	401560 <strlen@plt>
  403648:	ldp	x3, x12, [sp, #128]
  40364c:	mov	x24, x0
  403650:	ldp	w10, w7, [sp, #148]
  403654:	ldr	w11, [sp, #156]
  403658:	ldr	x4, [sp, #160]
  40365c:	cmp	x22, x24
  403660:	b.hi	403dd0 <__fxstatat@plt+0x2500>  // b.pmore
  403664:	ldr	x1, [sp, #168]
  403668:	mov	x2, x12
  40366c:	mov	x0, x3
  403670:	stp	x3, x12, [sp, #128]
  403674:	stp	w10, w7, [sp, #148]
  403678:	str	w11, [sp, #156]
  40367c:	str	x4, [sp, #160]
  403680:	bl	401730 <memcmp@plt>
  403684:	ldp	w10, w7, [sp, #148]
  403688:	ldr	w11, [sp, #156]
  40368c:	ldp	x3, x12, [sp, #128]
  403690:	ldr	x4, [sp, #160]
  403694:	cbnz	w0, 403dd0 <__fxstatat@plt+0x2500>
  403698:	cbnz	w10, 403bb4 <__fxstatat@plt+0x22e4>
  40369c:	ldrb	w22, [x3]
  4036a0:	cmp	w22, #0x7e
  4036a4:	b.ls	403a0c <__fxstatat@plt+0x213c>  // b.plast
  4036a8:	ldr	x0, [sp, #176]
  4036ac:	mov	w5, w11
  4036b0:	cmp	x0, #0x1
  4036b4:	b.eq	403c40 <__fxstatat@plt+0x2370>  // b.none
  4036b8:	str	xzr, [sp, #248]
  4036bc:	cmn	x24, #0x1
  4036c0:	b.ne	4036f8 <__fxstatat@plt+0x1e28>  // b.any
  4036c4:	mov	x0, x27
  4036c8:	str	w5, [sp, #128]
  4036cc:	str	x12, [sp, #136]
  4036d0:	stp	w10, w7, [sp, #148]
  4036d4:	str	w11, [sp, #156]
  4036d8:	str	x4, [sp, #160]
  4036dc:	bl	401560 <strlen@plt>
  4036e0:	ldr	w5, [sp, #128]
  4036e4:	mov	x24, x0
  4036e8:	ldp	w10, w7, [sp, #148]
  4036ec:	ldr	w11, [sp, #156]
  4036f0:	ldr	x12, [sp, #136]
  4036f4:	ldr	x4, [sp, #160]
  4036f8:	str	w22, [sp, #220]
  4036fc:	ldr	w22, [sp, #144]
  403700:	mov	x8, #0x0                   	// #0
  403704:	stp	x19, x4, [sp, #224]
  403708:	mov	w19, w21
  40370c:	mov	x21, x8
  403710:	str	x12, [sp, #128]
  403714:	str	w10, [sp, #136]
  403718:	stp	w25, w5, [sp, #148]
  40371c:	stp	w7, w11, [sp, #156]
  403720:	add	x25, x20, x21
  403724:	add	x3, sp, #0xf8
  403728:	sub	x2, x24, x25
  40372c:	add	x1, x27, x25
  403730:	add	x0, sp, #0xf4
  403734:	bl	4099a8 <__fxstatat@plt+0x80d8>
  403738:	mov	x13, #0x2b                  	// #43
  40373c:	mov	x3, x0
  403740:	movk	x13, #0x2, lsl #32
  403744:	cbz	x0, 403780 <__fxstatat@plt+0x1eb0>
  403748:	cmn	x0, #0x1
  40374c:	b.eq	404518 <__fxstatat@plt+0x2c48>  // b.none
  403750:	cmn	x0, #0x2
  403754:	mov	x6, #0x1                   	// #1
  403758:	b.eq	404550 <__fxstatat@plt+0x2c80>  // b.none
  40375c:	cbnz	w22, 40404c <__fxstatat@plt+0x277c>
  403760:	ldr	w0, [sp, #244]
  403764:	add	x21, x21, x3
  403768:	bl	401850 <iswprint@plt>
  40376c:	cmp	w0, #0x0
  403770:	csel	w19, w19, wzr, ne  // ne = any
  403774:	add	x0, sp, #0xf8
  403778:	bl	401720 <mbsinit@plt>
  40377c:	cbz	w0, 403720 <__fxstatat@plt+0x1e50>
  403780:	eor	w1, w19, #0x1
  403784:	ldr	w0, [sp, #120]
  403788:	mov	x8, x21
  40378c:	mov	w21, w19
  403790:	ldp	x19, x4, [sp, #224]
  403794:	and	w1, w0, w1
  403798:	ldr	w10, [sp, #136]
  40379c:	and	w1, w1, #0xff
  4037a0:	ldp	w25, w5, [sp, #148]
  4037a4:	ldp	w7, w11, [sp, #156]
  4037a8:	ldr	w22, [sp, #220]
  4037ac:	ldr	x12, [sp, #128]
  4037b0:	cmp	x8, #0x1
  4037b4:	b.hi	4037c8 <__fxstatat@plt+0x1ef8>  // b.pmore
  4037b8:	cbz	w1, 403cb4 <__fxstatat@plt+0x23e4>
  4037bc:	nop
  4037c0:	ldr	w1, [sp, #120]
  4037c4:	mov	w21, #0x0                   	// #0
  4037c8:	add	x8, x8, x20
  4037cc:	mov	w9, #0x0                   	// #0
  4037d0:	mov	w2, #0x27                  	// #39
  4037d4:	mov	w3, #0x5c                  	// #92
  4037d8:	mov	w6, #0x24                  	// #36
  4037dc:	cbz	w1, 403894 <__fxstatat@plt+0x1fc4>
  4037e0:	cbnz	w10, 4040cc <__fxstatat@plt+0x27fc>
  4037e4:	eor	w0, w25, #0x1
  4037e8:	ands	w0, w7, w0
  4037ec:	b.eq	403824 <__fxstatat@plt+0x1f54>  // b.none
  4037f0:	cmp	x23, x19
  4037f4:	b.ls	4037fc <__fxstatat@plt+0x1f2c>  // b.plast
  4037f8:	strb	w2, [x28, x19]
  4037fc:	add	x9, x19, #0x1
  403800:	cmp	x23, x9
  403804:	b.ls	40380c <__fxstatat@plt+0x1f3c>  // b.plast
  403808:	strb	w6, [x28, x9]
  40380c:	add	x9, x19, #0x2
  403810:	cmp	x23, x9
  403814:	b.ls	40381c <__fxstatat@plt+0x1f4c>  // b.plast
  403818:	strb	w2, [x28, x9]
  40381c:	add	x19, x19, #0x3
  403820:	mov	w25, w0
  403824:	cmp	x23, x19
  403828:	b.ls	403830 <__fxstatat@plt+0x1f60>  // b.plast
  40382c:	strb	w3, [x28, x19]
  403830:	add	x0, x19, #0x1
  403834:	cmp	x23, x0
  403838:	b.ls	403848 <__fxstatat@plt+0x1f78>  // b.plast
  40383c:	lsr	w9, w22, #6
  403840:	add	w9, w9, #0x30
  403844:	strb	w9, [x28, x0]
  403848:	add	x0, x19, #0x2
  40384c:	cmp	x23, x0
  403850:	b.ls	403860 <__fxstatat@plt+0x1f90>  // b.plast
  403854:	ubfx	x9, x22, #3, #3
  403858:	add	w9, w9, #0x30
  40385c:	strb	w9, [x28, x0]
  403860:	and	w22, w22, #0x7
  403864:	add	x20, x20, #0x1
  403868:	add	w22, w22, #0x30
  40386c:	cmp	x8, x20
  403870:	add	x19, x19, #0x3
  403874:	b.ls	403ab4 <__fxstatat@plt+0x21e4>  // b.plast
  403878:	mov	w9, w1
  40387c:	cmp	x23, x19
  403880:	b.ls	403888 <__fxstatat@plt+0x1fb8>  // b.plast
  403884:	strb	w22, [x28, x19]
  403888:	ldrb	w22, [x27, x20]
  40388c:	add	x19, x19, #0x1
  403890:	cbnz	w1, 4037e0 <__fxstatat@plt+0x1f10>
  403894:	eor	w0, w9, #0x1
  403898:	and	w0, w25, w0
  40389c:	and	w0, w0, #0xff
  4038a0:	cbz	w5, 4038b4 <__fxstatat@plt+0x1fe4>
  4038a4:	cmp	x23, x19
  4038a8:	b.ls	4038b0 <__fxstatat@plt+0x1fe0>  // b.plast
  4038ac:	strb	w3, [x28, x19]
  4038b0:	add	x19, x19, #0x1
  4038b4:	add	x20, x20, #0x1
  4038b8:	cmp	x20, x8
  4038bc:	b.cs	403b50 <__fxstatat@plt+0x2280>  // b.hs, b.nlast
  4038c0:	cbz	w0, 40429c <__fxstatat@plt+0x29cc>
  4038c4:	cmp	x23, x19
  4038c8:	b.ls	4038d0 <__fxstatat@plt+0x2000>  // b.plast
  4038cc:	strb	w2, [x28, x19]
  4038d0:	add	x0, x19, #0x1
  4038d4:	cmp	x23, x0
  4038d8:	b.ls	4038e0 <__fxstatat@plt+0x2010>  // b.plast
  4038dc:	strb	w2, [x28, x0]
  4038e0:	add	x19, x19, #0x2
  4038e4:	mov	w5, #0x0                   	// #0
  4038e8:	mov	w25, #0x0                   	// #0
  4038ec:	b	40387c <__fxstatat@plt+0x1fac>
  4038f0:	cmp	w21, #0x1
  4038f4:	b.eq	4042f0 <__fxstatat@plt+0x2a20>  // b.none
  4038f8:	b.ls	403eb0 <__fxstatat@plt+0x25e0>  // b.plast
  4038fc:	cmp	w0, #0x2
  403900:	b.eq	404368 <__fxstatat@plt+0x2a98>  // b.none
  403904:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  403908:	add	x0, x0, #0x280
  40390c:	str	x0, [sp, #168]
  403910:	mov	w1, #0x1                   	// #1
  403914:	ldr	w0, [sp, #184]
  403918:	mov	w7, w1
  40391c:	mov	w5, w1
  403920:	mov	w10, w1
  403924:	stp	w1, w1, [sp, #120]
  403928:	mov	w11, #0x0                   	// #0
  40392c:	str	w1, [sp, #144]
  403930:	mov	w25, #0x0                   	// #0
  403934:	str	w1, [sp, #208]
  403938:	and	w1, w0, w1
  40393c:	and	w0, w0, #0x4
  403940:	mov	x12, #0x1                   	// #1
  403944:	mov	x19, #0x0                   	// #0
  403948:	str	wzr, [sp, #188]
  40394c:	str	xzr, [sp, #192]
  403950:	stp	w1, w0, [sp, #212]
  403954:	mov	w0, #0x2                   	// #2
  403958:	str	w0, [sp, #116]
  40395c:	b	4035f0 <__fxstatat@plt+0x1d20>
  403960:	ldrb	w0, [x27, x20]
  403964:	cmp	w0, #0x0
  403968:	cset	w21, ne  // ne = any
  40396c:	cbnz	w21, 403614 <__fxstatat@plt+0x1d44>
  403970:	ldr	w0, [sp, #144]
  403974:	cmp	x19, #0x0
  403978:	mov	w5, w26
  40397c:	mov	x26, x4
  403980:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  403984:	b.ne	403ce4 <__fxstatat@plt+0x2414>  // b.any
  403988:	eor	w10, w10, #0x1
  40398c:	ands	w7, w10, w7
  403990:	b.eq	4045a0 <__fxstatat@plt+0x2cd0>  // b.none
  403994:	ldr	w0, [sp, #188]
  403998:	cbz	w0, 4045a4 <__fxstatat@plt+0x2cd4>
  40399c:	cbnz	w5, 404600 <__fxstatat@plt+0x2d30>
  4039a0:	ldr	x2, [sp, #192]
  4039a4:	cmp	x23, #0x0
  4039a8:	cset	w0, eq  // eq = none
  4039ac:	cmp	x2, #0x0
  4039b0:	mov	x1, x2
  4039b4:	csel	w0, w0, wzr, ne  // ne = any
  4039b8:	cbz	w0, 4045f8 <__fxstatat@plt+0x2d28>
  4039bc:	str	w0, [sp, #188]
  4039c0:	mov	w0, #0x27                  	// #39
  4039c4:	ldr	x23, [sp, #192]
  4039c8:	str	x1, [sp, #192]
  4039cc:	mov	w1, #0x1                   	// #1
  4039d0:	mov	x12, #0x1                   	// #1
  4039d4:	mov	w7, w1
  4039d8:	mov	x19, x12
  4039dc:	mov	w11, #0x0                   	// #0
  4039e0:	mov	w10, #0x0                   	// #0
  4039e4:	strb	w0, [x28]
  4039e8:	mov	w0, #0x2                   	// #2
  4039ec:	str	w0, [sp, #116]
  4039f0:	str	w1, [sp, #124]
  4039f4:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  4039f8:	add	x1, x1, #0x280
  4039fc:	str	wzr, [sp, #144]
  403a00:	str	x1, [sp, #168]
  403a04:	str	wzr, [sp, #208]
  403a08:	b	4035f0 <__fxstatat@plt+0x1d20>
  403a0c:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  403a10:	add	x0, x0, #0x300
  403a14:	ldrh	w0, [x0, w22, uxtw #1]
  403a18:	adr	x1, 403a24 <__fxstatat@plt+0x2154>
  403a1c:	add	x0, x1, w0, sxth #2
  403a20:	br	x0
  403a24:	ldr	w0, [sp, #124]
  403a28:	cbnz	w0, 404540 <__fxstatat@plt+0x2c70>
  403a2c:	mov	w0, w25
  403a30:	mov	w21, w11
  403a34:	mov	w5, w11
  403a38:	cbz	x4, 403b48 <__fxstatat@plt+0x2278>
  403a3c:	ubfx	x1, x22, #5, #8
  403a40:	ldr	w1, [x4, x1, lsl #2]
  403a44:	lsr	w1, w1, w22
  403a48:	tbz	w1, #0, 403b48 <__fxstatat@plt+0x2278>
  403a4c:	cbnz	w10, 403b94 <__fxstatat@plt+0x22c4>
  403a50:	eor	w1, w25, #0x1
  403a54:	ands	w1, w7, w1
  403a58:	b.eq	403a9c <__fxstatat@plt+0x21cc>  // b.none
  403a5c:	cmp	x23, x19
  403a60:	b.ls	403a6c <__fxstatat@plt+0x219c>  // b.plast
  403a64:	mov	w0, #0x27                  	// #39
  403a68:	strb	w0, [x28, x19]
  403a6c:	add	x0, x19, #0x1
  403a70:	cmp	x23, x0
  403a74:	b.ls	403a80 <__fxstatat@plt+0x21b0>  // b.plast
  403a78:	mov	w2, #0x24                  	// #36
  403a7c:	strb	w2, [x28, x0]
  403a80:	add	x0, x19, #0x2
  403a84:	cmp	x23, x0
  403a88:	b.ls	403a94 <__fxstatat@plt+0x21c4>  // b.plast
  403a8c:	mov	w2, #0x27                  	// #39
  403a90:	strb	w2, [x28, x0]
  403a94:	add	x19, x19, #0x3
  403a98:	mov	w25, w1
  403a9c:	cmp	x23, x19
  403aa0:	b.ls	403aac <__fxstatat@plt+0x21dc>  // b.plast
  403aa4:	mov	w0, #0x5c                  	// #92
  403aa8:	strb	w0, [x28, x19]
  403aac:	add	x19, x19, #0x1
  403ab0:	add	x20, x20, #0x1
  403ab4:	cmp	x19, x23
  403ab8:	b.cs	403ac0 <__fxstatat@plt+0x21f0>  // b.hs, b.nlast
  403abc:	strb	w22, [x28, x19]
  403ac0:	cmp	w21, #0x0
  403ac4:	add	x19, x19, #0x1
  403ac8:	csel	w26, w26, wzr, ne  // ne = any
  403acc:	b	403600 <__fxstatat@plt+0x1d30>
  403ad0:	cbnz	w10, 403cec <__fxstatat@plt+0x241c>
  403ad4:	mov	w5, #0x0                   	// #0
  403ad8:	ldr	x1, [sp, #192]
  403adc:	cmp	x23, #0x0
  403ae0:	mov	x0, #0x0                   	// #0
  403ae4:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403ae8:	b.eq	403b2c <__fxstatat@plt+0x225c>  // b.none
  403aec:	cmp	x23, x19
  403af0:	b.ls	403afc <__fxstatat@plt+0x222c>  // b.plast
  403af4:	mov	w0, #0x27                  	// #39
  403af8:	strb	w0, [x28, x19]
  403afc:	add	x0, x19, #0x1
  403b00:	cmp	x23, x0
  403b04:	b.ls	403b10 <__fxstatat@plt+0x2240>  // b.plast
  403b08:	mov	w1, #0x5c                  	// #92
  403b0c:	strb	w1, [x28, x0]
  403b10:	add	x1, x19, #0x2
  403b14:	mov	x0, x23
  403b18:	cmp	x23, x1
  403b1c:	b.ls	404630 <__fxstatat@plt+0x2d60>  // b.plast
  403b20:	ldr	x23, [sp, #192]
  403b24:	mov	w2, #0x27                  	// #39
  403b28:	strb	w2, [x28, x1]
  403b2c:	add	x19, x19, #0x3
  403b30:	mov	w22, #0x27                  	// #39
  403b34:	mov	w25, #0x0                   	// #0
  403b38:	str	w21, [sp, #188]
  403b3c:	str	x23, [sp, #192]
  403b40:	mov	x23, x0
  403b44:	mov	w0, #0x0                   	// #0
  403b48:	cbnz	w5, 403a4c <__fxstatat@plt+0x217c>
  403b4c:	add	x20, x20, #0x1
  403b50:	cbz	w0, 403ab4 <__fxstatat@plt+0x21e4>
  403b54:	cmp	x23, x19
  403b58:	b.ls	403b64 <__fxstatat@plt+0x2294>  // b.plast
  403b5c:	mov	w0, #0x27                  	// #39
  403b60:	strb	w0, [x28, x19]
  403b64:	add	x0, x19, #0x1
  403b68:	cmp	x23, x0
  403b6c:	b.ls	403b78 <__fxstatat@plt+0x22a8>  // b.plast
  403b70:	mov	w1, #0x27                  	// #39
  403b74:	strb	w1, [x28, x0]
  403b78:	add	x19, x19, #0x2
  403b7c:	mov	w25, #0x0                   	// #0
  403b80:	b	403ab4 <__fxstatat@plt+0x21e4>
  403b84:	mov	w22, #0x66                  	// #102
  403b88:	mov	w21, #0x0                   	// #0
  403b8c:	nop
  403b90:	cbz	w10, 403a50 <__fxstatat@plt+0x2180>
  403b94:	ldr	w0, [sp, #120]
  403b98:	and	w0, w0, w7
  403b9c:	str	w0, [sp, #120]
  403ba0:	ldp	w1, w0, [sp, #116]
  403ba4:	cmp	w0, #0x0
  403ba8:	mov	w0, #0x4                   	// #4
  403bac:	csel	w0, w1, w0, eq  // eq = none
  403bb0:	str	w0, [sp, #116]
  403bb4:	ldr	w4, [sp, #116]
  403bb8:	mov	x3, x24
  403bbc:	ldr	x7, [sp, #200]
  403bc0:	mov	x2, x27
  403bc4:	ldr	x0, [sp, #256]
  403bc8:	str	x0, [sp]
  403bcc:	ldr	w0, [sp, #184]
  403bd0:	mov	x1, x23
  403bd4:	mov	x6, #0x0                   	// #0
  403bd8:	and	w5, w0, #0xfffffffd
  403bdc:	mov	x0, x28
  403be0:	bl	4034f8 <__fxstatat@plt+0x1c28>
  403be4:	mov	x19, x0
  403be8:	mov	x0, x19
  403bec:	ldp	x29, x30, [sp, #16]
  403bf0:	ldp	x19, x20, [sp, #32]
  403bf4:	ldp	x21, x22, [sp, #48]
  403bf8:	ldp	x23, x24, [sp, #64]
  403bfc:	ldp	x25, x26, [sp, #80]
  403c00:	ldp	x27, x28, [sp, #96]
  403c04:	add	sp, sp, #0x100
  403c08:	ret
  403c0c:	mov	w22, #0x62                  	// #98
  403c10:	mov	w21, #0x0                   	// #0
  403c14:	b	403b90 <__fxstatat@plt+0x22c0>
  403c18:	mov	w22, #0x61                  	// #97
  403c1c:	mov	w21, #0x0                   	// #0
  403c20:	b	403b90 <__fxstatat@plt+0x22c0>
  403c24:	ldrb	w22, [x27, x20]
  403c28:	cmp	w22, #0x7e
  403c2c:	b.ls	403c94 <__fxstatat@plt+0x23c4>  // b.plast
  403c30:	ldr	x0, [sp, #176]
  403c34:	mov	w5, #0x0                   	// #0
  403c38:	cmp	x0, #0x1
  403c3c:	b.ne	4036b8 <__fxstatat@plt+0x1de8>  // b.any
  403c40:	str	w5, [sp, #128]
  403c44:	str	x12, [sp, #136]
  403c48:	stp	w10, w7, [sp, #148]
  403c4c:	str	w11, [sp, #156]
  403c50:	str	x4, [sp, #160]
  403c54:	bl	401780 <__ctype_b_loc@plt>
  403c58:	ldr	x0, [x0]
  403c5c:	ldr	w5, [sp, #128]
  403c60:	ldp	w10, w7, [sp, #148]
  403c64:	ldrh	w21, [x0, w22, uxtw #1]
  403c68:	ldr	w11, [sp, #156]
  403c6c:	ands	w0, w21, #0x4000
  403c70:	ldr	w0, [sp, #120]
  403c74:	cset	w1, eq  // eq = none
  403c78:	ubfx	x21, x21, #14, #1
  403c7c:	and	w1, w0, w1
  403c80:	ldr	x12, [sp, #136]
  403c84:	ldr	x4, [sp, #160]
  403c88:	ldr	x8, [sp, #176]
  403c8c:	cbz	w1, 403cb4 <__fxstatat@plt+0x23e4>
  403c90:	b	4037c0 <__fxstatat@plt+0x1ef0>
  403c94:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  403c98:	add	x0, x0, #0x400
  403c9c:	ldrh	w0, [x0, w22, uxtw #1]
  403ca0:	adr	x1, 403cac <__fxstatat@plt+0x23dc>
  403ca4:	add	x0, x1, w0, sxth #2
  403ca8:	br	x0
  403cac:	mov	w21, w11
  403cb0:	mov	w5, #0x0                   	// #0
  403cb4:	ldr	w1, [sp, #124]
  403cb8:	mov	w0, w25
  403cbc:	cbz	w1, 403a38 <__fxstatat@plt+0x2168>
  403cc0:	mov	w0, w25
  403cc4:	cbnz	w10, 403a38 <__fxstatat@plt+0x2168>
  403cc8:	mov	w0, w25
  403ccc:	cbnz	w5, 403a4c <__fxstatat@plt+0x217c>
  403cd0:	b	403b4c <__fxstatat@plt+0x227c>
  403cd4:	mov	w5, #0x0                   	// #0
  403cd8:	mov	w21, #0x0                   	// #0
  403cdc:	ldr	w0, [sp, #144]
  403ce0:	cbz	w0, 403cb4 <__fxstatat@plt+0x23e4>
  403ce4:	mov	w0, #0x2                   	// #2
  403ce8:	str	w0, [sp, #116]
  403cec:	ldp	w1, w0, [sp, #116]
  403cf0:	cmp	w0, #0x0
  403cf4:	mov	w0, #0x4                   	// #4
  403cf8:	csel	w0, w1, w0, eq  // eq = none
  403cfc:	str	w0, [sp, #116]
  403d00:	b	403bb4 <__fxstatat@plt+0x22e4>
  403d04:	ldr	w0, [sp, #116]
  403d08:	cmp	w0, #0x2
  403d0c:	b.eq	404030 <__fxstatat@plt+0x2760>  // b.none
  403d10:	mov	w5, #0x0                   	// #0
  403d14:	ldr	w0, [sp, #116]
  403d18:	cmp	w0, #0x5
  403d1c:	b.ne	403d40 <__fxstatat@plt+0x2470>  // b.any
  403d20:	ldr	w0, [sp, #216]
  403d24:	cbz	w0, 403d40 <__fxstatat@plt+0x2470>
  403d28:	add	x6, x20, #0x2
  403d2c:	cmp	x6, x24
  403d30:	b.cs	403d40 <__fxstatat@plt+0x2470>  // b.hs, b.nlast
  403d34:	ldrb	w22, [x3, #1]
  403d38:	cmp	w22, #0x3f
  403d3c:	b.eq	404384 <__fxstatat@plt+0x2ab4>  // b.none
  403d40:	mov	w21, #0x0                   	// #0
  403d44:	mov	w22, #0x3f                  	// #63
  403d48:	b	403cb4 <__fxstatat@plt+0x23e4>
  403d4c:	ldr	w0, [sp, #116]
  403d50:	cmp	w0, #0x2
  403d54:	b.eq	403ad0 <__fxstatat@plt+0x2200>  // b.none
  403d58:	mov	w5, #0x0                   	// #0
  403d5c:	mov	w22, #0x27                  	// #39
  403d60:	str	w21, [sp, #188]
  403d64:	b	403cb4 <__fxstatat@plt+0x23e4>
  403d68:	mov	w5, #0x0                   	// #0
  403d6c:	mov	w0, #0x74                  	// #116
  403d70:	ldr	w1, [sp, #144]
  403d74:	cbnz	w1, 403ce4 <__fxstatat@plt+0x2414>
  403d78:	ldr	w1, [sp, #120]
  403d7c:	cbnz	w1, 403d90 <__fxstatat@plt+0x24c0>
  403d80:	mov	w0, w25
  403d84:	mov	w21, #0x0                   	// #0
  403d88:	cbnz	w10, 403a38 <__fxstatat@plt+0x2168>
  403d8c:	b	403cc8 <__fxstatat@plt+0x23f8>
  403d90:	mov	w22, w0
  403d94:	mov	w21, #0x0                   	// #0
  403d98:	b	403b90 <__fxstatat@plt+0x22c0>
  403d9c:	mov	w5, #0x0                   	// #0
  403da0:	mov	w0, #0x66                  	// #102
  403da4:	b	403d78 <__fxstatat@plt+0x24a8>
  403da8:	mov	w5, #0x0                   	// #0
  403dac:	mov	w0, #0x62                  	// #98
  403db0:	b	403d78 <__fxstatat@plt+0x24a8>
  403db4:	ldr	w0, [sp, #120]
  403db8:	cbnz	w0, 403e00 <__fxstatat@plt+0x2530>
  403dbc:	ldr	w0, [sp, #212]
  403dc0:	mov	w5, #0x0                   	// #0
  403dc4:	cbz	w0, 403d80 <__fxstatat@plt+0x24b0>
  403dc8:	add	x20, x20, #0x1
  403dcc:	b	403600 <__fxstatat@plt+0x1d30>
  403dd0:	ldrb	w22, [x3]
  403dd4:	cmp	w22, #0x7e
  403dd8:	b.hi	403c30 <__fxstatat@plt+0x2360>  // b.pmore
  403ddc:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  403de0:	add	x0, x0, #0x500
  403de4:	ldrh	w0, [x0, w22, uxtw #1]
  403de8:	adr	x1, 403df4 <__fxstatat@plt+0x2524>
  403dec:	add	x0, x1, w0, sxth #2
  403df0:	br	x0
  403df4:	mov	w5, #0x0                   	// #0
  403df8:	mov	w21, #0x0                   	// #0
  403dfc:	b	403cb4 <__fxstatat@plt+0x23e4>
  403e00:	cbnz	w10, 4040cc <__fxstatat@plt+0x27fc>
  403e04:	mov	w5, #0x0                   	// #0
  403e08:	eor	w0, w25, #0x1
  403e0c:	ands	w0, w7, w0
  403e10:	b.eq	403fcc <__fxstatat@plt+0x26fc>  // b.none
  403e14:	cmp	x23, x19
  403e18:	b.ls	403e24 <__fxstatat@plt+0x2554>  // b.plast
  403e1c:	mov	w1, #0x27                  	// #39
  403e20:	strb	w1, [x28, x19]
  403e24:	add	x1, x19, #0x1
  403e28:	cmp	x23, x1
  403e2c:	b.ls	403e38 <__fxstatat@plt+0x2568>  // b.plast
  403e30:	mov	w2, #0x24                  	// #36
  403e34:	strb	w2, [x28, x1]
  403e38:	add	x1, x19, #0x2
  403e3c:	cmp	x23, x1
  403e40:	b.ls	403e4c <__fxstatat@plt+0x257c>  // b.plast
  403e44:	mov	w2, #0x27                  	// #39
  403e48:	strb	w2, [x28, x1]
  403e4c:	add	x1, x19, #0x3
  403e50:	cmp	x23, x1
  403e54:	b.ls	404098 <__fxstatat@plt+0x27c8>  // b.plast
  403e58:	mov	w25, w0
  403e5c:	mov	w0, #0x5c                  	// #92
  403e60:	strb	w0, [x28, x1]
  403e64:	ldr	w0, [sp, #116]
  403e68:	add	x19, x1, #0x1
  403e6c:	cmp	w0, #0x2
  403e70:	b.eq	4040a0 <__fxstatat@plt+0x27d0>  // b.none
  403e74:	add	x0, x20, #0x1
  403e78:	cmp	x0, x24
  403e7c:	b.cs	4040b4 <__fxstatat@plt+0x27e4>  // b.hs, b.nlast
  403e80:	ldrb	w2, [x27, x0]
  403e84:	mov	w22, #0x30                  	// #48
  403e88:	mov	w0, #0x0                   	// #0
  403e8c:	sub	w2, w2, #0x30
  403e90:	and	w2, w2, #0xff
  403e94:	cmp	w2, #0x9
  403e98:	b.ls	404114 <__fxstatat@plt+0x2844>  // b.plast
  403e9c:	ldr	w1, [sp, #124]
  403ea0:	mov	w21, #0x0                   	// #0
  403ea4:	cbz	w1, 403a38 <__fxstatat@plt+0x2168>
  403ea8:	cbnz	w5, 403a4c <__fxstatat@plt+0x217c>
  403eac:	b	403b4c <__fxstatat@plt+0x227c>
  403eb0:	cbnz	w0, 404694 <__fxstatat@plt+0x2dc4>
  403eb4:	ldr	w0, [sp, #184]
  403eb8:	mov	w5, #0x1                   	// #1
  403ebc:	mov	w7, #0x0                   	// #0
  403ec0:	mov	w11, #0x0                   	// #0
  403ec4:	and	w1, w0, w5
  403ec8:	mov	w25, #0x0                   	// #0
  403ecc:	and	w0, w0, #0x4
  403ed0:	mov	w10, #0x0                   	// #0
  403ed4:	mov	x12, #0x0                   	// #0
  403ed8:	mov	x19, #0x0                   	// #0
  403edc:	stp	wzr, w5, [sp, #120]
  403ee0:	str	wzr, [sp, #144]
  403ee4:	str	xzr, [sp, #168]
  403ee8:	str	wzr, [sp, #188]
  403eec:	str	xzr, [sp, #192]
  403ef0:	stp	wzr, w1, [sp, #208]
  403ef4:	str	w0, [sp, #216]
  403ef8:	b	4035f0 <__fxstatat@plt+0x1d20>
  403efc:	cmp	w0, #0x5
  403f00:	b.ne	403f64 <__fxstatat@plt+0x2694>  // b.any
  403f04:	ldr	w0, [sp, #184]
  403f08:	and	w1, w0, #0x1
  403f0c:	and	w0, w0, #0x4
  403f10:	stp	w1, w0, [sp, #212]
  403f14:	cbnz	w20, 40440c <__fxstatat@plt+0x2b3c>
  403f18:	cbz	x23, 404328 <__fxstatat@plt+0x2a58>
  403f1c:	mov	w11, #0x1                   	// #1
  403f20:	mov	w0, #0x22                  	// #34
  403f24:	mov	x12, #0x1                   	// #1
  403f28:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  403f2c:	mov	w5, w11
  403f30:	add	x1, x1, #0x258
  403f34:	mov	x19, x12
  403f38:	mov	w7, #0x0                   	// #0
  403f3c:	mov	w25, #0x0                   	// #0
  403f40:	mov	w10, #0x0                   	// #0
  403f44:	strb	w0, [x28]
  403f48:	stp	w11, wzr, [sp, #120]
  403f4c:	str	wzr, [sp, #144]
  403f50:	str	x1, [sp, #168]
  403f54:	str	wzr, [sp, #188]
  403f58:	str	xzr, [sp, #192]
  403f5c:	str	wzr, [sp, #208]
  403f60:	b	4035f0 <__fxstatat@plt+0x1d20>
  403f64:	cmp	w0, #0x6
  403f68:	b.ne	404694 <__fxstatat@plt+0x2dc4>  // b.any
  403f6c:	mov	w0, #0x1                   	// #1
  403f70:	mov	w1, w0
  403f74:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  403f78:	add	x0, x0, #0x258
  403f7c:	str	x0, [sp, #168]
  403f80:	mov	w11, w1
  403f84:	ldr	w0, [sp, #184]
  403f88:	mov	w5, w1
  403f8c:	mov	w10, w1
  403f90:	stp	w1, wzr, [sp, #120]
  403f94:	str	w1, [sp, #208]
  403f98:	and	w1, w0, w1
  403f9c:	and	w0, w0, #0x4
  403fa0:	mov	w7, #0x0                   	// #0
  403fa4:	mov	w25, #0x0                   	// #0
  403fa8:	mov	x12, #0x1                   	// #1
  403fac:	mov	x19, #0x0                   	// #0
  403fb0:	str	wzr, [sp, #144]
  403fb4:	str	wzr, [sp, #188]
  403fb8:	str	xzr, [sp, #192]
  403fbc:	stp	w1, w0, [sp, #212]
  403fc0:	mov	w0, #0x5                   	// #5
  403fc4:	str	w0, [sp, #116]
  403fc8:	b	4035f0 <__fxstatat@plt+0x1d20>
  403fcc:	mov	x1, x19
  403fd0:	cmp	x23, x19
  403fd4:	b.ls	403e64 <__fxstatat@plt+0x2594>  // b.plast
  403fd8:	mov	w0, w25
  403fdc:	mov	w25, w0
  403fe0:	mov	w0, #0x5c                  	// #92
  403fe4:	strb	w0, [x28, x1]
  403fe8:	b	403e64 <__fxstatat@plt+0x2594>
  403fec:	mov	w5, #0x0                   	// #0
  403ff0:	cmp	x24, #0x1
  403ff4:	cset	w0, ne  // ne = any
  403ff8:	cmn	x24, #0x1
  403ffc:	b.eq	404010 <__fxstatat@plt+0x2740>  // b.none
  404000:	cbnz	w0, 403df8 <__fxstatat@plt+0x2528>
  404004:	cbz	x20, 403cdc <__fxstatat@plt+0x240c>
  404008:	mov	w21, #0x0                   	// #0
  40400c:	b	403cb4 <__fxstatat@plt+0x23e4>
  404010:	ldrb	w0, [x27, #1]
  404014:	cmp	w0, #0x0
  404018:	cset	w0, ne  // ne = any
  40401c:	cbnz	w0, 403df8 <__fxstatat@plt+0x2528>
  404020:	b	404004 <__fxstatat@plt+0x2734>
  404024:	mov	w5, #0x0                   	// #0
  404028:	cbnz	x20, 404008 <__fxstatat@plt+0x2738>
  40402c:	b	403cdc <__fxstatat@plt+0x240c>
  404030:	cbnz	w10, 403cec <__fxstatat@plt+0x241c>
  404034:	mov	w5, #0x0                   	// #0
  404038:	mov	w0, w25
  40403c:	mov	w21, #0x0                   	// #0
  404040:	mov	w22, #0x3f                  	// #63
  404044:	cbnz	w5, 403a4c <__fxstatat@plt+0x217c>
  404048:	b	403b4c <__fxstatat@plt+0x227c>
  40404c:	cmp	x0, #0x1
  404050:	b.eq	403760 <__fxstatat@plt+0x1e90>  // b.none
  404054:	add	x2, x25, #0x1
  404058:	add	x0, x27, x0
  40405c:	add	x2, x27, x2
  404060:	add	x9, x0, x25
  404064:	b	404074 <__fxstatat@plt+0x27a4>
  404068:	add	x2, x2, #0x1
  40406c:	cmp	x9, x2
  404070:	b.eq	403760 <__fxstatat@plt+0x1e90>  // b.none
  404074:	ldrb	w0, [x2]
  404078:	sub	w0, w0, #0x5b
  40407c:	and	w0, w0, #0xff
  404080:	cmp	w0, #0x21
  404084:	b.hi	404068 <__fxstatat@plt+0x2798>  // b.pmore
  404088:	lsl	x0, x6, x0
  40408c:	tst	x0, x13
  404090:	b.eq	404068 <__fxstatat@plt+0x2798>  // b.none
  404094:	b	403ce4 <__fxstatat@plt+0x2414>
  404098:	add	x19, x19, #0x4
  40409c:	mov	w25, w0
  4040a0:	mov	w0, #0x0                   	// #0
  4040a4:	mov	w21, #0x0                   	// #0
  4040a8:	mov	w22, #0x30                  	// #48
  4040ac:	cbnz	w5, 403a4c <__fxstatat@plt+0x217c>
  4040b0:	b	403b4c <__fxstatat@plt+0x227c>
  4040b4:	ldr	w1, [sp, #124]
  4040b8:	mov	w0, #0x0                   	// #0
  4040bc:	mov	w22, #0x30                  	// #48
  4040c0:	mov	w21, #0x0                   	// #0
  4040c4:	cbz	w1, 403a38 <__fxstatat@plt+0x2168>
  4040c8:	b	403ea8 <__fxstatat@plt+0x25d8>
  4040cc:	str	w7, [sp, #120]
  4040d0:	b	403cec <__fxstatat@plt+0x241c>
  4040d4:	mov	w5, w11
  4040d8:	mov	w21, #0x0                   	// #0
  4040dc:	b	403cb4 <__fxstatat@plt+0x23e4>
  4040e0:	mov	w1, w19
  4040e4:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  4040e8:	add	x0, x0, #0x288
  4040ec:	str	w10, [sp, #120]
  4040f0:	bl	403390 <__fxstatat@plt+0x1ac0>
  4040f4:	str	x0, [sp, #200]
  4040f8:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  4040fc:	add	x0, x1, #0x280
  404100:	mov	w1, w19
  404104:	bl	403390 <__fxstatat@plt+0x1ac0>
  404108:	ldr	w10, [sp, #120]
  40410c:	str	x0, [sp, #256]
  404110:	b	40358c <__fxstatat@plt+0x1cbc>
  404114:	cmp	x23, x19
  404118:	b.ls	404120 <__fxstatat@plt+0x2850>  // b.plast
  40411c:	strb	w22, [x28, x19]
  404120:	add	x0, x1, #0x2
  404124:	cmp	x23, x0
  404128:	b.ls	404134 <__fxstatat@plt+0x2864>  // b.plast
  40412c:	mov	w2, #0x30                  	// #48
  404130:	strb	w2, [x28, x0]
  404134:	add	x19, x1, #0x3
  404138:	mov	w0, #0x0                   	// #0
  40413c:	mov	w22, #0x30                  	// #48
  404140:	b	403e9c <__fxstatat@plt+0x25cc>
  404144:	mov	w5, #0x0                   	// #0
  404148:	ldr	w0, [sp, #116]
  40414c:	cmp	w0, #0x2
  404150:	b.eq	4041d0 <__fxstatat@plt+0x2900>  // b.none
  404154:	ldr	w1, [sp, #208]
  404158:	mov	w22, #0x5c                  	// #92
  40415c:	mov	w0, w22
  404160:	cbz	w1, 403d78 <__fxstatat@plt+0x24a8>
  404164:	add	x20, x20, #0x1
  404168:	mov	w0, w25
  40416c:	mov	w21, #0x0                   	// #0
  404170:	b	403b50 <__fxstatat@plt+0x2280>
  404174:	mov	w5, #0x0                   	// #0
  404178:	mov	w0, #0x76                  	// #118
  40417c:	b	403d78 <__fxstatat@plt+0x24a8>
  404180:	mov	w21, w11
  404184:	mov	w5, #0x0                   	// #0
  404188:	b	403cdc <__fxstatat@plt+0x240c>
  40418c:	mov	w5, #0x0                   	// #0
  404190:	mov	w0, #0x72                  	// #114
  404194:	b	403d70 <__fxstatat@plt+0x24a0>
  404198:	mov	w5, #0x0                   	// #0
  40419c:	mov	w0, #0x6e                  	// #110
  4041a0:	b	403d70 <__fxstatat@plt+0x24a0>
  4041a4:	mov	w5, #0x0                   	// #0
  4041a8:	mov	w0, #0x61                  	// #97
  4041ac:	b	403d78 <__fxstatat@plt+0x24a8>
  4041b0:	mov	w5, #0x0                   	// #0
  4041b4:	mov	w22, #0xa                   	// #10
  4041b8:	mov	w0, #0x6e                  	// #110
  4041bc:	b	403d78 <__fxstatat@plt+0x24a8>
  4041c0:	mov	w5, #0x0                   	// #0
  4041c4:	mov	w22, #0xd                   	// #13
  4041c8:	mov	w0, #0x72                  	// #114
  4041cc:	b	403d78 <__fxstatat@plt+0x24a8>
  4041d0:	cbnz	w10, 403cec <__fxstatat@plt+0x241c>
  4041d4:	add	x20, x20, #0x1
  4041d8:	mov	w0, w25
  4041dc:	mov	w21, #0x0                   	// #0
  4041e0:	mov	w22, #0x5c                  	// #92
  4041e4:	b	403b50 <__fxstatat@plt+0x2280>
  4041e8:	ldr	w0, [sp, #184]
  4041ec:	and	w1, w0, #0x1
  4041f0:	and	w0, w0, #0x4
  4041f4:	stp	w1, w0, [sp, #212]
  4041f8:	cbnz	w20, 4042a4 <__fxstatat@plt+0x29d4>
  4041fc:	mov	w0, #0x1                   	// #1
  404200:	str	w0, [sp, #120]
  404204:	cbnz	x23, 40467c <__fxstatat@plt+0x2dac>
  404208:	mov	w0, #0x1                   	// #1
  40420c:	mov	w5, w0
  404210:	mov	w7, w0
  404214:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  404218:	add	x0, x0, #0x280
  40421c:	mov	x12, #0x1                   	// #1
  404220:	mov	w11, #0x0                   	// #0
  404224:	mov	x19, x12
  404228:	mov	w25, #0x0                   	// #0
  40422c:	mov	w10, #0x0                   	// #0
  404230:	str	w5, [sp, #124]
  404234:	str	wzr, [sp, #144]
  404238:	str	x0, [sp, #168]
  40423c:	mov	w0, #0x2                   	// #2
  404240:	str	w0, [sp, #116]
  404244:	str	wzr, [sp, #188]
  404248:	str	xzr, [sp, #192]
  40424c:	str	wzr, [sp, #208]
  404250:	b	4035f0 <__fxstatat@plt+0x1d20>
  404254:	ldr	w0, [sp, #184]
  404258:	mov	w11, #0x1                   	// #1
  40425c:	mov	w7, #0x0                   	// #0
  404260:	mov	w5, w11
  404264:	and	w1, w0, w11
  404268:	mov	w25, #0x0                   	// #0
  40426c:	and	w0, w0, #0x4
  404270:	mov	w10, #0x0                   	// #0
  404274:	mov	x12, #0x0                   	// #0
  404278:	mov	x19, #0x0                   	// #0
  40427c:	stp	w11, wzr, [sp, #120]
  404280:	str	wzr, [sp, #144]
  404284:	str	xzr, [sp, #168]
  404288:	str	wzr, [sp, #188]
  40428c:	str	xzr, [sp, #192]
  404290:	stp	wzr, w1, [sp, #208]
  404294:	str	w0, [sp, #216]
  404298:	b	4035f0 <__fxstatat@plt+0x1d20>
  40429c:	mov	w5, #0x0                   	// #0
  4042a0:	b	40387c <__fxstatat@plt+0x1fac>
  4042a4:	mov	w1, #0x1                   	// #1
  4042a8:	mov	w10, w1
  4042ac:	mov	w7, w1
  4042b0:	mov	w5, w1
  4042b4:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  4042b8:	add	x0, x0, #0x280
  4042bc:	str	w1, [sp, #124]
  4042c0:	str	w1, [sp, #144]
  4042c4:	str	x0, [sp, #168]
  4042c8:	mov	w0, #0x2                   	// #2
  4042cc:	mov	w11, #0x0                   	// #0
  4042d0:	mov	w25, #0x0                   	// #0
  4042d4:	mov	x12, #0x1                   	// #1
  4042d8:	mov	x19, #0x0                   	// #0
  4042dc:	stp	w0, wzr, [sp, #116]
  4042e0:	str	wzr, [sp, #188]
  4042e4:	str	xzr, [sp, #192]
  4042e8:	str	wzr, [sp, #208]
  4042ec:	b	4035f0 <__fxstatat@plt+0x1d20>
  4042f0:	ldr	w1, [sp, #184]
  4042f4:	mov	w10, w0
  4042f8:	mov	w7, w0
  4042fc:	mov	w5, w0
  404300:	str	w0, [sp, #124]
  404304:	and	w2, w1, #0x1
  404308:	str	w0, [sp, #144]
  40430c:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  404310:	add	x0, x0, #0x280
  404314:	str	x0, [sp, #168]
  404318:	and	w0, w1, #0x4
  40431c:	str	w2, [sp, #212]
  404320:	str	w0, [sp, #216]
  404324:	b	4042c8 <__fxstatat@plt+0x29f8>
  404328:	mov	w11, #0x1                   	// #1
  40432c:	mov	x12, #0x1                   	// #1
  404330:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  404334:	mov	w5, w11
  404338:	add	x0, x0, #0x258
  40433c:	mov	x19, x12
  404340:	mov	w7, #0x0                   	// #0
  404344:	mov	w25, #0x0                   	// #0
  404348:	mov	w10, #0x0                   	// #0
  40434c:	stp	w11, wzr, [sp, #120]
  404350:	str	wzr, [sp, #144]
  404354:	str	x0, [sp, #168]
  404358:	str	wzr, [sp, #188]
  40435c:	str	xzr, [sp, #192]
  404360:	str	wzr, [sp, #208]
  404364:	b	4035f0 <__fxstatat@plt+0x1d20>
  404368:	ldr	w0, [sp, #184]
  40436c:	and	w1, w0, #0x1
  404370:	and	w0, w0, #0x4
  404374:	stp	w1, w0, [sp, #212]
  404378:	cbnz	w20, 404638 <__fxstatat@plt+0x2d68>
  40437c:	str	wzr, [sp, #120]
  404380:	b	404204 <__fxstatat@plt+0x2934>
  404384:	ldrb	w2, [x27, x6]
  404388:	cmp	w2, #0x3e
  40438c:	b.hi	403df8 <__fxstatat@plt+0x2528>  // b.pmore
  404390:	mov	x1, #0x1                   	// #1
  404394:	mov	x0, #0xa38200000000        	// #179778741075968
  404398:	movk	x0, #0x7000, lsl #48
  40439c:	lsl	x1, x1, x2
  4043a0:	mov	w21, #0x0                   	// #0
  4043a4:	tst	x1, x0
  4043a8:	b.eq	403cb4 <__fxstatat@plt+0x23e4>  // b.none
  4043ac:	cbnz	w10, 403bb4 <__fxstatat@plt+0x22e4>
  4043b0:	cmp	x23, x19
  4043b4:	b.ls	4043bc <__fxstatat@plt+0x2aec>  // b.plast
  4043b8:	strb	w22, [x28, x19]
  4043bc:	add	x0, x19, #0x1
  4043c0:	cmp	x23, x0
  4043c4:	b.ls	4043d0 <__fxstatat@plt+0x2b00>  // b.plast
  4043c8:	mov	w1, #0x22                  	// #34
  4043cc:	strb	w1, [x28, x0]
  4043d0:	add	x0, x19, #0x2
  4043d4:	cmp	x23, x0
  4043d8:	b.ls	4043e4 <__fxstatat@plt+0x2b14>  // b.plast
  4043dc:	mov	w1, #0x22                  	// #34
  4043e0:	strb	w1, [x28, x0]
  4043e4:	add	x0, x19, #0x3
  4043e8:	cmp	x23, x0
  4043ec:	b.ls	4043f8 <__fxstatat@plt+0x2b28>  // b.plast
  4043f0:	mov	w1, #0x3f                  	// #63
  4043f4:	strb	w1, [x28, x0]
  4043f8:	add	x19, x19, #0x4
  4043fc:	mov	w22, w2
  404400:	mov	x20, x6
  404404:	mov	w0, w25
  404408:	b	403e9c <__fxstatat@plt+0x25cc>
  40440c:	mov	w0, #0x1                   	// #1
  404410:	mov	w1, w0
  404414:	mov	w11, w1
  404418:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  40441c:	mov	w5, w1
  404420:	add	x0, x0, #0x258
  404424:	mov	w10, w1
  404428:	mov	w7, #0x0                   	// #0
  40442c:	mov	w25, #0x0                   	// #0
  404430:	mov	x12, #0x1                   	// #1
  404434:	mov	x19, #0x0                   	// #0
  404438:	stp	w1, wzr, [sp, #120]
  40443c:	str	wzr, [sp, #144]
  404440:	str	x0, [sp, #168]
  404444:	str	wzr, [sp, #188]
  404448:	str	xzr, [sp, #192]
  40444c:	str	w1, [sp, #208]
  404450:	b	4035f0 <__fxstatat@plt+0x1d20>
  404454:	mov	w5, w11
  404458:	cbnz	x20, 404008 <__fxstatat@plt+0x2738>
  40445c:	b	403cdc <__fxstatat@plt+0x240c>
  404460:	mov	w5, w11
  404464:	b	403ff0 <__fxstatat@plt+0x2720>
  404468:	mov	w5, w11
  40446c:	b	4041c4 <__fxstatat@plt+0x28f4>
  404470:	mov	w5, w11
  404474:	mov	w0, #0x76                  	// #118
  404478:	b	403d78 <__fxstatat@plt+0x24a8>
  40447c:	mov	w5, w11
  404480:	b	404148 <__fxstatat@plt+0x2878>
  404484:	ldr	w0, [sp, #116]
  404488:	mov	w5, w11
  40448c:	cmp	w0, #0x2
  404490:	b.ne	403d14 <__fxstatat@plt+0x2444>  // b.any
  404494:	b	404038 <__fxstatat@plt+0x2768>
  404498:	mov	w5, w11
  40449c:	mov	w21, w11
  4044a0:	b	403cdc <__fxstatat@plt+0x240c>
  4044a4:	mov	w5, w11
  4044a8:	b	4041b4 <__fxstatat@plt+0x28e4>
  4044ac:	mov	w5, w11
  4044b0:	mov	w0, #0x74                  	// #116
  4044b4:	b	403d70 <__fxstatat@plt+0x24a0>
  4044b8:	mov	w5, w11
  4044bc:	b	403e08 <__fxstatat@plt+0x2538>
  4044c0:	ldr	w0, [sp, #116]
  4044c4:	mov	w5, w11
  4044c8:	cmp	w0, #0x2
  4044cc:	b.ne	403d5c <__fxstatat@plt+0x248c>  // b.any
  4044d0:	b	403ad8 <__fxstatat@plt+0x2208>
  4044d4:	ldr	x0, [sp, #200]
  4044d8:	ldrb	w0, [x0]
  4044dc:	cbz	w0, 403594 <__fxstatat@plt+0x1cc4>
  4044e0:	cmp	x23, x19
  4044e4:	b.ls	404504 <__fxstatat@plt+0x2c34>  // b.plast
  4044e8:	strb	w0, [x28, x19]
  4044ec:	add	x19, x19, #0x1
  4044f0:	ldr	x0, [sp, #200]
  4044f4:	ldrb	w0, [x0, x19]
  4044f8:	cbz	w0, 403594 <__fxstatat@plt+0x1cc4>
  4044fc:	cmp	x23, x19
  404500:	b.hi	4044e8 <__fxstatat@plt+0x2c18>  // b.pmore
  404504:	ldr	x0, [sp, #200]
  404508:	add	x19, x19, #0x1
  40450c:	ldrb	w0, [x0, x19]
  404510:	cbnz	w0, 4044e0 <__fxstatat@plt+0x2c10>
  404514:	b	403594 <__fxstatat@plt+0x1cc4>
  404518:	mov	x8, x21
  40451c:	ldr	w1, [sp, #120]
  404520:	ldr	w10, [sp, #136]
  404524:	mov	w21, #0x0                   	// #0
  404528:	ldp	w25, w5, [sp, #148]
  40452c:	ldp	w7, w11, [sp, #156]
  404530:	ldr	w22, [sp, #220]
  404534:	ldr	x12, [sp, #128]
  404538:	ldp	x19, x4, [sp, #224]
  40453c:	b	4037b0 <__fxstatat@plt+0x1ee0>
  404540:	ldr	w5, [sp, #124]
  404544:	mov	w0, w25
  404548:	mov	w21, w5
  40454c:	b	403ccc <__fxstatat@plt+0x23fc>
  404550:	mov	x9, x25
  404554:	cmp	x25, x24
  404558:	ldr	w10, [sp, #136]
  40455c:	mov	x8, x21
  404560:	ldp	w25, w5, [sp, #148]
  404564:	ldp	w7, w11, [sp, #156]
  404568:	ldr	w22, [sp, #220]
  40456c:	ldr	x12, [sp, #128]
  404570:	ldp	x19, x4, [sp, #224]
  404574:	b.cc	40458c <__fxstatat@plt+0x2cbc>  // b.lo, b.ul, b.last
  404578:	b	404594 <__fxstatat@plt+0x2cc4>
  40457c:	add	x8, x8, #0x1
  404580:	add	x9, x20, x8
  404584:	cmp	x24, x9
  404588:	b.ls	404594 <__fxstatat@plt+0x2cc4>  // b.plast
  40458c:	ldrb	w0, [x27, x9]
  404590:	cbnz	w0, 40457c <__fxstatat@plt+0x2cac>
  404594:	ldr	w1, [sp, #120]
  404598:	mov	w21, #0x0                   	// #0
  40459c:	b	4037b0 <__fxstatat@plt+0x1ee0>
  4045a0:	mov	w7, w10
  4045a4:	ldr	x0, [sp, #168]
  4045a8:	cmp	x0, #0x0
  4045ac:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  4045b0:	b.eq	4045d8 <__fxstatat@plt+0x2d08>  // b.none
  4045b4:	ldrb	w1, [x0]
  4045b8:	cbz	w1, 4045d8 <__fxstatat@plt+0x2d08>
  4045bc:	sub	x0, x0, x19
  4045c0:	cmp	x23, x19
  4045c4:	b.ls	4045e8 <__fxstatat@plt+0x2d18>  // b.plast
  4045c8:	strb	w1, [x28, x19]
  4045cc:	add	x19, x19, #0x1
  4045d0:	ldrb	w1, [x0, x19]
  4045d4:	cbnz	w1, 4045c0 <__fxstatat@plt+0x2cf0>
  4045d8:	cmp	x23, x19
  4045dc:	b.ls	403be8 <__fxstatat@plt+0x2318>  // b.plast
  4045e0:	strb	wzr, [x28, x19]
  4045e4:	b	403be8 <__fxstatat@plt+0x2318>
  4045e8:	add	x19, x19, #0x1
  4045ec:	ldrb	w1, [x0, x19]
  4045f0:	cbnz	w1, 4045c0 <__fxstatat@plt+0x2cf0>
  4045f4:	b	4045d8 <__fxstatat@plt+0x2d08>
  4045f8:	ldr	w7, [sp, #188]
  4045fc:	b	4045a4 <__fxstatat@plt+0x2cd4>
  404600:	ldp	x1, x7, [sp, #192]
  404604:	mov	x6, x4
  404608:	ldr	w5, [sp, #184]
  40460c:	mov	x3, x24
  404610:	ldr	x0, [sp, #256]
  404614:	str	x0, [sp]
  404618:	mov	x2, x27
  40461c:	mov	x0, x28
  404620:	mov	w4, #0x5                   	// #5
  404624:	bl	4034f8 <__fxstatat@plt+0x1c28>
  404628:	mov	x19, x0
  40462c:	b	403be8 <__fxstatat@plt+0x2318>
  404630:	ldr	x23, [sp, #192]
  404634:	b	403b2c <__fxstatat@plt+0x225c>
  404638:	mov	w1, #0x1                   	// #1
  40463c:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  404640:	mov	w10, w1
  404644:	add	x0, x0, #0x280
  404648:	mov	w7, w1
  40464c:	mov	w5, w1
  404650:	mov	w11, #0x0                   	// #0
  404654:	mov	w25, #0x0                   	// #0
  404658:	mov	x12, #0x1                   	// #1
  40465c:	mov	x19, #0x0                   	// #0
  404660:	stp	wzr, w1, [sp, #120]
  404664:	str	w1, [sp, #144]
  404668:	str	x0, [sp, #168]
  40466c:	str	wzr, [sp, #188]
  404670:	str	xzr, [sp, #192]
  404674:	str	wzr, [sp, #208]
  404678:	b	4035f0 <__fxstatat@plt+0x1d20>
  40467c:	mov	w25, #0x0                   	// #0
  404680:	mov	w0, #0x0                   	// #0
  404684:	mov	w5, #0x1                   	// #1
  404688:	mov	x1, #0x0                   	// #0
  40468c:	str	x23, [sp, #192]
  404690:	b	4039bc <__fxstatat@plt+0x20ec>
  404694:	bl	401710 <abort@plt>
  404698:	sub	sp, sp, #0x80
  40469c:	stp	x29, x30, [sp, #16]
  4046a0:	add	x29, sp, #0x10
  4046a4:	stp	x19, x20, [sp, #32]
  4046a8:	mov	w19, w0
  4046ac:	mov	x20, x3
  4046b0:	stp	x21, x22, [sp, #48]
  4046b4:	stp	x23, x24, [sp, #64]
  4046b8:	mov	x23, x1
  4046bc:	mov	x24, x2
  4046c0:	stp	x25, x26, [sp, #80]
  4046c4:	stp	x27, x28, [sp, #96]
  4046c8:	bl	401890 <__errno_location@plt>
  4046cc:	mov	x22, x0
  4046d0:	ldr	w0, [x0]
  4046d4:	adrp	x27, 41f000 <__fxstatat@plt+0x1d730>
  4046d8:	str	w0, [sp, #116]
  4046dc:	ldr	x21, [x27, #520]
  4046e0:	tbnz	w19, #31, 404838 <__fxstatat@plt+0x2f68>
  4046e4:	add	x26, x27, #0x208
  4046e8:	ldr	w0, [x26, #8]
  4046ec:	cmp	w0, w19
  4046f0:	b.gt	404740 <__fxstatat@plt+0x2e70>
  4046f4:	mov	w0, #0x7fffffff            	// #2147483647
  4046f8:	cmp	w19, w0
  4046fc:	b.eq	404834 <__fxstatat@plt+0x2f64>  // b.none
  404700:	add	w28, w19, #0x1
  404704:	add	x0, x26, #0x10
  404708:	cmp	x21, x0
  40470c:	sbfiz	x1, x28, #4, #32
  404710:	b.eq	404818 <__fxstatat@plt+0x2f48>  // b.none
  404714:	mov	x0, x21
  404718:	bl	407138 <__fxstatat@plt+0x5868>
  40471c:	mov	x21, x0
  404720:	str	x0, [x27, #520]
  404724:	ldr	w0, [x26, #8]
  404728:	mov	w1, #0x0                   	// #0
  40472c:	sub	w2, w28, w0
  404730:	add	x0, x21, w0, sxtw #4
  404734:	sbfiz	x2, x2, #4, #32
  404738:	bl	401680 <memset@plt>
  40473c:	str	w28, [x26, #8]
  404740:	sbfiz	x19, x19, #4, #32
  404744:	add	x26, x20, #0x8
  404748:	add	x0, x21, x19
  40474c:	str	x0, [sp, #120]
  404750:	ldp	w4, w5, [x20]
  404754:	mov	x6, x26
  404758:	ldr	x7, [x20, #40]
  40475c:	orr	w25, w5, #0x1
  404760:	ldr	x27, [x21, x19]
  404764:	mov	x3, x24
  404768:	ldr	x28, [x0, #8]
  40476c:	mov	x1, x27
  404770:	ldr	x0, [x20, #48]
  404774:	str	x0, [sp]
  404778:	mov	x2, x23
  40477c:	mov	w5, w25
  404780:	mov	x0, x28
  404784:	bl	4034f8 <__fxstatat@plt+0x1c28>
  404788:	cmp	x27, x0
  40478c:	b.hi	4047ec <__fxstatat@plt+0x2f1c>  // b.pmore
  404790:	add	x27, x0, #0x1
  404794:	str	x27, [x21, x19]
  404798:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  40479c:	add	x0, x0, #0x2e0
  4047a0:	cmp	x28, x0
  4047a4:	b.eq	4047b0 <__fxstatat@plt+0x2ee0>  // b.none
  4047a8:	mov	x0, x28
  4047ac:	bl	4017a0 <free@plt>
  4047b0:	mov	x0, x27
  4047b4:	bl	407108 <__fxstatat@plt+0x5838>
  4047b8:	ldr	x1, [sp, #120]
  4047bc:	mov	x28, x0
  4047c0:	ldr	w4, [x20]
  4047c4:	mov	x6, x26
  4047c8:	ldr	x7, [x20, #40]
  4047cc:	str	x0, [x1, #8]
  4047d0:	ldr	x1, [x20, #48]
  4047d4:	str	x1, [sp]
  4047d8:	mov	w5, w25
  4047dc:	mov	x3, x24
  4047e0:	mov	x2, x23
  4047e4:	mov	x1, x27
  4047e8:	bl	4034f8 <__fxstatat@plt+0x1c28>
  4047ec:	ldr	w0, [sp, #116]
  4047f0:	ldp	x29, x30, [sp, #16]
  4047f4:	ldp	x19, x20, [sp, #32]
  4047f8:	ldp	x23, x24, [sp, #64]
  4047fc:	ldp	x25, x26, [sp, #80]
  404800:	str	w0, [x22]
  404804:	mov	x0, x28
  404808:	ldp	x21, x22, [sp, #48]
  40480c:	ldp	x27, x28, [sp, #96]
  404810:	add	sp, sp, #0x80
  404814:	ret
  404818:	mov	x0, #0x0                   	// #0
  40481c:	bl	407138 <__fxstatat@plt+0x5868>
  404820:	mov	x21, x0
  404824:	str	x0, [x27, #520]
  404828:	ldp	x0, x1, [x26, #16]
  40482c:	stp	x0, x1, [x21]
  404830:	b	404724 <__fxstatat@plt+0x2e54>
  404834:	bl	4072d0 <__fxstatat@plt+0x5a00>
  404838:	bl	401710 <abort@plt>
  40483c:	nop
  404840:	stp	x29, x30, [sp, #-48]!
  404844:	mov	x29, sp
  404848:	stp	x19, x20, [sp, #16]
  40484c:	mov	x20, x0
  404850:	str	x21, [sp, #32]
  404854:	bl	401890 <__errno_location@plt>
  404858:	adrp	x2, 41f000 <__fxstatat@plt+0x1d730>
  40485c:	mov	x19, x0
  404860:	add	x2, x2, #0x2e0
  404864:	cmp	x20, #0x0
  404868:	add	x2, x2, #0x100
  40486c:	mov	x1, #0x38                  	// #56
  404870:	ldr	w21, [x19]
  404874:	csel	x0, x2, x20, eq  // eq = none
  404878:	bl	407250 <__fxstatat@plt+0x5980>
  40487c:	str	w21, [x19]
  404880:	ldp	x19, x20, [sp, #16]
  404884:	ldr	x21, [sp, #32]
  404888:	ldp	x29, x30, [sp], #48
  40488c:	ret
  404890:	adrp	x1, 41f000 <__fxstatat@plt+0x1d730>
  404894:	add	x1, x1, #0x2e0
  404898:	cmp	x0, #0x0
  40489c:	add	x1, x1, #0x100
  4048a0:	csel	x0, x1, x0, eq  // eq = none
  4048a4:	ldr	w0, [x0]
  4048a8:	ret
  4048ac:	nop
  4048b0:	adrp	x2, 41f000 <__fxstatat@plt+0x1d730>
  4048b4:	add	x2, x2, #0x2e0
  4048b8:	cmp	x0, #0x0
  4048bc:	add	x2, x2, #0x100
  4048c0:	csel	x0, x2, x0, eq  // eq = none
  4048c4:	str	w1, [x0]
  4048c8:	ret
  4048cc:	nop
  4048d0:	adrp	x3, 41f000 <__fxstatat@plt+0x1d730>
  4048d4:	add	x3, x3, #0x2e0
  4048d8:	cmp	x0, #0x0
  4048dc:	add	x3, x3, #0x100
  4048e0:	csel	x0, x3, x0, eq  // eq = none
  4048e4:	ubfx	x4, x1, #5, #3
  4048e8:	add	x3, x0, #0x8
  4048ec:	and	w1, w1, #0x1f
  4048f0:	ldr	w5, [x3, x4, lsl #2]
  4048f4:	lsr	w0, w5, w1
  4048f8:	eor	w2, w0, w2
  4048fc:	and	w2, w2, #0x1
  404900:	and	w0, w0, #0x1
  404904:	lsl	w2, w2, w1
  404908:	eor	w2, w2, w5
  40490c:	str	w2, [x3, x4, lsl #2]
  404910:	ret
  404914:	nop
  404918:	adrp	x3, 41f000 <__fxstatat@plt+0x1d730>
  40491c:	add	x3, x3, #0x2e0
  404920:	cmp	x0, #0x0
  404924:	add	x3, x3, #0x100
  404928:	csel	x2, x3, x0, eq  // eq = none
  40492c:	ldr	w0, [x2, #4]
  404930:	str	w1, [x2, #4]
  404934:	ret
  404938:	adrp	x3, 41f000 <__fxstatat@plt+0x1d730>
  40493c:	add	x3, x3, #0x2e0
  404940:	cmp	x0, #0x0
  404944:	add	x3, x3, #0x100
  404948:	csel	x0, x3, x0, eq  // eq = none
  40494c:	mov	w3, #0xa                   	// #10
  404950:	cmp	x1, #0x0
  404954:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404958:	str	w3, [x0]
  40495c:	b.eq	404968 <__fxstatat@plt+0x3098>  // b.none
  404960:	stp	x1, x2, [x0, #40]
  404964:	ret
  404968:	stp	x29, x30, [sp, #-16]!
  40496c:	mov	x29, sp
  404970:	bl	401710 <abort@plt>
  404974:	nop
  404978:	sub	sp, sp, #0x50
  40497c:	adrp	x5, 41f000 <__fxstatat@plt+0x1d730>
  404980:	stp	x29, x30, [sp, #16]
  404984:	add	x29, sp, #0x10
  404988:	stp	x19, x20, [sp, #32]
  40498c:	mov	x19, x4
  404990:	add	x4, x5, #0x2e0
  404994:	cmp	x19, #0x0
  404998:	add	x4, x4, #0x100
  40499c:	csel	x19, x4, x19, eq  // eq = none
  4049a0:	mov	x20, x3
  4049a4:	stp	x21, x22, [sp, #48]
  4049a8:	mov	x21, x0
  4049ac:	mov	x22, x1
  4049b0:	str	x23, [sp, #64]
  4049b4:	mov	x23, x2
  4049b8:	bl	401890 <__errno_location@plt>
  4049bc:	ldp	x7, x8, [x19, #40]
  4049c0:	mov	x3, x20
  4049c4:	mov	x20, x0
  4049c8:	mov	x0, x21
  4049cc:	ldp	w4, w5, [x19]
  4049d0:	mov	x2, x23
  4049d4:	ldr	w21, [x20]
  4049d8:	mov	x1, x22
  4049dc:	str	x8, [sp]
  4049e0:	add	x6, x19, #0x8
  4049e4:	bl	4034f8 <__fxstatat@plt+0x1c28>
  4049e8:	ldp	x29, x30, [sp, #16]
  4049ec:	ldr	x23, [sp, #64]
  4049f0:	str	w21, [x20]
  4049f4:	ldp	x19, x20, [sp, #32]
  4049f8:	ldp	x21, x22, [sp, #48]
  4049fc:	add	sp, sp, #0x50
  404a00:	ret
  404a04:	nop
  404a08:	sub	sp, sp, #0x60
  404a0c:	adrp	x4, 41f000 <__fxstatat@plt+0x1d730>
  404a10:	add	x4, x4, #0x2e0
  404a14:	cmp	x2, #0x0
  404a18:	add	x4, x4, #0x100
  404a1c:	stp	x29, x30, [sp, #16]
  404a20:	add	x29, sp, #0x10
  404a24:	stp	x19, x20, [sp, #32]
  404a28:	csel	x19, x4, x2, eq  // eq = none
  404a2c:	stp	x21, x22, [sp, #48]
  404a30:	mov	x22, x0
  404a34:	stp	x23, x24, [sp, #64]
  404a38:	mov	x23, x1
  404a3c:	stp	x25, x26, [sp, #80]
  404a40:	bl	401890 <__errno_location@plt>
  404a44:	ldr	w26, [x0]
  404a48:	ldp	w4, w24, [x19]
  404a4c:	mov	x20, x0
  404a50:	ldp	x7, x0, [x19, #40]
  404a54:	add	x25, x19, #0x8
  404a58:	orr	w24, w24, #0x1
  404a5c:	mov	x6, x25
  404a60:	mov	x3, x23
  404a64:	mov	x2, x22
  404a68:	mov	w5, w24
  404a6c:	str	x0, [sp]
  404a70:	mov	x1, #0x0                   	// #0
  404a74:	mov	x0, #0x0                   	// #0
  404a78:	bl	4034f8 <__fxstatat@plt+0x1c28>
  404a7c:	add	x21, x0, #0x1
  404a80:	mov	x0, x21
  404a84:	bl	407108 <__fxstatat@plt+0x5838>
  404a88:	ldp	x7, x1, [x19, #40]
  404a8c:	mov	w5, w24
  404a90:	ldr	w4, [x19]
  404a94:	mov	x6, x25
  404a98:	str	x1, [sp]
  404a9c:	mov	x3, x23
  404aa0:	mov	x2, x22
  404aa4:	mov	x19, x0
  404aa8:	mov	x1, x21
  404aac:	bl	4034f8 <__fxstatat@plt+0x1c28>
  404ab0:	mov	x0, x19
  404ab4:	ldp	x29, x30, [sp, #16]
  404ab8:	ldp	x21, x22, [sp, #48]
  404abc:	ldp	x23, x24, [sp, #64]
  404ac0:	str	w26, [x20]
  404ac4:	ldp	x19, x20, [sp, #32]
  404ac8:	ldp	x25, x26, [sp, #80]
  404acc:	add	sp, sp, #0x60
  404ad0:	ret
  404ad4:	nop
  404ad8:	sub	sp, sp, #0x70
  404adc:	adrp	x4, 41f000 <__fxstatat@plt+0x1d730>
  404ae0:	add	x4, x4, #0x2e0
  404ae4:	cmp	x3, #0x0
  404ae8:	add	x4, x4, #0x100
  404aec:	stp	x29, x30, [sp, #16]
  404af0:	add	x29, sp, #0x10
  404af4:	stp	x19, x20, [sp, #32]
  404af8:	csel	x19, x4, x3, eq  // eq = none
  404afc:	mov	x20, x2
  404b00:	stp	x21, x22, [sp, #48]
  404b04:	mov	x22, x0
  404b08:	stp	x23, x24, [sp, #64]
  404b0c:	mov	x23, x1
  404b10:	stp	x25, x26, [sp, #80]
  404b14:	stp	x27, x28, [sp, #96]
  404b18:	bl	401890 <__errno_location@plt>
  404b1c:	ldr	w28, [x0]
  404b20:	ldp	w4, w5, [x19]
  404b24:	mov	x21, x0
  404b28:	ldp	x7, x0, [x19, #40]
  404b2c:	cmp	x20, #0x0
  404b30:	cset	w24, eq  // eq = none
  404b34:	add	x27, x19, #0x8
  404b38:	orr	w24, w24, w5
  404b3c:	mov	x6, x27
  404b40:	mov	x3, x23
  404b44:	mov	x2, x22
  404b48:	mov	w5, w24
  404b4c:	str	x0, [sp]
  404b50:	mov	x1, #0x0                   	// #0
  404b54:	mov	x0, #0x0                   	// #0
  404b58:	bl	4034f8 <__fxstatat@plt+0x1c28>
  404b5c:	add	x26, x0, #0x1
  404b60:	mov	x25, x0
  404b64:	mov	x0, x26
  404b68:	bl	407108 <__fxstatat@plt+0x5838>
  404b6c:	ldp	x7, x1, [x19, #40]
  404b70:	mov	w5, w24
  404b74:	ldr	w4, [x19]
  404b78:	mov	x6, x27
  404b7c:	str	x1, [sp]
  404b80:	mov	x3, x23
  404b84:	mov	x2, x22
  404b88:	mov	x19, x0
  404b8c:	mov	x1, x26
  404b90:	bl	4034f8 <__fxstatat@plt+0x1c28>
  404b94:	str	w28, [x21]
  404b98:	cbz	x20, 404ba0 <__fxstatat@plt+0x32d0>
  404b9c:	str	x25, [x20]
  404ba0:	mov	x0, x19
  404ba4:	ldp	x29, x30, [sp, #16]
  404ba8:	ldp	x19, x20, [sp, #32]
  404bac:	ldp	x21, x22, [sp, #48]
  404bb0:	ldp	x23, x24, [sp, #64]
  404bb4:	ldp	x25, x26, [sp, #80]
  404bb8:	ldp	x27, x28, [sp, #96]
  404bbc:	add	sp, sp, #0x70
  404bc0:	ret
  404bc4:	nop
  404bc8:	stp	x29, x30, [sp, #-64]!
  404bcc:	mov	x29, sp
  404bd0:	stp	x21, x22, [sp, #32]
  404bd4:	str	x23, [sp, #48]
  404bd8:	adrp	x23, 41f000 <__fxstatat@plt+0x1d730>
  404bdc:	add	x22, x23, #0x208
  404be0:	stp	x19, x20, [sp, #16]
  404be4:	ldr	x21, [x23, #520]
  404be8:	ldr	w20, [x22, #8]
  404bec:	cmp	w20, #0x1
  404bf0:	b.le	404c18 <__fxstatat@plt+0x3348>
  404bf4:	sub	w0, w20, #0x2
  404bf8:	add	x20, x21, #0x28
  404bfc:	add	x19, x21, #0x18
  404c00:	add	x20, x20, w0, uxtw #4
  404c04:	nop
  404c08:	ldr	x0, [x19], #16
  404c0c:	bl	4017a0 <free@plt>
  404c10:	cmp	x19, x20
  404c14:	b.ne	404c08 <__fxstatat@plt+0x3338>  // b.any
  404c18:	ldr	x0, [x21, #8]
  404c1c:	adrp	x19, 41f000 <__fxstatat@plt+0x1d730>
  404c20:	add	x19, x19, #0x2e0
  404c24:	cmp	x0, x19
  404c28:	b.eq	404c38 <__fxstatat@plt+0x3368>  // b.none
  404c2c:	bl	4017a0 <free@plt>
  404c30:	mov	x0, #0x100                 	// #256
  404c34:	stp	x0, x19, [x22, #16]
  404c38:	add	x19, x22, #0x10
  404c3c:	cmp	x21, x19
  404c40:	b.eq	404c50 <__fxstatat@plt+0x3380>  // b.none
  404c44:	mov	x0, x21
  404c48:	bl	4017a0 <free@plt>
  404c4c:	str	x19, [x23, #520]
  404c50:	mov	w0, #0x1                   	// #1
  404c54:	str	w0, [x22, #8]
  404c58:	ldp	x19, x20, [sp, #16]
  404c5c:	ldp	x21, x22, [sp, #32]
  404c60:	ldr	x23, [sp, #48]
  404c64:	ldp	x29, x30, [sp], #64
  404c68:	ret
  404c6c:	nop
  404c70:	sub	sp, sp, #0x70
  404c74:	stp	x29, x30, [sp, #16]
  404c78:	add	x29, sp, #0x10
  404c7c:	stp	x21, x22, [sp, #48]
  404c80:	adrp	x22, 41f000 <__fxstatat@plt+0x1d730>
  404c84:	stp	x19, x20, [sp, #32]
  404c88:	mov	w19, w0
  404c8c:	stp	x23, x24, [sp, #64]
  404c90:	mov	x24, x1
  404c94:	stp	x25, x26, [sp, #80]
  404c98:	stp	x27, x28, [sp, #96]
  404c9c:	bl	401890 <__errno_location@plt>
  404ca0:	ldr	w25, [x0]
  404ca4:	ldr	x20, [x22, #520]
  404ca8:	tbnz	w19, #31, 404df0 <__fxstatat@plt+0x3520>
  404cac:	add	x21, x22, #0x208
  404cb0:	mov	x23, x0
  404cb4:	ldr	w0, [x21, #8]
  404cb8:	cmp	w19, w0
  404cbc:	b.lt	404d0c <__fxstatat@plt+0x343c>  // b.tstop
  404cc0:	mov	w0, #0x7fffffff            	// #2147483647
  404cc4:	cmp	w19, w0
  404cc8:	b.eq	404dec <__fxstatat@plt+0x351c>  // b.none
  404ccc:	add	w26, w19, #0x1
  404cd0:	add	x0, x21, #0x10
  404cd4:	cmp	x20, x0
  404cd8:	sbfiz	x1, x26, #4, #32
  404cdc:	b.eq	404dd0 <__fxstatat@plt+0x3500>  // b.none
  404ce0:	mov	x0, x20
  404ce4:	bl	407138 <__fxstatat@plt+0x5868>
  404ce8:	mov	x20, x0
  404cec:	str	x0, [x22, #520]
  404cf0:	ldr	w0, [x21, #8]
  404cf4:	mov	w1, #0x0                   	// #0
  404cf8:	sub	w2, w26, w0
  404cfc:	add	x0, x20, w0, sxtw #4
  404d00:	sbfiz	x2, x2, #4, #32
  404d04:	bl	401680 <memset@plt>
  404d08:	str	w26, [x21, #8]
  404d0c:	adrp	x21, 41f000 <__fxstatat@plt+0x1d730>
  404d10:	add	x21, x21, #0x2e0
  404d14:	sbfiz	x19, x19, #4, #32
  404d18:	add	x6, x21, #0x108
  404d1c:	add	x26, x20, x19
  404d20:	mov	x2, x24
  404d24:	ldp	x7, x0, [x21, #296]
  404d28:	mov	x3, #0xffffffffffffffff    	// #-1
  404d2c:	ldr	w4, [x21, #256]
  404d30:	ldr	w28, [x21, #260]
  404d34:	ldr	x22, [x20, x19]
  404d38:	orr	w28, w28, #0x1
  404d3c:	ldr	x27, [x26, #8]
  404d40:	str	x0, [sp]
  404d44:	mov	x1, x22
  404d48:	mov	w5, w28
  404d4c:	mov	x0, x27
  404d50:	bl	4034f8 <__fxstatat@plt+0x1c28>
  404d54:	cmp	x22, x0
  404d58:	b.hi	404da8 <__fxstatat@plt+0x34d8>  // b.pmore
  404d5c:	add	x22, x0, #0x1
  404d60:	str	x22, [x20, x19]
  404d64:	cmp	x27, x21
  404d68:	b.eq	404d74 <__fxstatat@plt+0x34a4>  // b.none
  404d6c:	mov	x0, x27
  404d70:	bl	4017a0 <free@plt>
  404d74:	mov	x0, x22
  404d78:	bl	407108 <__fxstatat@plt+0x5838>
  404d7c:	ldp	x7, x1, [x21, #296]
  404d80:	str	x0, [x26, #8]
  404d84:	ldr	w4, [x21, #256]
  404d88:	mov	x27, x0
  404d8c:	str	x1, [sp]
  404d90:	mov	w5, w28
  404d94:	mov	x2, x24
  404d98:	add	x6, x21, #0x108
  404d9c:	mov	x1, x22
  404da0:	mov	x3, #0xffffffffffffffff    	// #-1
  404da4:	bl	4034f8 <__fxstatat@plt+0x1c28>
  404da8:	mov	x0, x27
  404dac:	ldp	x29, x30, [sp, #16]
  404db0:	ldp	x19, x20, [sp, #32]
  404db4:	ldp	x21, x22, [sp, #48]
  404db8:	ldp	x27, x28, [sp, #96]
  404dbc:	str	w25, [x23]
  404dc0:	ldp	x23, x24, [sp, #64]
  404dc4:	ldp	x25, x26, [sp, #80]
  404dc8:	add	sp, sp, #0x70
  404dcc:	ret
  404dd0:	mov	x0, #0x0                   	// #0
  404dd4:	bl	407138 <__fxstatat@plt+0x5868>
  404dd8:	mov	x20, x0
  404ddc:	str	x0, [x22, #520]
  404de0:	ldp	x0, x1, [x21, #16]
  404de4:	stp	x0, x1, [x20]
  404de8:	b	404cf0 <__fxstatat@plt+0x3420>
  404dec:	bl	4072d0 <__fxstatat@plt+0x5a00>
  404df0:	bl	401710 <abort@plt>
  404df4:	nop
  404df8:	sub	sp, sp, #0x80
  404dfc:	stp	x29, x30, [sp, #16]
  404e00:	add	x29, sp, #0x10
  404e04:	stp	x19, x20, [sp, #32]
  404e08:	mov	w19, w0
  404e0c:	stp	x21, x22, [sp, #48]
  404e10:	stp	x23, x24, [sp, #64]
  404e14:	mov	x23, x1
  404e18:	mov	x24, x2
  404e1c:	stp	x25, x26, [sp, #80]
  404e20:	adrp	x26, 41f000 <__fxstatat@plt+0x1d730>
  404e24:	stp	x27, x28, [sp, #96]
  404e28:	bl	401890 <__errno_location@plt>
  404e2c:	mov	x22, x0
  404e30:	ldr	w0, [x0]
  404e34:	str	w0, [sp, #124]
  404e38:	ldr	x20, [x26, #520]
  404e3c:	tbnz	w19, #31, 404f84 <__fxstatat@plt+0x36b4>
  404e40:	add	x21, x26, #0x208
  404e44:	ldr	w0, [x21, #8]
  404e48:	cmp	w19, w0
  404e4c:	b.lt	404e9c <__fxstatat@plt+0x35cc>  // b.tstop
  404e50:	mov	w0, #0x7fffffff            	// #2147483647
  404e54:	cmp	w19, w0
  404e58:	b.eq	404f80 <__fxstatat@plt+0x36b0>  // b.none
  404e5c:	add	w27, w19, #0x1
  404e60:	add	x0, x21, #0x10
  404e64:	cmp	x20, x0
  404e68:	sbfiz	x1, x27, #4, #32
  404e6c:	b.eq	404f64 <__fxstatat@plt+0x3694>  // b.none
  404e70:	mov	x0, x20
  404e74:	bl	407138 <__fxstatat@plt+0x5868>
  404e78:	mov	x20, x0
  404e7c:	str	x0, [x26, #520]
  404e80:	ldr	w0, [x21, #8]
  404e84:	mov	w1, #0x0                   	// #0
  404e88:	sub	w2, w27, w0
  404e8c:	add	x0, x20, w0, sxtw #4
  404e90:	sbfiz	x2, x2, #4, #32
  404e94:	bl	401680 <memset@plt>
  404e98:	str	w27, [x21, #8]
  404e9c:	adrp	x21, 41f000 <__fxstatat@plt+0x1d730>
  404ea0:	add	x21, x21, #0x2e0
  404ea4:	sbfiz	x19, x19, #4, #32
  404ea8:	add	x6, x21, #0x108
  404eac:	add	x26, x20, x19
  404eb0:	mov	x3, x24
  404eb4:	ldp	x7, x0, [x21, #296]
  404eb8:	mov	x2, x23
  404ebc:	ldr	w4, [x21, #256]
  404ec0:	ldr	w5, [x21, #260]
  404ec4:	ldr	x27, [x20, x19]
  404ec8:	orr	w25, w5, #0x1
  404ecc:	ldr	x28, [x26, #8]
  404ed0:	str	x0, [sp]
  404ed4:	mov	x1, x27
  404ed8:	mov	w5, w25
  404edc:	mov	x0, x28
  404ee0:	bl	4034f8 <__fxstatat@plt+0x1c28>
  404ee4:	cmp	x27, x0
  404ee8:	b.hi	404f38 <__fxstatat@plt+0x3668>  // b.pmore
  404eec:	add	x27, x0, #0x1
  404ef0:	str	x27, [x20, x19]
  404ef4:	cmp	x28, x21
  404ef8:	b.eq	404f04 <__fxstatat@plt+0x3634>  // b.none
  404efc:	mov	x0, x28
  404f00:	bl	4017a0 <free@plt>
  404f04:	mov	x0, x27
  404f08:	bl	407108 <__fxstatat@plt+0x5838>
  404f0c:	ldp	x7, x1, [x21, #296]
  404f10:	str	x0, [x26, #8]
  404f14:	ldr	w4, [x21, #256]
  404f18:	mov	x28, x0
  404f1c:	str	x1, [sp]
  404f20:	mov	w5, w25
  404f24:	mov	x3, x24
  404f28:	mov	x2, x23
  404f2c:	add	x6, x21, #0x108
  404f30:	mov	x1, x27
  404f34:	bl	4034f8 <__fxstatat@plt+0x1c28>
  404f38:	ldr	w0, [sp, #124]
  404f3c:	ldp	x29, x30, [sp, #16]
  404f40:	ldp	x19, x20, [sp, #32]
  404f44:	ldp	x23, x24, [sp, #64]
  404f48:	ldp	x25, x26, [sp, #80]
  404f4c:	str	w0, [x22]
  404f50:	mov	x0, x28
  404f54:	ldp	x21, x22, [sp, #48]
  404f58:	ldp	x27, x28, [sp, #96]
  404f5c:	add	sp, sp, #0x80
  404f60:	ret
  404f64:	mov	x0, #0x0                   	// #0
  404f68:	bl	407138 <__fxstatat@plt+0x5868>
  404f6c:	mov	x20, x0
  404f70:	str	x0, [x26, #520]
  404f74:	ldp	x0, x1, [x21, #16]
  404f78:	stp	x0, x1, [x20]
  404f7c:	b	404e80 <__fxstatat@plt+0x35b0>
  404f80:	bl	4072d0 <__fxstatat@plt+0x5a00>
  404f84:	bl	401710 <abort@plt>
  404f88:	sub	sp, sp, #0x60
  404f8c:	stp	x29, x30, [sp, #16]
  404f90:	add	x29, sp, #0x10
  404f94:	stp	x19, x20, [sp, #32]
  404f98:	stp	x21, x22, [sp, #48]
  404f9c:	adrp	x21, 41f000 <__fxstatat@plt+0x1d730>
  404fa0:	add	x20, x21, #0x208
  404fa4:	stp	x23, x24, [sp, #64]
  404fa8:	mov	x24, x0
  404fac:	stp	x25, x26, [sp, #80]
  404fb0:	bl	401890 <__errno_location@plt>
  404fb4:	mov	x23, x0
  404fb8:	ldr	w0, [x20, #8]
  404fbc:	ldr	x19, [x21, #520]
  404fc0:	cmp	w0, #0x0
  404fc4:	ldr	w25, [x23]
  404fc8:	b.gt	40500c <__fxstatat@plt+0x373c>
  404fcc:	add	x0, x20, #0x10
  404fd0:	cmp	x19, x0
  404fd4:	b.eq	4050c0 <__fxstatat@plt+0x37f0>  // b.none
  404fd8:	mov	x0, x19
  404fdc:	mov	x1, #0x10                  	// #16
  404fe0:	bl	407138 <__fxstatat@plt+0x5868>
  404fe4:	mov	x19, x0
  404fe8:	str	x0, [x21, #520]
  404fec:	ldr	w0, [x20, #8]
  404ff0:	mov	w21, #0x1                   	// #1
  404ff4:	mov	w1, #0x0                   	// #0
  404ff8:	sub	w2, w21, w0
  404ffc:	add	x0, x19, w0, sxtw #4
  405000:	sbfiz	x2, x2, #4, #32
  405004:	bl	401680 <memset@plt>
  405008:	str	w21, [x20, #8]
  40500c:	adrp	x20, 41f000 <__fxstatat@plt+0x1d730>
  405010:	add	x20, x20, #0x2e0
  405014:	ldp	x21, x22, [x19]
  405018:	add	x6, x20, #0x108
  40501c:	ldp	x7, x0, [x20, #296]
  405020:	mov	x2, x24
  405024:	ldr	w4, [x20, #256]
  405028:	mov	x3, #0xffffffffffffffff    	// #-1
  40502c:	ldr	w26, [x20, #260]
  405030:	str	x0, [sp]
  405034:	mov	x1, x21
  405038:	orr	w26, w26, #0x1
  40503c:	mov	x0, x22
  405040:	mov	w5, w26
  405044:	bl	4034f8 <__fxstatat@plt+0x1c28>
  405048:	cmp	x21, x0
  40504c:	b.hi	40509c <__fxstatat@plt+0x37cc>  // b.pmore
  405050:	add	x21, x0, #0x1
  405054:	str	x21, [x19]
  405058:	cmp	x22, x20
  40505c:	b.eq	405068 <__fxstatat@plt+0x3798>  // b.none
  405060:	mov	x0, x22
  405064:	bl	4017a0 <free@plt>
  405068:	mov	x0, x21
  40506c:	bl	407108 <__fxstatat@plt+0x5838>
  405070:	ldp	x7, x1, [x20, #296]
  405074:	str	x0, [x19, #8]
  405078:	ldr	w4, [x20, #256]
  40507c:	mov	x22, x0
  405080:	str	x1, [sp]
  405084:	mov	w5, w26
  405088:	mov	x2, x24
  40508c:	add	x6, x20, #0x108
  405090:	mov	x1, x21
  405094:	mov	x3, #0xffffffffffffffff    	// #-1
  405098:	bl	4034f8 <__fxstatat@plt+0x1c28>
  40509c:	mov	x0, x22
  4050a0:	ldp	x29, x30, [sp, #16]
  4050a4:	ldp	x19, x20, [sp, #32]
  4050a8:	ldp	x21, x22, [sp, #48]
  4050ac:	str	w25, [x23]
  4050b0:	ldp	x23, x24, [sp, #64]
  4050b4:	ldp	x25, x26, [sp, #80]
  4050b8:	add	sp, sp, #0x60
  4050bc:	ret
  4050c0:	mov	x1, #0x10                  	// #16
  4050c4:	mov	x0, #0x0                   	// #0
  4050c8:	bl	407138 <__fxstatat@plt+0x5868>
  4050cc:	mov	x19, x0
  4050d0:	str	x0, [x21, #520]
  4050d4:	ldp	x0, x1, [x20, #16]
  4050d8:	stp	x0, x1, [x19]
  4050dc:	b	404fec <__fxstatat@plt+0x371c>
  4050e0:	sub	sp, sp, #0x70
  4050e4:	stp	x29, x30, [sp, #16]
  4050e8:	add	x29, sp, #0x10
  4050ec:	stp	x19, x20, [sp, #32]
  4050f0:	stp	x21, x22, [sp, #48]
  4050f4:	adrp	x21, 41f000 <__fxstatat@plt+0x1d730>
  4050f8:	add	x20, x21, #0x208
  4050fc:	stp	x23, x24, [sp, #64]
  405100:	mov	x23, x0
  405104:	mov	x24, x1
  405108:	stp	x25, x26, [sp, #80]
  40510c:	str	x27, [sp, #96]
  405110:	bl	401890 <__errno_location@plt>
  405114:	mov	x22, x0
  405118:	ldr	w0, [x20, #8]
  40511c:	ldr	x19, [x21, #520]
  405120:	cmp	w0, #0x0
  405124:	ldr	w25, [x22]
  405128:	b.gt	40516c <__fxstatat@plt+0x389c>
  40512c:	add	x0, x20, #0x10
  405130:	cmp	x19, x0
  405134:	b.eq	405224 <__fxstatat@plt+0x3954>  // b.none
  405138:	mov	x0, x19
  40513c:	mov	x1, #0x10                  	// #16
  405140:	bl	407138 <__fxstatat@plt+0x5868>
  405144:	mov	x19, x0
  405148:	str	x0, [x21, #520]
  40514c:	ldr	w0, [x20, #8]
  405150:	mov	w21, #0x1                   	// #1
  405154:	mov	w1, #0x0                   	// #0
  405158:	sub	w2, w21, w0
  40515c:	add	x0, x19, w0, sxtw #4
  405160:	sbfiz	x2, x2, #4, #32
  405164:	bl	401680 <memset@plt>
  405168:	str	w21, [x20, #8]
  40516c:	adrp	x20, 41f000 <__fxstatat@plt+0x1d730>
  405170:	add	x20, x20, #0x2e0
  405174:	ldp	x21, x26, [x19]
  405178:	add	x6, x20, #0x108
  40517c:	ldp	x7, x0, [x20, #296]
  405180:	mov	x3, x24
  405184:	ldr	w4, [x20, #256]
  405188:	mov	x2, x23
  40518c:	ldr	w27, [x20, #260]
  405190:	str	x0, [sp]
  405194:	mov	x1, x21
  405198:	orr	w27, w27, #0x1
  40519c:	mov	x0, x26
  4051a0:	mov	w5, w27
  4051a4:	bl	4034f8 <__fxstatat@plt+0x1c28>
  4051a8:	cmp	x21, x0
  4051ac:	b.hi	4051fc <__fxstatat@plt+0x392c>  // b.pmore
  4051b0:	add	x21, x0, #0x1
  4051b4:	str	x21, [x19]
  4051b8:	cmp	x26, x20
  4051bc:	b.eq	4051c8 <__fxstatat@plt+0x38f8>  // b.none
  4051c0:	mov	x0, x26
  4051c4:	bl	4017a0 <free@plt>
  4051c8:	mov	x0, x21
  4051cc:	bl	407108 <__fxstatat@plt+0x5838>
  4051d0:	ldp	x7, x1, [x20, #296]
  4051d4:	str	x0, [x19, #8]
  4051d8:	ldr	w4, [x20, #256]
  4051dc:	mov	x26, x0
  4051e0:	str	x1, [sp]
  4051e4:	mov	w5, w27
  4051e8:	mov	x3, x24
  4051ec:	mov	x2, x23
  4051f0:	add	x6, x20, #0x108
  4051f4:	mov	x1, x21
  4051f8:	bl	4034f8 <__fxstatat@plt+0x1c28>
  4051fc:	mov	x0, x26
  405200:	ldp	x29, x30, [sp, #16]
  405204:	ldp	x19, x20, [sp, #32]
  405208:	ldp	x23, x24, [sp, #64]
  40520c:	ldr	x27, [sp, #96]
  405210:	str	w25, [x22]
  405214:	ldp	x21, x22, [sp, #48]
  405218:	ldp	x25, x26, [sp, #80]
  40521c:	add	sp, sp, #0x70
  405220:	ret
  405224:	mov	x1, #0x10                  	// #16
  405228:	mov	x0, #0x0                   	// #0
  40522c:	bl	407138 <__fxstatat@plt+0x5868>
  405230:	mov	x19, x0
  405234:	str	x0, [x21, #520]
  405238:	ldp	x0, x1, [x20, #16]
  40523c:	stp	x0, x1, [x19]
  405240:	b	40514c <__fxstatat@plt+0x387c>
  405244:	nop
  405248:	stp	x29, x30, [sp, #-128]!
  40524c:	cmp	w1, #0xa
  405250:	mov	x29, sp
  405254:	stp	xzr, xzr, [sp, #72]
  405258:	b.eq	405290 <__fxstatat@plt+0x39c0>  // b.none
  40525c:	mov	w3, w1
  405260:	str	w3, [sp, #72]
  405264:	mov	x1, x2
  405268:	add	x3, sp, #0x10
  40526c:	ldp	x4, x5, [sp, #72]
  405270:	mov	x2, #0xffffffffffffffff    	// #-1
  405274:	stp	x4, x5, [sp, #16]
  405278:	stp	xzr, xzr, [sp, #32]
  40527c:	stp	xzr, xzr, [sp, #48]
  405280:	str	xzr, [sp, #64]
  405284:	bl	404698 <__fxstatat@plt+0x2dc8>
  405288:	ldp	x29, x30, [sp], #128
  40528c:	ret
  405290:	bl	401710 <abort@plt>
  405294:	nop
  405298:	stp	x29, x30, [sp, #-128]!
  40529c:	cmp	w1, #0xa
  4052a0:	mov	x29, sp
  4052a4:	stp	xzr, xzr, [sp, #72]
  4052a8:	b.eq	4052e0 <__fxstatat@plt+0x3a10>  // b.none
  4052ac:	mov	w4, w1
  4052b0:	str	w4, [sp, #72]
  4052b4:	mov	x1, x2
  4052b8:	mov	x2, x3
  4052bc:	ldp	x4, x5, [sp, #72]
  4052c0:	add	x3, sp, #0x10
  4052c4:	stp	x4, x5, [sp, #16]
  4052c8:	stp	xzr, xzr, [sp, #32]
  4052cc:	stp	xzr, xzr, [sp, #48]
  4052d0:	str	xzr, [sp, #64]
  4052d4:	bl	404698 <__fxstatat@plt+0x2dc8>
  4052d8:	ldp	x29, x30, [sp], #128
  4052dc:	ret
  4052e0:	bl	401710 <abort@plt>
  4052e4:	nop
  4052e8:	sub	sp, sp, #0xd0
  4052ec:	cmp	w0, #0xa
  4052f0:	stp	x29, x30, [sp, #16]
  4052f4:	add	x29, sp, #0x10
  4052f8:	stp	x19, x20, [sp, #32]
  4052fc:	stp	x21, x22, [sp, #48]
  405300:	stp	x23, x24, [sp, #64]
  405304:	str	x25, [sp, #80]
  405308:	stp	xzr, xzr, [sp, #152]
  40530c:	stp	xzr, xzr, [sp, #168]
  405310:	stp	xzr, xzr, [sp, #184]
  405314:	str	xzr, [sp, #200]
  405318:	b.eq	40546c <__fxstatat@plt+0x3b9c>  // b.none
  40531c:	str	w0, [sp, #152]
  405320:	mov	x23, x1
  405324:	adrp	x21, 41f000 <__fxstatat@plt+0x1d730>
  405328:	add	x20, x21, #0x208
  40532c:	ldp	x0, x1, [sp, #152]
  405330:	stp	x0, x1, [sp, #96]
  405334:	stp	xzr, xzr, [sp, #112]
  405338:	stp	xzr, xzr, [sp, #128]
  40533c:	str	xzr, [sp, #144]
  405340:	bl	401890 <__errno_location@plt>
  405344:	ldr	w1, [x20, #8]
  405348:	mov	x22, x0
  40534c:	ldr	x19, [x21, #520]
  405350:	cmp	w1, #0x0
  405354:	ldr	w25, [x0]
  405358:	b.gt	40539c <__fxstatat@plt+0x3acc>
  40535c:	add	x0, x20, #0x10
  405360:	cmp	x19, x0
  405364:	b.eq	40544c <__fxstatat@plt+0x3b7c>  // b.none
  405368:	mov	x0, x19
  40536c:	mov	x1, #0x10                  	// #16
  405370:	bl	407138 <__fxstatat@plt+0x5868>
  405374:	mov	x19, x0
  405378:	str	x0, [x21, #520]
  40537c:	ldr	w0, [x20, #8]
  405380:	mov	w21, #0x1                   	// #1
  405384:	mov	w1, #0x0                   	// #0
  405388:	sub	w2, w21, w0
  40538c:	add	x0, x19, w0, sxtw #4
  405390:	sbfiz	x2, x2, #4, #32
  405394:	bl	401680 <memset@plt>
  405398:	str	w21, [x20, #8]
  40539c:	ldp	x20, x21, [x19]
  4053a0:	add	x6, sp, #0x68
  4053a4:	ldp	x7, x0, [sp, #136]
  4053a8:	str	x0, [sp]
  4053ac:	ldp	w4, w24, [sp, #96]
  4053b0:	mov	x2, x23
  4053b4:	mov	x1, x20
  4053b8:	mov	x0, x21
  4053bc:	orr	w24, w24, #0x1
  4053c0:	mov	x3, #0xffffffffffffffff    	// #-1
  4053c4:	mov	w5, w24
  4053c8:	bl	4034f8 <__fxstatat@plt+0x1c28>
  4053cc:	cmp	x20, x0
  4053d0:	b.hi	405428 <__fxstatat@plt+0x3b58>  // b.pmore
  4053d4:	add	x20, x0, #0x1
  4053d8:	str	x20, [x19]
  4053dc:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  4053e0:	add	x0, x0, #0x2e0
  4053e4:	cmp	x21, x0
  4053e8:	b.eq	4053f4 <__fxstatat@plt+0x3b24>  // b.none
  4053ec:	mov	x0, x21
  4053f0:	bl	4017a0 <free@plt>
  4053f4:	mov	x0, x20
  4053f8:	bl	407108 <__fxstatat@plt+0x5838>
  4053fc:	ldp	x7, x1, [sp, #136]
  405400:	str	x0, [x19, #8]
  405404:	ldr	w4, [sp, #96]
  405408:	mov	x21, x0
  40540c:	str	x1, [sp]
  405410:	add	x6, sp, #0x68
  405414:	mov	w5, w24
  405418:	mov	x2, x23
  40541c:	mov	x1, x20
  405420:	mov	x3, #0xffffffffffffffff    	// #-1
  405424:	bl	4034f8 <__fxstatat@plt+0x1c28>
  405428:	ldp	x29, x30, [sp, #16]
  40542c:	mov	x0, x21
  405430:	ldp	x19, x20, [sp, #32]
  405434:	ldp	x23, x24, [sp, #64]
  405438:	str	w25, [x22]
  40543c:	ldp	x21, x22, [sp, #48]
  405440:	ldr	x25, [sp, #80]
  405444:	add	sp, sp, #0xd0
  405448:	ret
  40544c:	mov	x1, #0x10                  	// #16
  405450:	mov	x0, #0x0                   	// #0
  405454:	bl	407138 <__fxstatat@plt+0x5868>
  405458:	mov	x19, x0
  40545c:	str	x0, [x21, #520]
  405460:	ldp	x0, x1, [x20, #16]
  405464:	stp	x0, x1, [x19]
  405468:	b	40537c <__fxstatat@plt+0x3aac>
  40546c:	bl	401710 <abort@plt>
  405470:	sub	sp, sp, #0xd0
  405474:	cmp	w0, #0xa
  405478:	stp	x29, x30, [sp, #16]
  40547c:	add	x29, sp, #0x10
  405480:	stp	x19, x20, [sp, #32]
  405484:	stp	x21, x22, [sp, #48]
  405488:	stp	x23, x24, [sp, #64]
  40548c:	stp	x25, x26, [sp, #80]
  405490:	stp	xzr, xzr, [sp, #152]
  405494:	stp	xzr, xzr, [sp, #168]
  405498:	stp	xzr, xzr, [sp, #184]
  40549c:	str	xzr, [sp, #200]
  4054a0:	b.eq	4055f8 <__fxstatat@plt+0x3d28>  // b.none
  4054a4:	str	w0, [sp, #152]
  4054a8:	mov	x23, x1
  4054ac:	adrp	x21, 41f000 <__fxstatat@plt+0x1d730>
  4054b0:	add	x20, x21, #0x208
  4054b4:	ldp	x0, x1, [sp, #152]
  4054b8:	mov	x24, x2
  4054bc:	stp	x0, x1, [sp, #96]
  4054c0:	stp	xzr, xzr, [sp, #112]
  4054c4:	stp	xzr, xzr, [sp, #128]
  4054c8:	str	xzr, [sp, #144]
  4054cc:	bl	401890 <__errno_location@plt>
  4054d0:	ldr	w1, [x20, #8]
  4054d4:	mov	x22, x0
  4054d8:	ldr	x19, [x21, #520]
  4054dc:	cmp	w1, #0x0
  4054e0:	ldr	w25, [x0]
  4054e4:	b.gt	405528 <__fxstatat@plt+0x3c58>
  4054e8:	add	x0, x20, #0x10
  4054ec:	cmp	x19, x0
  4054f0:	b.eq	4055d8 <__fxstatat@plt+0x3d08>  // b.none
  4054f4:	mov	x0, x19
  4054f8:	mov	x1, #0x10                  	// #16
  4054fc:	bl	407138 <__fxstatat@plt+0x5868>
  405500:	mov	x19, x0
  405504:	str	x0, [x21, #520]
  405508:	ldr	w0, [x20, #8]
  40550c:	mov	w21, #0x1                   	// #1
  405510:	mov	w1, #0x0                   	// #0
  405514:	sub	w2, w21, w0
  405518:	add	x0, x19, w0, sxtw #4
  40551c:	sbfiz	x2, x2, #4, #32
  405520:	bl	401680 <memset@plt>
  405524:	str	w21, [x20, #8]
  405528:	ldp	x20, x21, [x19]
  40552c:	add	x6, sp, #0x68
  405530:	ldp	x7, x0, [sp, #136]
  405534:	str	x0, [sp]
  405538:	ldp	w4, w26, [sp, #96]
  40553c:	mov	x3, x24
  405540:	mov	x2, x23
  405544:	mov	x1, x20
  405548:	orr	w26, w26, #0x1
  40554c:	mov	x0, x21
  405550:	mov	w5, w26
  405554:	bl	4034f8 <__fxstatat@plt+0x1c28>
  405558:	cmp	x20, x0
  40555c:	b.hi	4055b4 <__fxstatat@plt+0x3ce4>  // b.pmore
  405560:	add	x20, x0, #0x1
  405564:	str	x20, [x19]
  405568:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  40556c:	add	x0, x0, #0x2e0
  405570:	cmp	x21, x0
  405574:	b.eq	405580 <__fxstatat@plt+0x3cb0>  // b.none
  405578:	mov	x0, x21
  40557c:	bl	4017a0 <free@plt>
  405580:	mov	x0, x20
  405584:	bl	407108 <__fxstatat@plt+0x5838>
  405588:	ldp	x7, x1, [sp, #136]
  40558c:	str	x0, [x19, #8]
  405590:	ldr	w4, [sp, #96]
  405594:	mov	x21, x0
  405598:	str	x1, [sp]
  40559c:	add	x6, sp, #0x68
  4055a0:	mov	w5, w26
  4055a4:	mov	x3, x24
  4055a8:	mov	x2, x23
  4055ac:	mov	x1, x20
  4055b0:	bl	4034f8 <__fxstatat@plt+0x1c28>
  4055b4:	ldp	x29, x30, [sp, #16]
  4055b8:	mov	x0, x21
  4055bc:	ldp	x19, x20, [sp, #32]
  4055c0:	ldp	x23, x24, [sp, #64]
  4055c4:	str	w25, [x22]
  4055c8:	ldp	x21, x22, [sp, #48]
  4055cc:	ldp	x25, x26, [sp, #80]
  4055d0:	add	sp, sp, #0xd0
  4055d4:	ret
  4055d8:	mov	x1, #0x10                  	// #16
  4055dc:	mov	x0, #0x0                   	// #0
  4055e0:	bl	407138 <__fxstatat@plt+0x5868>
  4055e4:	mov	x19, x0
  4055e8:	str	x0, [x21, #520]
  4055ec:	ldp	x0, x1, [x20, #16]
  4055f0:	stp	x0, x1, [x19]
  4055f4:	b	405508 <__fxstatat@plt+0x3c38>
  4055f8:	bl	401710 <abort@plt>
  4055fc:	nop
  405600:	sub	sp, sp, #0xb0
  405604:	ubfx	x6, x2, #5, #3
  405608:	add	x5, sp, #0x80
  40560c:	and	w2, w2, #0x1f
  405610:	stp	x29, x30, [sp, #16]
  405614:	add	x29, sp, #0x10
  405618:	stp	x19, x20, [sp, #32]
  40561c:	adrp	x20, 41f000 <__fxstatat@plt+0x1d730>
  405620:	add	x20, x20, #0x2e0
  405624:	stp	x21, x22, [sp, #48]
  405628:	mov	x22, x1
  40562c:	mov	x21, x0
  405630:	ldp	x8, x9, [x20, #256]
  405634:	stp	x8, x9, [sp, #120]
  405638:	ldp	x8, x9, [x20, #272]
  40563c:	stp	x8, x9, [sp, #136]
  405640:	ldp	x8, x9, [x20, #288]
  405644:	stp	x8, x9, [sp, #152]
  405648:	ldr	x3, [x20, #304]
  40564c:	str	x3, [sp, #168]
  405650:	stp	x23, x24, [sp, #64]
  405654:	adrp	x24, 41f000 <__fxstatat@plt+0x1d730>
  405658:	ldr	w4, [x5, x6, lsl #2]
  40565c:	stp	x25, x26, [sp, #80]
  405660:	add	x23, x24, #0x208
  405664:	lsr	w3, w4, w2
  405668:	mvn	w3, w3
  40566c:	and	w3, w3, #0x1
  405670:	str	x27, [sp, #96]
  405674:	lsl	w3, w3, w2
  405678:	eor	w3, w3, w4
  40567c:	str	w3, [x5, x6, lsl #2]
  405680:	bl	401890 <__errno_location@plt>
  405684:	ldr	w26, [x0]
  405688:	ldr	w1, [x23, #8]
  40568c:	mov	x25, x0
  405690:	ldr	x19, [x24, #520]
  405694:	cmp	w1, #0x0
  405698:	b.gt	4056dc <__fxstatat@plt+0x3e0c>
  40569c:	add	x0, x23, #0x10
  4056a0:	cmp	x19, x0
  4056a4:	b.eq	405788 <__fxstatat@plt+0x3eb8>  // b.none
  4056a8:	mov	x0, x19
  4056ac:	mov	x1, #0x10                  	// #16
  4056b0:	bl	407138 <__fxstatat@plt+0x5868>
  4056b4:	mov	x19, x0
  4056b8:	str	x0, [x24, #520]
  4056bc:	ldr	w0, [x23, #8]
  4056c0:	mov	w24, #0x1                   	// #1
  4056c4:	mov	w1, #0x0                   	// #0
  4056c8:	sub	w2, w24, w0
  4056cc:	add	x0, x19, w0, sxtw #4
  4056d0:	sbfiz	x2, x2, #4, #32
  4056d4:	bl	401680 <memset@plt>
  4056d8:	str	w24, [x23, #8]
  4056dc:	ldp	x23, x24, [x19]
  4056e0:	add	x6, sp, #0x80
  4056e4:	ldp	x7, x0, [sp, #160]
  4056e8:	str	x0, [sp]
  4056ec:	ldp	w4, w27, [sp, #120]
  4056f0:	mov	x3, x22
  4056f4:	mov	x2, x21
  4056f8:	mov	x1, x23
  4056fc:	orr	w27, w27, #0x1
  405700:	mov	x0, x24
  405704:	mov	w5, w27
  405708:	bl	4034f8 <__fxstatat@plt+0x1c28>
  40570c:	cmp	x23, x0
  405710:	b.hi	405760 <__fxstatat@plt+0x3e90>  // b.pmore
  405714:	add	x23, x0, #0x1
  405718:	str	x23, [x19]
  40571c:	cmp	x24, x20
  405720:	b.eq	40572c <__fxstatat@plt+0x3e5c>  // b.none
  405724:	mov	x0, x24
  405728:	bl	4017a0 <free@plt>
  40572c:	mov	x0, x23
  405730:	bl	407108 <__fxstatat@plt+0x5838>
  405734:	ldp	x7, x1, [sp, #160]
  405738:	str	x0, [x19, #8]
  40573c:	ldr	w4, [sp, #120]
  405740:	mov	x24, x0
  405744:	str	x1, [sp]
  405748:	add	x6, sp, #0x80
  40574c:	mov	w5, w27
  405750:	mov	x3, x22
  405754:	mov	x2, x21
  405758:	mov	x1, x23
  40575c:	bl	4034f8 <__fxstatat@plt+0x1c28>
  405760:	mov	x0, x24
  405764:	ldp	x29, x30, [sp, #16]
  405768:	ldp	x19, x20, [sp, #32]
  40576c:	ldp	x21, x22, [sp, #48]
  405770:	ldp	x23, x24, [sp, #64]
  405774:	ldr	x27, [sp, #96]
  405778:	str	w26, [x25]
  40577c:	ldp	x25, x26, [sp, #80]
  405780:	add	sp, sp, #0xb0
  405784:	ret
  405788:	mov	x1, #0x10                  	// #16
  40578c:	mov	x0, #0x0                   	// #0
  405790:	bl	407138 <__fxstatat@plt+0x5868>
  405794:	mov	x19, x0
  405798:	str	x0, [x24, #520]
  40579c:	ldp	x0, x1, [x23, #16]
  4057a0:	stp	x0, x1, [x19]
  4057a4:	b	4056bc <__fxstatat@plt+0x3dec>
  4057a8:	sub	sp, sp, #0xa0
  4057ac:	ubfx	x5, x1, #5, #3
  4057b0:	add	x4, sp, #0x70
  4057b4:	and	w1, w1, #0x1f
  4057b8:	stp	x29, x30, [sp, #16]
  4057bc:	add	x29, sp, #0x10
  4057c0:	stp	x21, x22, [sp, #48]
  4057c4:	adrp	x21, 41f000 <__fxstatat@plt+0x1d730>
  4057c8:	add	x21, x21, #0x2e0
  4057cc:	mov	x22, x0
  4057d0:	stp	x19, x20, [sp, #32]
  4057d4:	ldp	x6, x7, [x21, #256]
  4057d8:	stp	x6, x7, [sp, #104]
  4057dc:	ldp	x6, x7, [x21, #272]
  4057e0:	stp	x6, x7, [sp, #120]
  4057e4:	ldp	x6, x7, [x21, #288]
  4057e8:	stp	x6, x7, [sp, #136]
  4057ec:	ldr	x2, [x21, #304]
  4057f0:	str	x2, [sp, #152]
  4057f4:	stp	x23, x24, [sp, #64]
  4057f8:	adrp	x23, 41f000 <__fxstatat@plt+0x1d730>
  4057fc:	ldr	w0, [x4, x5, lsl #2]
  405800:	stp	x25, x26, [sp, #80]
  405804:	add	x20, x23, #0x208
  405808:	lsr	w2, w0, w1
  40580c:	mvn	w2, w2
  405810:	and	w2, w2, #0x1
  405814:	lsl	w2, w2, w1
  405818:	eor	w2, w2, w0
  40581c:	str	w2, [x4, x5, lsl #2]
  405820:	bl	401890 <__errno_location@plt>
  405824:	ldr	w25, [x0]
  405828:	ldr	w1, [x20, #8]
  40582c:	mov	x24, x0
  405830:	ldr	x19, [x23, #520]
  405834:	cmp	w1, #0x0
  405838:	b.gt	40587c <__fxstatat@plt+0x3fac>
  40583c:	add	x0, x20, #0x10
  405840:	cmp	x19, x0
  405844:	b.eq	405924 <__fxstatat@plt+0x4054>  // b.none
  405848:	mov	x0, x19
  40584c:	mov	x1, #0x10                  	// #16
  405850:	bl	407138 <__fxstatat@plt+0x5868>
  405854:	mov	x19, x0
  405858:	str	x0, [x23, #520]
  40585c:	ldr	w0, [x20, #8]
  405860:	mov	w23, #0x1                   	// #1
  405864:	mov	w1, #0x0                   	// #0
  405868:	sub	w2, w23, w0
  40586c:	add	x0, x19, w0, sxtw #4
  405870:	sbfiz	x2, x2, #4, #32
  405874:	bl	401680 <memset@plt>
  405878:	str	w23, [x20, #8]
  40587c:	ldp	x20, x23, [x19]
  405880:	add	x6, sp, #0x70
  405884:	ldp	x7, x0, [sp, #144]
  405888:	str	x0, [sp]
  40588c:	ldp	w4, w26, [sp, #104]
  405890:	mov	x2, x22
  405894:	mov	x1, x20
  405898:	mov	x0, x23
  40589c:	orr	w26, w26, #0x1
  4058a0:	mov	x3, #0xffffffffffffffff    	// #-1
  4058a4:	mov	w5, w26
  4058a8:	bl	4034f8 <__fxstatat@plt+0x1c28>
  4058ac:	cmp	x20, x0
  4058b0:	b.hi	405900 <__fxstatat@plt+0x4030>  // b.pmore
  4058b4:	add	x20, x0, #0x1
  4058b8:	str	x20, [x19]
  4058bc:	cmp	x23, x21
  4058c0:	b.eq	4058cc <__fxstatat@plt+0x3ffc>  // b.none
  4058c4:	mov	x0, x23
  4058c8:	bl	4017a0 <free@plt>
  4058cc:	mov	x0, x20
  4058d0:	bl	407108 <__fxstatat@plt+0x5838>
  4058d4:	ldp	x7, x1, [sp, #144]
  4058d8:	str	x0, [x19, #8]
  4058dc:	ldr	w4, [sp, #104]
  4058e0:	mov	x23, x0
  4058e4:	str	x1, [sp]
  4058e8:	add	x6, sp, #0x70
  4058ec:	mov	w5, w26
  4058f0:	mov	x2, x22
  4058f4:	mov	x1, x20
  4058f8:	mov	x3, #0xffffffffffffffff    	// #-1
  4058fc:	bl	4034f8 <__fxstatat@plt+0x1c28>
  405900:	ldp	x29, x30, [sp, #16]
  405904:	mov	x0, x23
  405908:	ldp	x19, x20, [sp, #32]
  40590c:	ldp	x21, x22, [sp, #48]
  405910:	str	w25, [x24]
  405914:	ldp	x23, x24, [sp, #64]
  405918:	ldp	x25, x26, [sp, #80]
  40591c:	add	sp, sp, #0xa0
  405920:	ret
  405924:	mov	x1, #0x10                  	// #16
  405928:	mov	x0, #0x0                   	// #0
  40592c:	bl	407138 <__fxstatat@plt+0x5868>
  405930:	mov	x19, x0
  405934:	str	x0, [x23, #520]
  405938:	ldp	x0, x1, [x20, #16]
  40593c:	stp	x0, x1, [x19]
  405940:	b	40585c <__fxstatat@plt+0x3f8c>
  405944:	nop
  405948:	sub	sp, sp, #0xa0
  40594c:	stp	x29, x30, [sp, #16]
  405950:	add	x29, sp, #0x10
  405954:	stp	x23, x24, [sp, #64]
  405958:	adrp	x23, 41f000 <__fxstatat@plt+0x1d730>
  40595c:	add	x23, x23, #0x2e0
  405960:	stp	x21, x22, [sp, #48]
  405964:	mov	x22, x0
  405968:	adrp	x21, 41f000 <__fxstatat@plt+0x1d730>
  40596c:	ldp	x4, x5, [x23, #256]
  405970:	stp	x4, x5, [sp, #104]
  405974:	ldr	w0, [sp, #116]
  405978:	ldp	x4, x5, [x23, #272]
  40597c:	stp	x4, x5, [sp, #120]
  405980:	mvn	w1, w0, lsr #26
  405984:	ldp	x4, x5, [x23, #288]
  405988:	ubfiz	w1, w1, #26, #1
  40598c:	ldr	x2, [x23, #304]
  405990:	eor	w1, w1, w0
  405994:	stp	x19, x20, [sp, #32]
  405998:	add	x20, x21, #0x208
  40599c:	stp	x25, x26, [sp, #80]
  4059a0:	str	w1, [sp, #116]
  4059a4:	stp	x4, x5, [sp, #136]
  4059a8:	str	x2, [sp, #152]
  4059ac:	bl	401890 <__errno_location@plt>
  4059b0:	ldr	w1, [x20, #8]
  4059b4:	mov	x24, x0
  4059b8:	ldr	x19, [x21, #520]
  4059bc:	cmp	w1, #0x0
  4059c0:	ldr	w25, [x0]
  4059c4:	b.gt	405a08 <__fxstatat@plt+0x4138>
  4059c8:	add	x0, x20, #0x10
  4059cc:	cmp	x19, x0
  4059d0:	b.eq	405ab0 <__fxstatat@plt+0x41e0>  // b.none
  4059d4:	mov	x0, x19
  4059d8:	mov	x1, #0x10                  	// #16
  4059dc:	bl	407138 <__fxstatat@plt+0x5868>
  4059e0:	mov	x19, x0
  4059e4:	str	x0, [x21, #520]
  4059e8:	ldr	w0, [x20, #8]
  4059ec:	mov	w21, #0x1                   	// #1
  4059f0:	mov	w1, #0x0                   	// #0
  4059f4:	sub	w2, w21, w0
  4059f8:	add	x0, x19, w0, sxtw #4
  4059fc:	sbfiz	x2, x2, #4, #32
  405a00:	bl	401680 <memset@plt>
  405a04:	str	w21, [x20, #8]
  405a08:	ldp	x20, x21, [x19]
  405a0c:	add	x6, sp, #0x70
  405a10:	ldp	x7, x0, [sp, #144]
  405a14:	str	x0, [sp]
  405a18:	ldp	w4, w26, [sp, #104]
  405a1c:	mov	x2, x22
  405a20:	mov	x1, x20
  405a24:	mov	x0, x21
  405a28:	orr	w26, w26, #0x1
  405a2c:	mov	x3, #0xffffffffffffffff    	// #-1
  405a30:	mov	w5, w26
  405a34:	bl	4034f8 <__fxstatat@plt+0x1c28>
  405a38:	cmp	x20, x0
  405a3c:	b.hi	405a8c <__fxstatat@plt+0x41bc>  // b.pmore
  405a40:	add	x20, x0, #0x1
  405a44:	str	x20, [x19]
  405a48:	cmp	x21, x23
  405a4c:	b.eq	405a58 <__fxstatat@plt+0x4188>  // b.none
  405a50:	mov	x0, x21
  405a54:	bl	4017a0 <free@plt>
  405a58:	mov	x0, x20
  405a5c:	bl	407108 <__fxstatat@plt+0x5838>
  405a60:	ldp	x7, x1, [sp, #144]
  405a64:	str	x0, [x19, #8]
  405a68:	ldr	w4, [sp, #104]
  405a6c:	mov	x21, x0
  405a70:	str	x1, [sp]
  405a74:	add	x6, sp, #0x70
  405a78:	mov	w5, w26
  405a7c:	mov	x2, x22
  405a80:	mov	x1, x20
  405a84:	mov	x3, #0xffffffffffffffff    	// #-1
  405a88:	bl	4034f8 <__fxstatat@plt+0x1c28>
  405a8c:	mov	x0, x21
  405a90:	ldp	x29, x30, [sp, #16]
  405a94:	ldp	x19, x20, [sp, #32]
  405a98:	ldp	x21, x22, [sp, #48]
  405a9c:	str	w25, [x24]
  405aa0:	ldp	x23, x24, [sp, #64]
  405aa4:	ldp	x25, x26, [sp, #80]
  405aa8:	add	sp, sp, #0xa0
  405aac:	ret
  405ab0:	mov	x1, #0x10                  	// #16
  405ab4:	mov	x0, #0x0                   	// #0
  405ab8:	bl	407138 <__fxstatat@plt+0x5868>
  405abc:	mov	x19, x0
  405ac0:	str	x0, [x21, #520]
  405ac4:	ldp	x0, x1, [x20, #16]
  405ac8:	stp	x0, x1, [x19]
  405acc:	b	4059e8 <__fxstatat@plt+0x4118>
  405ad0:	sub	sp, sp, #0xb0
  405ad4:	stp	x29, x30, [sp, #16]
  405ad8:	add	x29, sp, #0x10
  405adc:	stp	x21, x22, [sp, #48]
  405ae0:	adrp	x21, 41f000 <__fxstatat@plt+0x1d730>
  405ae4:	add	x21, x21, #0x2e0
  405ae8:	mov	x22, x0
  405aec:	stp	x19, x20, [sp, #32]
  405af0:	ldp	x4, x5, [x21, #256]
  405af4:	stp	x4, x5, [sp, #120]
  405af8:	ldr	w4, [sp, #132]
  405afc:	ldp	x6, x7, [x21, #272]
  405b00:	stp	x6, x7, [sp, #136]
  405b04:	mvn	w2, w4, lsr #26
  405b08:	ldp	x6, x7, [x21, #288]
  405b0c:	ubfiz	w2, w2, #26, #1
  405b10:	ldr	x0, [x21, #304]
  405b14:	eor	w2, w2, w4
  405b18:	stp	x23, x24, [sp, #64]
  405b1c:	adrp	x24, 41f000 <__fxstatat@plt+0x1d730>
  405b20:	add	x20, x24, #0x208
  405b24:	mov	x23, x1
  405b28:	stp	x25, x26, [sp, #80]
  405b2c:	str	x27, [sp, #96]
  405b30:	str	w2, [sp, #132]
  405b34:	stp	x6, x7, [sp, #152]
  405b38:	str	x0, [sp, #168]
  405b3c:	bl	401890 <__errno_location@plt>
  405b40:	ldr	w1, [x20, #8]
  405b44:	mov	x25, x0
  405b48:	ldr	x19, [x24, #520]
  405b4c:	cmp	w1, #0x0
  405b50:	ldr	w26, [x0]
  405b54:	b.gt	405b98 <__fxstatat@plt+0x42c8>
  405b58:	add	x0, x20, #0x10
  405b5c:	cmp	x19, x0
  405b60:	b.eq	405c44 <__fxstatat@plt+0x4374>  // b.none
  405b64:	mov	x0, x19
  405b68:	mov	x1, #0x10                  	// #16
  405b6c:	bl	407138 <__fxstatat@plt+0x5868>
  405b70:	mov	x19, x0
  405b74:	str	x0, [x24, #520]
  405b78:	ldr	w0, [x20, #8]
  405b7c:	mov	w24, #0x1                   	// #1
  405b80:	mov	w1, #0x0                   	// #0
  405b84:	sub	w2, w24, w0
  405b88:	add	x0, x19, w0, sxtw #4
  405b8c:	sbfiz	x2, x2, #4, #32
  405b90:	bl	401680 <memset@plt>
  405b94:	str	w24, [x20, #8]
  405b98:	ldp	x20, x24, [x19]
  405b9c:	add	x6, sp, #0x80
  405ba0:	ldp	x7, x0, [sp, #160]
  405ba4:	str	x0, [sp]
  405ba8:	ldp	w4, w27, [sp, #120]
  405bac:	mov	x3, x23
  405bb0:	mov	x2, x22
  405bb4:	mov	x1, x20
  405bb8:	orr	w27, w27, #0x1
  405bbc:	mov	x0, x24
  405bc0:	mov	w5, w27
  405bc4:	bl	4034f8 <__fxstatat@plt+0x1c28>
  405bc8:	cmp	x20, x0
  405bcc:	b.hi	405c1c <__fxstatat@plt+0x434c>  // b.pmore
  405bd0:	add	x20, x0, #0x1
  405bd4:	str	x20, [x19]
  405bd8:	cmp	x24, x21
  405bdc:	b.eq	405be8 <__fxstatat@plt+0x4318>  // b.none
  405be0:	mov	x0, x24
  405be4:	bl	4017a0 <free@plt>
  405be8:	mov	x0, x20
  405bec:	bl	407108 <__fxstatat@plt+0x5838>
  405bf0:	ldp	x7, x1, [sp, #160]
  405bf4:	str	x0, [x19, #8]
  405bf8:	ldr	w4, [sp, #120]
  405bfc:	mov	x24, x0
  405c00:	str	x1, [sp]
  405c04:	add	x6, sp, #0x80
  405c08:	mov	w5, w27
  405c0c:	mov	x3, x23
  405c10:	mov	x2, x22
  405c14:	mov	x1, x20
  405c18:	bl	4034f8 <__fxstatat@plt+0x1c28>
  405c1c:	mov	x0, x24
  405c20:	ldp	x29, x30, [sp, #16]
  405c24:	ldp	x19, x20, [sp, #32]
  405c28:	ldp	x21, x22, [sp, #48]
  405c2c:	ldp	x23, x24, [sp, #64]
  405c30:	ldr	x27, [sp, #96]
  405c34:	str	w26, [x25]
  405c38:	ldp	x25, x26, [sp, #80]
  405c3c:	add	sp, sp, #0xb0
  405c40:	ret
  405c44:	mov	x1, #0x10                  	// #16
  405c48:	mov	x0, #0x0                   	// #0
  405c4c:	bl	407138 <__fxstatat@plt+0x5868>
  405c50:	mov	x19, x0
  405c54:	str	x0, [x24, #520]
  405c58:	ldp	x0, x1, [x20, #16]
  405c5c:	stp	x0, x1, [x19]
  405c60:	b	405b78 <__fxstatat@plt+0x42a8>
  405c64:	nop
  405c68:	stp	x29, x30, [sp, #-128]!
  405c6c:	cmp	w1, #0xa
  405c70:	mov	x29, sp
  405c74:	stp	xzr, xzr, [sp, #16]
  405c78:	stp	xzr, xzr, [sp, #32]
  405c7c:	stp	xzr, xzr, [sp, #48]
  405c80:	str	xzr, [sp, #64]
  405c84:	b.eq	405cb0 <__fxstatat@plt+0x43e0>  // b.none
  405c88:	mov	w4, w1
  405c8c:	mov	w5, #0x4000000             	// #67108864
  405c90:	mov	x1, x2
  405c94:	add	x3, sp, #0x10
  405c98:	mov	x2, #0xffffffffffffffff    	// #-1
  405c9c:	str	w4, [sp, #16]
  405ca0:	str	w5, [sp, #28]
  405ca4:	bl	404698 <__fxstatat@plt+0x2dc8>
  405ca8:	ldp	x29, x30, [sp], #128
  405cac:	ret
  405cb0:	bl	401710 <abort@plt>
  405cb4:	nop
  405cb8:	adrp	x4, 41f000 <__fxstatat@plt+0x1d730>
  405cbc:	add	x4, x4, #0x2e0
  405cc0:	stp	x29, x30, [sp, #-80]!
  405cc4:	mov	x5, x1
  405cc8:	mov	w1, #0xa                   	// #10
  405ccc:	mov	x29, sp
  405cd0:	ldp	x8, x9, [x4, #256]
  405cd4:	stp	x8, x9, [sp, #24]
  405cd8:	cmp	x5, #0x0
  405cdc:	str	w1, [sp, #24]
  405ce0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405ce4:	ldp	x10, x11, [x4, #272]
  405ce8:	stp	x10, x11, [sp, #40]
  405cec:	ldp	x8, x9, [x4, #288]
  405cf0:	stp	x8, x9, [sp, #56]
  405cf4:	ldr	x1, [x4, #304]
  405cf8:	str	x1, [sp, #72]
  405cfc:	b.eq	405d20 <__fxstatat@plt+0x4450>  // b.none
  405d00:	mov	x4, x2
  405d04:	mov	x1, x3
  405d08:	mov	x2, #0xffffffffffffffff    	// #-1
  405d0c:	add	x3, sp, #0x18
  405d10:	stp	x5, x4, [sp, #64]
  405d14:	bl	404698 <__fxstatat@plt+0x2dc8>
  405d18:	ldp	x29, x30, [sp], #80
  405d1c:	ret
  405d20:	bl	401710 <abort@plt>
  405d24:	nop
  405d28:	adrp	x5, 41f000 <__fxstatat@plt+0x1d730>
  405d2c:	add	x5, x5, #0x2e0
  405d30:	stp	x29, x30, [sp, #-80]!
  405d34:	mov	x6, x1
  405d38:	mov	w1, #0xa                   	// #10
  405d3c:	mov	x29, sp
  405d40:	ldp	x8, x9, [x5, #256]
  405d44:	stp	x8, x9, [sp, #24]
  405d48:	cmp	x6, #0x0
  405d4c:	str	w1, [sp, #24]
  405d50:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405d54:	ldp	x10, x11, [x5, #272]
  405d58:	stp	x10, x11, [sp, #40]
  405d5c:	ldp	x8, x9, [x5, #288]
  405d60:	stp	x8, x9, [sp, #56]
  405d64:	ldr	x1, [x5, #304]
  405d68:	str	x1, [sp, #72]
  405d6c:	b.eq	405d90 <__fxstatat@plt+0x44c0>  // b.none
  405d70:	mov	x5, x2
  405d74:	mov	x1, x3
  405d78:	mov	x2, x4
  405d7c:	add	x3, sp, #0x18
  405d80:	stp	x6, x5, [sp, #64]
  405d84:	bl	404698 <__fxstatat@plt+0x2dc8>
  405d88:	ldp	x29, x30, [sp], #80
  405d8c:	ret
  405d90:	bl	401710 <abort@plt>
  405d94:	nop
  405d98:	sub	sp, sp, #0xb0
  405d9c:	cmp	x0, #0x0
  405da0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405da4:	stp	x29, x30, [sp, #16]
  405da8:	add	x29, sp, #0x10
  405dac:	stp	x21, x22, [sp, #48]
  405db0:	adrp	x22, 41f000 <__fxstatat@plt+0x1d730>
  405db4:	add	x22, x22, #0x2e0
  405db8:	mov	x21, x0
  405dbc:	stp	x19, x20, [sp, #32]
  405dc0:	mov	w19, #0xa                   	// #10
  405dc4:	ldp	x4, x5, [x22, #256]
  405dc8:	stp	x4, x5, [sp, #120]
  405dcc:	ldp	x4, x5, [x22, #272]
  405dd0:	stp	x23, x24, [sp, #64]
  405dd4:	ldp	x6, x7, [x22, #288]
  405dd8:	stp	x25, x26, [sp, #80]
  405ddc:	ldr	x0, [x22, #304]
  405de0:	str	x27, [sp, #96]
  405de4:	str	w19, [sp, #120]
  405de8:	stp	x4, x5, [sp, #136]
  405dec:	stp	x6, x7, [sp, #152]
  405df0:	str	x0, [sp, #168]
  405df4:	b.eq	405f44 <__fxstatat@plt+0x4674>  // b.none
  405df8:	adrp	x27, 41f000 <__fxstatat@plt+0x1d730>
  405dfc:	add	x26, x27, #0x208
  405e00:	mov	x20, x1
  405e04:	mov	x24, x2
  405e08:	stp	x21, x1, [sp, #160]
  405e0c:	bl	401890 <__errno_location@plt>
  405e10:	ldr	w1, [x26, #8]
  405e14:	mov	w4, w19
  405e18:	ldr	w25, [x0]
  405e1c:	ldr	x19, [x27, #520]
  405e20:	mov	x23, x0
  405e24:	cmp	w1, #0x0
  405e28:	b.gt	405e78 <__fxstatat@plt+0x45a8>
  405e2c:	add	x0, x26, #0x10
  405e30:	cmp	x19, x0
  405e34:	b.eq	405f24 <__fxstatat@plt+0x4654>  // b.none
  405e38:	mov	x0, x19
  405e3c:	mov	x1, #0x10                  	// #16
  405e40:	bl	407138 <__fxstatat@plt+0x5868>
  405e44:	mov	x19, x0
  405e48:	str	x0, [x27, #520]
  405e4c:	ldr	w0, [x26, #8]
  405e50:	mov	w20, #0x1                   	// #1
  405e54:	mov	w1, #0x0                   	// #0
  405e58:	sub	w2, w20, w0
  405e5c:	add	x0, x19, w0, sxtw #4
  405e60:	sbfiz	x2, x2, #4, #32
  405e64:	bl	401680 <memset@plt>
  405e68:	ldr	w4, [sp, #120]
  405e6c:	str	w20, [x26, #8]
  405e70:	ldr	x21, [sp, #160]
  405e74:	ldr	x20, [sp, #168]
  405e78:	mov	x7, x21
  405e7c:	ldp	x27, x21, [x19]
  405e80:	str	x20, [sp]
  405e84:	ldr	w26, [sp, #124]
  405e88:	add	x6, sp, #0x80
  405e8c:	mov	x2, x24
  405e90:	mov	x3, #0xffffffffffffffff    	// #-1
  405e94:	orr	w26, w26, #0x1
  405e98:	mov	w5, w26
  405e9c:	mov	x1, x27
  405ea0:	mov	x0, x21
  405ea4:	bl	4034f8 <__fxstatat@plt+0x1c28>
  405ea8:	cmp	x27, x0
  405eac:	b.hi	405efc <__fxstatat@plt+0x462c>  // b.pmore
  405eb0:	add	x20, x0, #0x1
  405eb4:	str	x20, [x19]
  405eb8:	cmp	x21, x22
  405ebc:	b.eq	405ec8 <__fxstatat@plt+0x45f8>  // b.none
  405ec0:	mov	x0, x21
  405ec4:	bl	4017a0 <free@plt>
  405ec8:	mov	x0, x20
  405ecc:	bl	407108 <__fxstatat@plt+0x5838>
  405ed0:	ldp	x7, x1, [sp, #160]
  405ed4:	str	x0, [x19, #8]
  405ed8:	ldr	w4, [sp, #120]
  405edc:	mov	x21, x0
  405ee0:	str	x1, [sp]
  405ee4:	add	x6, sp, #0x80
  405ee8:	mov	w5, w26
  405eec:	mov	x2, x24
  405ef0:	mov	x1, x20
  405ef4:	mov	x3, #0xffffffffffffffff    	// #-1
  405ef8:	bl	4034f8 <__fxstatat@plt+0x1c28>
  405efc:	mov	x0, x21
  405f00:	ldp	x29, x30, [sp, #16]
  405f04:	ldp	x19, x20, [sp, #32]
  405f08:	ldp	x21, x22, [sp, #48]
  405f0c:	ldr	x27, [sp, #96]
  405f10:	str	w25, [x23]
  405f14:	ldp	x23, x24, [sp, #64]
  405f18:	ldp	x25, x26, [sp, #80]
  405f1c:	add	sp, sp, #0xb0
  405f20:	ret
  405f24:	mov	x1, #0x10                  	// #16
  405f28:	mov	x0, #0x0                   	// #0
  405f2c:	bl	407138 <__fxstatat@plt+0x5868>
  405f30:	mov	x19, x0
  405f34:	str	x0, [x27, #520]
  405f38:	ldp	x0, x1, [x26, #16]
  405f3c:	stp	x0, x1, [x19]
  405f40:	b	405e4c <__fxstatat@plt+0x457c>
  405f44:	bl	401710 <abort@plt>
  405f48:	sub	sp, sp, #0xb0
  405f4c:	cmp	x0, #0x0
  405f50:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405f54:	stp	x29, x30, [sp, #16]
  405f58:	add	x29, sp, #0x10
  405f5c:	stp	x21, x22, [sp, #48]
  405f60:	adrp	x22, 41f000 <__fxstatat@plt+0x1d730>
  405f64:	add	x22, x22, #0x2e0
  405f68:	mov	x21, x0
  405f6c:	stp	x19, x20, [sp, #32]
  405f70:	mov	w19, #0xa                   	// #10
  405f74:	ldp	x6, x7, [x22, #256]
  405f78:	stp	x6, x7, [sp, #120]
  405f7c:	add	x4, x22, #0x100
  405f80:	ldp	x6, x7, [x4, #16]
  405f84:	stp	x23, x24, [sp, #64]
  405f88:	ldp	x8, x9, [x4, #32]
  405f8c:	stp	x25, x26, [sp, #80]
  405f90:	ldr	x0, [x4, #48]
  405f94:	stp	x27, x28, [sp, #96]
  405f98:	str	w19, [sp, #120]
  405f9c:	stp	x6, x7, [sp, #136]
  405fa0:	stp	x8, x9, [sp, #152]
  405fa4:	str	x0, [sp, #168]
  405fa8:	b.eq	4060fc <__fxstatat@plt+0x482c>  // b.none
  405fac:	adrp	x28, 41f000 <__fxstatat@plt+0x1d730>
  405fb0:	add	x27, x28, #0x208
  405fb4:	mov	x20, x1
  405fb8:	mov	x24, x2
  405fbc:	mov	x25, x3
  405fc0:	stp	x21, x1, [sp, #160]
  405fc4:	bl	401890 <__errno_location@plt>
  405fc8:	ldr	w1, [x27, #8]
  405fcc:	mov	w4, w19
  405fd0:	ldr	w26, [x0]
  405fd4:	mov	x23, x0
  405fd8:	ldr	x19, [x28, #520]
  405fdc:	cmp	w1, #0x0
  405fe0:	b.gt	406030 <__fxstatat@plt+0x4760>
  405fe4:	add	x0, x27, #0x10
  405fe8:	cmp	x19, x0
  405fec:	b.eq	4060dc <__fxstatat@plt+0x480c>  // b.none
  405ff0:	mov	x0, x19
  405ff4:	mov	x1, #0x10                  	// #16
  405ff8:	bl	407138 <__fxstatat@plt+0x5868>
  405ffc:	mov	x19, x0
  406000:	str	x0, [x28, #520]
  406004:	ldr	w0, [x27, #8]
  406008:	mov	w20, #0x1                   	// #1
  40600c:	mov	w1, #0x0                   	// #0
  406010:	sub	w2, w20, w0
  406014:	add	x0, x19, w0, sxtw #4
  406018:	sbfiz	x2, x2, #4, #32
  40601c:	bl	401680 <memset@plt>
  406020:	ldr	w4, [sp, #120]
  406024:	str	w20, [x27, #8]
  406028:	ldr	x21, [sp, #160]
  40602c:	ldr	x20, [sp, #168]
  406030:	mov	x7, x21
  406034:	ldp	x28, x21, [x19]
  406038:	str	x20, [sp]
  40603c:	ldr	w27, [sp, #124]
  406040:	add	x6, sp, #0x80
  406044:	mov	x3, x25
  406048:	mov	x2, x24
  40604c:	orr	w27, w27, #0x1
  406050:	mov	w5, w27
  406054:	mov	x1, x28
  406058:	mov	x0, x21
  40605c:	bl	4034f8 <__fxstatat@plt+0x1c28>
  406060:	cmp	x28, x0
  406064:	b.hi	4060b4 <__fxstatat@plt+0x47e4>  // b.pmore
  406068:	add	x20, x0, #0x1
  40606c:	str	x20, [x19]
  406070:	cmp	x21, x22
  406074:	b.eq	406080 <__fxstatat@plt+0x47b0>  // b.none
  406078:	mov	x0, x21
  40607c:	bl	4017a0 <free@plt>
  406080:	mov	x0, x20
  406084:	bl	407108 <__fxstatat@plt+0x5838>
  406088:	ldp	x7, x1, [sp, #160]
  40608c:	str	x0, [x19, #8]
  406090:	ldr	w4, [sp, #120]
  406094:	mov	x21, x0
  406098:	str	x1, [sp]
  40609c:	add	x6, sp, #0x80
  4060a0:	mov	w5, w27
  4060a4:	mov	x3, x25
  4060a8:	mov	x2, x24
  4060ac:	mov	x1, x20
  4060b0:	bl	4034f8 <__fxstatat@plt+0x1c28>
  4060b4:	mov	x0, x21
  4060b8:	ldp	x29, x30, [sp, #16]
  4060bc:	ldp	x19, x20, [sp, #32]
  4060c0:	ldp	x21, x22, [sp, #48]
  4060c4:	ldp	x27, x28, [sp, #96]
  4060c8:	str	w26, [x23]
  4060cc:	ldp	x23, x24, [sp, #64]
  4060d0:	ldp	x25, x26, [sp, #80]
  4060d4:	add	sp, sp, #0xb0
  4060d8:	ret
  4060dc:	mov	x1, #0x10                  	// #16
  4060e0:	mov	x0, #0x0                   	// #0
  4060e4:	bl	407138 <__fxstatat@plt+0x5868>
  4060e8:	mov	x19, x0
  4060ec:	str	x0, [x28, #520]
  4060f0:	ldp	x0, x1, [x27, #16]
  4060f4:	stp	x0, x1, [x19]
  4060f8:	b	406004 <__fxstatat@plt+0x4734>
  4060fc:	bl	401710 <abort@plt>
  406100:	sub	sp, sp, #0x80
  406104:	stp	x29, x30, [sp, #16]
  406108:	add	x29, sp, #0x10
  40610c:	stp	x19, x20, [sp, #32]
  406110:	mov	w19, w0
  406114:	stp	x21, x22, [sp, #48]
  406118:	stp	x23, x24, [sp, #64]
  40611c:	mov	x23, x1
  406120:	mov	x24, x2
  406124:	stp	x25, x26, [sp, #80]
  406128:	adrp	x26, 41f000 <__fxstatat@plt+0x1d730>
  40612c:	stp	x27, x28, [sp, #96]
  406130:	bl	401890 <__errno_location@plt>
  406134:	mov	x22, x0
  406138:	ldr	w0, [x0]
  40613c:	str	w0, [sp, #124]
  406140:	ldr	x21, [x26, #520]
  406144:	tbnz	w19, #31, 406288 <__fxstatat@plt+0x49b8>
  406148:	add	x20, x26, #0x208
  40614c:	ldr	w0, [x20, #8]
  406150:	cmp	w19, w0
  406154:	b.lt	4061a4 <__fxstatat@plt+0x48d4>  // b.tstop
  406158:	mov	w0, #0x7fffffff            	// #2147483647
  40615c:	cmp	w19, w0
  406160:	b.eq	406284 <__fxstatat@plt+0x49b4>  // b.none
  406164:	add	w27, w19, #0x1
  406168:	add	x0, x20, #0x10
  40616c:	cmp	x21, x0
  406170:	sbfiz	x1, x27, #4, #32
  406174:	b.eq	406268 <__fxstatat@plt+0x4998>  // b.none
  406178:	mov	x0, x21
  40617c:	bl	407138 <__fxstatat@plt+0x5868>
  406180:	mov	x21, x0
  406184:	str	x0, [x26, #520]
  406188:	ldr	w0, [x20, #8]
  40618c:	mov	w1, #0x0                   	// #0
  406190:	sub	w2, w27, w0
  406194:	add	x0, x21, w0, sxtw #4
  406198:	sbfiz	x2, x2, #4, #32
  40619c:	bl	401680 <memset@plt>
  4061a0:	str	w27, [x20, #8]
  4061a4:	sbfiz	x19, x19, #4, #32
  4061a8:	add	x6, x20, #0x28
  4061ac:	add	x26, x21, x19
  4061b0:	mov	x3, x24
  4061b4:	ldp	x7, x0, [x20, #72]
  4061b8:	mov	x2, x23
  4061bc:	ldp	w4, w5, [x20, #32]
  4061c0:	ldr	x27, [x21, x19]
  4061c4:	orr	w25, w5, #0x1
  4061c8:	ldr	x28, [x26, #8]
  4061cc:	str	x0, [sp]
  4061d0:	mov	x1, x27
  4061d4:	mov	w5, w25
  4061d8:	mov	x0, x28
  4061dc:	bl	4034f8 <__fxstatat@plt+0x1c28>
  4061e0:	cmp	x27, x0
  4061e4:	b.hi	40623c <__fxstatat@plt+0x496c>  // b.pmore
  4061e8:	add	x27, x0, #0x1
  4061ec:	str	x27, [x21, x19]
  4061f0:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  4061f4:	add	x0, x0, #0x2e0
  4061f8:	cmp	x28, x0
  4061fc:	b.eq	406208 <__fxstatat@plt+0x4938>  // b.none
  406200:	mov	x0, x28
  406204:	bl	4017a0 <free@plt>
  406208:	mov	x0, x27
  40620c:	bl	407108 <__fxstatat@plt+0x5838>
  406210:	ldp	x7, x1, [x20, #72]
  406214:	str	x0, [x26, #8]
  406218:	ldr	w4, [x20, #32]
  40621c:	mov	x28, x0
  406220:	str	x1, [sp]
  406224:	mov	w5, w25
  406228:	mov	x3, x24
  40622c:	mov	x2, x23
  406230:	add	x6, x20, #0x28
  406234:	mov	x1, x27
  406238:	bl	4034f8 <__fxstatat@plt+0x1c28>
  40623c:	ldr	w0, [sp, #124]
  406240:	ldp	x29, x30, [sp, #16]
  406244:	ldp	x19, x20, [sp, #32]
  406248:	ldp	x23, x24, [sp, #64]
  40624c:	ldp	x25, x26, [sp, #80]
  406250:	str	w0, [x22]
  406254:	mov	x0, x28
  406258:	ldp	x21, x22, [sp, #48]
  40625c:	ldp	x27, x28, [sp, #96]
  406260:	add	sp, sp, #0x80
  406264:	ret
  406268:	mov	x0, #0x0                   	// #0
  40626c:	bl	407138 <__fxstatat@plt+0x5868>
  406270:	mov	x21, x0
  406274:	str	x0, [x26, #520]
  406278:	ldp	x0, x1, [x20, #16]
  40627c:	stp	x0, x1, [x21]
  406280:	b	406188 <__fxstatat@plt+0x48b8>
  406284:	bl	4072d0 <__fxstatat@plt+0x5a00>
  406288:	bl	401710 <abort@plt>
  40628c:	nop
  406290:	sub	sp, sp, #0x70
  406294:	stp	x29, x30, [sp, #16]
  406298:	add	x29, sp, #0x10
  40629c:	stp	x19, x20, [sp, #32]
  4062a0:	stp	x21, x22, [sp, #48]
  4062a4:	adrp	x21, 41f000 <__fxstatat@plt+0x1d730>
  4062a8:	add	x19, x21, #0x208
  4062ac:	stp	x23, x24, [sp, #64]
  4062b0:	mov	x24, x0
  4062b4:	stp	x25, x26, [sp, #80]
  4062b8:	mov	x25, x1
  4062bc:	str	x27, [sp, #96]
  4062c0:	bl	401890 <__errno_location@plt>
  4062c4:	mov	x23, x0
  4062c8:	ldr	w0, [x19, #8]
  4062cc:	ldr	x20, [x21, #520]
  4062d0:	cmp	w0, #0x0
  4062d4:	ldr	w26, [x23]
  4062d8:	b.gt	40631c <__fxstatat@plt+0x4a4c>
  4062dc:	add	x0, x19, #0x10
  4062e0:	cmp	x20, x0
  4062e4:	b.eq	4063d0 <__fxstatat@plt+0x4b00>  // b.none
  4062e8:	mov	x0, x20
  4062ec:	mov	x1, #0x10                  	// #16
  4062f0:	bl	407138 <__fxstatat@plt+0x5868>
  4062f4:	mov	x20, x0
  4062f8:	str	x0, [x21, #520]
  4062fc:	ldr	w0, [x19, #8]
  406300:	mov	w21, #0x1                   	// #1
  406304:	mov	w1, #0x0                   	// #0
  406308:	sub	w2, w21, w0
  40630c:	add	x0, x20, w0, sxtw #4
  406310:	sbfiz	x2, x2, #4, #32
  406314:	bl	401680 <memset@plt>
  406318:	str	w21, [x19, #8]
  40631c:	ldp	x21, x22, [x20]
  406320:	add	x6, x19, #0x28
  406324:	ldp	x7, x0, [x19, #72]
  406328:	str	x0, [sp]
  40632c:	ldp	w4, w27, [x19, #32]
  406330:	mov	x3, x25
  406334:	mov	x2, x24
  406338:	mov	x1, x21
  40633c:	orr	w27, w27, #0x1
  406340:	mov	x0, x22
  406344:	mov	w5, w27
  406348:	bl	4034f8 <__fxstatat@plt+0x1c28>
  40634c:	cmp	x21, x0
  406350:	b.hi	4063a8 <__fxstatat@plt+0x4ad8>  // b.pmore
  406354:	add	x21, x0, #0x1
  406358:	str	x21, [x20]
  40635c:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  406360:	add	x0, x0, #0x2e0
  406364:	cmp	x22, x0
  406368:	b.eq	406374 <__fxstatat@plt+0x4aa4>  // b.none
  40636c:	mov	x0, x22
  406370:	bl	4017a0 <free@plt>
  406374:	mov	x0, x21
  406378:	bl	407108 <__fxstatat@plt+0x5838>
  40637c:	ldp	x7, x1, [x19, #72]
  406380:	str	x0, [x20, #8]
  406384:	ldr	w4, [x19, #32]
  406388:	mov	x22, x0
  40638c:	str	x1, [sp]
  406390:	mov	w5, w27
  406394:	mov	x3, x25
  406398:	mov	x2, x24
  40639c:	add	x6, x19, #0x28
  4063a0:	mov	x1, x21
  4063a4:	bl	4034f8 <__fxstatat@plt+0x1c28>
  4063a8:	mov	x0, x22
  4063ac:	ldp	x29, x30, [sp, #16]
  4063b0:	ldp	x19, x20, [sp, #32]
  4063b4:	ldp	x21, x22, [sp, #48]
  4063b8:	ldr	x27, [sp, #96]
  4063bc:	str	w26, [x23]
  4063c0:	ldp	x23, x24, [sp, #64]
  4063c4:	ldp	x25, x26, [sp, #80]
  4063c8:	add	sp, sp, #0x70
  4063cc:	ret
  4063d0:	mov	x1, #0x10                  	// #16
  4063d4:	mov	x0, #0x0                   	// #0
  4063d8:	bl	407138 <__fxstatat@plt+0x5868>
  4063dc:	mov	x20, x0
  4063e0:	str	x0, [x21, #520]
  4063e4:	ldp	x0, x1, [x19, #16]
  4063e8:	stp	x0, x1, [x20]
  4063ec:	b	4062fc <__fxstatat@plt+0x4a2c>
  4063f0:	sub	sp, sp, #0x70
  4063f4:	stp	x29, x30, [sp, #16]
  4063f8:	add	x29, sp, #0x10
  4063fc:	stp	x21, x22, [sp, #48]
  406400:	adrp	x22, 41f000 <__fxstatat@plt+0x1d730>
  406404:	stp	x19, x20, [sp, #32]
  406408:	mov	w19, w0
  40640c:	stp	x23, x24, [sp, #64]
  406410:	mov	x24, x1
  406414:	stp	x25, x26, [sp, #80]
  406418:	stp	x27, x28, [sp, #96]
  40641c:	bl	401890 <__errno_location@plt>
  406420:	ldr	w25, [x0]
  406424:	ldr	x21, [x22, #520]
  406428:	tbnz	w19, #31, 40656c <__fxstatat@plt+0x4c9c>
  40642c:	add	x20, x22, #0x208
  406430:	mov	x23, x0
  406434:	ldr	w0, [x20, #8]
  406438:	cmp	w19, w0
  40643c:	b.lt	40648c <__fxstatat@plt+0x4bbc>  // b.tstop
  406440:	mov	w0, #0x7fffffff            	// #2147483647
  406444:	cmp	w19, w0
  406448:	b.eq	406568 <__fxstatat@plt+0x4c98>  // b.none
  40644c:	add	w26, w19, #0x1
  406450:	add	x0, x20, #0x10
  406454:	cmp	x21, x0
  406458:	sbfiz	x1, x26, #4, #32
  40645c:	b.eq	40654c <__fxstatat@plt+0x4c7c>  // b.none
  406460:	mov	x0, x21
  406464:	bl	407138 <__fxstatat@plt+0x5868>
  406468:	mov	x21, x0
  40646c:	str	x0, [x22, #520]
  406470:	ldr	w0, [x20, #8]
  406474:	mov	w1, #0x0                   	// #0
  406478:	sub	w2, w26, w0
  40647c:	add	x0, x21, w0, sxtw #4
  406480:	sbfiz	x2, x2, #4, #32
  406484:	bl	401680 <memset@plt>
  406488:	str	w26, [x20, #8]
  40648c:	sbfiz	x19, x19, #4, #32
  406490:	add	x6, x20, #0x28
  406494:	add	x26, x21, x19
  406498:	mov	x2, x24
  40649c:	ldp	x7, x0, [x20, #72]
  4064a0:	mov	x3, #0xffffffffffffffff    	// #-1
  4064a4:	ldp	w4, w28, [x20, #32]
  4064a8:	ldr	x22, [x21, x19]
  4064ac:	orr	w28, w28, #0x1
  4064b0:	ldr	x27, [x26, #8]
  4064b4:	str	x0, [sp]
  4064b8:	mov	x1, x22
  4064bc:	mov	w5, w28
  4064c0:	mov	x0, x27
  4064c4:	bl	4034f8 <__fxstatat@plt+0x1c28>
  4064c8:	cmp	x22, x0
  4064cc:	b.hi	406524 <__fxstatat@plt+0x4c54>  // b.pmore
  4064d0:	add	x22, x0, #0x1
  4064d4:	str	x22, [x21, x19]
  4064d8:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  4064dc:	add	x0, x0, #0x2e0
  4064e0:	cmp	x27, x0
  4064e4:	b.eq	4064f0 <__fxstatat@plt+0x4c20>  // b.none
  4064e8:	mov	x0, x27
  4064ec:	bl	4017a0 <free@plt>
  4064f0:	mov	x0, x22
  4064f4:	bl	407108 <__fxstatat@plt+0x5838>
  4064f8:	ldp	x7, x1, [x20, #72]
  4064fc:	str	x0, [x26, #8]
  406500:	ldr	w4, [x20, #32]
  406504:	mov	x27, x0
  406508:	str	x1, [sp]
  40650c:	mov	w5, w28
  406510:	mov	x2, x24
  406514:	add	x6, x20, #0x28
  406518:	mov	x1, x22
  40651c:	mov	x3, #0xffffffffffffffff    	// #-1
  406520:	bl	4034f8 <__fxstatat@plt+0x1c28>
  406524:	mov	x0, x27
  406528:	ldp	x29, x30, [sp, #16]
  40652c:	ldp	x19, x20, [sp, #32]
  406530:	ldp	x21, x22, [sp, #48]
  406534:	ldp	x27, x28, [sp, #96]
  406538:	str	w25, [x23]
  40653c:	ldp	x23, x24, [sp, #64]
  406540:	ldp	x25, x26, [sp, #80]
  406544:	add	sp, sp, #0x70
  406548:	ret
  40654c:	mov	x0, #0x0                   	// #0
  406550:	bl	407138 <__fxstatat@plt+0x5868>
  406554:	mov	x21, x0
  406558:	str	x0, [x22, #520]
  40655c:	ldp	x0, x1, [x20, #16]
  406560:	stp	x0, x1, [x21]
  406564:	b	406470 <__fxstatat@plt+0x4ba0>
  406568:	bl	4072d0 <__fxstatat@plt+0x5a00>
  40656c:	bl	401710 <abort@plt>
  406570:	sub	sp, sp, #0x60
  406574:	stp	x29, x30, [sp, #16]
  406578:	add	x29, sp, #0x10
  40657c:	stp	x19, x20, [sp, #32]
  406580:	stp	x21, x22, [sp, #48]
  406584:	adrp	x21, 41f000 <__fxstatat@plt+0x1d730>
  406588:	add	x19, x21, #0x208
  40658c:	stp	x23, x24, [sp, #64]
  406590:	mov	x24, x0
  406594:	stp	x25, x26, [sp, #80]
  406598:	bl	401890 <__errno_location@plt>
  40659c:	mov	x23, x0
  4065a0:	ldr	w0, [x19, #8]
  4065a4:	ldr	x20, [x21, #520]
  4065a8:	cmp	w0, #0x0
  4065ac:	ldr	w25, [x23]
  4065b0:	b.gt	4065f4 <__fxstatat@plt+0x4d24>
  4065b4:	add	x0, x19, #0x10
  4065b8:	cmp	x20, x0
  4065bc:	b.eq	4066a4 <__fxstatat@plt+0x4dd4>  // b.none
  4065c0:	mov	x0, x20
  4065c4:	mov	x1, #0x10                  	// #16
  4065c8:	bl	407138 <__fxstatat@plt+0x5868>
  4065cc:	mov	x20, x0
  4065d0:	str	x0, [x21, #520]
  4065d4:	ldr	w0, [x19, #8]
  4065d8:	mov	w21, #0x1                   	// #1
  4065dc:	mov	w1, #0x0                   	// #0
  4065e0:	sub	w2, w21, w0
  4065e4:	add	x0, x20, w0, sxtw #4
  4065e8:	sbfiz	x2, x2, #4, #32
  4065ec:	bl	401680 <memset@plt>
  4065f0:	str	w21, [x19, #8]
  4065f4:	ldp	x21, x22, [x20]
  4065f8:	add	x6, x19, #0x28
  4065fc:	ldp	x7, x0, [x19, #72]
  406600:	str	x0, [sp]
  406604:	ldp	w4, w26, [x19, #32]
  406608:	mov	x2, x24
  40660c:	mov	x1, x21
  406610:	mov	x0, x22
  406614:	orr	w26, w26, #0x1
  406618:	mov	x3, #0xffffffffffffffff    	// #-1
  40661c:	mov	w5, w26
  406620:	bl	4034f8 <__fxstatat@plt+0x1c28>
  406624:	cmp	x21, x0
  406628:	b.hi	406680 <__fxstatat@plt+0x4db0>  // b.pmore
  40662c:	add	x21, x0, #0x1
  406630:	str	x21, [x20]
  406634:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  406638:	add	x0, x0, #0x2e0
  40663c:	cmp	x22, x0
  406640:	b.eq	40664c <__fxstatat@plt+0x4d7c>  // b.none
  406644:	mov	x0, x22
  406648:	bl	4017a0 <free@plt>
  40664c:	mov	x0, x21
  406650:	bl	407108 <__fxstatat@plt+0x5838>
  406654:	ldp	x7, x1, [x19, #72]
  406658:	str	x0, [x20, #8]
  40665c:	ldr	w4, [x19, #32]
  406660:	mov	x22, x0
  406664:	str	x1, [sp]
  406668:	mov	w5, w26
  40666c:	mov	x2, x24
  406670:	add	x6, x19, #0x28
  406674:	mov	x1, x21
  406678:	mov	x3, #0xffffffffffffffff    	// #-1
  40667c:	bl	4034f8 <__fxstatat@plt+0x1c28>
  406680:	mov	x0, x22
  406684:	ldp	x29, x30, [sp, #16]
  406688:	ldp	x19, x20, [sp, #32]
  40668c:	ldp	x21, x22, [sp, #48]
  406690:	str	w25, [x23]
  406694:	ldp	x23, x24, [sp, #64]
  406698:	ldp	x25, x26, [sp, #80]
  40669c:	add	sp, sp, #0x60
  4066a0:	ret
  4066a4:	mov	x1, #0x10                  	// #16
  4066a8:	mov	x0, #0x0                   	// #0
  4066ac:	bl	407138 <__fxstatat@plt+0x5868>
  4066b0:	mov	x20, x0
  4066b4:	str	x0, [x21, #520]
  4066b8:	ldp	x0, x1, [x19, #16]
  4066bc:	stp	x0, x1, [x20]
  4066c0:	b	4065d4 <__fxstatat@plt+0x4d04>
  4066c4:	nop
  4066c8:	stp	x29, x30, [sp, #-160]!
  4066cc:	adrp	x1, 40b000 <__fxstatat@plt+0x9730>
  4066d0:	add	x1, x1, #0xc78
  4066d4:	mov	x29, sp
  4066d8:	add	x2, sp, #0x20
  4066dc:	str	x19, [sp, #16]
  4066e0:	mov	x19, x0
  4066e4:	mov	w0, #0x0                   	// #0
  4066e8:	bl	401800 <__lxstat@plt>
  4066ec:	cbnz	w0, 40670c <__fxstatat@plt+0x4e3c>
  4066f0:	ldr	q0, [sp, #32]
  4066f4:	mov	x0, x19
  4066f8:	ext	v0.16b, v0.16b, v0.16b, #8
  4066fc:	str	q0, [x19]
  406700:	ldr	x19, [sp, #16]
  406704:	ldp	x29, x30, [sp], #160
  406708:	ret
  40670c:	mov	x0, #0x0                   	// #0
  406710:	ldr	x19, [sp, #16]
  406714:	ldp	x29, x30, [sp], #160
  406718:	ret
  40671c:	nop
  406720:	sub	sp, sp, #0x50
  406724:	stp	x29, x30, [sp, #32]
  406728:	add	x29, sp, #0x20
  40672c:	stp	x19, x20, [sp, #48]
  406730:	mov	x19, x5
  406734:	mov	x20, x4
  406738:	str	x21, [sp, #64]
  40673c:	mov	x5, x3
  406740:	mov	x21, x0
  406744:	cbz	x1, 406920 <__fxstatat@plt+0x5050>
  406748:	mov	x4, x2
  40674c:	mov	x3, x1
  406750:	adrp	x2, 40c000 <__fxstatat@plt+0xa730>
  406754:	mov	w1, #0x1                   	// #1
  406758:	add	x2, x2, #0x688
  40675c:	bl	401760 <__fprintf_chk@plt>
  406760:	mov	w2, #0x5                   	// #5
  406764:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  406768:	mov	x0, #0x0                   	// #0
  40676c:	add	x1, x1, #0x6a0
  406770:	bl	401820 <dcgettext@plt>
  406774:	mov	x3, x0
  406778:	mov	w4, #0x7e3                 	// #2019
  40677c:	mov	w1, #0x1                   	// #1
  406780:	mov	x0, x21
  406784:	adrp	x2, 40c000 <__fxstatat@plt+0xa730>
  406788:	add	x2, x2, #0x9a0
  40678c:	bl	401760 <__fprintf_chk@plt>
  406790:	mov	w2, #0x5                   	// #5
  406794:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  406798:	mov	x0, #0x0                   	// #0
  40679c:	add	x1, x1, #0x6a8
  4067a0:	bl	401820 <dcgettext@plt>
  4067a4:	mov	x1, x21
  4067a8:	bl	401830 <fputs_unlocked@plt>
  4067ac:	cmp	x19, #0x5
  4067b0:	b.eq	40693c <__fxstatat@plt+0x506c>  // b.none
  4067b4:	b.hi	406808 <__fxstatat@plt+0x4f38>  // b.pmore
  4067b8:	cmp	x19, #0x2
  4067bc:	b.eq	40697c <__fxstatat@plt+0x50ac>  // b.none
  4067c0:	b.ls	40687c <__fxstatat@plt+0x4fac>  // b.plast
  4067c4:	cmp	x19, #0x3
  4067c8:	b.eq	4069fc <__fxstatat@plt+0x512c>  // b.none
  4067cc:	mov	w2, #0x5                   	// #5
  4067d0:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  4067d4:	mov	x0, #0x0                   	// #0
  4067d8:	add	x1, x1, #0x7c0
  4067dc:	bl	401820 <dcgettext@plt>
  4067e0:	mov	x2, x0
  4067e4:	ldp	x3, x4, [x20]
  4067e8:	mov	x0, x21
  4067ec:	ldp	x5, x6, [x20, #16]
  4067f0:	mov	w1, #0x1                   	// #1
  4067f4:	ldp	x29, x30, [sp, #32]
  4067f8:	ldp	x19, x20, [sp, #48]
  4067fc:	ldr	x21, [sp, #64]
  406800:	add	sp, sp, #0x50
  406804:	b	401760 <__fprintf_chk@plt>
  406808:	cmp	x19, #0x8
  40680c:	b.eq	406a38 <__fxstatat@plt+0x5168>  // b.none
  406810:	b.ls	4068c0 <__fxstatat@plt+0x4ff0>  // b.plast
  406814:	cmp	x19, #0x9
  406818:	b.ne	4069ec <__fxstatat@plt+0x511c>  // b.any
  40681c:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  406820:	add	x1, x1, #0x890
  406824:	mov	w2, #0x5                   	// #5
  406828:	mov	x0, #0x0                   	// #0
  40682c:	bl	401820 <dcgettext@plt>
  406830:	ldp	x7, x8, [x20, #32]
  406834:	mov	x2, x0
  406838:	ldp	x3, x4, [x20]
  40683c:	mov	x0, x21
  406840:	ldp	x5, x6, [x20, #16]
  406844:	str	x8, [sp]
  406848:	mov	w1, #0x1                   	// #1
  40684c:	ldr	x8, [x20, #48]
  406850:	str	x8, [sp, #8]
  406854:	ldr	x8, [x20, #56]
  406858:	str	x8, [sp, #16]
  40685c:	ldr	x8, [x20, #64]
  406860:	str	x8, [sp, #24]
  406864:	bl	401760 <__fprintf_chk@plt>
  406868:	ldp	x29, x30, [sp, #32]
  40686c:	ldp	x19, x20, [sp, #48]
  406870:	ldr	x21, [sp, #64]
  406874:	add	sp, sp, #0x50
  406878:	ret
  40687c:	cbz	x19, 40690c <__fxstatat@plt+0x503c>
  406880:	cmp	x19, #0x1
  406884:	b.ne	4069ec <__fxstatat@plt+0x511c>  // b.any
  406888:	mov	w2, #0x5                   	// #5
  40688c:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  406890:	mov	x0, #0x0                   	// #0
  406894:	add	x1, x1, #0x778
  406898:	bl	401820 <dcgettext@plt>
  40689c:	mov	x2, x0
  4068a0:	mov	w1, w19
  4068a4:	mov	x0, x21
  4068a8:	ldr	x3, [x20]
  4068ac:	ldp	x29, x30, [sp, #32]
  4068b0:	ldp	x19, x20, [sp, #48]
  4068b4:	ldr	x21, [sp, #64]
  4068b8:	add	sp, sp, #0x50
  4068bc:	b	401760 <__fprintf_chk@plt>
  4068c0:	cmp	x19, #0x6
  4068c4:	b.eq	4069b4 <__fxstatat@plt+0x50e4>  // b.none
  4068c8:	cmp	x19, #0x7
  4068cc:	b.ne	4069ec <__fxstatat@plt+0x511c>  // b.any
  4068d0:	mov	w2, #0x5                   	// #5
  4068d4:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  4068d8:	mov	x0, #0x0                   	// #0
  4068dc:	add	x1, x1, #0x830
  4068e0:	bl	401820 <dcgettext@plt>
  4068e4:	mov	x2, x0
  4068e8:	ldp	x7, x8, [x20, #32]
  4068ec:	mov	x0, x21
  4068f0:	ldp	x3, x4, [x20]
  4068f4:	mov	w1, #0x1                   	// #1
  4068f8:	ldp	x5, x6, [x20, #16]
  4068fc:	str	x8, [sp]
  406900:	ldr	x8, [x20, #48]
  406904:	str	x8, [sp, #8]
  406908:	bl	401760 <__fprintf_chk@plt>
  40690c:	ldp	x29, x30, [sp, #32]
  406910:	ldp	x19, x20, [sp, #48]
  406914:	ldr	x21, [sp, #64]
  406918:	add	sp, sp, #0x50
  40691c:	ret
  406920:	mov	x4, x3
  406924:	mov	w1, #0x1                   	// #1
  406928:	mov	x3, x2
  40692c:	adrp	x2, 40c000 <__fxstatat@plt+0xa730>
  406930:	add	x2, x2, #0x698
  406934:	bl	401760 <__fprintf_chk@plt>
  406938:	b	406760 <__fxstatat@plt+0x4e90>
  40693c:	mov	w2, w19
  406940:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  406944:	mov	x0, #0x0                   	// #0
  406948:	add	x1, x1, #0x7e0
  40694c:	bl	401820 <dcgettext@plt>
  406950:	mov	x2, x0
  406954:	ldp	x3, x4, [x20]
  406958:	mov	x0, x21
  40695c:	ldp	x5, x6, [x20, #16]
  406960:	mov	w1, #0x1                   	// #1
  406964:	ldp	x29, x30, [sp, #32]
  406968:	ldr	x7, [x20, #32]
  40696c:	ldp	x19, x20, [sp, #48]
  406970:	ldr	x21, [sp, #64]
  406974:	add	sp, sp, #0x50
  406978:	b	401760 <__fprintf_chk@plt>
  40697c:	mov	w2, #0x5                   	// #5
  406980:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  406984:	mov	x0, #0x0                   	// #0
  406988:	add	x1, x1, #0x788
  40698c:	bl	401820 <dcgettext@plt>
  406990:	mov	x2, x0
  406994:	ldp	x3, x4, [x20]
  406998:	mov	x0, x21
  40699c:	ldp	x29, x30, [sp, #32]
  4069a0:	mov	w1, #0x1                   	// #1
  4069a4:	ldp	x19, x20, [sp, #48]
  4069a8:	ldr	x21, [sp, #64]
  4069ac:	add	sp, sp, #0x50
  4069b0:	b	401760 <__fprintf_chk@plt>
  4069b4:	mov	w2, #0x5                   	// #5
  4069b8:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  4069bc:	mov	x0, #0x0                   	// #0
  4069c0:	add	x1, x1, #0x808
  4069c4:	bl	401820 <dcgettext@plt>
  4069c8:	mov	x2, x0
  4069cc:	ldp	x3, x4, [x20]
  4069d0:	mov	x0, x21
  4069d4:	ldp	x5, x6, [x20, #16]
  4069d8:	mov	w1, #0x1                   	// #1
  4069dc:	ldp	x7, x8, [x20, #32]
  4069e0:	str	x8, [sp]
  4069e4:	bl	401760 <__fprintf_chk@plt>
  4069e8:	b	40690c <__fxstatat@plt+0x503c>
  4069ec:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  4069f0:	mov	w2, #0x5                   	// #5
  4069f4:	add	x1, x1, #0x8c8
  4069f8:	b	406828 <__fxstatat@plt+0x4f58>
  4069fc:	mov	w2, #0x5                   	// #5
  406a00:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  406a04:	mov	x0, #0x0                   	// #0
  406a08:	add	x1, x1, #0x7a0
  406a0c:	bl	401820 <dcgettext@plt>
  406a10:	mov	x2, x0
  406a14:	ldp	x3, x4, [x20]
  406a18:	mov	x0, x21
  406a1c:	ldr	x5, [x20, #16]
  406a20:	mov	w1, #0x1                   	// #1
  406a24:	ldp	x29, x30, [sp, #32]
  406a28:	ldp	x19, x20, [sp, #48]
  406a2c:	ldr	x21, [sp, #64]
  406a30:	add	sp, sp, #0x50
  406a34:	b	401760 <__fprintf_chk@plt>
  406a38:	mov	w2, #0x5                   	// #5
  406a3c:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  406a40:	mov	x0, #0x0                   	// #0
  406a44:	add	x1, x1, #0x860
  406a48:	bl	401820 <dcgettext@plt>
  406a4c:	mov	x2, x0
  406a50:	ldp	x7, x8, [x20, #32]
  406a54:	mov	x0, x21
  406a58:	ldp	x3, x4, [x20]
  406a5c:	mov	w1, #0x1                   	// #1
  406a60:	ldp	x5, x6, [x20, #16]
  406a64:	str	x8, [sp]
  406a68:	ldr	x8, [x20, #48]
  406a6c:	str	x8, [sp, #8]
  406a70:	ldr	x8, [x20, #56]
  406a74:	str	x8, [sp, #16]
  406a78:	bl	401760 <__fprintf_chk@plt>
  406a7c:	b	40690c <__fxstatat@plt+0x503c>
  406a80:	ldr	x5, [x4]
  406a84:	cbz	x5, 406aa0 <__fxstatat@plt+0x51d0>
  406a88:	mov	x5, #0x0                   	// #0
  406a8c:	nop
  406a90:	add	x5, x5, #0x1
  406a94:	ldr	x6, [x4, x5, lsl #3]
  406a98:	cbnz	x6, 406a90 <__fxstatat@plt+0x51c0>
  406a9c:	b	406720 <__fxstatat@plt+0x4e50>
  406aa0:	mov	x5, #0x0                   	// #0
  406aa4:	b	406720 <__fxstatat@plt+0x4e50>
  406aa8:	stp	x29, x30, [sp, #-96]!
  406aac:	mov	x29, sp
  406ab0:	ldp	x6, x8, [x4]
  406ab4:	ldr	w7, [x4, #24]
  406ab8:	add	x5, x6, #0xf
  406abc:	and	x5, x5, #0xfffffffffffffff8
  406ac0:	tbnz	w7, #31, 406ba8 <__fxstatat@plt+0x52d8>
  406ac4:	ldr	x4, [x6]
  406ac8:	str	x4, [sp, #16]
  406acc:	cbz	x4, 406bf8 <__fxstatat@plt+0x5328>
  406ad0:	add	x4, x5, #0xf
  406ad4:	ldr	x5, [x5]
  406ad8:	str	x5, [sp, #24]
  406adc:	and	x4, x4, #0xfffffffffffffff8
  406ae0:	cbz	x5, 406be4 <__fxstatat@plt+0x5314>
  406ae4:	add	x5, x4, #0xf
  406ae8:	and	x5, x5, #0xfffffffffffffff8
  406aec:	ldr	x4, [x4]
  406af0:	str	x4, [sp, #32]
  406af4:	cbz	x4, 406b94 <__fxstatat@plt+0x52c4>
  406af8:	add	x6, x5, #0xf
  406afc:	and	x6, x6, #0xfffffffffffffff8
  406b00:	ldr	x4, [x5]
  406b04:	str	x4, [sp, #40]
  406b08:	cbz	x4, 406c0c <__fxstatat@plt+0x533c>
  406b0c:	ldr	x5, [x6]
  406b10:	str	x5, [sp, #48]
  406b14:	add	x4, x6, #0xf
  406b18:	and	x4, x4, #0xfffffffffffffff8
  406b1c:	cbz	x5, 406c20 <__fxstatat@plt+0x5350>
  406b20:	add	x6, x4, #0xf
  406b24:	and	x6, x6, #0xfffffffffffffff8
  406b28:	ldr	x4, [x4]
  406b2c:	str	x4, [sp, #56]
  406b30:	cbz	x4, 406c28 <__fxstatat@plt+0x5358>
  406b34:	ldr	x5, [x6]
  406b38:	str	x5, [sp, #64]
  406b3c:	add	x4, x6, #0xf
  406b40:	and	x4, x4, #0xfffffffffffffff8
  406b44:	cbz	x5, 406c30 <__fxstatat@plt+0x5360>
  406b48:	add	x5, x4, #0xf
  406b4c:	and	x5, x5, #0xfffffffffffffff8
  406b50:	ldr	x4, [x4]
  406b54:	str	x4, [sp, #72]
  406b58:	cbz	x4, 406c38 <__fxstatat@plt+0x5368>
  406b5c:	add	x6, x5, #0xf
  406b60:	and	x6, x6, #0xfffffffffffffff8
  406b64:	ldr	x4, [x5]
  406b68:	str	x4, [sp, #80]
  406b6c:	cbz	x4, 406c40 <__fxstatat@plt+0x5370>
  406b70:	ldr	x4, [x6]
  406b74:	str	x4, [sp, #88]
  406b78:	cmp	x4, #0x0
  406b7c:	cset	x5, ne  // ne = any
  406b80:	add	x5, x5, #0x9
  406b84:	add	x4, sp, #0x10
  406b88:	bl	406720 <__fxstatat@plt+0x4e50>
  406b8c:	ldp	x29, x30, [sp], #96
  406b90:	ret
  406b94:	add	x4, sp, #0x10
  406b98:	mov	x5, #0x2                   	// #2
  406b9c:	bl	406720 <__fxstatat@plt+0x4e50>
  406ba0:	ldp	x29, x30, [sp], #96
  406ba4:	ret
  406ba8:	add	w4, w7, #0x8
  406bac:	cmp	w4, #0x0
  406bb0:	b.gt	406ac4 <__fxstatat@plt+0x51f4>
  406bb4:	ldr	x9, [x8, w7, sxtw]
  406bb8:	str	x9, [sp, #16]
  406bbc:	cbz	x9, 406bf8 <__fxstatat@plt+0x5328>
  406bc0:	cbz	w4, 406d70 <__fxstatat@plt+0x54a0>
  406bc4:	add	w9, w7, #0x10
  406bc8:	cmp	w9, #0x0
  406bcc:	b.le	406c48 <__fxstatat@plt+0x5378>
  406bd0:	mov	x4, x5
  406bd4:	mov	x5, x6
  406bd8:	ldr	x5, [x5]
  406bdc:	str	x5, [sp, #24]
  406be0:	cbnz	x5, 406ae4 <__fxstatat@plt+0x5214>
  406be4:	add	x4, sp, #0x10
  406be8:	mov	x5, #0x1                   	// #1
  406bec:	bl	406720 <__fxstatat@plt+0x4e50>
  406bf0:	ldp	x29, x30, [sp], #96
  406bf4:	ret
  406bf8:	add	x4, sp, #0x10
  406bfc:	mov	x5, #0x0                   	// #0
  406c00:	bl	406720 <__fxstatat@plt+0x4e50>
  406c04:	ldp	x29, x30, [sp], #96
  406c08:	ret
  406c0c:	add	x4, sp, #0x10
  406c10:	mov	x5, #0x3                   	// #3
  406c14:	bl	406720 <__fxstatat@plt+0x4e50>
  406c18:	ldp	x29, x30, [sp], #96
  406c1c:	ret
  406c20:	mov	x5, #0x4                   	// #4
  406c24:	b	406b84 <__fxstatat@plt+0x52b4>
  406c28:	mov	x5, #0x5                   	// #5
  406c2c:	b	406b84 <__fxstatat@plt+0x52b4>
  406c30:	mov	x5, #0x6                   	// #6
  406c34:	b	406b84 <__fxstatat@plt+0x52b4>
  406c38:	mov	x5, #0x7                   	// #7
  406c3c:	b	406b84 <__fxstatat@plt+0x52b4>
  406c40:	mov	x5, #0x8                   	// #8
  406c44:	b	406b84 <__fxstatat@plt+0x52b4>
  406c48:	ldr	x4, [x8, w4, sxtw]
  406c4c:	str	x4, [sp, #24]
  406c50:	cbz	x4, 406be4 <__fxstatat@plt+0x5314>
  406c54:	cbz	w9, 406d98 <__fxstatat@plt+0x54c8>
  406c58:	add	w10, w7, #0x18
  406c5c:	mov	x4, x6
  406c60:	cmp	w10, #0x0
  406c64:	b.gt	406aec <__fxstatat@plt+0x521c>
  406c68:	ldr	x4, [x8, w9, sxtw]
  406c6c:	str	x4, [sp, #32]
  406c70:	cbz	x4, 406b94 <__fxstatat@plt+0x52c4>
  406c74:	cbz	w10, 406d90 <__fxstatat@plt+0x54c0>
  406c78:	add	w4, w7, #0x20
  406c7c:	cmp	w4, #0x0
  406c80:	b.le	406c94 <__fxstatat@plt+0x53c4>
  406c84:	add	x4, x6, #0xf
  406c88:	mov	x5, x6
  406c8c:	and	x6, x4, #0xfffffffffffffff8
  406c90:	b	406b00 <__fxstatat@plt+0x5230>
  406c94:	ldr	x5, [x8, w10, sxtw]
  406c98:	str	x5, [sp, #40]
  406c9c:	cbz	x5, 406c0c <__fxstatat@plt+0x533c>
  406ca0:	cbz	w4, 406b0c <__fxstatat@plt+0x523c>
  406ca4:	add	w5, w7, #0x28
  406ca8:	cmp	w5, #0x0
  406cac:	b.gt	406b0c <__fxstatat@plt+0x523c>
  406cb0:	ldr	x4, [x8, w4, sxtw]
  406cb4:	str	x4, [sp, #48]
  406cb8:	cbz	x4, 406c20 <__fxstatat@plt+0x5350>
  406cbc:	cbz	w5, 406d88 <__fxstatat@plt+0x54b8>
  406cc0:	add	w4, w7, #0x30
  406cc4:	cmp	w4, #0x0
  406cc8:	b.le	406cdc <__fxstatat@plt+0x540c>
  406ccc:	add	x5, x6, #0xf
  406cd0:	mov	x4, x6
  406cd4:	and	x6, x5, #0xfffffffffffffff8
  406cd8:	b	406b28 <__fxstatat@plt+0x5258>
  406cdc:	ldr	x5, [x8, w5, sxtw]
  406ce0:	str	x5, [sp, #56]
  406ce4:	cbz	x5, 406c28 <__fxstatat@plt+0x5358>
  406ce8:	cbz	w4, 406b34 <__fxstatat@plt+0x5264>
  406cec:	add	w5, w7, #0x38
  406cf0:	cmp	w5, #0x0
  406cf4:	b.gt	406b34 <__fxstatat@plt+0x5264>
  406cf8:	ldr	x4, [x8, w4, sxtw]
  406cfc:	str	x4, [sp, #64]
  406d00:	cbz	x4, 406c30 <__fxstatat@plt+0x5360>
  406d04:	cbz	w5, 406d80 <__fxstatat@plt+0x54b0>
  406d08:	add	w9, w7, #0x40
  406d0c:	cmp	w9, #0x0
  406d10:	b.le	406d24 <__fxstatat@plt+0x5454>
  406d14:	add	x5, x6, #0xf
  406d18:	mov	x4, x6
  406d1c:	and	x5, x5, #0xfffffffffffffff8
  406d20:	b	406b50 <__fxstatat@plt+0x5280>
  406d24:	ldr	x4, [x8, w5, sxtw]
  406d28:	str	x4, [sp, #72]
  406d2c:	cbz	x4, 406c38 <__fxstatat@plt+0x5368>
  406d30:	cbz	w9, 406d78 <__fxstatat@plt+0x54a8>
  406d34:	add	w4, w7, #0x48
  406d38:	cmp	w4, #0x0
  406d3c:	b.le	406d50 <__fxstatat@plt+0x5480>
  406d40:	add	x4, x6, #0xf
  406d44:	mov	x5, x6
  406d48:	and	x6, x4, #0xfffffffffffffff8
  406d4c:	b	406b64 <__fxstatat@plt+0x5294>
  406d50:	ldr	x5, [x8, w9, sxtw]
  406d54:	str	x5, [sp, #80]
  406d58:	cbz	x5, 406c40 <__fxstatat@plt+0x5370>
  406d5c:	cbz	w4, 406b70 <__fxstatat@plt+0x52a0>
  406d60:	add	x8, x8, w4, sxtw
  406d64:	cmn	w7, #0x4f
  406d68:	csel	x6, x8, x6, lt  // lt = tstop
  406d6c:	b	406b70 <__fxstatat@plt+0x52a0>
  406d70:	mov	x5, x6
  406d74:	b	406ad0 <__fxstatat@plt+0x5200>
  406d78:	mov	x5, x6
  406d7c:	b	406b5c <__fxstatat@plt+0x528c>
  406d80:	mov	x4, x6
  406d84:	b	406b48 <__fxstatat@plt+0x5278>
  406d88:	mov	x4, x6
  406d8c:	b	406b20 <__fxstatat@plt+0x5250>
  406d90:	mov	x5, x6
  406d94:	b	406af8 <__fxstatat@plt+0x5228>
  406d98:	mov	x4, x6
  406d9c:	b	406ae4 <__fxstatat@plt+0x5214>
  406da0:	stp	x29, x30, [sp, #-288]!
  406da4:	mov	w10, #0xffffffe0            	// #-32
  406da8:	mov	w9, #0xffffff80            	// #-128
  406dac:	mov	x29, sp
  406db0:	add	x11, sp, #0x100
  406db4:	add	x12, sp, #0x120
  406db8:	stp	x12, x12, [sp, #16]
  406dbc:	str	x11, [sp, #32]
  406dc0:	stp	w10, w9, [sp, #40]
  406dc4:	str	x4, [sp, #48]
  406dc8:	str	q0, [sp, #128]
  406dcc:	str	q1, [sp, #144]
  406dd0:	str	q2, [sp, #160]
  406dd4:	str	q3, [sp, #176]
  406dd8:	str	q4, [sp, #192]
  406ddc:	str	q5, [sp, #208]
  406de0:	str	q6, [sp, #224]
  406de4:	str	q7, [sp, #240]
  406de8:	stp	x4, x5, [sp, #256]
  406dec:	stp	x6, x7, [sp, #272]
  406df0:	cbz	x4, 406ee0 <__fxstatat@plt+0x5610>
  406df4:	str	x5, [sp, #56]
  406df8:	cbz	x5, 406ed8 <__fxstatat@plt+0x5608>
  406dfc:	str	x6, [sp, #64]
  406e00:	mov	x5, #0x2                   	// #2
  406e04:	cbz	x6, 406e78 <__fxstatat@plt+0x55a8>
  406e08:	str	x7, [sp, #72]
  406e0c:	mov	x5, #0x3                   	// #3
  406e10:	cbz	x7, 406e78 <__fxstatat@plt+0x55a8>
  406e14:	ldr	x4, [sp, #288]
  406e18:	str	x4, [sp, #80]
  406e1c:	mov	x5, #0x4                   	// #4
  406e20:	cbz	x4, 406e78 <__fxstatat@plt+0x55a8>
  406e24:	ldr	x5, [sp, #296]
  406e28:	str	x5, [sp, #88]
  406e2c:	add	x4, sp, #0x130
  406e30:	cbz	x5, 406e88 <__fxstatat@plt+0x55b8>
  406e34:	ldr	x5, [x4]
  406e38:	str	x5, [sp, #96]
  406e3c:	add	x4, x4, #0x8
  406e40:	cbz	x5, 406e9c <__fxstatat@plt+0x55cc>
  406e44:	ldr	x5, [x4]
  406e48:	str	x5, [sp, #104]
  406e4c:	add	x4, x4, #0x8
  406e50:	cbz	x5, 406eb0 <__fxstatat@plt+0x55e0>
  406e54:	ldr	x5, [x4]
  406e58:	str	x5, [sp, #112]
  406e5c:	add	x4, x4, #0x8
  406e60:	cbz	x5, 406ec4 <__fxstatat@plt+0x55f4>
  406e64:	ldr	x4, [x4]
  406e68:	str	x4, [sp, #120]
  406e6c:	cmp	x4, #0x0
  406e70:	cset	x5, ne  // ne = any
  406e74:	add	x5, x5, #0x9
  406e78:	add	x4, sp, #0x30
  406e7c:	bl	406720 <__fxstatat@plt+0x4e50>
  406e80:	ldp	x29, x30, [sp], #288
  406e84:	ret
  406e88:	add	x4, sp, #0x30
  406e8c:	mov	x5, #0x5                   	// #5
  406e90:	bl	406720 <__fxstatat@plt+0x4e50>
  406e94:	ldp	x29, x30, [sp], #288
  406e98:	ret
  406e9c:	add	x4, sp, #0x30
  406ea0:	mov	x5, #0x6                   	// #6
  406ea4:	bl	406720 <__fxstatat@plt+0x4e50>
  406ea8:	ldp	x29, x30, [sp], #288
  406eac:	ret
  406eb0:	add	x4, sp, #0x30
  406eb4:	mov	x5, #0x7                   	// #7
  406eb8:	bl	406720 <__fxstatat@plt+0x4e50>
  406ebc:	ldp	x29, x30, [sp], #288
  406ec0:	ret
  406ec4:	add	x4, sp, #0x30
  406ec8:	mov	x5, #0x8                   	// #8
  406ecc:	bl	406720 <__fxstatat@plt+0x4e50>
  406ed0:	ldp	x29, x30, [sp], #288
  406ed4:	ret
  406ed8:	mov	x5, #0x1                   	// #1
  406edc:	b	406e78 <__fxstatat@plt+0x55a8>
  406ee0:	mov	x5, #0x0                   	// #0
  406ee4:	b	406e78 <__fxstatat@plt+0x55a8>
  406ee8:	stp	x29, x30, [sp, #-16]!
  406eec:	mov	w2, #0x5                   	// #5
  406ef0:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  406ef4:	mov	x29, sp
  406ef8:	add	x1, x1, #0x908
  406efc:	mov	x0, #0x0                   	// #0
  406f00:	bl	401820 <dcgettext@plt>
  406f04:	mov	x1, x0
  406f08:	adrp	x2, 40c000 <__fxstatat@plt+0xa730>
  406f0c:	mov	w0, #0x1                   	// #1
  406f10:	add	x2, x2, #0x920
  406f14:	bl	401660 <__printf_chk@plt>
  406f18:	mov	w2, #0x5                   	// #5
  406f1c:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  406f20:	mov	x0, #0x0                   	// #0
  406f24:	add	x1, x1, #0x938
  406f28:	bl	401820 <dcgettext@plt>
  406f2c:	mov	x1, x0
  406f30:	adrp	x3, 40b000 <__fxstatat@plt+0x9730>
  406f34:	add	x3, x3, #0xa80
  406f38:	adrp	x2, 40b000 <__fxstatat@plt+0x9730>
  406f3c:	mov	w0, #0x1                   	// #1
  406f40:	add	x2, x2, #0xaa8
  406f44:	bl	401660 <__printf_chk@plt>
  406f48:	mov	w2, #0x5                   	// #5
  406f4c:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  406f50:	mov	x0, #0x0                   	// #0
  406f54:	add	x1, x1, #0x950
  406f58:	bl	401820 <dcgettext@plt>
  406f5c:	ldp	x29, x30, [sp], #16
  406f60:	adrp	x1, 41f000 <__fxstatat@plt+0x1d730>
  406f64:	ldr	x1, [x1, #640]
  406f68:	b	401830 <fputs_unlocked@plt>
  406f6c:	nop
  406f70:	stp	x29, x30, [sp, #-32]!
  406f74:	umulh	x2, x0, x1
  406f78:	mov	x29, sp
  406f7c:	str	x19, [sp, #16]
  406f80:	mul	x19, x0, x1
  406f84:	cmp	x2, #0x0
  406f88:	cset	x0, ne  // ne = any
  406f8c:	tbnz	x19, #63, 406fb4 <__fxstatat@plt+0x56e4>
  406f90:	cbnz	x0, 406fb4 <__fxstatat@plt+0x56e4>
  406f94:	mov	x0, x19
  406f98:	bl	401610 <malloc@plt>
  406f9c:	cmp	x0, #0x0
  406fa0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  406fa4:	b.ne	406fb4 <__fxstatat@plt+0x56e4>  // b.any
  406fa8:	ldr	x19, [sp, #16]
  406fac:	ldp	x29, x30, [sp], #32
  406fb0:	ret
  406fb4:	bl	4072d0 <__fxstatat@plt+0x5a00>
  406fb8:	stp	x29, x30, [sp, #-32]!
  406fbc:	umulh	x4, x1, x2
  406fc0:	mov	x29, sp
  406fc4:	str	x19, [sp, #16]
  406fc8:	mul	x19, x1, x2
  406fcc:	cmp	x4, #0x0
  406fd0:	cset	x1, ne  // ne = any
  406fd4:	tbnz	x19, #63, 40701c <__fxstatat@plt+0x574c>
  406fd8:	cbnz	x1, 40701c <__fxstatat@plt+0x574c>
  406fdc:	cmp	x19, #0x0
  406fe0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  406fe4:	b.ne	407008 <__fxstatat@plt+0x5738>  // b.any
  406fe8:	mov	x1, x19
  406fec:	bl	4016b0 <realloc@plt>
  406ff0:	cmp	x0, #0x0
  406ff4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  406ff8:	b.ne	40701c <__fxstatat@plt+0x574c>  // b.any
  406ffc:	ldr	x19, [sp, #16]
  407000:	ldp	x29, x30, [sp], #32
  407004:	ret
  407008:	bl	4017a0 <free@plt>
  40700c:	mov	x0, #0x0                   	// #0
  407010:	ldr	x19, [sp, #16]
  407014:	ldp	x29, x30, [sp], #32
  407018:	ret
  40701c:	bl	4072d0 <__fxstatat@plt+0x5a00>
  407020:	stp	x29, x30, [sp, #-32]!
  407024:	mov	x4, x0
  407028:	mov	x29, sp
  40702c:	ldr	x3, [x1]
  407030:	str	x19, [sp, #16]
  407034:	cbz	x0, 407084 <__fxstatat@plt+0x57b4>
  407038:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  40703c:	movk	x5, #0x5554
  407040:	udiv	x5, x5, x2
  407044:	cmp	x5, x3
  407048:	b.ls	4070d0 <__fxstatat@plt+0x5800>  // b.plast
  40704c:	add	x19, x3, #0x1
  407050:	add	x19, x19, x3, lsr #1
  407054:	str	x19, [x1]
  407058:	mul	x19, x2, x19
  40705c:	cbz	x19, 4070bc <__fxstatat@plt+0x57ec>
  407060:	mov	x0, x4
  407064:	mov	x1, x19
  407068:	bl	4016b0 <realloc@plt>
  40706c:	cmp	x0, #0x0
  407070:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407074:	b.ne	4070d0 <__fxstatat@plt+0x5800>  // b.any
  407078:	ldr	x19, [sp, #16]
  40707c:	ldp	x29, x30, [sp], #32
  407080:	ret
  407084:	cbz	x3, 4070a8 <__fxstatat@plt+0x57d8>
  407088:	umulh	x0, x3, x2
  40708c:	mul	x19, x3, x2
  407090:	cmp	x0, #0x0
  407094:	cset	x0, ne  // ne = any
  407098:	tbnz	x19, #63, 4070d0 <__fxstatat@plt+0x5800>
  40709c:	cbnz	x0, 4070d0 <__fxstatat@plt+0x5800>
  4070a0:	str	x3, [x1]
  4070a4:	b	407060 <__fxstatat@plt+0x5790>
  4070a8:	mov	x3, #0x80                  	// #128
  4070ac:	cmp	x2, x3
  4070b0:	udiv	x3, x3, x2
  4070b4:	cinc	x3, x3, hi  // hi = pmore
  4070b8:	b	407088 <__fxstatat@plt+0x57b8>
  4070bc:	bl	4017a0 <free@plt>
  4070c0:	mov	x0, #0x0                   	// #0
  4070c4:	ldr	x19, [sp, #16]
  4070c8:	ldp	x29, x30, [sp], #32
  4070cc:	ret
  4070d0:	bl	4072d0 <__fxstatat@plt+0x5a00>
  4070d4:	nop
  4070d8:	stp	x29, x30, [sp, #-32]!
  4070dc:	mov	x29, sp
  4070e0:	str	x19, [sp, #16]
  4070e4:	mov	x19, x0
  4070e8:	bl	401610 <malloc@plt>
  4070ec:	cmp	x0, #0x0
  4070f0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4070f4:	b.ne	407104 <__fxstatat@plt+0x5834>  // b.any
  4070f8:	ldr	x19, [sp, #16]
  4070fc:	ldp	x29, x30, [sp], #32
  407100:	ret
  407104:	bl	4072d0 <__fxstatat@plt+0x5a00>
  407108:	stp	x29, x30, [sp, #-32]!
  40710c:	mov	x29, sp
  407110:	str	x19, [sp, #16]
  407114:	mov	x19, x0
  407118:	bl	401610 <malloc@plt>
  40711c:	cmp	x0, #0x0
  407120:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407124:	b.ne	407134 <__fxstatat@plt+0x5864>  // b.any
  407128:	ldr	x19, [sp, #16]
  40712c:	ldp	x29, x30, [sp], #32
  407130:	ret
  407134:	bl	4072d0 <__fxstatat@plt+0x5a00>
  407138:	stp	x29, x30, [sp, #-32]!
  40713c:	cmp	x1, #0x0
  407140:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  407144:	mov	x29, sp
  407148:	b.ne	407170 <__fxstatat@plt+0x58a0>  // b.any
  40714c:	str	x19, [sp, #16]
  407150:	mov	x19, x1
  407154:	bl	4016b0 <realloc@plt>
  407158:	cmp	x0, #0x0
  40715c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407160:	b.ne	407180 <__fxstatat@plt+0x58b0>  // b.any
  407164:	ldr	x19, [sp, #16]
  407168:	ldp	x29, x30, [sp], #32
  40716c:	ret
  407170:	bl	4017a0 <free@plt>
  407174:	mov	x0, #0x0                   	// #0
  407178:	ldp	x29, x30, [sp], #32
  40717c:	ret
  407180:	bl	4072d0 <__fxstatat@plt+0x5a00>
  407184:	nop
  407188:	stp	x29, x30, [sp, #-16]!
  40718c:	mov	x2, x1
  407190:	mov	x29, sp
  407194:	ldr	x1, [x1]
  407198:	cbz	x0, 4071c8 <__fxstatat@plt+0x58f8>
  40719c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  4071a0:	movk	x3, #0x5553
  4071a4:	cmp	x1, x3
  4071a8:	b.hi	4071dc <__fxstatat@plt+0x590c>  // b.pmore
  4071ac:	add	x3, x1, #0x1
  4071b0:	add	x1, x3, x1, lsr #1
  4071b4:	str	x1, [x2]
  4071b8:	bl	4016b0 <realloc@plt>
  4071bc:	cbz	x0, 4071dc <__fxstatat@plt+0x590c>
  4071c0:	ldp	x29, x30, [sp], #16
  4071c4:	ret
  4071c8:	cmp	x1, #0x0
  4071cc:	cbnz	x1, 4071d8 <__fxstatat@plt+0x5908>
  4071d0:	mov	x1, #0x80                  	// #128
  4071d4:	b	4071b4 <__fxstatat@plt+0x58e4>
  4071d8:	b.ge	4071b4 <__fxstatat@plt+0x58e4>  // b.tcont
  4071dc:	bl	4072d0 <__fxstatat@plt+0x5a00>
  4071e0:	stp	x29, x30, [sp, #-32]!
  4071e4:	mov	x1, #0x1                   	// #1
  4071e8:	mov	x29, sp
  4071ec:	str	x19, [sp, #16]
  4071f0:	mov	x19, x0
  4071f4:	bl	401690 <calloc@plt>
  4071f8:	cmp	x0, #0x0
  4071fc:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407200:	b.ne	407210 <__fxstatat@plt+0x5940>  // b.any
  407204:	ldr	x19, [sp, #16]
  407208:	ldp	x29, x30, [sp], #32
  40720c:	ret
  407210:	bl	4072d0 <__fxstatat@plt+0x5a00>
  407214:	nop
  407218:	umulh	x4, x0, x1
  40721c:	stp	x29, x30, [sp, #-16]!
  407220:	mul	x2, x0, x1
  407224:	cmp	x4, #0x0
  407228:	mov	x29, sp
  40722c:	cset	x3, ne  // ne = any
  407230:	tbnz	x2, #63, 407248 <__fxstatat@plt+0x5978>
  407234:	cbnz	x3, 407248 <__fxstatat@plt+0x5978>
  407238:	bl	401690 <calloc@plt>
  40723c:	cbz	x0, 407248 <__fxstatat@plt+0x5978>
  407240:	ldp	x29, x30, [sp], #16
  407244:	ret
  407248:	bl	4072d0 <__fxstatat@plt+0x5a00>
  40724c:	nop
  407250:	stp	x29, x30, [sp, #-32]!
  407254:	mov	x29, sp
  407258:	stp	x19, x20, [sp, #16]
  40725c:	mov	x19, x1
  407260:	mov	x20, x0
  407264:	mov	x0, x1
  407268:	bl	401610 <malloc@plt>
  40726c:	cmp	x0, #0x0
  407270:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407274:	b.ne	40728c <__fxstatat@plt+0x59bc>  // b.any
  407278:	mov	x2, x19
  40727c:	mov	x1, x20
  407280:	ldp	x19, x20, [sp, #16]
  407284:	ldp	x29, x30, [sp], #32
  407288:	b	401530 <memcpy@plt>
  40728c:	bl	4072d0 <__fxstatat@plt+0x5a00>
  407290:	stp	x29, x30, [sp, #-32]!
  407294:	mov	x29, sp
  407298:	stp	x19, x20, [sp, #16]
  40729c:	mov	x20, x0
  4072a0:	bl	401560 <strlen@plt>
  4072a4:	add	x19, x0, #0x1
  4072a8:	mov	x0, x19
  4072ac:	bl	401610 <malloc@plt>
  4072b0:	cbz	x0, 4072c8 <__fxstatat@plt+0x59f8>
  4072b4:	mov	x2, x19
  4072b8:	mov	x1, x20
  4072bc:	ldp	x19, x20, [sp, #16]
  4072c0:	ldp	x29, x30, [sp], #32
  4072c4:	b	401530 <memcpy@plt>
  4072c8:	bl	4072d0 <__fxstatat@plt+0x5a00>
  4072cc:	nop
  4072d0:	stp	x29, x30, [sp, #-32]!
  4072d4:	adrp	x0, 41f000 <__fxstatat@plt+0x1d730>
  4072d8:	mov	w2, #0x5                   	// #5
  4072dc:	mov	x29, sp
  4072e0:	str	x19, [sp, #16]
  4072e4:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  4072e8:	ldr	w19, [x0, #512]
  4072ec:	add	x1, x1, #0x9d0
  4072f0:	mov	x0, #0x0                   	// #0
  4072f4:	bl	401820 <dcgettext@plt>
  4072f8:	adrp	x2, 40b000 <__fxstatat@plt+0x9730>
  4072fc:	mov	x3, x0
  407300:	add	x2, x2, #0xe70
  407304:	mov	w0, w19
  407308:	mov	w1, #0x0                   	// #0
  40730c:	bl	401580 <error@plt>
  407310:	bl	401710 <abort@plt>
  407314:	nop
  407318:	stp	x29, x30, [sp, #-16]!
  40731c:	orr	w1, w1, #0x200
  407320:	mov	x29, sp
  407324:	bl	408860 <__fxstatat@plt+0x6f90>
  407328:	cbz	x0, 407334 <__fxstatat@plt+0x5a64>
  40732c:	ldp	x29, x30, [sp], #16
  407330:	ret
  407334:	bl	401890 <__errno_location@plt>
  407338:	ldr	w0, [x0]
  40733c:	cmp	w0, #0x16
  407340:	b.eq	407348 <__fxstatat@plt+0x5a78>  // b.none
  407344:	bl	4072d0 <__fxstatat@plt+0x5a00>
  407348:	adrp	x3, 40c000 <__fxstatat@plt+0xa730>
  40734c:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  407350:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  407354:	add	x3, x3, #0xa08
  407358:	add	x1, x1, #0x9e8
  40735c:	add	x0, x0, #0x9f8
  407360:	mov	w2, #0x29                  	// #41
  407364:	bl	401880 <__assert_fail@plt>
  407368:	ldr	w0, [x0, #72]
  40736c:	mov	w2, #0x11                  	// #17
  407370:	and	w0, w0, w2
  407374:	cmp	w0, #0x10
  407378:	b.eq	40739c <__fxstatat@plt+0x5acc>  // b.none
  40737c:	cmp	w0, w2
  407380:	mov	w0, #0x0                   	// #0
  407384:	b.eq	40738c <__fxstatat@plt+0x5abc>  // b.none
  407388:	ret
  40738c:	ldr	x0, [x1, #88]
  407390:	cmp	x0, #0x0
  407394:	cset	w0, ne  // ne = any
  407398:	ret
  40739c:	mov	w0, #0x1                   	// #1
  4073a0:	ret
  4073a4:	nop
  4073a8:	ldr	x3, [x0, #8]
  4073ac:	ldr	x2, [x1, #8]
  4073b0:	cmp	x3, x2
  4073b4:	b.eq	4073c0 <__fxstatat@plt+0x5af0>  // b.none
  4073b8:	mov	w0, #0x0                   	// #0
  4073bc:	ret
  4073c0:	ldr	x2, [x0]
  4073c4:	ldr	x0, [x1]
  4073c8:	cmp	x2, x0
  4073cc:	cset	w0, eq  // eq = none
  4073d0:	ret
  4073d4:	nop
  4073d8:	ldr	x0, [x0, #8]
  4073dc:	udiv	x2, x0, x1
  4073e0:	msub	x0, x2, x1, x0
  4073e4:	ret
  4073e8:	ldr	x0, [x0]
  4073ec:	udiv	x2, x0, x1
  4073f0:	msub	x0, x2, x1, x0
  4073f4:	ret
  4073f8:	ldr	x2, [x0]
  4073fc:	ldr	x0, [x1]
  407400:	cmp	x2, x0
  407404:	cset	w0, eq  // eq = none
  407408:	ret
  40740c:	nop
  407410:	ldr	x2, [x0]
  407414:	mov	w3, #0xffffffff            	// #-1
  407418:	ldr	x0, [x1]
  40741c:	ldr	x2, [x2, #128]
  407420:	ldr	x1, [x0, #128]
  407424:	cmp	x2, x1
  407428:	cset	w0, hi  // hi = pmore
  40742c:	csel	w0, w0, w3, cs  // cs = hs, nlast
  407430:	ret
  407434:	nop
  407438:	stp	x29, x30, [sp, #-48]!
  40743c:	mov	x29, sp
  407440:	stp	x19, x20, [sp, #16]
  407444:	mov	x19, x1
  407448:	mov	x20, x2
  40744c:	stp	x21, x22, [sp, #32]
  407450:	mov	x21, x0
  407454:	ldr	x1, [x0, #56]
  407458:	ldr	x0, [x0, #16]
  40745c:	cmp	x1, x2
  407460:	ldr	x22, [x21, #64]
  407464:	b.cs	40748c <__fxstatat@plt+0x5bbc>  // b.hs, b.nlast
  407468:	add	x1, x2, #0x28
  40746c:	str	x1, [x21, #56]
  407470:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  407474:	cmp	x1, x2
  407478:	b.hi	4074fc <__fxstatat@plt+0x5c2c>  // b.pmore
  40747c:	lsl	x1, x1, #3
  407480:	bl	4016b0 <realloc@plt>
  407484:	cbz	x0, 4074f8 <__fxstatat@plt+0x5c28>
  407488:	str	x0, [x21, #16]
  40748c:	mov	x1, x0
  407490:	cbz	x19, 4074a4 <__fxstatat@plt+0x5bd4>
  407494:	nop
  407498:	str	x19, [x1], #8
  40749c:	ldr	x19, [x19, #16]
  4074a0:	cbnz	x19, 407498 <__fxstatat@plt+0x5bc8>
  4074a4:	mov	x3, x22
  4074a8:	mov	x1, x20
  4074ac:	mov	x2, #0x8                   	// #8
  4074b0:	bl	4015b0 <qsort@plt>
  4074b4:	ldr	x2, [x21, #16]
  4074b8:	subs	x3, x20, #0x1
  4074bc:	mov	x1, x2
  4074c0:	ldr	x0, [x2]
  4074c4:	b.eq	40751c <__fxstatat@plt+0x5c4c>  // b.none
  4074c8:	ldr	x4, [x1]
  4074cc:	subs	x3, x3, #0x1
  4074d0:	ldr	x5, [x1, #8]!
  4074d4:	str	x5, [x4, #16]
  4074d8:	b.ne	4074c8 <__fxstatat@plt+0x5bf8>  // b.any
  4074dc:	add	x20, x2, x20, lsl #3
  4074e0:	ldur	x1, [x20, #-8]
  4074e4:	str	xzr, [x1, #16]
  4074e8:	ldp	x19, x20, [sp, #16]
  4074ec:	ldp	x21, x22, [sp, #32]
  4074f0:	ldp	x29, x30, [sp], #48
  4074f4:	ret
  4074f8:	ldr	x0, [x21, #16]
  4074fc:	bl	4017a0 <free@plt>
  407500:	str	xzr, [x21, #16]
  407504:	mov	x0, x19
  407508:	str	xzr, [x21, #56]
  40750c:	ldp	x19, x20, [sp, #16]
  407510:	ldp	x21, x22, [sp, #32]
  407514:	ldp	x29, x30, [sp], #48
  407518:	ret
  40751c:	mov	x1, x0
  407520:	b	4074e4 <__fxstatat@plt+0x5c14>
  407524:	nop
  407528:	stp	x29, x30, [sp, #-48]!
  40752c:	and	w3, w3, #0xff
  407530:	mov	x29, sp
  407534:	ldr	x5, [x2, #88]
  407538:	stp	x19, x20, [sp, #16]
  40753c:	ldr	w4, [x1]
  407540:	str	x21, [sp, #32]
  407544:	mov	x19, x2
  407548:	mov	x21, x1
  40754c:	add	x20, x2, #0x78
  407550:	ldr	x1, [x2, #48]
  407554:	cbnz	x5, 4075ac <__fxstatat@plt+0x5cdc>
  407558:	tbz	w4, #0, 4075ac <__fxstatat@plt+0x5cdc>
  40755c:	mov	x2, x20
  407560:	mov	w0, #0x0                   	// #0
  407564:	bl	4018a0 <__xstat@plt>
  407568:	cbz	w0, 4075d4 <__fxstatat@plt+0x5d04>
  40756c:	bl	401890 <__errno_location@plt>
  407570:	mov	x21, x0
  407574:	ldr	w0, [x0]
  407578:	cmp	w0, #0x2
  40757c:	b.ne	407614 <__fxstatat@plt+0x5d44>  // b.any
  407580:	ldr	x1, [x19, #48]
  407584:	mov	x2, x20
  407588:	mov	w0, #0x0                   	// #0
  40758c:	bl	401800 <__lxstat@plt>
  407590:	cbnz	w0, 4076b8 <__fxstatat@plt+0x5de8>
  407594:	str	wzr, [x21]
  407598:	mov	w0, #0xd                   	// #13
  40759c:	ldp	x19, x20, [sp, #16]
  4075a0:	ldr	x21, [sp, #32]
  4075a4:	ldp	x29, x30, [sp], #48
  4075a8:	ret
  4075ac:	tst	x4, #0x2
  4075b0:	ccmp	w3, #0x0, #0x0, eq  // eq = none
  4075b4:	b.ne	40755c <__fxstatat@plt+0x5c8c>  // b.any
  4075b8:	mov	x2, x1
  4075bc:	mov	x3, x20
  4075c0:	mov	w1, w0
  4075c4:	mov	w4, #0x100                 	// #256
  4075c8:	mov	w0, #0x0                   	// #0
  4075cc:	bl	4018d0 <__fxstatat@plt>
  4075d0:	cbnz	w0, 40760c <__fxstatat@plt+0x5d3c>
  4075d4:	ldr	w0, [x20, #16]
  4075d8:	and	w0, w0, #0xf000
  4075dc:	cmp	w0, #0x4, lsl #12
  4075e0:	b.eq	40764c <__fxstatat@plt+0x5d7c>  // b.none
  4075e4:	cmp	w0, #0xa, lsl #12
  4075e8:	b.eq	4076c8 <__fxstatat@plt+0x5df8>  // b.none
  4075ec:	cmp	w0, #0x8, lsl #12
  4075f0:	mov	w1, #0x8                   	// #8
  4075f4:	mov	w0, #0x3                   	// #3
  4075f8:	csel	w0, w0, w1, ne  // ne = any
  4075fc:	ldp	x19, x20, [sp, #16]
  407600:	ldr	x21, [sp, #32]
  407604:	ldp	x29, x30, [sp], #48
  407608:	ret
  40760c:	bl	401890 <__errno_location@plt>
  407610:	ldr	w0, [x0]
  407614:	str	w0, [x19, #64]
  407618:	mov	w0, #0xa                   	// #10
  40761c:	stp	xzr, xzr, [x19, #120]
  407620:	stp	xzr, xzr, [x20, #16]
  407624:	stp	xzr, xzr, [x20, #32]
  407628:	stp	xzr, xzr, [x20, #48]
  40762c:	stp	xzr, xzr, [x20, #64]
  407630:	stp	xzr, xzr, [x20, #80]
  407634:	stp	xzr, xzr, [x20, #96]
  407638:	stp	xzr, xzr, [x20, #112]
  40763c:	ldp	x19, x20, [sp, #16]
  407640:	ldr	x21, [sp, #32]
  407644:	ldp	x29, x30, [sp], #48
  407648:	ret
  40764c:	ldr	w1, [x20, #20]
  407650:	cmp	w1, #0x1
  407654:	b.ls	4076c0 <__fxstatat@plt+0x5df0>  // b.plast
  407658:	ldr	x0, [x19, #88]
  40765c:	cmp	x0, #0x0
  407660:	b.le	4076c0 <__fxstatat@plt+0x5df0>
  407664:	ldr	w2, [x21]
  407668:	sub	w0, w1, #0x2
  40766c:	tst	x2, #0x20
  407670:	csel	w1, w0, w1, eq  // eq = none
  407674:	ldrb	w2, [x19, #248]
  407678:	mov	w0, #0x1                   	// #1
  40767c:	str	w1, [x19, #104]
  407680:	cmp	w2, #0x2e
  407684:	b.ne	4075fc <__fxstatat@plt+0x5d2c>  // b.any
  407688:	ldrb	w1, [x19, #249]
  40768c:	cbz	w1, 4076a4 <__fxstatat@plt+0x5dd4>
  407690:	ldr	w1, [x19, #248]
  407694:	mov	w2, #0x2e00                	// #11776
  407698:	and	w1, w1, #0xffff00
  40769c:	cmp	w1, w2
  4076a0:	b.ne	4075fc <__fxstatat@plt+0x5d2c>  // b.any
  4076a4:	ldr	x1, [x19, #88]
  4076a8:	mov	w0, #0x5                   	// #5
  4076ac:	cmp	x1, #0x0
  4076b0:	csinc	w0, w0, wzr, ne  // ne = any
  4076b4:	b	4075fc <__fxstatat@plt+0x5d2c>
  4076b8:	ldr	w0, [x21]
  4076bc:	b	407614 <__fxstatat@plt+0x5d44>
  4076c0:	mov	w1, #0xffffffff            	// #-1
  4076c4:	b	407674 <__fxstatat@plt+0x5da4>
  4076c8:	mov	w0, #0xc                   	// #12
  4076cc:	b	4075fc <__fxstatat@plt+0x5d2c>
  4076d0:	stp	x29, x30, [sp, #-48]!
  4076d4:	mov	w3, #0x102                 	// #258
  4076d8:	tst	w0, w3
  4076dc:	mov	x29, sp
  4076e0:	b.ne	407718 <__fxstatat@plt+0x5e48>  // b.any
  4076e4:	ldr	x0, [x2, #8]
  4076e8:	cbz	x0, 407710 <__fxstatat@plt+0x5e40>
  4076ec:	ldr	x3, [x0, #88]
  4076f0:	tbnz	x3, #63, 407710 <__fxstatat@plt+0x5e40>
  4076f4:	ldr	x1, [x1]
  4076f8:	ldr	x3, [x1, #16]
  4076fc:	cbz	x3, 40775c <__fxstatat@plt+0x5e8c>
  407700:	ldr	x4, [x1]
  407704:	ldr	x3, [x2, #128]
  407708:	cmp	x4, x3
  40770c:	b.eq	40773c <__fxstatat@plt+0x5e6c>  // b.none
  407710:	ldp	x29, x30, [sp], #48
  407714:	ret
  407718:	ldr	x0, [x1]
  40771c:	add	x1, sp, #0x10
  407720:	ldur	q0, [x2, #120]
  407724:	str	q0, [sp, #16]
  407728:	bl	40add0 <__fxstatat@plt+0x9500>
  40772c:	cbz	x0, 40775c <__fxstatat@plt+0x5e8c>
  407730:	bl	4017a0 <free@plt>
  407734:	ldp	x29, x30, [sp], #48
  407738:	ret
  40773c:	ldr	x3, [x1, #8]
  407740:	ldr	x2, [x2, #120]
  407744:	cmp	x3, x2
  407748:	b.ne	407710 <__fxstatat@plt+0x5e40>  // b.any
  40774c:	ldur	q0, [x0, #120]
  407750:	ext	v0.16b, v0.16b, v0.16b, #8
  407754:	str	q0, [x1]
  407758:	b	407710 <__fxstatat@plt+0x5e40>
  40775c:	bl	401710 <abort@plt>
  407760:	stp	x29, x30, [sp, #-48]!
  407764:	mov	x29, sp
  407768:	stp	x19, x20, [sp, #16]
  40776c:	mov	x19, x0
  407770:	add	x20, x0, #0x60
  407774:	ldr	w0, [x0, #72]
  407778:	str	x21, [sp, #32]
  40777c:	mov	w21, #0x0                   	// #0
  407780:	tbnz	w0, #2, 4077c8 <__fxstatat@plt+0x5ef8>
  407784:	tbz	w0, #9, 4077fc <__fxstatat@plt+0x5f2c>
  407788:	ldr	w1, [x19, #44]
  40778c:	and	w21, w0, #0x4
  407790:	mov	x0, x20
  407794:	bl	40af68 <__fxstatat@plt+0x9698>
  407798:	tbz	w0, #31, 407810 <__fxstatat@plt+0x5f40>
  40779c:	mov	w0, #0xffffff9c            	// #-100
  4077a0:	str	w0, [x19, #44]
  4077a4:	mov	x0, x20
  4077a8:	bl	40af60 <__fxstatat@plt+0x9690>
  4077ac:	mov	w1, w0
  4077b0:	mov	x0, x20
  4077b4:	tst	w1, #0xff
  4077b8:	b.ne	4077e0 <__fxstatat@plt+0x5f10>  // b.any
  4077bc:	nop
  4077c0:	bl	40afb0 <__fxstatat@plt+0x96e0>
  4077c4:	tbz	w0, #31, 4077f4 <__fxstatat@plt+0x5f24>
  4077c8:	mov	x0, x20
  4077cc:	bl	40af60 <__fxstatat@plt+0x9690>
  4077d0:	mov	w1, w0
  4077d4:	mov	x0, x20
  4077d8:	tst	w1, #0xff
  4077dc:	b.eq	4077c0 <__fxstatat@plt+0x5ef0>  // b.none
  4077e0:	mov	w0, w21
  4077e4:	ldp	x19, x20, [sp, #16]
  4077e8:	ldr	x21, [sp, #32]
  4077ec:	ldp	x29, x30, [sp], #48
  4077f0:	ret
  4077f4:	bl	4016d0 <close@plt>
  4077f8:	b	4077c8 <__fxstatat@plt+0x5ef8>
  4077fc:	ldr	w0, [x19, #40]
  407800:	bl	401590 <fchdir@plt>
  407804:	cmp	w0, #0x0
  407808:	cset	w21, ne  // ne = any
  40780c:	b	4077c8 <__fxstatat@plt+0x5ef8>
  407810:	bl	4016d0 <close@plt>
  407814:	mov	w0, #0xffffff9c            	// #-100
  407818:	str	w0, [x19, #44]
  40781c:	b	4077a4 <__fxstatat@plt+0x5ed4>
  407820:	stp	x29, x30, [sp, #-176]!
  407824:	mov	x29, sp
  407828:	stp	x21, x22, [sp, #32]
  40782c:	ldr	x22, [x0, #80]
  407830:	stp	x19, x20, [sp, #16]
  407834:	mov	x19, x0
  407838:	ldr	w0, [x22, #72]
  40783c:	tbz	w0, #9, 407908 <__fxstatat@plt+0x6038>
  407840:	ldr	x21, [x22, #80]
  407844:	mov	w20, w1
  407848:	cbz	x21, 4078c0 <__fxstatat@plt+0x5ff0>
  40784c:	ldr	x2, [x19, #120]
  407850:	add	x1, sp, #0x38
  407854:	mov	x0, x21
  407858:	str	x2, [sp, #56]
  40785c:	bl	40a100 <__fxstatat@plt+0x8830>
  407860:	cbz	x0, 4078f0 <__fxstatat@plt+0x6020>
  407864:	ldr	x20, [x0, #8]
  407868:	mov	x1, #0x4973                	// #18803
  40786c:	movk	x1, #0x5265, lsl #16
  407870:	mov	w0, #0x2                   	// #2
  407874:	cmp	x20, x1
  407878:	b.eq	40790c <__fxstatat@plt+0x603c>  // b.none
  40787c:	b.le	40795c <__fxstatat@plt+0x608c>
  407880:	mov	x1, #0x5342                	// #21314
  407884:	movk	x1, #0x5846, lsl #16
  407888:	cmp	x20, x1
  40788c:	b.eq	40790c <__fxstatat@plt+0x603c>  // b.none
  407890:	mov	x0, #0x4d42                	// #19778
  407894:	movk	x0, #0xff53, lsl #16
  407898:	cmp	x20, x0
  40789c:	b.eq	407908 <__fxstatat@plt+0x6038>  // b.none
  4078a0:	mov	x0, #0x414f                	// #16719
  4078a4:	movk	x0, #0x5346, lsl #16
  4078a8:	cmp	x20, x0
  4078ac:	cset	w0, ne  // ne = any
  4078b0:	ldp	x19, x20, [sp, #16]
  4078b4:	ldp	x21, x22, [sp, #32]
  4078b8:	ldp	x29, x30, [sp], #176
  4078bc:	ret
  4078c0:	adrp	x4, 401000 <mbrtowc@plt-0x520>
  4078c4:	adrp	x3, 407000 <__fxstatat@plt+0x5730>
  4078c8:	add	x4, x4, #0x7a0
  4078cc:	add	x3, x3, #0x3f8
  4078d0:	adrp	x2, 407000 <__fxstatat@plt+0x5730>
  4078d4:	mov	x1, #0x0                   	// #0
  4078d8:	add	x2, x2, #0x3e8
  4078dc:	mov	x0, #0xd                   	// #13
  4078e0:	bl	40a3e0 <__fxstatat@plt+0x8b10>
  4078e4:	str	x0, [x22, #80]
  4078e8:	mov	x21, x0
  4078ec:	cbnz	x0, 40784c <__fxstatat@plt+0x5f7c>
  4078f0:	tbnz	w20, #31, 407908 <__fxstatat@plt+0x6038>
  4078f4:	mov	w0, w20
  4078f8:	add	x1, sp, #0x38
  4078fc:	bl	401670 <fstatfs@plt>
  407900:	cbz	w0, 40791c <__fxstatat@plt+0x604c>
  407904:	nop
  407908:	mov	w0, #0x0                   	// #0
  40790c:	ldp	x19, x20, [sp, #16]
  407910:	ldp	x21, x22, [sp, #32]
  407914:	ldp	x29, x30, [sp], #176
  407918:	ret
  40791c:	ldr	x20, [sp, #56]
  407920:	cbz	x21, 407868 <__fxstatat@plt+0x5f98>
  407924:	mov	x0, #0x10                  	// #16
  407928:	bl	401610 <malloc@plt>
  40792c:	mov	x22, x0
  407930:	cbz	x0, 407868 <__fxstatat@plt+0x5f98>
  407934:	ldr	x2, [x19, #120]
  407938:	stp	x2, x20, [x22]
  40793c:	mov	x0, x21
  407940:	mov	x1, x22
  407944:	bl	40abb8 <__fxstatat@plt+0x92e8>
  407948:	cbz	x0, 40798c <__fxstatat@plt+0x60bc>
  40794c:	cmp	x22, x0
  407950:	b.ne	40799c <__fxstatat@plt+0x60cc>  // b.any
  407954:	ldr	x20, [sp, #56]
  407958:	b	407868 <__fxstatat@plt+0x5f98>
  40795c:	mov	x0, #0x6969                	// #26985
  407960:	cmp	x20, x0
  407964:	b.eq	407908 <__fxstatat@plt+0x6038>  // b.none
  407968:	mov	x0, #0x9fa0                	// #40864
  40796c:	cmp	x20, x0
  407970:	b.eq	407908 <__fxstatat@plt+0x6038>  // b.none
  407974:	cmp	x20, #0x0
  407978:	cset	w0, ne  // ne = any
  40797c:	ldp	x19, x20, [sp, #16]
  407980:	ldp	x21, x22, [sp, #32]
  407984:	ldp	x29, x30, [sp], #176
  407988:	ret
  40798c:	mov	x0, x22
  407990:	bl	4017a0 <free@plt>
  407994:	ldr	x20, [sp, #56]
  407998:	b	407868 <__fxstatat@plt+0x5f98>
  40799c:	bl	401710 <abort@plt>
  4079a0:	stp	x29, x30, [sp, #-208]!
  4079a4:	mov	x29, sp
  4079a8:	stp	x19, x20, [sp, #16]
  4079ac:	mov	x19, x3
  4079b0:	ldr	w20, [x0, #72]
  4079b4:	stp	x21, x22, [sp, #32]
  4079b8:	and	w4, w20, #0x4
  4079bc:	stp	x23, x24, [sp, #48]
  4079c0:	mov	x24, x0
  4079c4:	mov	w23, w2
  4079c8:	str	x25, [sp, #64]
  4079cc:	mov	x25, x1
  4079d0:	cbz	x3, 4079e0 <__fxstatat@plt+0x6110>
  4079d4:	ldrb	w3, [x3]
  4079d8:	cmp	w3, #0x2e
  4079dc:	b.eq	407a4c <__fxstatat@plt+0x617c>  // b.none
  4079e0:	cbnz	w4, 407b28 <__fxstatat@plt+0x6258>
  4079e4:	tbnz	w23, #31, 407bfc <__fxstatat@plt+0x632c>
  4079e8:	mov	w21, w23
  4079ec:	mov	w22, #0x0                   	// #0
  4079f0:	tbnz	w20, #1, 407aa0 <__fxstatat@plt+0x61d0>
  4079f4:	cbz	x19, 407a04 <__fxstatat@plt+0x6134>
  4079f8:	ldrb	w3, [x19]
  4079fc:	cmp	w3, #0x2e
  407a00:	b.eq	407b6c <__fxstatat@plt+0x629c>  // b.none
  407a04:	tbnz	w20, #9, 407ae0 <__fxstatat@plt+0x6210>
  407a08:	mov	w0, w21
  407a0c:	bl	401590 <fchdir@plt>
  407a10:	mov	w19, w0
  407a14:	tbz	w23, #31, 407b38 <__fxstatat@plt+0x6268>
  407a18:	bl	401890 <__errno_location@plt>
  407a1c:	mov	x20, x0
  407a20:	mov	w0, w21
  407a24:	ldr	w21, [x20]
  407a28:	bl	4016d0 <close@plt>
  407a2c:	str	w21, [x20]
  407a30:	mov	w0, w19
  407a34:	ldp	x19, x20, [sp, #16]
  407a38:	ldp	x21, x22, [sp, #32]
  407a3c:	ldp	x23, x24, [sp, #48]
  407a40:	ldr	x25, [sp, #64]
  407a44:	ldp	x29, x30, [sp], #208
  407a48:	ret
  407a4c:	ldrb	w0, [x19, #1]
  407a50:	cmp	w0, #0x2e
  407a54:	b.ne	4079e0 <__fxstatat@plt+0x6110>  // b.any
  407a58:	ldrb	w0, [x19, #2]
  407a5c:	cbnz	w0, 4079e0 <__fxstatat@plt+0x6110>
  407a60:	cbnz	w4, 407b28 <__fxstatat@plt+0x6258>
  407a64:	tbz	w2, #31, 407c48 <__fxstatat@plt+0x6378>
  407a68:	tbnz	w20, #9, 407b84 <__fxstatat@plt+0x62b4>
  407a6c:	lsl	w3, w20, #11
  407a70:	mov	w1, #0x4900                	// #18688
  407a74:	and	w3, w3, #0x8000
  407a78:	movk	w1, #0x8, lsl #16
  407a7c:	orr	w1, w3, w1
  407a80:	mov	w22, #0x1                   	// #1
  407a84:	mov	x0, x19
  407a88:	bl	409b60 <__fxstatat@plt+0x8290>
  407a8c:	mov	w21, w0
  407a90:	tbnz	w21, #31, 407c40 <__fxstatat@plt+0x6370>
  407a94:	ldr	w20, [x24, #72]
  407a98:	tbz	w20, #1, 4079f4 <__fxstatat@plt+0x6124>
  407a9c:	nop
  407aa0:	add	x2, sp, #0x50
  407aa4:	mov	w1, w21
  407aa8:	mov	w0, #0x0                   	// #0
  407aac:	bl	401810 <__fxstat@plt>
  407ab0:	cbnz	w0, 407b60 <__fxstatat@plt+0x6290>
  407ab4:	ldr	x0, [sp, #80]
  407ab8:	ldr	x1, [x25, #120]
  407abc:	cmp	x1, x0
  407ac0:	b.ne	407b54 <__fxstatat@plt+0x6284>  // b.any
  407ac4:	ldr	x0, [sp, #88]
  407ac8:	ldr	x1, [x25, #128]
  407acc:	cmp	x1, x0
  407ad0:	b.ne	407b54 <__fxstatat@plt+0x6284>  // b.any
  407ad4:	ldr	w20, [x24, #72]
  407ad8:	tbz	w20, #9, 407a08 <__fxstatat@plt+0x6138>
  407adc:	nop
  407ae0:	ldr	w1, [x24, #44]
  407ae4:	mov	w0, #0xffffff9c            	// #-100
  407ae8:	cmp	w21, w1
  407aec:	ccmp	w1, w0, #0x4, eq  // eq = none
  407af0:	b.ne	407c58 <__fxstatat@plt+0x6388>  // b.any
  407af4:	cbz	w22, 407c20 <__fxstatat@plt+0x6350>
  407af8:	tst	x20, #0x4
  407afc:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  407b00:	b.ge	407c34 <__fxstatat@plt+0x6364>  // b.tcont
  407b04:	str	w21, [x24, #44]
  407b08:	mov	w19, #0x0                   	// #0
  407b0c:	mov	w0, w19
  407b10:	ldp	x19, x20, [sp, #16]
  407b14:	ldp	x21, x22, [sp, #32]
  407b18:	ldp	x23, x24, [sp, #48]
  407b1c:	ldr	x25, [sp, #64]
  407b20:	ldp	x29, x30, [sp], #208
  407b24:	ret
  407b28:	tst	x20, #0x200
  407b2c:	mov	w19, #0x0                   	// #0
  407b30:	ccmp	w23, #0x0, #0x1, ne  // ne = any
  407b34:	b.ge	407bc4 <__fxstatat@plt+0x62f4>  // b.tcont
  407b38:	mov	w0, w19
  407b3c:	ldp	x19, x20, [sp, #16]
  407b40:	ldp	x21, x22, [sp, #32]
  407b44:	ldp	x23, x24, [sp, #48]
  407b48:	ldr	x25, [sp, #64]
  407b4c:	ldp	x29, x30, [sp], #208
  407b50:	ret
  407b54:	bl	401890 <__errno_location@plt>
  407b58:	mov	w1, #0x2                   	// #2
  407b5c:	str	w1, [x0]
  407b60:	mov	w19, #0xffffffff            	// #-1
  407b64:	tbz	w23, #31, 407b38 <__fxstatat@plt+0x6268>
  407b68:	b	407a18 <__fxstatat@plt+0x6148>
  407b6c:	ldrb	w0, [x19, #1]
  407b70:	cmp	w0, #0x2e
  407b74:	b.ne	407a04 <__fxstatat@plt+0x6134>  // b.any
  407b78:	ldrb	w0, [x19, #2]
  407b7c:	cbz	w0, 407aa0 <__fxstatat@plt+0x61d0>
  407b80:	b	407a04 <__fxstatat@plt+0x6134>
  407b84:	add	x21, x24, #0x60
  407b88:	mov	x0, x21
  407b8c:	bl	40af60 <__fxstatat@plt+0x9690>
  407b90:	ands	w22, w0, #0xff
  407b94:	b.eq	407bd0 <__fxstatat@plt+0x6300>  // b.none
  407b98:	lsl	w3, w20, #11
  407b9c:	mov	w1, #0x4900                	// #18688
  407ba0:	and	w3, w3, #0x8000
  407ba4:	movk	w1, #0x8, lsl #16
  407ba8:	orr	w1, w3, w1
  407bac:	ldr	w0, [x24, #44]
  407bb0:	mov	w2, w1
  407bb4:	mov	x1, x19
  407bb8:	bl	40b040 <__fxstatat@plt+0x9770>
  407bbc:	mov	w21, w0
  407bc0:	b	407a90 <__fxstatat@plt+0x61c0>
  407bc4:	mov	w0, w23
  407bc8:	bl	4016d0 <close@plt>
  407bcc:	b	407b38 <__fxstatat@plt+0x6268>
  407bd0:	mov	x0, x21
  407bd4:	bl	40afb0 <__fxstatat@plt+0x96e0>
  407bd8:	ldr	w20, [x24, #72]
  407bdc:	mov	w21, w0
  407be0:	mov	w22, #0x1                   	// #1
  407be4:	and	w0, w20, #0x200
  407be8:	tbnz	w21, #31, 407c04 <__fxstatat@plt+0x6334>
  407bec:	mov	w23, w21
  407bf0:	mov	w22, #0x1                   	// #1
  407bf4:	tbz	w20, #1, 407a04 <__fxstatat@plt+0x6134>
  407bf8:	b	407aa0 <__fxstatat@plt+0x61d0>
  407bfc:	and	w0, w20, #0x200
  407c00:	mov	w22, #0x0                   	// #0
  407c04:	lsl	w3, w20, #11
  407c08:	mov	w1, #0x4900                	// #18688
  407c0c:	and	w3, w3, #0x8000
  407c10:	movk	w1, #0x8, lsl #16
  407c14:	orr	w1, w3, w1
  407c18:	cbnz	w0, 407bac <__fxstatat@plt+0x62dc>
  407c1c:	b	407a84 <__fxstatat@plt+0x61b4>
  407c20:	add	x0, x24, #0x60
  407c24:	bl	40af68 <__fxstatat@plt+0x9698>
  407c28:	tbnz	w0, #31, 407b04 <__fxstatat@plt+0x6234>
  407c2c:	bl	4016d0 <close@plt>
  407c30:	b	407b04 <__fxstatat@plt+0x6234>
  407c34:	mov	w0, w1
  407c38:	bl	4016d0 <close@plt>
  407c3c:	b	407b04 <__fxstatat@plt+0x6234>
  407c40:	mov	w19, #0xffffffff            	// #-1
  407c44:	b	407b38 <__fxstatat@plt+0x6268>
  407c48:	mov	w21, w2
  407c4c:	mov	w22, #0x1                   	// #1
  407c50:	tbz	w20, #1, 4079fc <__fxstatat@plt+0x612c>
  407c54:	b	407aa0 <__fxstatat@plt+0x61d0>
  407c58:	bl	401710 <abort@plt>
  407c5c:	nop
  407c60:	stp	x29, x30, [sp, #-320]!
  407c64:	mov	x29, sp
  407c68:	stp	x21, x22, [sp, #32]
  407c6c:	ldr	x22, [x0]
  407c70:	stp	x27, x28, [sp, #80]
  407c74:	mov	x28, x0
  407c78:	stp	x19, x20, [sp, #16]
  407c7c:	ldr	x0, [x22, #24]
  407c80:	str	w1, [sp, #164]
  407c84:	str	x0, [sp, #168]
  407c88:	cbz	x0, 40814c <__fxstatat@plt+0x687c>
  407c8c:	bl	4017f0 <dirfd@plt>
  407c90:	str	w0, [sp, #196]
  407c94:	tbnz	w0, #31, 408710 <__fxstatat@plt+0x6e40>
  407c98:	ldr	x0, [x28, #64]
  407c9c:	stp	x23, x24, [sp, #48]
  407ca0:	cbz	x0, 40866c <__fxstatat@plt+0x6d9c>
  407ca4:	ldr	w0, [x28, #72]
  407ca8:	mov	x1, #0xffffffffffffffff    	// #-1
  407cac:	str	x1, [sp, #144]
  407cb0:	mov	w1, #0x1                   	// #1
  407cb4:	str	w1, [sp, #180]
  407cb8:	ldr	x21, [x22, #72]
  407cbc:	ldr	x2, [x22, #56]
  407cc0:	sub	x1, x21, #0x1
  407cc4:	ldrb	w2, [x2, x1]
  407cc8:	cmp	w2, #0x2f
  407ccc:	b.eq	407cd8 <__fxstatat@plt+0x6408>  // b.none
  407cd0:	mov	x1, x21
  407cd4:	add	x21, x21, #0x1
  407cd8:	str	xzr, [sp, #152]
  407cdc:	tbz	w0, #2, 407cf8 <__fxstatat@plt+0x6428>
  407ce0:	ldr	x0, [x28, #32]
  407ce4:	mov	w2, #0x2f                  	// #47
  407ce8:	add	x3, x0, x1
  407cec:	add	x3, x3, #0x1
  407cf0:	strb	w2, [x0, x1]
  407cf4:	str	x3, [sp, #152]
  407cf8:	ldr	x23, [x28, #48]
  407cfc:	ldr	x0, [x22, #88]
  407d00:	sub	x1, x23, x21
  407d04:	ldr	x24, [x22, #24]
  407d08:	str	x1, [sp, #128]
  407d0c:	add	x1, x0, #0x1
  407d10:	str	x1, [sp, #136]
  407d14:	cbz	x24, 40880c <__fxstatat@plt+0x6f3c>
  407d18:	stp	x25, x26, [sp, #64]
  407d1c:	bl	401890 <__errno_location@plt>
  407d20:	mov	x20, #0x0                   	// #0
  407d24:	str	x0, [sp, #120]
  407d28:	adrp	x0, 401000 <mbrtowc@plt-0x520>
  407d2c:	add	x0, x0, #0x7a0
  407d30:	str	x0, [sp, #184]
  407d34:	mov	x0, x24
  407d38:	mov	x19, #0x0                   	// #0
  407d3c:	stp	xzr, x22, [sp, #104]
  407d40:	str	wzr, [sp, #160]
  407d44:	str	wzr, [sp, #176]
  407d48:	ldr	x1, [sp, #120]
  407d4c:	str	wzr, [x1]
  407d50:	bl	4016a0 <readdir@plt>
  407d54:	mov	x25, x0
  407d58:	cbz	x0, 408534 <__fxstatat@plt+0x6c64>
  407d5c:	ldr	w0, [x28, #72]
  407d60:	tbnz	w0, #5, 407d70 <__fxstatat@plt+0x64a0>
  407d64:	ldrb	w0, [x25, #19]
  407d68:	cmp	w0, #0x2e
  407d6c:	b.eq	408048 <__fxstatat@plt+0x6778>  // b.none
  407d70:	add	x1, x25, #0x13
  407d74:	str	x1, [sp, #96]
  407d78:	mov	x0, x1
  407d7c:	bl	401560 <strlen@plt>
  407d80:	adds	x23, x0, x21
  407d84:	mov	x26, x0
  407d88:	add	x0, x0, #0x100
  407d8c:	cset	x24, cs  // cs = hs, nlast
  407d90:	and	x0, x0, #0xfffffffffffffff8
  407d94:	bl	401610 <malloc@plt>
  407d98:	mov	x27, x0
  407d9c:	cbz	x0, 408834 <__fxstatat@plt+0x6f64>
  407da0:	ldr	x1, [sp, #96]
  407da4:	add	x22, x0, #0xf8
  407da8:	mov	x0, x22
  407dac:	mov	x2, x26
  407db0:	bl	401530 <memcpy@plt>
  407db4:	add	x1, x27, x26
  407db8:	mov	w0, #0x30000               	// #196608
  407dbc:	ldr	x7, [x28, #32]
  407dc0:	strb	wzr, [x1, #248]
  407dc4:	ldr	x1, [sp, #128]
  407dc8:	stp	xzr, xzr, [x27, #24]
  407dcc:	str	xzr, [x27, #40]
  407dd0:	cmp	x1, x26
  407dd4:	str	x7, [x27, #56]
  407dd8:	str	wzr, [x27, #64]
  407ddc:	str	x28, [x27, #80]
  407de0:	str	x26, [x27, #96]
  407de4:	stur	w0, [x27, #110]
  407de8:	b.ls	407f00 <__fxstatat@plt+0x6630>  // b.plast
  407dec:	cbnz	x24, 407f60 <__fxstatat@plt+0x6690>
  407df0:	ldr	w0, [x28, #72]
  407df4:	ldr	x1, [x28]
  407df8:	str	x1, [x27, #8]
  407dfc:	ldr	x1, [x25]
  407e00:	str	x23, [x27, #72]
  407e04:	ldr	x2, [sp, #136]
  407e08:	str	x2, [x27, #88]
  407e0c:	str	x1, [x27, #128]
  407e10:	tbnz	w0, #2, 40801c <__fxstatat@plt+0x674c>
  407e14:	str	x22, [x27, #48]
  407e18:	ldr	x1, [x28, #64]
  407e1c:	cbz	x1, 407e24 <__fxstatat@plt+0x6554>
  407e20:	tbz	w0, #10, 408084 <__fxstatat@plt+0x67b4>
  407e24:	ldrb	w1, [x25, #18]
  407e28:	and	w0, w0, #0x18
  407e2c:	cmp	w0, #0x18
  407e30:	sub	w0, w1, #0x1
  407e34:	b.eq	408060 <__fxstatat@plt+0x6790>  // b.none
  407e38:	mov	w1, #0xb                   	// #11
  407e3c:	strh	w1, [x27, #108]
  407e40:	cmp	w0, #0xb
  407e44:	b.ls	407ff0 <__fxstatat@plt+0x6720>  // b.plast
  407e48:	mov	x1, #0x2                   	// #2
  407e4c:	str	wzr, [x27, #136]
  407e50:	str	x1, [x27, #168]
  407e54:	str	xzr, [x27, #16]
  407e58:	cbz	x19, 408040 <__fxstatat@plt+0x6770>
  407e5c:	ldr	x0, [sp, #104]
  407e60:	str	x27, [x0, #16]
  407e64:	mov	x0, #0x2710                	// #10000
  407e68:	cmp	x20, x0
  407e6c:	b.eq	408008 <__fxstatat@plt+0x6738>  // b.none
  407e70:	ldr	x0, [sp, #144]
  407e74:	add	x20, x20, #0x1
  407e78:	cmp	x20, x0
  407e7c:	b.cs	407e90 <__fxstatat@plt+0x65c0>  // b.hs, b.nlast
  407e80:	str	x27, [sp, #104]
  407e84:	ldr	x0, [sp, #112]
  407e88:	ldr	x0, [x0, #24]
  407e8c:	cbnz	x0, 407d48 <__fxstatat@plt+0x6478>
  407e90:	ldr	x22, [sp, #112]
  407e94:	ldr	w0, [sp, #160]
  407e98:	cbnz	w0, 408578 <__fxstatat@plt+0x6ca8>
  407e9c:	ldr	w0, [x28, #72]
  407ea0:	tbnz	w0, #2, 4083e8 <__fxstatat@plt+0x6b18>
  407ea4:	ldp	x25, x26, [sp, #64]
  407ea8:	ldr	x0, [sp, #168]
  407eac:	cmp	x0, #0x0
  407eb0:	ldr	w0, [sp, #180]
  407eb4:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  407eb8:	b.eq	408380 <__fxstatat@plt+0x6ab0>  // b.none
  407ebc:	ldr	w0, [sp, #164]
  407ec0:	cmp	x20, #0x0
  407ec4:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  407ec8:	b.eq	408414 <__fxstatat@plt+0x6b44>  // b.none
  407ecc:	ldr	w0, [sp, #176]
  407ed0:	cbnz	w0, 408620 <__fxstatat@plt+0x6d50>
  407ed4:	ldr	x0, [x28, #64]
  407ed8:	cmp	x0, #0x0
  407edc:	ccmp	x20, #0x1, #0x4, ne  // ne = any
  407ee0:	b.ne	40841c <__fxstatat@plt+0x6b4c>  // b.any
  407ee4:	mov	x0, x19
  407ee8:	ldp	x19, x20, [sp, #16]
  407eec:	ldp	x21, x22, [sp, #32]
  407ef0:	ldp	x23, x24, [sp, #48]
  407ef4:	ldp	x27, x28, [sp, #80]
  407ef8:	ldp	x29, x30, [sp], #320
  407efc:	ret
  407f00:	ldr	x0, [x28, #48]
  407f04:	add	x1, x0, #0x101
  407f08:	add	x1, x1, x23
  407f0c:	cmp	x0, x1
  407f10:	b.hi	4080a0 <__fxstatat@plt+0x67d0>  // b.pmore
  407f14:	str	x1, [x28, #48]
  407f18:	mov	x0, x7
  407f1c:	str	x7, [sp, #96]
  407f20:	bl	4016b0 <realloc@plt>
  407f24:	ldr	x7, [sp, #96]
  407f28:	cbz	x0, 408840 <__fxstatat@plt+0x6f70>
  407f2c:	str	x0, [x28, #32]
  407f30:	cmp	x7, x0
  407f34:	b.eq	407f50 <__fxstatat@plt+0x6680>  // b.none
  407f38:	ldr	w1, [x28, #72]
  407f3c:	mov	w2, #0x1                   	// #1
  407f40:	str	w2, [sp, #160]
  407f44:	tbz	w1, #2, 407f50 <__fxstatat@plt+0x6680>
  407f48:	add	x0, x0, x21
  407f4c:	str	x0, [sp, #152]
  407f50:	ldr	x0, [x28, #48]
  407f54:	sub	x0, x0, x21
  407f58:	str	x0, [sp, #128]
  407f5c:	cbz	x24, 407df0 <__fxstatat@plt+0x6520>
  407f60:	mov	x0, x27
  407f64:	ldr	x22, [sp, #112]
  407f68:	bl	4017a0 <free@plt>
  407f6c:	cbz	x19, 407fa0 <__fxstatat@plt+0x66d0>
  407f70:	ldp	x20, x0, [x19, #16]
  407f74:	cbz	x0, 407f94 <__fxstatat@plt+0x66c4>
  407f78:	bl	4016c0 <closedir@plt>
  407f7c:	mov	x0, x19
  407f80:	bl	4017a0 <free@plt>
  407f84:	cbz	x20, 407fa0 <__fxstatat@plt+0x66d0>
  407f88:	mov	x19, x20
  407f8c:	ldp	x20, x0, [x19, #16]
  407f90:	cbnz	x0, 407f78 <__fxstatat@plt+0x66a8>
  407f94:	mov	x0, x19
  407f98:	bl	4017a0 <free@plt>
  407f9c:	cbnz	x20, 407f88 <__fxstatat@plt+0x66b8>
  407fa0:	ldr	x0, [x22, #24]
  407fa4:	mov	x19, #0x0                   	// #0
  407fa8:	bl	4016c0 <closedir@plt>
  407fac:	mov	w1, #0x7                   	// #7
  407fb0:	ldr	w0, [x28, #72]
  407fb4:	ldp	x23, x24, [sp, #48]
  407fb8:	orr	w0, w0, #0x2000
  407fbc:	ldp	x25, x26, [sp, #64]
  407fc0:	strh	w1, [x22, #108]
  407fc4:	ldr	x1, [sp, #120]
  407fc8:	str	xzr, [x22, #24]
  407fcc:	str	w0, [x28, #72]
  407fd0:	mov	w0, #0x24                  	// #36
  407fd4:	ldp	x21, x22, [sp, #32]
  407fd8:	str	w0, [x1]
  407fdc:	mov	x0, x19
  407fe0:	ldp	x19, x20, [sp, #16]
  407fe4:	ldp	x27, x28, [sp, #80]
  407fe8:	ldp	x29, x30, [sp], #320
  407fec:	ret
  407ff0:	mov	x1, #0x2                   	// #2
  407ff4:	adrp	x2, 40c000 <__fxstatat@plt+0xa730>
  407ff8:	add	x2, x2, #0xa28
  407ffc:	ldr	w0, [x2, w0, uxtw #2]
  408000:	str	w0, [x27, #136]
  408004:	b	407e50 <__fxstatat@plt+0x6580>
  408008:	ldr	x0, [x28, #64]
  40800c:	cbz	x0, 40823c <__fxstatat@plt+0x696c>
  408010:	mov	x20, #0x2711                	// #10001
  408014:	str	x27, [sp, #104]
  408018:	b	407e84 <__fxstatat@plt+0x65b4>
  40801c:	ldr	x4, [x27, #56]
  408020:	mov	x1, x22
  408024:	ldr	x0, [sp, #152]
  408028:	str	x4, [x27, #48]
  40802c:	ldr	x2, [x27, #96]
  408030:	add	x2, x2, #0x1
  408034:	bl	401540 <memmove@plt>
  408038:	ldr	w0, [x28, #72]
  40803c:	b	407e18 <__fxstatat@plt+0x6548>
  408040:	mov	x19, x27
  408044:	b	407e64 <__fxstatat@plt+0x6594>
  408048:	ldrb	w0, [x25, #20]
  40804c:	cbz	w0, 407e84 <__fxstatat@plt+0x65b4>
  408050:	ldrh	w0, [x25, #20]
  408054:	cmp	w0, #0x2e
  408058:	b.ne	407d70 <__fxstatat@plt+0x64a0>  // b.any
  40805c:	b	407e84 <__fxstatat@plt+0x65b4>
  408060:	and	w1, w1, #0xfffffffb
  408064:	cbz	w1, 407e38 <__fxstatat@plt+0x6568>
  408068:	mov	w1, #0xb                   	// #11
  40806c:	strh	w1, [x27, #108]
  408070:	cmp	w0, #0xb
  408074:	mov	x1, #0x1                   	// #1
  408078:	b.ls	407ff4 <__fxstatat@plt+0x6724>  // b.plast
  40807c:	str	wzr, [x27, #136]
  408080:	b	407e50 <__fxstatat@plt+0x6580>
  408084:	ldr	w0, [x28, #44]
  408088:	mov	x2, x27
  40808c:	add	x1, x28, #0x48
  408090:	mov	w3, #0x0                   	// #0
  408094:	bl	407528 <__fxstatat@plt+0x5c58>
  408098:	strh	w0, [x27, #108]
  40809c:	b	407e54 <__fxstatat@plt+0x6584>
  4080a0:	mov	x0, x7
  4080a4:	ldr	x22, [sp, #112]
  4080a8:	bl	4017a0 <free@plt>
  4080ac:	ldr	x1, [sp, #120]
  4080b0:	mov	w0, #0x24                  	// #36
  4080b4:	mov	w21, w0
  4080b8:	str	xzr, [x28, #32]
  4080bc:	str	w0, [x1]
  4080c0:	mov	x0, x27
  4080c4:	bl	4017a0 <free@plt>
  4080c8:	cbz	x19, 408100 <__fxstatat@plt+0x6830>
  4080cc:	ldp	x20, x0, [x19, #16]
  4080d0:	cbz	x0, 4080f4 <__fxstatat@plt+0x6824>
  4080d4:	nop
  4080d8:	bl	4016c0 <closedir@plt>
  4080dc:	mov	x0, x19
  4080e0:	bl	4017a0 <free@plt>
  4080e4:	cbz	x20, 408100 <__fxstatat@plt+0x6830>
  4080e8:	mov	x19, x20
  4080ec:	ldp	x20, x0, [x19, #16]
  4080f0:	cbnz	x0, 4080d8 <__fxstatat@plt+0x6808>
  4080f4:	mov	x0, x19
  4080f8:	bl	4017a0 <free@plt>
  4080fc:	cbnz	x20, 4080e8 <__fxstatat@plt+0x6818>
  408100:	ldr	x0, [x22, #24]
  408104:	mov	x19, #0x0                   	// #0
  408108:	bl	4016c0 <closedir@plt>
  40810c:	ldr	w0, [x28, #72]
  408110:	mov	w1, #0x7                   	// #7
  408114:	ldp	x23, x24, [sp, #48]
  408118:	orr	w0, w0, #0x2000
  40811c:	ldp	x25, x26, [sp, #64]
  408120:	str	xzr, [x22, #24]
  408124:	strh	w1, [x22, #108]
  408128:	str	w0, [x28, #72]
  40812c:	ldr	x0, [sp, #120]
  408130:	str	w21, [x0]
  408134:	mov	x0, x19
  408138:	ldp	x19, x20, [sp, #16]
  40813c:	ldp	x21, x22, [sp, #32]
  408140:	ldp	x27, x28, [sp, #80]
  408144:	ldp	x29, x30, [sp], #320
  408148:	ret
  40814c:	ldr	w3, [x28, #72]
  408150:	mov	w1, #0x204                 	// #516
  408154:	mov	w0, #0xffffff9c            	// #-100
  408158:	and	w1, w3, w1
  40815c:	cmp	w1, #0x200
  408160:	b.ne	408168 <__fxstatat@plt+0x6898>  // b.any
  408164:	ldr	w0, [x28, #44]
  408168:	and	w2, w3, #0x10
  40816c:	ldr	x1, [x22, #48]
  408170:	tbz	w3, #4, 40817c <__fxstatat@plt+0x68ac>
  408174:	mov	w2, #0x8000                	// #32768
  408178:	tbnz	w3, #0, 40844c <__fxstatat@plt+0x6b7c>
  40817c:	add	x3, sp, #0xc4
  408180:	bl	40b090 <__fxstatat@plt+0x97c0>
  408184:	str	x0, [x22, #24]
  408188:	mov	x19, x0
  40818c:	cbz	x0, 4087d4 <__fxstatat@plt+0x6f04>
  408190:	ldrh	w0, [x22, #108]
  408194:	cmp	w0, #0xb
  408198:	b.eq	408688 <__fxstatat@plt+0x6db8>  // b.none
  40819c:	ldr	w0, [x28, #72]
  4081a0:	tbnz	w0, #8, 408460 <__fxstatat@plt+0x6b90>
  4081a4:	stp	x23, x24, [sp, #48]
  4081a8:	mov	x0, #0x86a0                	// #34464
  4081ac:	ldr	x1, [x28, #64]
  4081b0:	movk	x0, #0x1, lsl #16
  4081b4:	cmp	x1, #0x0
  4081b8:	csinv	x0, x0, xzr, eq  // eq = none
  4081bc:	str	x0, [sp, #144]
  4081c0:	ldr	w0, [sp, #164]
  4081c4:	cmp	w0, #0x2
  4081c8:	b.eq	408660 <__fxstatat@plt+0x6d90>  // b.none
  4081cc:	ldr	w3, [x28, #72]
  4081d0:	ldr	w0, [sp, #196]
  4081d4:	and	w3, w3, #0x38
  4081d8:	cmp	w3, #0x18
  4081dc:	b.eq	4084e8 <__fxstatat@plt+0x6c18>  // b.none
  4081e0:	ldr	w1, [sp, #164]
  4081e4:	cmp	w1, #0x3
  4081e8:	cset	w19, eq  // eq = none
  4081ec:	ldr	w1, [x28, #72]
  4081f0:	tbnz	w1, #9, 4086f8 <__fxstatat@plt+0x6e28>
  4081f4:	tbz	w0, #31, 40850c <__fxstatat@plt+0x6c3c>
  4081f8:	cbz	w19, 408208 <__fxstatat@plt+0x6938>
  4081fc:	bl	401890 <__errno_location@plt>
  408200:	ldr	w0, [x0]
  408204:	str	w0, [x22, #64]
  408208:	ldrh	w1, [x22, #110]
  40820c:	ldr	x0, [x22, #24]
  408210:	orr	w1, w1, #0x1
  408214:	strh	w1, [x22, #110]
  408218:	bl	4016c0 <closedir@plt>
  40821c:	ldr	w0, [x28, #72]
  408220:	str	xzr, [x22, #24]
  408224:	tbz	w0, #9, 408230 <__fxstatat@plt+0x6960>
  408228:	ldr	w1, [sp, #196]
  40822c:	tbz	w1, #31, 408760 <__fxstatat@plt+0x6e90>
  408230:	str	xzr, [x22, #24]
  408234:	str	wzr, [sp, #180]
  408238:	b	407cb8 <__fxstatat@plt+0x63e8>
  40823c:	ldr	x0, [sp, #112]
  408240:	ldr	x23, [x0, #80]
  408244:	ldr	w0, [x23, #72]
  408248:	tbz	w0, #9, 408338 <__fxstatat@plt+0x6a68>
  40824c:	ldr	x20, [x23, #80]
  408250:	ldr	w24, [sp, #196]
  408254:	cbz	x20, 4082b4 <__fxstatat@plt+0x69e4>
  408258:	ldr	x0, [sp, #112]
  40825c:	add	x1, sp, #0xc8
  408260:	ldr	x0, [x0, #120]
  408264:	str	x0, [sp, #200]
  408268:	mov	x0, x20
  40826c:	bl	40a100 <__fxstatat@plt+0x8830>
  408270:	cbz	x0, 4082e0 <__fxstatat@plt+0x6a10>
  408274:	ldr	x23, [x0, #8]
  408278:	mov	x0, #0x1994                	// #6548
  40827c:	movk	x0, #0x102, lsl #16
  408280:	cmp	x23, x0
  408284:	b.eq	4082a4 <__fxstatat@plt+0x69d4>  // b.none
  408288:	mov	x0, #0x4d42                	// #19778
  40828c:	movk	x0, #0xff53, lsl #16
  408290:	cmp	x23, x0
  408294:	b.eq	4082a4 <__fxstatat@plt+0x69d4>  // b.none
  408298:	mov	x0, #0x6969                	// #26985
  40829c:	cmp	x23, x0
  4082a0:	b.ne	408338 <__fxstatat@plt+0x6a68>  // b.any
  4082a4:	mov	x20, #0x2711                	// #10001
  4082a8:	str	x27, [sp, #104]
  4082ac:	str	wzr, [sp, #176]
  4082b0:	b	407e84 <__fxstatat@plt+0x65b4>
  4082b4:	ldr	x4, [sp, #184]
  4082b8:	adrp	x3, 407000 <__fxstatat@plt+0x5730>
  4082bc:	adrp	x2, 407000 <__fxstatat@plt+0x5730>
  4082c0:	add	x3, x3, #0x3f8
  4082c4:	add	x2, x2, #0x3e8
  4082c8:	mov	x1, #0x0                   	// #0
  4082cc:	mov	x0, #0xd                   	// #13
  4082d0:	bl	40a3e0 <__fxstatat@plt+0x8b10>
  4082d4:	str	x0, [x23, #80]
  4082d8:	mov	x20, x0
  4082dc:	cbnz	x0, 408258 <__fxstatat@plt+0x6988>
  4082e0:	tbnz	w24, #31, 408338 <__fxstatat@plt+0x6a68>
  4082e4:	mov	w0, w24
  4082e8:	add	x1, sp, #0xc8
  4082ec:	bl	401670 <fstatfs@plt>
  4082f0:	cbnz	w0, 408338 <__fxstatat@plt+0x6a68>
  4082f4:	ldr	x23, [sp, #200]
  4082f8:	cbz	x20, 408278 <__fxstatat@plt+0x69a8>
  4082fc:	mov	x0, #0x10                  	// #16
  408300:	bl	401610 <malloc@plt>
  408304:	mov	x24, x0
  408308:	cbz	x0, 408278 <__fxstatat@plt+0x69a8>
  40830c:	ldr	x0, [sp, #112]
  408310:	ldr	x1, [x0, #120]
  408314:	stp	x1, x23, [x24]
  408318:	mov	x0, x20
  40831c:	mov	x1, x24
  408320:	bl	40abb8 <__fxstatat@plt+0x92e8>
  408324:	cbz	x0, 408824 <__fxstatat@plt+0x6f54>
  408328:	cmp	x24, x0
  40832c:	b.ne	40885c <__fxstatat@plt+0x6f8c>  // b.any
  408330:	ldr	x23, [sp, #200]
  408334:	b	408278 <__fxstatat@plt+0x69a8>
  408338:	mov	w0, #0x1                   	// #1
  40833c:	str	w0, [sp, #176]
  408340:	b	408010 <__fxstatat@plt+0x6740>
  408344:	ldr	x1, [sp, #168]
  408348:	mov	x19, #0x0                   	// #0
  40834c:	cmp	x1, #0x0
  408350:	ldr	w1, [sp, #180]
  408354:	csel	w1, w1, wzr, eq  // eq = none
  408358:	cbz	w1, 408384 <__fxstatat@plt+0x6ab4>
  40835c:	mov	x20, #0x0                   	// #0
  408360:	str	wzr, [sp, #176]
  408364:	nop
  408368:	cbnz	x0, 4086a8 <__fxstatat@plt+0x6dd8>
  40836c:	mov	x0, x28
  408370:	bl	407760 <__fxstatat@plt+0x5e90>
  408374:	cmp	w0, #0x0
  408378:	cset	w0, ne  // ne = any
  40837c:	cbnz	w0, 408770 <__fxstatat@plt+0x6ea0>
  408380:	cbnz	x20, 407ecc <__fxstatat@plt+0x65fc>
  408384:	ldr	w0, [sp, #164]
  408388:	cmp	w0, #0x3
  40838c:	b.eq	408744 <__fxstatat@plt+0x6e74>  // b.none
  408390:	cbz	x19, 4083c8 <__fxstatat@plt+0x6af8>
  408394:	ldp	x20, x0, [x19, #16]
  408398:	cbz	x0, 4083bc <__fxstatat@plt+0x6aec>
  40839c:	nop
  4083a0:	bl	4016c0 <closedir@plt>
  4083a4:	mov	x0, x19
  4083a8:	bl	4017a0 <free@plt>
  4083ac:	cbz	x20, 4083c8 <__fxstatat@plt+0x6af8>
  4083b0:	mov	x19, x20
  4083b4:	ldp	x20, x0, [x19, #16]
  4083b8:	cbnz	x0, 4083a0 <__fxstatat@plt+0x6ad0>
  4083bc:	mov	x0, x19
  4083c0:	bl	4017a0 <free@plt>
  4083c4:	cbnz	x20, 4083b0 <__fxstatat@plt+0x6ae0>
  4083c8:	ldp	x23, x24, [sp, #48]
  4083cc:	mov	x19, #0x0                   	// #0
  4083d0:	mov	x0, x19
  4083d4:	ldp	x19, x20, [sp, #16]
  4083d8:	ldp	x21, x22, [sp, #32]
  4083dc:	ldp	x27, x28, [sp, #80]
  4083e0:	ldp	x29, x30, [sp], #320
  4083e4:	ret
  4083e8:	ldr	x0, [x28, #48]
  4083ec:	cmp	x20, #0x0
  4083f0:	ldp	x25, x26, [sp, #64]
  4083f4:	ccmp	x0, x21, #0x4, ne  // ne = any
  4083f8:	b.ne	408408 <__fxstatat@plt+0x6b38>  // b.any
  4083fc:	ldr	x0, [sp, #152]
  408400:	sub	x0, x0, #0x1
  408404:	str	x0, [sp, #152]
  408408:	ldr	x0, [sp, #152]
  40840c:	strb	wzr, [x0]
  408410:	b	407ea8 <__fxstatat@plt+0x65d8>
  408414:	ldr	x0, [x22, #88]
  408418:	b	408368 <__fxstatat@plt+0x6a98>
  40841c:	mov	x2, x20
  408420:	mov	x1, x19
  408424:	mov	x0, x28
  408428:	bl	407438 <__fxstatat@plt+0x5b68>
  40842c:	mov	x19, x0
  408430:	mov	x0, x19
  408434:	ldp	x19, x20, [sp, #16]
  408438:	ldp	x21, x22, [sp, #32]
  40843c:	ldp	x23, x24, [sp, #48]
  408440:	ldp	x27, x28, [sp, #80]
  408444:	ldp	x29, x30, [sp], #320
  408448:	ret
  40844c:	ldr	x2, [x22, #88]
  408450:	cmp	x2, #0x0
  408454:	cset	w2, ne  // ne = any
  408458:	lsl	w2, w2, #15
  40845c:	b	40817c <__fxstatat@plt+0x68ac>
  408460:	mov	x2, x22
  408464:	add	x1, x28, #0x58
  408468:	bl	4076d0 <__fxstatat@plt+0x5e00>
  40846c:	ldr	w0, [x28, #44]
  408470:	add	x1, x28, #0x48
  408474:	mov	x2, x22
  408478:	mov	w3, #0x0                   	// #0
  40847c:	bl	407528 <__fxstatat@plt+0x5c58>
  408480:	ldr	w1, [x28, #72]
  408484:	mov	w0, #0x102                 	// #258
  408488:	tst	w1, w0
  40848c:	b.eq	4086d0 <__fxstatat@plt+0x6e00>  // b.none
  408490:	mov	x0, #0x18                  	// #24
  408494:	bl	401610 <malloc@plt>
  408498:	mov	x19, x0
  40849c:	cbz	x0, 4087f8 <__fxstatat@plt+0x6f28>
  4084a0:	mov	x1, x0
  4084a4:	ldr	x0, [x28, #88]
  4084a8:	ldur	q0, [x22, #120]
  4084ac:	str	x22, [x19, #16]
  4084b0:	str	q0, [x19]
  4084b4:	bl	40abb8 <__fxstatat@plt+0x92e8>
  4084b8:	mov	x20, x0
  4084bc:	cmp	x19, x0
  4084c0:	b.eq	4081a4 <__fxstatat@plt+0x68d4>  // b.none
  4084c4:	mov	x0, x19
  4084c8:	bl	4017a0 <free@plt>
  4084cc:	cbz	x20, 4087f8 <__fxstatat@plt+0x6f28>
  4084d0:	stp	x23, x24, [sp, #48]
  4084d4:	mov	w0, #0x2                   	// #2
  4084d8:	ldr	x1, [x20, #16]
  4084dc:	str	x1, [x22]
  4084e0:	strh	w0, [x22, #108]
  4084e4:	b	4081a8 <__fxstatat@plt+0x68d8>
  4084e8:	ldr	w1, [x22, #140]
  4084ec:	cmp	w1, #0x2
  4084f0:	b.ne	4081e0 <__fxstatat@plt+0x6910>  // b.any
  4084f4:	mov	w1, w0
  4084f8:	mov	x0, x22
  4084fc:	bl	407820 <__fxstatat@plt+0x5f50>
  408500:	cbnz	w0, 4087bc <__fxstatat@plt+0x6eec>
  408504:	ldr	w0, [sp, #196]
  408508:	b	4081e0 <__fxstatat@plt+0x6910>
  40850c:	mov	w2, w0
  408510:	mov	x1, x22
  408514:	mov	x0, x28
  408518:	mov	x3, #0x0                   	// #0
  40851c:	bl	4079a0 <__fxstatat@plt+0x60d0>
  408520:	cbnz	w0, 4081f8 <__fxstatat@plt+0x6928>
  408524:	mov	w0, #0x1                   	// #1
  408528:	str	w0, [sp, #180]
  40852c:	ldr	w0, [x28, #72]
  408530:	b	407cb8 <__fxstatat@plt+0x63e8>
  408534:	ldp	x22, x0, [sp, #112]
  408538:	ldr	w0, [x0]
  40853c:	cbz	w0, 408560 <__fxstatat@plt+0x6c90>
  408540:	ldr	x1, [sp, #168]
  408544:	str	w0, [x22, #64]
  408548:	orr	x2, x1, x20
  40854c:	mov	w1, #0x4                   	// #4
  408550:	cmp	x2, #0x0
  408554:	mov	w2, #0x7                   	// #7
  408558:	csel	w1, w1, w2, eq  // eq = none
  40855c:	strh	w1, [x22, #108]
  408560:	ldr	x0, [x22, #24]
  408564:	cbz	x0, 407e94 <__fxstatat@plt+0x65c4>
  408568:	bl	4016c0 <closedir@plt>
  40856c:	str	xzr, [x22, #24]
  408570:	ldr	w0, [sp, #160]
  408574:	cbz	w0, 407e9c <__fxstatat@plt+0x65cc>
  408578:	ldr	x0, [x28, #8]
  40857c:	ldr	x2, [x28, #32]
  408580:	cbz	x0, 4085b0 <__fxstatat@plt+0x6ce0>
  408584:	nop
  408588:	ldr	x1, [x0, #48]
  40858c:	add	x3, x0, #0xf8
  408590:	cmp	x1, x3
  408594:	b.eq	408610 <__fxstatat@plt+0x6d40>  // b.none
  408598:	ldr	x3, [x0, #56]
  40859c:	sub	x1, x1, x3
  4085a0:	add	x1, x2, x1
  4085a4:	stp	x1, x2, [x0, #48]
  4085a8:	ldr	x0, [x0, #16]
  4085ac:	cbnz	x0, 408588 <__fxstatat@plt+0x6cb8>
  4085b0:	ldr	x1, [x19, #88]
  4085b4:	mov	x0, x19
  4085b8:	tbnz	x1, #63, 407e9c <__fxstatat@plt+0x65cc>
  4085bc:	nop
  4085c0:	ldr	x1, [x0, #48]
  4085c4:	add	x3, x0, #0xf8
  4085c8:	cmp	x1, x3
  4085cc:	b.eq	4085e0 <__fxstatat@plt+0x6d10>  // b.none
  4085d0:	ldr	x3, [x0, #56]
  4085d4:	sub	x1, x1, x3
  4085d8:	add	x1, x2, x1
  4085dc:	str	x1, [x0, #48]
  4085e0:	ldr	x1, [x0, #16]
  4085e4:	str	x2, [x0, #56]
  4085e8:	cbz	x1, 4085fc <__fxstatat@plt+0x6d2c>
  4085ec:	ldr	x0, [x1, #88]
  4085f0:	tbnz	x0, #63, 407e9c <__fxstatat@plt+0x65cc>
  4085f4:	mov	x0, x1
  4085f8:	b	4085c0 <__fxstatat@plt+0x6cf0>
  4085fc:	ldr	x1, [x0, #8]
  408600:	ldr	x0, [x1, #88]
  408604:	tbnz	x0, #63, 407e9c <__fxstatat@plt+0x65cc>
  408608:	mov	x0, x1
  40860c:	b	4085c0 <__fxstatat@plt+0x6cf0>
  408610:	str	x2, [x0, #56]
  408614:	ldr	x0, [x0, #16]
  408618:	cbnz	x0, 408588 <__fxstatat@plt+0x6cb8>
  40861c:	b	4085b0 <__fxstatat@plt+0x6ce0>
  408620:	adrp	x0, 407000 <__fxstatat@plt+0x5730>
  408624:	add	x0, x0, #0x410
  408628:	str	x0, [x28, #64]
  40862c:	mov	x2, x20
  408630:	mov	x1, x19
  408634:	mov	x0, x28
  408638:	bl	407438 <__fxstatat@plt+0x5b68>
  40863c:	mov	x19, x0
  408640:	ldp	x23, x24, [sp, #48]
  408644:	str	xzr, [x28, #64]
  408648:	mov	x0, x19
  40864c:	ldp	x19, x20, [sp, #16]
  408650:	ldp	x21, x22, [sp, #32]
  408654:	ldp	x27, x28, [sp, #80]
  408658:	ldp	x29, x30, [sp], #320
  40865c:	ret
  408660:	ldr	w0, [x28, #72]
  408664:	str	wzr, [sp, #180]
  408668:	b	407cb8 <__fxstatat@plt+0x63e8>
  40866c:	mov	x0, #0x86a0                	// #34464
  408670:	movk	x0, #0x1, lsl #16
  408674:	str	x0, [sp, #144]
  408678:	mov	w0, #0x1                   	// #1
  40867c:	str	w0, [sp, #180]
  408680:	ldr	w0, [x28, #72]
  408684:	b	407cb8 <__fxstatat@plt+0x63e8>
  408688:	ldr	w0, [x28, #44]
  40868c:	mov	x2, x22
  408690:	add	x1, x28, #0x48
  408694:	mov	w3, #0x0                   	// #0
  408698:	stp	x23, x24, [sp, #48]
  40869c:	bl	407528 <__fxstatat@plt+0x5c58>
  4086a0:	strh	w0, [x22, #108]
  4086a4:	b	4081a8 <__fxstatat@plt+0x68d8>
  4086a8:	ldr	x1, [x22, #8]
  4086ac:	mov	x0, x28
  4086b0:	adrp	x3, 40c000 <__fxstatat@plt+0xa730>
  4086b4:	mov	w2, #0xffffffff            	// #-1
  4086b8:	add	x3, x3, #0xa18
  4086bc:	bl	4079a0 <__fxstatat@plt+0x60d0>
  4086c0:	cmp	w0, #0x0
  4086c4:	cset	w0, ne  // ne = any
  4086c8:	cbz	w0, 408380 <__fxstatat@plt+0x6ab0>
  4086cc:	b	408770 <__fxstatat@plt+0x6ea0>
  4086d0:	ldr	x0, [x28, #88]
  4086d4:	add	x1, x22, #0x78
  4086d8:	stp	x23, x24, [sp, #48]
  4086dc:	bl	409ab0 <__fxstatat@plt+0x81e0>
  4086e0:	tst	w0, #0xff
  4086e4:	b.eq	4081a8 <__fxstatat@plt+0x68d8>  // b.none
  4086e8:	mov	w0, #0x2                   	// #2
  4086ec:	str	x22, [x22]
  4086f0:	strh	w0, [x22, #108]
  4086f4:	b	4081a8 <__fxstatat@plt+0x68d8>
  4086f8:	mov	w2, #0x3                   	// #3
  4086fc:	mov	w1, #0x406                 	// #1030
  408700:	bl	40b1f8 <__fxstatat@plt+0x9928>
  408704:	str	w0, [sp, #196]
  408708:	tbnz	w0, #31, 4081f8 <__fxstatat@plt+0x6928>
  40870c:	b	40850c <__fxstatat@plt+0x6c3c>
  408710:	ldr	x0, [x22, #24]
  408714:	bl	4016c0 <closedir@plt>
  408718:	str	xzr, [x22, #24]
  40871c:	ldr	w0, [sp, #164]
  408720:	cmp	w0, #0x3
  408724:	b.ne	4083cc <__fxstatat@plt+0x6afc>  // b.any
  408728:	mov	w0, #0x4                   	// #4
  40872c:	strh	w0, [x22, #108]
  408730:	mov	x19, #0x0                   	// #0
  408734:	bl	401890 <__errno_location@plt>
  408738:	ldr	w0, [x0]
  40873c:	str	w0, [x22, #64]
  408740:	b	408134 <__fxstatat@plt+0x6864>
  408744:	ldrh	w0, [x22, #108]
  408748:	cmp	w0, #0x7
  40874c:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  408750:	b.eq	408390 <__fxstatat@plt+0x6ac0>  // b.none
  408754:	mov	w0, #0x6                   	// #6
  408758:	strh	w0, [x22, #108]
  40875c:	b	408390 <__fxstatat@plt+0x6ac0>
  408760:	mov	w0, w1
  408764:	bl	4016d0 <close@plt>
  408768:	ldr	w0, [x28, #72]
  40876c:	b	408230 <__fxstatat@plt+0x6960>
  408770:	ldr	w0, [x28, #72]
  408774:	mov	w1, #0x7                   	// #7
  408778:	strh	w1, [x22, #108]
  40877c:	orr	w0, w0, #0x2000
  408780:	str	w0, [x28, #72]
  408784:	cbz	x19, 4083c8 <__fxstatat@plt+0x6af8>
  408788:	ldp	x20, x0, [x19, #16]
  40878c:	cbz	x0, 4087a8 <__fxstatat@plt+0x6ed8>
  408790:	bl	4016c0 <closedir@plt>
  408794:	mov	x0, x19
  408798:	bl	4017a0 <free@plt>
  40879c:	cbz	x20, 4083c8 <__fxstatat@plt+0x6af8>
  4087a0:	mov	x19, x20
  4087a4:	b	408788 <__fxstatat@plt+0x6eb8>
  4087a8:	mov	x0, x19
  4087ac:	bl	4017a0 <free@plt>
  4087b0:	cbz	x20, 4083c8 <__fxstatat@plt+0x6af8>
  4087b4:	mov	x19, x20
  4087b8:	b	408788 <__fxstatat@plt+0x6eb8>
  4087bc:	ldr	w0, [sp, #164]
  4087c0:	cmp	w0, #0x3
  4087c4:	b.ne	408660 <__fxstatat@plt+0x6d90>  // b.any
  4087c8:	ldr	w0, [sp, #196]
  4087cc:	mov	w19, #0x0                   	// #0
  4087d0:	b	4081ec <__fxstatat@plt+0x691c>
  4087d4:	ldr	w0, [sp, #164]
  4087d8:	cmp	w0, #0x3
  4087dc:	b.ne	4083cc <__fxstatat@plt+0x6afc>  // b.any
  4087e0:	mov	w0, #0x4                   	// #4
  4087e4:	strh	w0, [x22, #108]
  4087e8:	bl	401890 <__errno_location@plt>
  4087ec:	ldr	w0, [x0]
  4087f0:	str	w0, [x22, #64]
  4087f4:	b	408134 <__fxstatat@plt+0x6864>
  4087f8:	bl	401890 <__errno_location@plt>
  4087fc:	mov	x19, #0x0                   	// #0
  408800:	mov	w1, #0xc                   	// #12
  408804:	str	w1, [x0]
  408808:	b	408134 <__fxstatat@plt+0x6864>
  40880c:	ldr	w1, [x28, #72]
  408810:	tbz	w1, #2, 408344 <__fxstatat@plt+0x6a74>
  408814:	mov	x19, #0x0                   	// #0
  408818:	mov	x20, #0x0                   	// #0
  40881c:	str	wzr, [sp, #176]
  408820:	b	4083fc <__fxstatat@plt+0x6b2c>
  408824:	mov	x0, x24
  408828:	bl	4017a0 <free@plt>
  40882c:	ldr	x23, [sp, #200]
  408830:	b	408278 <__fxstatat@plt+0x69a8>
  408834:	ldp	x22, x0, [sp, #112]
  408838:	ldr	w21, [x0]
  40883c:	b	4080c0 <__fxstatat@plt+0x67f0>
  408840:	ldr	x0, [x28, #32]
  408844:	ldr	x22, [sp, #112]
  408848:	bl	4017a0 <free@plt>
  40884c:	ldr	x0, [sp, #120]
  408850:	ldr	w21, [x0]
  408854:	str	xzr, [x28, #32]
  408858:	b	4080c0 <__fxstatat@plt+0x67f0>
  40885c:	bl	401710 <abort@plt>
  408860:	stp	x29, x30, [sp, #-128]!
  408864:	tst	w1, #0xfffff000
  408868:	mov	x29, sp
  40886c:	stp	x19, x20, [sp, #16]
  408870:	b.ne	408c64 <__fxstatat@plt+0x7394>  // b.any
  408874:	stp	x21, x22, [sp, #32]
  408878:	mov	w21, w1
  40887c:	stp	x23, x24, [sp, #48]
  408880:	mov	x24, x0
  408884:	mov	w0, #0x204                 	// #516
  408888:	and	w0, w1, w0
  40888c:	cmp	w0, #0x204
  408890:	b.eq	408b0c <__fxstatat@plt+0x723c>  // b.none
  408894:	mov	w0, #0x12                  	// #18
  408898:	tst	w1, w0
  40889c:	b.eq	408b0c <__fxstatat@plt+0x723c>  // b.none
  4088a0:	mov	x1, #0x1                   	// #1
  4088a4:	mov	x0, #0x80                  	// #128
  4088a8:	stp	x25, x26, [sp, #64]
  4088ac:	mov	x25, x2
  4088b0:	bl	401690 <calloc@plt>
  4088b4:	mov	x19, x0
  4088b8:	cbz	x0, 408d00 <__fxstatat@plt+0x7430>
  4088bc:	and	w0, w21, #0xfffffdff
  4088c0:	tst	x21, #0x2
  4088c4:	ldr	x20, [x24]
  4088c8:	orr	w0, w0, #0x4
  4088cc:	stp	x27, x28, [sp, #80]
  4088d0:	csel	w0, w21, w0, eq  // eq = none
  4088d4:	mov	w1, #0xffffff9c            	// #-100
  4088d8:	str	w1, [x19, #44]
  4088dc:	str	x25, [x19, #64]
  4088e0:	str	w0, [x19, #72]
  4088e4:	cbz	x20, 408b40 <__fxstatat@plt+0x7270>
  4088e8:	mov	x23, x24
  4088ec:	mov	x28, x20
  4088f0:	mov	x22, #0x0                   	// #0
  4088f4:	nop
  4088f8:	mov	x0, x28
  4088fc:	bl	401560 <strlen@plt>
  408900:	ldr	x28, [x23, #8]!
  408904:	cmp	x22, x0
  408908:	csel	x22, x22, x0, cs  // cs = hs, nlast
  40890c:	cbnz	x28, 4088f8 <__fxstatat@plt+0x7028>
  408910:	add	x22, x22, #0x1
  408914:	mov	x0, #0x1000                	// #4096
  408918:	cmp	x22, x0
  40891c:	csel	x22, x22, x0, cs  // cs = hs, nlast
  408920:	add	x0, x22, #0x100
  408924:	str	x0, [x19, #48]
  408928:	bl	401610 <malloc@plt>
  40892c:	cbz	x0, 408ae0 <__fxstatat@plt+0x7210>
  408930:	str	x0, [x19, #32]
  408934:	mov	x0, #0x100                 	// #256
  408938:	bl	401610 <malloc@plt>
  40893c:	mov	x23, x0
  408940:	cbz	x0, 408ad8 <__fxstatat@plt+0x7208>
  408944:	ldr	x2, [x19, #32]
  408948:	mov	x0, #0xffffffffffffffff    	// #-1
  40894c:	mov	w1, #0x30000               	// #196608
  408950:	stp	xzr, xzr, [x23, #24]
  408954:	str	xzr, [x23, #40]
  408958:	str	x2, [x23, #56]
  40895c:	str	wzr, [x23, #64]
  408960:	stp	x19, x0, [x23, #80]
  408964:	str	xzr, [x23, #96]
  408968:	str	w0, [x23, #104]
  40896c:	stur	w1, [x23, #110]
  408970:	strb	wzr, [x23, #248]
  408974:	cbz	x25, 408b34 <__fxstatat@plt+0x7264>
  408978:	ldr	w26, [x19, #72]
  40897c:	ubfx	x0, x26, #10, #1
  408980:	str	x0, [sp, #104]
  408984:	eor	x21, x21, #0x800
  408988:	add	x0, x19, #0x48
  40898c:	mov	x22, #0x0                   	// #0
  408990:	stp	xzr, x0, [sp, #112]
  408994:	ubfx	w21, w21, #11, #1
  408998:	b	4089c4 <__fxstatat@plt+0x70f4>
  40899c:	mov	w0, #0xb                   	// #11
  4089a0:	strh	w0, [x26, #108]
  4089a4:	mov	x0, #0x2                   	// #2
  4089a8:	str	x0, [x26, #168]
  4089ac:	cbz	x25, 408c50 <__fxstatat@plt+0x7380>
  4089b0:	str	x28, [x26, #16]
  4089b4:	mov	x28, x26
  4089b8:	add	x22, x22, #0x1
  4089bc:	ldr	x20, [x24, x22, lsl #3]
  4089c0:	cbz	x20, 408a80 <__fxstatat@plt+0x71b0>
  4089c4:	mov	x0, x20
  4089c8:	bl	401560 <strlen@plt>
  4089cc:	cmp	w21, #0x0
  4089d0:	mov	x27, x0
  4089d4:	ccmp	x0, #0x2, #0x0, ne  // ne = any
  4089d8:	b.hi	408c18 <__fxstatat@plt+0x7348>  // b.pmore
  4089dc:	add	x0, x27, #0x100
  4089e0:	and	x0, x0, #0xfffffffffffffff8
  4089e4:	bl	401610 <malloc@plt>
  4089e8:	mov	x26, x0
  4089ec:	cbz	x0, 408aa8 <__fxstatat@plt+0x71d8>
  4089f0:	add	x3, x0, #0xf8
  4089f4:	mov	x1, x20
  4089f8:	mov	x0, x3
  4089fc:	mov	x2, x27
  408a00:	bl	401530 <memcpy@plt>
  408a04:	mov	x3, x0
  408a08:	add	x1, x26, x27
  408a0c:	cmp	x28, #0x0
  408a10:	ldr	x0, [x19, #32]
  408a14:	strb	wzr, [x1, #248]
  408a18:	ldr	w1, [sp, #104]
  408a1c:	str	x23, [x26, #8]
  408a20:	stp	xzr, xzr, [x26, #24]
  408a24:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  408a28:	stp	xzr, x3, [x26, #40]
  408a2c:	str	x0, [x26, #56]
  408a30:	mov	w0, #0x30000               	// #196608
  408a34:	str	wzr, [x26, #64]
  408a38:	stp	x19, xzr, [x26, #80]
  408a3c:	str	x27, [x26, #96]
  408a40:	stur	w0, [x26, #110]
  408a44:	b.ne	40899c <__fxstatat@plt+0x70cc>  // b.any
  408a48:	ldr	w0, [x19, #44]
  408a4c:	mov	x2, x26
  408a50:	ldr	x1, [sp, #120]
  408a54:	mov	w3, #0x0                   	// #0
  408a58:	bl	407528 <__fxstatat@plt+0x5c58>
  408a5c:	strh	w0, [x26, #108]
  408a60:	cbnz	x25, 4089b0 <__fxstatat@plt+0x70e0>
  408a64:	str	xzr, [x26, #16]
  408a68:	cbnz	x28, 408c54 <__fxstatat@plt+0x7384>
  408a6c:	add	x22, x22, #0x1
  408a70:	str	x26, [sp, #112]
  408a74:	mov	x28, x26
  408a78:	ldr	x20, [x24, x22, lsl #3]
  408a7c:	cbnz	x20, 4089c4 <__fxstatat@plt+0x70f4>
  408a80:	cmp	x25, #0x0
  408a84:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  408a88:	b.ls	408b5c <__fxstatat@plt+0x728c>  // b.plast
  408a8c:	mov	x1, x28
  408a90:	mov	x2, x22
  408a94:	mov	x0, x19
  408a98:	bl	407438 <__fxstatat@plt+0x5b68>
  408a9c:	mov	x28, x0
  408aa0:	b	408b5c <__fxstatat@plt+0x728c>
  408aa4:	str	xzr, [x19]
  408aa8:	cbz	x28, 408ad0 <__fxstatat@plt+0x7200>
  408aac:	nop
  408ab0:	ldp	x20, x1, [x28, #16]
  408ab4:	mov	x0, x28
  408ab8:	cbz	x1, 408cf0 <__fxstatat@plt+0x7420>
  408abc:	mov	x0, x1
  408ac0:	bl	4016c0 <closedir@plt>
  408ac4:	mov	x0, x28
  408ac8:	bl	4017a0 <free@plt>
  408acc:	cbnz	x20, 408cf8 <__fxstatat@plt+0x7428>
  408ad0:	mov	x0, x23
  408ad4:	bl	4017a0 <free@plt>
  408ad8:	ldr	x0, [x19, #32]
  408adc:	bl	4017a0 <free@plt>
  408ae0:	mov	x0, x19
  408ae4:	bl	4017a0 <free@plt>
  408ae8:	ldp	x21, x22, [sp, #32]
  408aec:	mov	x19, #0x0                   	// #0
  408af0:	ldp	x23, x24, [sp, #48]
  408af4:	ldp	x25, x26, [sp, #64]
  408af8:	ldp	x27, x28, [sp, #80]
  408afc:	mov	x0, x19
  408b00:	ldp	x19, x20, [sp, #16]
  408b04:	ldp	x29, x30, [sp], #128
  408b08:	ret
  408b0c:	bl	401890 <__errno_location@plt>
  408b10:	mov	x19, #0x0                   	// #0
  408b14:	mov	w1, #0x16                  	// #22
  408b18:	ldp	x21, x22, [sp, #32]
  408b1c:	ldp	x23, x24, [sp, #48]
  408b20:	str	w1, [x0]
  408b24:	mov	x0, x19
  408b28:	ldp	x19, x20, [sp, #16]
  408b2c:	ldp	x29, x30, [sp], #128
  408b30:	ret
  408b34:	mov	w0, #0x1                   	// #1
  408b38:	str	w0, [sp, #104]
  408b3c:	b	408984 <__fxstatat@plt+0x70b4>
  408b40:	mov	x0, #0x1100                	// #4352
  408b44:	str	x0, [x19, #48]
  408b48:	bl	401610 <malloc@plt>
  408b4c:	cbz	x0, 408ae0 <__fxstatat@plt+0x7210>
  408b50:	mov	x23, #0x0                   	// #0
  408b54:	mov	x28, #0x0                   	// #0
  408b58:	str	x0, [x19, #32]
  408b5c:	mov	x0, #0x100                 	// #256
  408b60:	bl	401610 <malloc@plt>
  408b64:	cbz	x0, 408aa4 <__fxstatat@plt+0x71d4>
  408b68:	ldr	x6, [x19, #32]
  408b6c:	mov	w3, #0x9                   	// #9
  408b70:	mov	w2, #0x3                   	// #3
  408b74:	mov	x4, #0x1                   	// #1
  408b78:	str	x0, [x19]
  408b7c:	mov	w1, #0x102                 	// #258
  408b80:	stp	x28, xzr, [x0, #16]
  408b84:	stp	xzr, xzr, [x0, #32]
  408b88:	str	x6, [x0, #56]
  408b8c:	str	wzr, [x0, #64]
  408b90:	stp	x19, x4, [x0, #80]
  408b94:	str	xzr, [x0, #96]
  408b98:	str	w3, [x0, #108]
  408b9c:	strh	w2, [x0, #112]
  408ba0:	strb	wzr, [x0, #248]
  408ba4:	ldr	w0, [x19, #72]
  408ba8:	tst	w0, w1
  408bac:	b.eq	408c84 <__fxstatat@plt+0x73b4>  // b.none
  408bb0:	adrp	x4, 401000 <mbrtowc@plt-0x520>
  408bb4:	adrp	x3, 407000 <__fxstatat@plt+0x5730>
  408bb8:	add	x4, x4, #0x7a0
  408bbc:	add	x3, x3, #0x3a8
  408bc0:	adrp	x2, 407000 <__fxstatat@plt+0x5730>
  408bc4:	mov	x1, #0x0                   	// #0
  408bc8:	add	x2, x2, #0x3d8
  408bcc:	mov	x0, #0x1f                  	// #31
  408bd0:	bl	40a3e0 <__fxstatat@plt+0x8b10>
  408bd4:	str	x0, [x19, #88]
  408bd8:	cbz	x0, 408aa8 <__fxstatat@plt+0x71d8>
  408bdc:	ldr	w0, [x19, #72]
  408be0:	mov	w1, #0x204                 	// #516
  408be4:	tst	w0, w1
  408be8:	b.eq	408c9c <__fxstatat@plt+0x73cc>  // b.none
  408bec:	add	x0, x19, #0x60
  408bf0:	mov	w1, #0xffffffff            	// #-1
  408bf4:	bl	40af40 <__fxstatat@plt+0x9670>
  408bf8:	mov	x0, x19
  408bfc:	ldp	x19, x20, [sp, #16]
  408c00:	ldp	x21, x22, [sp, #32]
  408c04:	ldp	x23, x24, [sp, #48]
  408c08:	ldp	x25, x26, [sp, #64]
  408c0c:	ldp	x27, x28, [sp, #80]
  408c10:	ldp	x29, x30, [sp], #128
  408c14:	ret
  408c18:	add	x0, x20, x0
  408c1c:	sub	x1, x20, #0x2
  408c20:	ldurb	w0, [x0, #-1]
  408c24:	cmp	w0, #0x2f
  408c28:	b.ne	4089dc <__fxstatat@plt+0x710c>  // b.any
  408c2c:	nop
  408c30:	ldrb	w0, [x1, x27]
  408c34:	cmp	w0, #0x2f
  408c38:	b.ne	4089dc <__fxstatat@plt+0x710c>  // b.any
  408c3c:	sub	x27, x27, #0x1
  408c40:	cmp	x27, #0x1
  408c44:	b.ne	408c30 <__fxstatat@plt+0x7360>  // b.any
  408c48:	mov	x0, #0x100                 	// #256
  408c4c:	b	4089e4 <__fxstatat@plt+0x7114>
  408c50:	str	xzr, [x26, #16]
  408c54:	ldr	x0, [sp, #112]
  408c58:	str	x26, [sp, #112]
  408c5c:	str	x26, [x0, #16]
  408c60:	b	4089b8 <__fxstatat@plt+0x70e8>
  408c64:	bl	401890 <__errno_location@plt>
  408c68:	mov	x19, #0x0                   	// #0
  408c6c:	mov	w1, #0x16                  	// #22
  408c70:	str	w1, [x0]
  408c74:	mov	x0, x19
  408c78:	ldp	x19, x20, [sp, #16]
  408c7c:	ldp	x29, x30, [sp], #128
  408c80:	ret
  408c84:	mov	x0, #0x20                  	// #32
  408c88:	bl	401610 <malloc@plt>
  408c8c:	str	x0, [x19, #88]
  408c90:	cbz	x0, 408aa8 <__fxstatat@plt+0x71d8>
  408c94:	bl	409a98 <__fxstatat@plt+0x81c8>
  408c98:	b	408bdc <__fxstatat@plt+0x730c>
  408c9c:	lsl	w1, w0, #11
  408ca0:	mov	w2, #0x4900                	// #18688
  408ca4:	and	w1, w1, #0x8000
  408ca8:	movk	w2, #0x8, lsl #16
  408cac:	orr	w1, w1, w2
  408cb0:	tbz	w0, #9, 408ce0 <__fxstatat@plt+0x7410>
  408cb4:	ldr	w0, [x19, #44]
  408cb8:	mov	w2, w1
  408cbc:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  408cc0:	add	x1, x1, #0xa20
  408cc4:	bl	40b040 <__fxstatat@plt+0x9770>
  408cc8:	str	w0, [x19, #40]
  408ccc:	tbz	w0, #31, 408bec <__fxstatat@plt+0x731c>
  408cd0:	ldr	w0, [x19, #72]
  408cd4:	orr	w0, w0, #0x4
  408cd8:	str	w0, [x19, #72]
  408cdc:	b	408bec <__fxstatat@plt+0x731c>
  408ce0:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  408ce4:	add	x0, x0, #0xa20
  408ce8:	bl	409b60 <__fxstatat@plt+0x8290>
  408cec:	b	408cc8 <__fxstatat@plt+0x73f8>
  408cf0:	bl	4017a0 <free@plt>
  408cf4:	cbz	x20, 408ad0 <__fxstatat@plt+0x7200>
  408cf8:	mov	x28, x20
  408cfc:	b	408ab0 <__fxstatat@plt+0x71e0>
  408d00:	ldp	x21, x22, [sp, #32]
  408d04:	ldp	x23, x24, [sp, #48]
  408d08:	ldp	x25, x26, [sp, #64]
  408d0c:	b	408afc <__fxstatat@plt+0x722c>
  408d10:	stp	x29, x30, [sp, #-48]!
  408d14:	mov	x29, sp
  408d18:	stp	x19, x20, [sp, #16]
  408d1c:	mov	x20, x0
  408d20:	ldr	x0, [x0]
  408d24:	str	x21, [sp, #32]
  408d28:	cbz	x0, 408d70 <__fxstatat@plt+0x74a0>
  408d2c:	ldr	x1, [x0, #88]
  408d30:	tbnz	x1, #63, 408ec0 <__fxstatat@plt+0x75f0>
  408d34:	ldr	x19, [x0, #16]
  408d38:	cbz	x19, 408d58 <__fxstatat@plt+0x7488>
  408d3c:	nop
  408d40:	bl	4017a0 <free@plt>
  408d44:	ldr	x0, [x19, #88]
  408d48:	tbnz	x0, #63, 408d68 <__fxstatat@plt+0x7498>
  408d4c:	mov	x0, x19
  408d50:	ldr	x19, [x0, #16]
  408d54:	cbnz	x19, 408d40 <__fxstatat@plt+0x7470>
  408d58:	ldr	x19, [x0, #8]
  408d5c:	bl	4017a0 <free@plt>
  408d60:	ldr	x0, [x19, #88]
  408d64:	tbz	x0, #63, 408d4c <__fxstatat@plt+0x747c>
  408d68:	mov	x0, x19
  408d6c:	bl	4017a0 <free@plt>
  408d70:	ldr	x19, [x20, #8]
  408d74:	cbz	x19, 408db4 <__fxstatat@plt+0x74e4>
  408d78:	ldp	x21, x1, [x19, #16]
  408d7c:	mov	x0, x19
  408d80:	cbz	x1, 408dac <__fxstatat@plt+0x74dc>
  408d84:	nop
  408d88:	mov	x0, x1
  408d8c:	bl	4016c0 <closedir@plt>
  408d90:	mov	x0, x19
  408d94:	bl	4017a0 <free@plt>
  408d98:	cbz	x21, 408db4 <__fxstatat@plt+0x74e4>
  408d9c:	mov	x19, x21
  408da0:	mov	x0, x19
  408da4:	ldp	x21, x1, [x19, #16]
  408da8:	cbnz	x1, 408d88 <__fxstatat@plt+0x74b8>
  408dac:	bl	4017a0 <free@plt>
  408db0:	cbnz	x21, 408d9c <__fxstatat@plt+0x74cc>
  408db4:	ldr	x0, [x20, #16]
  408db8:	bl	4017a0 <free@plt>
  408dbc:	ldr	x0, [x20, #32]
  408dc0:	bl	4017a0 <free@plt>
  408dc4:	ldr	w0, [x20, #72]
  408dc8:	tbz	w0, #9, 408e50 <__fxstatat@plt+0x7580>
  408dcc:	ldr	w0, [x20, #44]
  408dd0:	tbz	w0, #31, 408e7c <__fxstatat@plt+0x75ac>
  408dd4:	mov	w21, #0x0                   	// #0
  408dd8:	add	x19, x20, #0x60
  408ddc:	b	408de8 <__fxstatat@plt+0x7518>
  408de0:	bl	40afb0 <__fxstatat@plt+0x96e0>
  408de4:	tbz	w0, #31, 408e48 <__fxstatat@plt+0x7578>
  408de8:	mov	x0, x19
  408dec:	bl	40af60 <__fxstatat@plt+0x9690>
  408df0:	mov	w1, w0
  408df4:	mov	x0, x19
  408df8:	tst	w1, #0xff
  408dfc:	b.eq	408de0 <__fxstatat@plt+0x7510>  // b.none
  408e00:	ldr	x0, [x20, #80]
  408e04:	cbz	x0, 408e0c <__fxstatat@plt+0x753c>
  408e08:	bl	40a6d8 <__fxstatat@plt+0x8e08>
  408e0c:	ldr	w2, [x20, #72]
  408e10:	mov	w1, #0x102                 	// #258
  408e14:	ldr	x0, [x20, #88]
  408e18:	tst	w2, w1
  408e1c:	b.eq	408e90 <__fxstatat@plt+0x75c0>  // b.none
  408e20:	cbz	x0, 408e28 <__fxstatat@plt+0x7558>
  408e24:	bl	40a6d8 <__fxstatat@plt+0x8e08>
  408e28:	mov	x0, x20
  408e2c:	bl	4017a0 <free@plt>
  408e30:	cbnz	w21, 408ec8 <__fxstatat@plt+0x75f8>
  408e34:	mov	w0, w21
  408e38:	ldp	x19, x20, [sp, #16]
  408e3c:	ldr	x21, [sp, #32]
  408e40:	ldp	x29, x30, [sp], #48
  408e44:	ret
  408e48:	bl	4016d0 <close@plt>
  408e4c:	b	408de8 <__fxstatat@plt+0x7518>
  408e50:	tbnz	w0, #2, 408dd4 <__fxstatat@plt+0x7504>
  408e54:	ldr	w0, [x20, #40]
  408e58:	bl	401590 <fchdir@plt>
  408e5c:	cbnz	w0, 408e98 <__fxstatat@plt+0x75c8>
  408e60:	ldr	w0, [x20, #40]
  408e64:	bl	4016d0 <close@plt>
  408e68:	cbz	w0, 408dd4 <__fxstatat@plt+0x7504>
  408e6c:	bl	401890 <__errno_location@plt>
  408e70:	mov	x19, x0
  408e74:	ldr	w21, [x19]
  408e78:	b	408dd8 <__fxstatat@plt+0x7508>
  408e7c:	bl	4016d0 <close@plt>
  408e80:	cbz	w0, 408dd4 <__fxstatat@plt+0x7504>
  408e84:	bl	401890 <__errno_location@plt>
  408e88:	ldr	w21, [x0]
  408e8c:	b	408dd8 <__fxstatat@plt+0x7508>
  408e90:	bl	4017a0 <free@plt>
  408e94:	b	408e28 <__fxstatat@plt+0x7558>
  408e98:	bl	401890 <__errno_location@plt>
  408e9c:	ldr	w21, [x0]
  408ea0:	mov	x19, x0
  408ea4:	ldr	w0, [x20, #40]
  408ea8:	bl	4016d0 <close@plt>
  408eac:	cmp	w21, #0x0
  408eb0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  408eb4:	b.eq	408dd8 <__fxstatat@plt+0x7508>  // b.none
  408eb8:	ldr	w21, [x19]
  408ebc:	b	408dd8 <__fxstatat@plt+0x7508>
  408ec0:	mov	x19, x0
  408ec4:	b	408d68 <__fxstatat@plt+0x7498>
  408ec8:	bl	401890 <__errno_location@plt>
  408ecc:	str	w21, [x0]
  408ed0:	mov	w21, #0xffffffff            	// #-1
  408ed4:	b	408e34 <__fxstatat@plt+0x7564>
  408ed8:	stp	x29, x30, [sp, #-48]!
  408edc:	mov	x29, sp
  408ee0:	stp	x19, x20, [sp, #16]
  408ee4:	ldr	x19, [x0]
  408ee8:	cbz	x19, 409100 <__fxstatat@plt+0x7830>
  408eec:	ldr	w1, [x0, #72]
  408ef0:	mov	x20, x0
  408ef4:	tbnz	w1, #13, 409100 <__fxstatat@plt+0x7830>
  408ef8:	ldrh	w0, [x19, #112]
  408efc:	mov	w2, #0x3                   	// #3
  408f00:	strh	w2, [x19, #112]
  408f04:	cmp	w0, #0x1
  408f08:	b.eq	4093a0 <__fxstatat@plt+0x7ad0>  // b.none
  408f0c:	stp	x21, x22, [sp, #32]
  408f10:	cmp	w0, #0x2
  408f14:	ldrh	w2, [x19, #108]
  408f18:	b.eq	409024 <__fxstatat@plt+0x7754>  // b.none
  408f1c:	cmp	w2, #0x1
  408f20:	b.ne	408f48 <__fxstatat@plt+0x7678>  // b.any
  408f24:	b	409114 <__fxstatat@plt+0x7844>
  408f28:	str	x19, [x20]
  408f2c:	mov	x0, x21
  408f30:	bl	4017a0 <free@plt>
  408f34:	ldr	x0, [x19, #88]
  408f38:	cbz	x0, 409190 <__fxstatat@plt+0x78c0>
  408f3c:	ldrh	w0, [x19, #112]
  408f40:	cmp	w0, #0x4
  408f44:	b.ne	409248 <__fxstatat@plt+0x7978>  // b.any
  408f48:	mov	x21, x19
  408f4c:	ldr	x19, [x19, #16]
  408f50:	cbnz	x19, 408f28 <__fxstatat@plt+0x7658>
  408f54:	ldr	x22, [x21, #8]
  408f58:	ldr	x0, [x22, #24]
  408f5c:	cbnz	x0, 409534 <__fxstatat@plt+0x7c64>
  408f60:	str	x22, [x20]
  408f64:	mov	x0, x21
  408f68:	bl	4017a0 <free@plt>
  408f6c:	ldr	x0, [x22, #88]
  408f70:	cmn	x0, #0x1
  408f74:	b.eq	40949c <__fxstatat@plt+0x7bcc>  // b.none
  408f78:	ldrh	w0, [x22, #108]
  408f7c:	cmp	w0, #0xb
  408f80:	b.eq	409754 <__fxstatat@plt+0x7e84>  // b.none
  408f84:	ldr	x1, [x20, #32]
  408f88:	ldr	x0, [x22, #72]
  408f8c:	strb	wzr, [x1, x0]
  408f90:	ldr	x0, [x22, #88]
  408f94:	cbz	x0, 409458 <__fxstatat@plt+0x7b88>
  408f98:	ldrh	w0, [x22, #110]
  408f9c:	tbz	w0, #1, 4090b4 <__fxstatat@plt+0x77e4>
  408fa0:	ldr	w0, [x20, #72]
  408fa4:	ldr	w19, [x22, #68]
  408fa8:	tbnz	w0, #2, 408fdc <__fxstatat@plt+0x770c>
  408fac:	tbz	w0, #9, 4095e8 <__fxstatat@plt+0x7d18>
  408fb0:	ldr	w1, [x20, #44]
  408fb4:	mov	w0, #0xffffff9c            	// #-100
  408fb8:	cmp	w1, w19
  408fbc:	ccmp	w1, w0, #0x4, eq  // eq = none
  408fc0:	b.ne	409754 <__fxstatat@plt+0x7e84>  // b.any
  408fc4:	add	x0, x20, #0x60
  408fc8:	bl	40af68 <__fxstatat@plt+0x9698>
  408fcc:	tbnz	w0, #31, 408fd4 <__fxstatat@plt+0x7704>
  408fd0:	bl	4016d0 <close@plt>
  408fd4:	str	w19, [x20, #44]
  408fd8:	ldr	w19, [x22, #68]
  408fdc:	mov	w0, w19
  408fe0:	bl	4016d0 <close@plt>
  408fe4:	ldr	w0, [x20, #72]
  408fe8:	ldrh	w1, [x22, #108]
  408fec:	cmp	w1, #0x2
  408ff0:	b.eq	409014 <__fxstatat@plt+0x7744>  // b.none
  408ff4:	ldr	w1, [x22, #64]
  408ff8:	cbnz	w1, 4094b8 <__fxstatat@plt+0x7be8>
  408ffc:	mov	w1, #0x6                   	// #6
  409000:	strh	w1, [x22, #108]
  409004:	mov	x2, x22
  409008:	add	x1, x20, #0x58
  40900c:	bl	4076d0 <__fxstatat@plt+0x5e00>
  409010:	ldr	w0, [x20, #72]
  409014:	tbnz	w0, #13, 4090f8 <__fxstatat@plt+0x7828>
  409018:	mov	x19, x22
  40901c:	ldp	x21, x22, [sp, #32]
  409020:	b	409104 <__fxstatat@plt+0x7834>
  409024:	sub	w0, w2, #0xc
  409028:	and	w0, w0, #0xffff
  40902c:	cmp	w0, #0x1
  409030:	b.ls	409320 <__fxstatat@plt+0x7a50>  // b.plast
  409034:	cmp	w2, #0x1
  409038:	b.ne	408f48 <__fxstatat@plt+0x7678>  // b.any
  40903c:	tbz	w1, #6, 409050 <__fxstatat@plt+0x7780>
  409040:	ldr	x0, [x20, #24]
  409044:	ldr	x2, [x19, #120]
  409048:	cmp	x2, x0
  40904c:	b.ne	40911c <__fxstatat@plt+0x784c>  // b.any
  409050:	ldr	x21, [x20, #8]
  409054:	cbz	x21, 4093e4 <__fxstatat@plt+0x7b14>
  409058:	tbnz	w1, #12, 4093bc <__fxstatat@plt+0x7aec>
  40905c:	ldr	x3, [x19, #48]
  409060:	mov	x1, x19
  409064:	mov	x0, x20
  409068:	mov	w2, #0xffffffff            	// #-1
  40906c:	bl	4079a0 <__fxstatat@plt+0x60d0>
  409070:	cbz	w0, 40944c <__fxstatat@plt+0x7b7c>
  409074:	bl	401890 <__errno_location@plt>
  409078:	ldr	w0, [x0]
  40907c:	ldrh	w1, [x19, #110]
  409080:	str	w0, [x19, #64]
  409084:	orr	w1, w1, #0x1
  409088:	strh	w1, [x19, #110]
  40908c:	ldr	x19, [x20, #8]
  409090:	cbz	x19, 4090ac <__fxstatat@plt+0x77dc>
  409094:	mov	x0, x19
  409098:	ldr	x1, [x0, #8]
  40909c:	ldr	x1, [x1, #48]
  4090a0:	str	x1, [x0, #48]
  4090a4:	ldr	x0, [x0, #16]
  4090a8:	cbnz	x0, 409098 <__fxstatat@plt+0x77c8>
  4090ac:	str	xzr, [x20, #8]
  4090b0:	b	409250 <__fxstatat@plt+0x7980>
  4090b4:	tbnz	w0, #0, 409464 <__fxstatat@plt+0x7b94>
  4090b8:	ldr	x1, [x22, #8]
  4090bc:	adrp	x3, 40c000 <__fxstatat@plt+0xa730>
  4090c0:	mov	x0, x20
  4090c4:	add	x3, x3, #0xa18
  4090c8:	mov	w2, #0xffffffff            	// #-1
  4090cc:	bl	4079a0 <__fxstatat@plt+0x60d0>
  4090d0:	cbz	w0, 409464 <__fxstatat@plt+0x7b94>
  4090d4:	bl	401890 <__errno_location@plt>
  4090d8:	ldr	w2, [x0]
  4090dc:	ldr	w1, [x20, #72]
  4090e0:	str	w2, [x22, #64]
  4090e4:	orr	w0, w1, #0x2000
  4090e8:	ldrh	w1, [x22, #108]
  4090ec:	str	w0, [x20, #72]
  4090f0:	cmp	w1, #0x2
  4090f4:	b.ne	408ff4 <__fxstatat@plt+0x7724>  // b.any
  4090f8:	ldp	x21, x22, [sp, #32]
  4090fc:	nop
  409100:	mov	x19, #0x0                   	// #0
  409104:	mov	x0, x19
  409108:	ldp	x19, x20, [sp, #16]
  40910c:	ldp	x29, x30, [sp], #48
  409110:	ret
  409114:	cmp	w0, #0x4
  409118:	b.ne	40903c <__fxstatat@plt+0x776c>  // b.any
  40911c:	ldrh	w0, [x19, #110]
  409120:	tbnz	w0, #1, 40959c <__fxstatat@plt+0x7ccc>
  409124:	ldr	x21, [x20, #8]
  409128:	cbz	x21, 409164 <__fxstatat@plt+0x7894>
  40912c:	ldp	x22, x0, [x21, #16]
  409130:	cbz	x0, 409154 <__fxstatat@plt+0x7884>
  409134:	nop
  409138:	bl	4016c0 <closedir@plt>
  40913c:	mov	x0, x21
  409140:	bl	4017a0 <free@plt>
  409144:	cbz	x22, 409160 <__fxstatat@plt+0x7890>
  409148:	mov	x21, x22
  40914c:	ldp	x22, x0, [x21, #16]
  409150:	cbnz	x0, 409138 <__fxstatat@plt+0x7868>
  409154:	mov	x0, x21
  409158:	bl	4017a0 <free@plt>
  40915c:	cbnz	x22, 409148 <__fxstatat@plt+0x7878>
  409160:	str	xzr, [x20, #8]
  409164:	ldr	w0, [x20, #72]
  409168:	mov	w1, #0x6                   	// #6
  40916c:	strh	w1, [x19, #108]
  409170:	add	x1, x20, #0x58
  409174:	mov	x2, x19
  409178:	bl	4076d0 <__fxstatat@plt+0x5e00>
  40917c:	mov	x0, x19
  409180:	ldp	x19, x20, [sp, #16]
  409184:	ldp	x21, x22, [sp, #32]
  409188:	ldp	x29, x30, [sp], #48
  40918c:	ret
  409190:	mov	x0, x20
  409194:	bl	407760 <__fxstatat@plt+0x5e90>
  409198:	cbnz	w0, 409568 <__fxstatat@plt+0x7c98>
  40919c:	ldr	w2, [x20, #72]
  4091a0:	mov	w1, #0x102                 	// #258
  4091a4:	ldr	x0, [x20, #88]
  4091a8:	tst	w2, w1
  4091ac:	b.eq	409594 <__fxstatat@plt+0x7cc4>  // b.none
  4091b0:	cbz	x0, 4091b8 <__fxstatat@plt+0x78e8>
  4091b4:	bl	40a6d8 <__fxstatat@plt+0x8e08>
  4091b8:	ldr	x2, [x19, #96]
  4091bc:	add	x22, x19, #0xf8
  4091c0:	ldr	x0, [x20, #32]
  4091c4:	str	x2, [x19, #72]
  4091c8:	add	x2, x2, #0x1
  4091cc:	mov	x1, x22
  4091d0:	bl	401540 <memmove@plt>
  4091d4:	mov	x0, x22
  4091d8:	mov	w1, #0x2f                  	// #47
  4091dc:	bl	4016e0 <strrchr@plt>
  4091e0:	cbz	x0, 409210 <__fxstatat@plt+0x7940>
  4091e4:	cmp	x22, x0
  4091e8:	b.eq	40946c <__fxstatat@plt+0x7b9c>  // b.none
  4091ec:	add	x21, x0, #0x1
  4091f0:	mov	x0, x21
  4091f4:	bl	401560 <strlen@plt>
  4091f8:	mov	x1, x21
  4091fc:	mov	x21, x0
  409200:	add	x2, x21, #0x1
  409204:	mov	x0, x22
  409208:	bl	401540 <memmove@plt>
  40920c:	str	x21, [x19, #96]
  409210:	ldr	d0, [x20, #32]
  409214:	mov	w0, #0x102                 	// #258
  409218:	ldr	w1, [x20, #72]
  40921c:	dup	v0.2d, v0.d[0]
  409220:	tst	w1, w0
  409224:	str	q0, [x19, #48]
  409228:	b.ne	40941c <__fxstatat@plt+0x7b4c>  // b.any
  40922c:	mov	x0, #0x20                  	// #32
  409230:	bl	401610 <malloc@plt>
  409234:	str	x0, [x20, #88]
  409238:	cbz	x0, 409290 <__fxstatat@plt+0x79c0>
  40923c:	bl	409a98 <__fxstatat@plt+0x81c8>
  409240:	ldrh	w1, [x19, #108]
  409244:	b	409294 <__fxstatat@plt+0x79c4>
  409248:	cmp	w0, #0x2
  40924c:	b.eq	4095a8 <__fxstatat@plt+0x7cd8>  // b.none
  409250:	ldr	x2, [x19, #8]
  409254:	mov	w4, #0x2f                  	// #47
  409258:	ldr	x3, [x20, #32]
  40925c:	add	x1, x19, #0xf8
  409260:	ldr	x0, [x2, #72]
  409264:	ldr	x5, [x2, #56]
  409268:	sub	x2, x0, #0x1
  40926c:	ldrb	w5, [x5, x2]
  409270:	cmp	w5, #0x2f
  409274:	csel	x2, x2, x0, eq  // eq = none
  409278:	add	x0, x3, x2
  40927c:	add	x0, x0, #0x1
  409280:	strb	w4, [x3, x2]
  409284:	ldr	x2, [x19, #96]
  409288:	add	x2, x2, #0x1
  40928c:	bl	401540 <memmove@plt>
  409290:	ldrh	w1, [x19, #108]
  409294:	str	x19, [x20]
  409298:	cmp	w1, #0xb
  40929c:	b.eq	409350 <__fxstatat@plt+0x7a80>  // b.none
  4092a0:	cmp	w1, #0x1
  4092a4:	b.ne	409364 <__fxstatat@plt+0x7a94>  // b.any
  4092a8:	ldr	x0, [x19, #88]
  4092ac:	cbnz	x0, 4092b8 <__fxstatat@plt+0x79e8>
  4092b0:	ldr	x0, [x19, #120]
  4092b4:	str	x0, [x20, #24]
  4092b8:	ldr	w1, [x20, #72]
  4092bc:	mov	w0, #0x102                 	// #258
  4092c0:	tst	w1, w0
  4092c4:	b.eq	409378 <__fxstatat@plt+0x7aa8>  // b.none
  4092c8:	mov	x0, #0x18                  	// #24
  4092cc:	bl	401610 <malloc@plt>
  4092d0:	mov	x21, x0
  4092d4:	cbz	x0, 409404 <__fxstatat@plt+0x7b34>
  4092d8:	mov	x1, x0
  4092dc:	ldr	x0, [x20, #88]
  4092e0:	ldur	q0, [x19, #120]
  4092e4:	str	x19, [x21, #16]
  4092e8:	str	q0, [x21]
  4092ec:	bl	40abb8 <__fxstatat@plt+0x92e8>
  4092f0:	mov	x20, x0
  4092f4:	cmp	x21, x0
  4092f8:	b.eq	409364 <__fxstatat@plt+0x7a94>  // b.none
  4092fc:	mov	x0, x21
  409300:	bl	4017a0 <free@plt>
  409304:	cbz	x20, 409404 <__fxstatat@plt+0x7b34>
  409308:	ldr	x1, [x20, #16]
  40930c:	mov	w0, #0x2                   	// #2
  409310:	ldp	x21, x22, [sp, #32]
  409314:	str	x1, [x19]
  409318:	strh	w0, [x19, #108]
  40931c:	b	409104 <__fxstatat@plt+0x7834>
  409320:	ldr	w0, [x20, #44]
  409324:	mov	x2, x19
  409328:	add	x1, x20, #0x48
  40932c:	mov	w3, #0x1                   	// #1
  409330:	bl	407528 <__fxstatat@plt+0x5c58>
  409334:	strh	w0, [x19, #108]
  409338:	and	w0, w0, #0xffff
  40933c:	cmp	w0, #0x1
  409340:	b.eq	4095fc <__fxstatat@plt+0x7d2c>  // b.none
  409344:	str	x19, [x20]
  409348:	cmp	w0, #0xb
  40934c:	b.ne	409364 <__fxstatat@plt+0x7a94>  // b.any
  409350:	ldr	x0, [x19, #168]
  409354:	cmp	x0, #0x2
  409358:	b.eq	4094c4 <__fxstatat@plt+0x7bf4>  // b.none
  40935c:	cmp	x0, #0x1
  409360:	b.ne	409754 <__fxstatat@plt+0x7e84>  // b.any
  409364:	ldp	x21, x22, [sp, #32]
  409368:	mov	x0, x19
  40936c:	ldp	x19, x20, [sp, #16]
  409370:	ldp	x29, x30, [sp], #48
  409374:	ret
  409378:	ldr	x0, [x20, #88]
  40937c:	add	x1, x19, #0x78
  409380:	bl	409ab0 <__fxstatat@plt+0x81e0>
  409384:	tst	w0, #0xff
  409388:	b.eq	409364 <__fxstatat@plt+0x7a94>  // b.none
  40938c:	mov	w0, #0x2                   	// #2
  409390:	strh	w0, [x19, #108]
  409394:	ldp	x21, x22, [sp, #32]
  409398:	str	x19, [x19]
  40939c:	b	409104 <__fxstatat@plt+0x7834>
  4093a0:	ldr	w0, [x20, #44]
  4093a4:	add	x1, x20, #0x48
  4093a8:	mov	x2, x19
  4093ac:	mov	w3, #0x0                   	// #0
  4093b0:	bl	407528 <__fxstatat@plt+0x5c58>
  4093b4:	strh	w0, [x19, #108]
  4093b8:	b	409104 <__fxstatat@plt+0x7834>
  4093bc:	and	w1, w1, #0xffffefff
  4093c0:	str	w1, [x20, #72]
  4093c4:	nop
  4093c8:	ldp	x22, x0, [x21, #16]
  4093cc:	cbz	x0, 409580 <__fxstatat@plt+0x7cb0>
  4093d0:	bl	4016c0 <closedir@plt>
  4093d4:	mov	x0, x21
  4093d8:	bl	4017a0 <free@plt>
  4093dc:	cbnz	x22, 40958c <__fxstatat@plt+0x7cbc>
  4093e0:	str	xzr, [x20, #8]
  4093e4:	mov	x0, x20
  4093e8:	mov	w1, #0x3                   	// #3
  4093ec:	bl	407c60 <__fxstatat@plt+0x6390>
  4093f0:	str	x0, [x20, #8]
  4093f4:	cbz	x0, 409478 <__fxstatat@plt+0x7ba8>
  4093f8:	mov	x19, x0
  4093fc:	str	xzr, [x20, #8]
  409400:	b	409250 <__fxstatat@plt+0x7980>
  409404:	bl	401890 <__errno_location@plt>
  409408:	mov	x19, #0x0                   	// #0
  40940c:	mov	w1, #0xc                   	// #12
  409410:	ldp	x21, x22, [sp, #32]
  409414:	str	w1, [x0]
  409418:	b	409104 <__fxstatat@plt+0x7834>
  40941c:	mov	x1, #0x0                   	// #0
  409420:	adrp	x4, 401000 <mbrtowc@plt-0x520>
  409424:	adrp	x3, 407000 <__fxstatat@plt+0x5730>
  409428:	add	x4, x4, #0x7a0
  40942c:	add	x3, x3, #0x3a8
  409430:	adrp	x2, 407000 <__fxstatat@plt+0x5730>
  409434:	mov	x0, #0x1f                  	// #31
  409438:	add	x2, x2, #0x3d8
  40943c:	bl	40a3e0 <__fxstatat@plt+0x8b10>
  409440:	ldrh	w1, [x19, #108]
  409444:	str	x0, [x20, #88]
  409448:	b	409294 <__fxstatat@plt+0x79c4>
  40944c:	ldr	x19, [x20, #8]
  409450:	str	xzr, [x20, #8]
  409454:	b	409250 <__fxstatat@plt+0x7980>
  409458:	mov	x0, x20
  40945c:	bl	407760 <__fxstatat@plt+0x5e90>
  409460:	cbnz	w0, 4090d4 <__fxstatat@plt+0x7804>
  409464:	ldr	w0, [x20, #72]
  409468:	b	408fe8 <__fxstatat@plt+0x7718>
  40946c:	ldrb	w1, [x22, #1]
  409470:	cbz	w1, 409210 <__fxstatat@plt+0x7940>
  409474:	b	4091ec <__fxstatat@plt+0x791c>
  409478:	ldr	w0, [x20, #72]
  40947c:	tbnz	w0, #13, 4090f8 <__fxstatat@plt+0x7828>
  409480:	ldr	w1, [x19, #64]
  409484:	cbz	w1, 409170 <__fxstatat@plt+0x78a0>
  409488:	ldrh	w1, [x19, #108]
  40948c:	cmp	w1, #0x4
  409490:	b.eq	409170 <__fxstatat@plt+0x78a0>  // b.none
  409494:	mov	w1, #0x7                   	// #7
  409498:	b	40916c <__fxstatat@plt+0x789c>
  40949c:	mov	x0, x22
  4094a0:	bl	4017a0 <free@plt>
  4094a4:	bl	401890 <__errno_location@plt>
  4094a8:	ldp	x21, x22, [sp, #32]
  4094ac:	str	wzr, [x0]
  4094b0:	str	xzr, [x20]
  4094b4:	b	409104 <__fxstatat@plt+0x7834>
  4094b8:	mov	w1, #0x7                   	// #7
  4094bc:	strh	w1, [x22, #108]
  4094c0:	b	409014 <__fxstatat@plt+0x7744>
  4094c4:	ldr	x21, [x19, #8]
  4094c8:	ldr	w0, [x20, #44]
  4094cc:	ldr	w1, [x21, #104]
  4094d0:	cbnz	w1, 4094e4 <__fxstatat@plt+0x7c14>
  4094d4:	ldr	w2, [x20, #72]
  4094d8:	and	w2, w2, #0x18
  4094dc:	cmp	w2, #0x18
  4094e0:	b.eq	409668 <__fxstatat@plt+0x7d98>  // b.none
  4094e4:	mov	x2, x19
  4094e8:	add	x1, x20, #0x48
  4094ec:	mov	w3, #0x0                   	// #0
  4094f0:	bl	407528 <__fxstatat@plt+0x5c58>
  4094f4:	ldr	w2, [x19, #136]
  4094f8:	and	w1, w0, #0xffff
  4094fc:	strh	w0, [x19, #108]
  409500:	and	w2, w2, #0xf000
  409504:	cmp	w2, #0x4, lsl #12
  409508:	b.ne	4092a0 <__fxstatat@plt+0x79d0>  // b.any
  40950c:	ldr	x0, [x19, #88]
  409510:	cbz	x0, 409658 <__fxstatat@plt+0x7d88>
  409514:	ldr	w0, [x21, #104]
  409518:	sub	w0, w0, #0x1
  40951c:	cmn	w0, #0x3
  409520:	b.ls	4096ec <__fxstatat@plt+0x7e1c>  // b.plast
  409524:	cmp	w1, #0x1
  409528:	b.eq	4092b8 <__fxstatat@plt+0x79e8>  // b.none
  40952c:	ldp	x21, x22, [sp, #32]
  409530:	b	409368 <__fxstatat@plt+0x7a98>
  409534:	ldr	x3, [x20, #32]
  409538:	mov	w1, #0x3                   	// #3
  40953c:	ldr	x2, [x22, #72]
  409540:	str	x22, [x20]
  409544:	mov	x0, x20
  409548:	strb	wzr, [x3, x2]
  40954c:	bl	407c60 <__fxstatat@plt+0x6390>
  409550:	mov	x1, x0
  409554:	cbnz	x0, 4095d8 <__fxstatat@plt+0x7d08>
  409558:	ldr	w0, [x20, #72]
  40955c:	tbnz	w0, #13, 4090f8 <__fxstatat@plt+0x7828>
  409560:	ldr	x22, [x21, #8]
  409564:	b	408f60 <__fxstatat@plt+0x7690>
  409568:	ldr	w0, [x20, #72]
  40956c:	mov	x19, #0x0                   	// #0
  409570:	ldp	x21, x22, [sp, #32]
  409574:	orr	w0, w0, #0x2000
  409578:	str	w0, [x20, #72]
  40957c:	b	409104 <__fxstatat@plt+0x7834>
  409580:	mov	x0, x21
  409584:	bl	4017a0 <free@plt>
  409588:	cbz	x22, 4093e0 <__fxstatat@plt+0x7b10>
  40958c:	mov	x21, x22
  409590:	b	4093c8 <__fxstatat@plt+0x7af8>
  409594:	bl	4017a0 <free@plt>
  409598:	b	4091b8 <__fxstatat@plt+0x78e8>
  40959c:	ldr	w0, [x19, #68]
  4095a0:	bl	4016d0 <close@plt>
  4095a4:	b	409124 <__fxstatat@plt+0x7854>
  4095a8:	ldr	w0, [x20, #44]
  4095ac:	mov	x2, x19
  4095b0:	add	x1, x20, #0x48
  4095b4:	mov	w3, #0x1                   	// #1
  4095b8:	bl	407528 <__fxstatat@plt+0x5c58>
  4095bc:	strh	w0, [x19, #108]
  4095c0:	and	w0, w0, #0xffff
  4095c4:	cmp	w0, #0x1
  4095c8:	b.eq	40960c <__fxstatat@plt+0x7d3c>  // b.none
  4095cc:	mov	w0, #0x3                   	// #3
  4095d0:	strh	w0, [x19, #112]
  4095d4:	b	409250 <__fxstatat@plt+0x7980>
  4095d8:	mov	x0, x21
  4095dc:	mov	x19, x1
  4095e0:	bl	4017a0 <free@plt>
  4095e4:	b	409250 <__fxstatat@plt+0x7980>
  4095e8:	mov	w0, w19
  4095ec:	bl	401590 <fchdir@plt>
  4095f0:	cbnz	w0, 409684 <__fxstatat@plt+0x7db4>
  4095f4:	ldr	w19, [x22, #68]
  4095f8:	b	408fdc <__fxstatat@plt+0x770c>
  4095fc:	ldr	w0, [x20, #72]
  409600:	tbz	w0, #2, 4096a4 <__fxstatat@plt+0x7dd4>
  409604:	str	x19, [x20]
  409608:	b	4092a8 <__fxstatat@plt+0x79d8>
  40960c:	ldr	w0, [x20, #72]
  409610:	tbnz	w0, #2, 4095cc <__fxstatat@plt+0x7cfc>
  409614:	lsl	w1, w0, #11
  409618:	mov	w2, #0x4900                	// #18688
  40961c:	and	w1, w1, #0x8000
  409620:	movk	w2, #0x8, lsl #16
  409624:	orr	w1, w1, w2
  409628:	tbz	w0, #9, 40972c <__fxstatat@plt+0x7e5c>
  40962c:	ldr	w0, [x20, #44]
  409630:	mov	w2, w1
  409634:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  409638:	add	x1, x1, #0xa20
  40963c:	bl	40b040 <__fxstatat@plt+0x9770>
  409640:	str	w0, [x19, #68]
  409644:	tbnz	w0, #31, 40973c <__fxstatat@plt+0x7e6c>
  409648:	ldrh	w0, [x19, #110]
  40964c:	orr	w0, w0, #0x2
  409650:	strh	w0, [x19, #110]
  409654:	b	4095cc <__fxstatat@plt+0x7cfc>
  409658:	cmp	w1, #0x1
  40965c:	b.eq	4092b0 <__fxstatat@plt+0x79e0>  // b.none
  409660:	ldp	x21, x22, [sp, #32]
  409664:	b	409368 <__fxstatat@plt+0x7a98>
  409668:	mov	w1, w0
  40966c:	mov	x0, x21
  409670:	bl	407820 <__fxstatat@plt+0x5f50>
  409674:	cmp	w0, #0x2
  409678:	b.eq	4096f4 <__fxstatat@plt+0x7e24>  // b.none
  40967c:	ldr	w0, [x20, #44]
  409680:	b	4094e4 <__fxstatat@plt+0x7c14>
  409684:	bl	401890 <__errno_location@plt>
  409688:	ldr	w0, [x0]
  40968c:	ldr	w1, [x20, #72]
  409690:	str	w0, [x22, #64]
  409694:	ldr	w19, [x22, #68]
  409698:	orr	w1, w1, #0x2000
  40969c:	str	w1, [x20, #72]
  4096a0:	b	408fdc <__fxstatat@plt+0x770c>
  4096a4:	lsl	w1, w0, #11
  4096a8:	mov	w2, #0x4900                	// #18688
  4096ac:	and	w1, w1, #0x8000
  4096b0:	movk	w2, #0x8, lsl #16
  4096b4:	orr	w1, w1, w2
  4096b8:	tbz	w0, #9, 4096fc <__fxstatat@plt+0x7e2c>
  4096bc:	ldr	w0, [x20, #44]
  4096c0:	mov	w2, w1
  4096c4:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  4096c8:	add	x1, x1, #0xa20
  4096cc:	bl	40b040 <__fxstatat@plt+0x9770>
  4096d0:	str	w0, [x19, #68]
  4096d4:	tbnz	w0, #31, 40970c <__fxstatat@plt+0x7e3c>
  4096d8:	ldrh	w0, [x19, #110]
  4096dc:	ldrh	w1, [x19, #108]
  4096e0:	orr	w0, w0, #0x2
  4096e4:	strh	w0, [x19, #110]
  4096e8:	b	409294 <__fxstatat@plt+0x79c4>
  4096ec:	str	w0, [x21, #104]
  4096f0:	b	409524 <__fxstatat@plt+0x7c54>
  4096f4:	ldrh	w1, [x19, #108]
  4096f8:	b	4092a0 <__fxstatat@plt+0x79d0>
  4096fc:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  409700:	add	x0, x0, #0xa20
  409704:	bl	409b60 <__fxstatat@plt+0x8290>
  409708:	b	4096d0 <__fxstatat@plt+0x7e00>
  40970c:	bl	401890 <__errno_location@plt>
  409710:	ldr	w0, [x0]
  409714:	mov	w1, #0x7                   	// #7
  409718:	ldp	x21, x22, [sp, #32]
  40971c:	str	w0, [x19, #64]
  409720:	strh	w1, [x19, #108]
  409724:	str	x19, [x20]
  409728:	b	409104 <__fxstatat@plt+0x7834>
  40972c:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  409730:	add	x0, x0, #0xa20
  409734:	bl	409b60 <__fxstatat@plt+0x8290>
  409738:	b	409640 <__fxstatat@plt+0x7d70>
  40973c:	bl	401890 <__errno_location@plt>
  409740:	ldr	w0, [x0]
  409744:	mov	w1, #0x7                   	// #7
  409748:	str	w0, [x19, #64]
  40974c:	strh	w1, [x19, #108]
  409750:	b	4095cc <__fxstatat@plt+0x7cfc>
  409754:	bl	401710 <abort@plt>
  409758:	cmp	w2, #0x4
  40975c:	b.hi	40976c <__fxstatat@plt+0x7e9c>  // b.pmore
  409760:	mov	w0, #0x0                   	// #0
  409764:	strh	w2, [x1, #112]
  409768:	ret
  40976c:	stp	x29, x30, [sp, #-16]!
  409770:	mov	x29, sp
  409774:	bl	401890 <__errno_location@plt>
  409778:	mov	x1, x0
  40977c:	mov	w2, #0x16                  	// #22
  409780:	mov	w0, #0x1                   	// #1
  409784:	str	w2, [x1]
  409788:	ldp	x29, x30, [sp], #16
  40978c:	ret
  409790:	stp	x29, x30, [sp, #-64]!
  409794:	mov	x29, sp
  409798:	stp	x19, x20, [sp, #16]
  40979c:	mov	x19, x0
  4097a0:	stp	x21, x22, [sp, #32]
  4097a4:	mov	w21, w1
  4097a8:	bl	401890 <__errno_location@plt>
  4097ac:	tst	w21, #0xffffefff
  4097b0:	mov	x22, x0
  4097b4:	b.ne	4098fc <__fxstatat@plt+0x802c>  // b.any
  4097b8:	stp	x23, x24, [sp, #48]
  4097bc:	ldr	x24, [x19]
  4097c0:	str	wzr, [x0]
  4097c4:	ldr	w0, [x19, #72]
  4097c8:	tbnz	w0, #13, 409878 <__fxstatat@plt+0x7fa8>
  4097cc:	ldrh	w0, [x24, #108]
  4097d0:	cmp	w0, #0x9
  4097d4:	b.eq	409918 <__fxstatat@plt+0x8048>  // b.none
  4097d8:	cmp	w0, #0x1
  4097dc:	b.ne	409878 <__fxstatat@plt+0x7fa8>  // b.any
  4097e0:	ldr	x20, [x19, #8]
  4097e4:	cbz	x20, 409818 <__fxstatat@plt+0x7f48>
  4097e8:	ldp	x23, x0, [x20, #16]
  4097ec:	cbz	x0, 40980c <__fxstatat@plt+0x7f3c>
  4097f0:	bl	4016c0 <closedir@plt>
  4097f4:	mov	x0, x20
  4097f8:	bl	4017a0 <free@plt>
  4097fc:	cbz	x23, 409818 <__fxstatat@plt+0x7f48>
  409800:	mov	x20, x23
  409804:	ldp	x23, x0, [x20, #16]
  409808:	cbnz	x0, 4097f0 <__fxstatat@plt+0x7f20>
  40980c:	mov	x0, x20
  409810:	bl	4017a0 <free@plt>
  409814:	cbnz	x23, 409800 <__fxstatat@plt+0x7f30>
  409818:	cmp	w21, #0x1, lsl #12
  40981c:	mov	w20, #0x1                   	// #1
  409820:	b.ne	409834 <__fxstatat@plt+0x7f64>  // b.any
  409824:	ldr	w0, [x19, #72]
  409828:	mov	w20, #0x2                   	// #2
  40982c:	orr	w0, w0, #0x1000
  409830:	str	w0, [x19, #72]
  409834:	ldr	x0, [x24, #88]
  409838:	cbnz	x0, 409854 <__fxstatat@plt+0x7f84>
  40983c:	ldr	x0, [x24, #48]
  409840:	ldrb	w0, [x0]
  409844:	cmp	w0, #0x2f
  409848:	b.eq	409854 <__fxstatat@plt+0x7f84>  // b.none
  40984c:	ldr	w0, [x19, #72]
  409850:	tbz	w0, #2, 409890 <__fxstatat@plt+0x7fc0>
  409854:	mov	w1, w20
  409858:	mov	x0, x19
  40985c:	bl	407c60 <__fxstatat@plt+0x6390>
  409860:	ldp	x23, x24, [sp, #48]
  409864:	str	x0, [x19, #8]
  409868:	ldp	x19, x20, [sp, #16]
  40986c:	ldp	x21, x22, [sp, #32]
  409870:	ldp	x29, x30, [sp], #64
  409874:	ret
  409878:	ldp	x23, x24, [sp, #48]
  40987c:	mov	x0, #0x0                   	// #0
  409880:	ldp	x19, x20, [sp, #16]
  409884:	ldp	x21, x22, [sp, #32]
  409888:	ldp	x29, x30, [sp], #64
  40988c:	ret
  409890:	lsl	w1, w0, #11
  409894:	mov	w2, #0x4900                	// #18688
  409898:	and	w1, w1, #0x8000
  40989c:	movk	w2, #0x8, lsl #16
  4098a0:	orr	w1, w1, w2
  4098a4:	tbz	w0, #9, 409930 <__fxstatat@plt+0x8060>
  4098a8:	ldr	w0, [x19, #44]
  4098ac:	mov	w2, w1
  4098b0:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  4098b4:	add	x1, x1, #0xa20
  4098b8:	bl	40b040 <__fxstatat@plt+0x9770>
  4098bc:	mov	w21, w0
  4098c0:	tbnz	w21, #31, 409978 <__fxstatat@plt+0x80a8>
  4098c4:	mov	w1, w20
  4098c8:	mov	x0, x19
  4098cc:	bl	407c60 <__fxstatat@plt+0x6390>
  4098d0:	str	x0, [x19, #8]
  4098d4:	ldr	w1, [x19, #72]
  4098d8:	tbnz	w1, #9, 409944 <__fxstatat@plt+0x8074>
  4098dc:	mov	w0, w21
  4098e0:	bl	401590 <fchdir@plt>
  4098e4:	cbnz	w0, 409988 <__fxstatat@plt+0x80b8>
  4098e8:	mov	w0, w21
  4098ec:	bl	4016d0 <close@plt>
  4098f0:	ldr	x0, [x19, #8]
  4098f4:	ldp	x23, x24, [sp, #48]
  4098f8:	b	409880 <__fxstatat@plt+0x7fb0>
  4098fc:	mov	w1, #0x16                  	// #22
  409900:	str	w1, [x22]
  409904:	mov	x0, #0x0                   	// #0
  409908:	ldp	x19, x20, [sp, #16]
  40990c:	ldp	x21, x22, [sp, #32]
  409910:	ldp	x29, x30, [sp], #64
  409914:	ret
  409918:	ldr	x0, [x24, #16]
  40991c:	ldp	x19, x20, [sp, #16]
  409920:	ldp	x21, x22, [sp, #32]
  409924:	ldp	x23, x24, [sp, #48]
  409928:	ldp	x29, x30, [sp], #64
  40992c:	ret
  409930:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  409934:	add	x0, x0, #0xa20
  409938:	bl	409b60 <__fxstatat@plt+0x8290>
  40993c:	mov	w21, w0
  409940:	b	4098c0 <__fxstatat@plt+0x7ff0>
  409944:	ldr	w1, [x19, #44]
  409948:	mov	w0, #0xffffff9c            	// #-100
  40994c:	cmp	w21, w1
  409950:	ccmp	w1, w0, #0x4, eq  // eq = none
  409954:	b.ne	4099a4 <__fxstatat@plt+0x80d4>  // b.any
  409958:	add	x0, x19, #0x60
  40995c:	bl	40af68 <__fxstatat@plt+0x9698>
  409960:	tbz	w0, #31, 40996c <__fxstatat@plt+0x809c>
  409964:	str	w21, [x19, #44]
  409968:	b	4098f0 <__fxstatat@plt+0x8020>
  40996c:	bl	4016d0 <close@plt>
  409970:	str	w21, [x19, #44]
  409974:	b	4098f0 <__fxstatat@plt+0x8020>
  409978:	mov	x0, #0x0                   	// #0
  40997c:	ldp	x23, x24, [sp, #48]
  409980:	str	xzr, [x19, #8]
  409984:	b	409880 <__fxstatat@plt+0x7fb0>
  409988:	ldr	w19, [x22]
  40998c:	mov	w0, w21
  409990:	bl	4016d0 <close@plt>
  409994:	mov	x0, #0x0                   	// #0
  409998:	ldp	x23, x24, [sp, #48]
  40999c:	str	w19, [x22]
  4099a0:	b	409880 <__fxstatat@plt+0x7fb0>
  4099a4:	bl	401710 <abort@plt>
  4099a8:	stp	x29, x30, [sp, #-64]!
  4099ac:	cmp	x0, #0x0
  4099b0:	add	x4, sp, #0x3c
  4099b4:	mov	x29, sp
  4099b8:	stp	x19, x20, [sp, #16]
  4099bc:	csel	x19, x4, x0, eq  // eq = none
  4099c0:	mov	x20, x2
  4099c4:	mov	x0, x19
  4099c8:	str	x21, [sp, #32]
  4099cc:	mov	x21, x1
  4099d0:	bl	401520 <mbrtowc@plt>
  4099d4:	cmp	x20, #0x0
  4099d8:	mov	x20, x0
  4099dc:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  4099e0:	b.hi	4099f8 <__fxstatat@plt+0x8128>  // b.pmore
  4099e4:	mov	x0, x20
  4099e8:	ldp	x19, x20, [sp, #16]
  4099ec:	ldr	x21, [sp, #32]
  4099f0:	ldp	x29, x30, [sp], #64
  4099f4:	ret
  4099f8:	mov	w0, #0x0                   	// #0
  4099fc:	bl	409bb0 <__fxstatat@plt+0x82e0>
  409a00:	tst	w0, #0xff
  409a04:	b.ne	4099e4 <__fxstatat@plt+0x8114>  // b.any
  409a08:	ldrb	w0, [x21]
  409a0c:	mov	x20, #0x1                   	// #1
  409a10:	str	w0, [x19]
  409a14:	mov	x0, x20
  409a18:	ldp	x19, x20, [sp, #16]
  409a1c:	ldr	x21, [sp, #32]
  409a20:	ldp	x29, x30, [sp], #64
  409a24:	ret
  409a28:	stp	x29, x30, [sp, #-32]!
  409a2c:	mov	x29, sp
  409a30:	stp	x19, x20, [sp, #16]
  409a34:	mov	x19, x0
  409a38:	bl	4015d0 <__fpending@plt>
  409a3c:	mov	x20, x0
  409a40:	mov	x0, x19
  409a44:	ldr	w19, [x19]
  409a48:	and	w19, w19, #0x20
  409a4c:	bl	40b168 <__fxstatat@plt+0x9898>
  409a50:	cbnz	w19, 409a78 <__fxstatat@plt+0x81a8>
  409a54:	cbz	w0, 409a6c <__fxstatat@plt+0x819c>
  409a58:	cbnz	x20, 409a90 <__fxstatat@plt+0x81c0>
  409a5c:	bl	401890 <__errno_location@plt>
  409a60:	ldr	w0, [x0]
  409a64:	cmp	w0, #0x9
  409a68:	csetm	w0, ne  // ne = any
  409a6c:	ldp	x19, x20, [sp, #16]
  409a70:	ldp	x29, x30, [sp], #32
  409a74:	ret
  409a78:	cbnz	w0, 409a90 <__fxstatat@plt+0x81c0>
  409a7c:	bl	401890 <__errno_location@plt>
  409a80:	mov	x1, x0
  409a84:	mov	w0, #0xffffffff            	// #-1
  409a88:	str	wzr, [x1]
  409a8c:	b	409a6c <__fxstatat@plt+0x819c>
  409a90:	mov	w0, #0xffffffff            	// #-1
  409a94:	b	409a6c <__fxstatat@plt+0x819c>
  409a98:	mov	w1, #0xf616                	// #62998
  409a9c:	str	xzr, [x0, #16]
  409aa0:	movk	w1, #0x95, lsl #16
  409aa4:	str	w1, [x0, #24]
  409aa8:	ret
  409aac:	nop
  409ab0:	mov	x2, x0
  409ab4:	mov	w0, #0xf616                	// #62998
  409ab8:	movk	w0, #0x95, lsl #16
  409abc:	ldr	w3, [x2, #24]
  409ac0:	cmp	w3, w0
  409ac4:	b.ne	409b34 <__fxstatat@plt+0x8264>  // b.any
  409ac8:	ldr	x0, [x2, #16]
  409acc:	ldr	x3, [x1, #8]
  409ad0:	cbz	x0, 409af8 <__fxstatat@plt+0x8228>
  409ad4:	ldr	x4, [x2]
  409ad8:	cmp	x4, x3
  409adc:	b.eq	409b10 <__fxstatat@plt+0x8240>  // b.none
  409ae0:	add	x4, x0, #0x1
  409ae4:	str	x4, [x2, #16]
  409ae8:	tst	x0, x4
  409aec:	mov	w0, #0x0                   	// #0
  409af0:	b.eq	409b28 <__fxstatat@plt+0x8258>  // b.none
  409af4:	ret
  409af8:	mov	x0, #0x1                   	// #1
  409afc:	str	x0, [x2, #16]
  409b00:	ldr	x1, [x1]
  409b04:	mov	w0, #0x0                   	// #0
  409b08:	stp	x3, x1, [x2]
  409b0c:	ret
  409b10:	ldr	x5, [x1]
  409b14:	ldr	x4, [x2, #8]
  409b18:	cmp	x5, x4
  409b1c:	b.ne	409ae0 <__fxstatat@plt+0x8210>  // b.any
  409b20:	mov	w0, #0x1                   	// #1
  409b24:	ret
  409b28:	cbnz	x4, 409b00 <__fxstatat@plt+0x8230>
  409b2c:	mov	w0, #0x1                   	// #1
  409b30:	ret
  409b34:	stp	x29, x30, [sp, #-16]!
  409b38:	adrp	x3, 40c000 <__fxstatat@plt+0xa730>
  409b3c:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  409b40:	mov	x29, sp
  409b44:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  409b48:	add	x3, x3, #0xa88
  409b4c:	add	x1, x1, #0xa58
  409b50:	add	x0, x0, #0xa70
  409b54:	mov	w2, #0x3c                  	// #60
  409b58:	bl	401880 <__assert_fail@plt>
  409b5c:	nop
  409b60:	stp	x29, x30, [sp, #-64]!
  409b64:	mov	x29, sp
  409b68:	str	x2, [sp, #56]
  409b6c:	mov	w2, #0x0                   	// #0
  409b70:	tbnz	w1, #6, 409b84 <__fxstatat@plt+0x82b4>
  409b74:	bl	401620 <open@plt>
  409b78:	bl	40b100 <__fxstatat@plt+0x9830>
  409b7c:	ldp	x29, x30, [sp], #64
  409b80:	ret
  409b84:	mov	w2, #0xfffffff8            	// #-8
  409b88:	stp	w2, wzr, [sp, #40]
  409b8c:	ldr	w2, [sp, #56]
  409b90:	add	x3, sp, #0x30
  409b94:	add	x4, sp, #0x40
  409b98:	stp	x4, x4, [sp, #16]
  409b9c:	str	x3, [sp, #32]
  409ba0:	bl	401620 <open@plt>
  409ba4:	bl	40b100 <__fxstatat@plt+0x9830>
  409ba8:	ldp	x29, x30, [sp], #64
  409bac:	ret
  409bb0:	stp	x29, x30, [sp, #-16]!
  409bb4:	mov	x1, #0x0                   	// #0
  409bb8:	mov	x29, sp
  409bbc:	bl	4018c0 <setlocale@plt>
  409bc0:	mov	w1, #0x1                   	// #1
  409bc4:	cbz	x0, 409be8 <__fxstatat@plt+0x8318>
  409bc8:	ldrb	w1, [x0]
  409bcc:	cmp	w1, #0x43
  409bd0:	b.eq	409bf4 <__fxstatat@plt+0x8324>  // b.none
  409bd4:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  409bd8:	add	x1, x1, #0xa98
  409bdc:	bl	401770 <strcmp@plt>
  409be0:	cmp	w0, #0x0
  409be4:	cset	w1, ne  // ne = any
  409be8:	mov	w0, w1
  409bec:	ldp	x29, x30, [sp], #16
  409bf0:	ret
  409bf4:	ldrb	w2, [x0, #1]
  409bf8:	mov	w1, #0x0                   	// #0
  409bfc:	cbnz	w2, 409bd4 <__fxstatat@plt+0x8304>
  409c00:	mov	w0, w1
  409c04:	ldp	x29, x30, [sp], #16
  409c08:	ret
  409c0c:	nop
  409c10:	ror	x2, x0, #3
  409c14:	udiv	x0, x2, x1
  409c18:	msub	x0, x0, x1, x2
  409c1c:	ret
  409c20:	cmp	x1, x0
  409c24:	cset	w0, eq  // eq = none
  409c28:	ret
  409c2c:	nop
  409c30:	stp	x29, x30, [sp, #-80]!
  409c34:	mov	x29, sp
  409c38:	stp	x21, x22, [sp, #32]
  409c3c:	mov	x21, x0
  409c40:	mov	x0, x1
  409c44:	stp	x19, x20, [sp, #16]
  409c48:	mov	x20, x1
  409c4c:	stp	x23, x24, [sp, #48]
  409c50:	mov	x24, x2
  409c54:	and	w23, w3, #0xff
  409c58:	ldr	x1, [x21, #16]
  409c5c:	ldr	x2, [x21, #48]
  409c60:	str	x25, [sp, #64]
  409c64:	blr	x2
  409c68:	ldr	x1, [x21, #16]
  409c6c:	cmp	x0, x1
  409c70:	b.cs	409d7c <__fxstatat@plt+0x84ac>  // b.hs, b.nlast
  409c74:	ldr	x25, [x21]
  409c78:	lsl	x22, x0, #4
  409c7c:	add	x19, x25, x22
  409c80:	str	x19, [x24]
  409c84:	ldr	x1, [x25, x22]
  409c88:	cbz	x1, 409d14 <__fxstatat@plt+0x8444>
  409c8c:	cmp	x1, x20
  409c90:	b.eq	409d74 <__fxstatat@plt+0x84a4>  // b.none
  409c94:	ldr	x2, [x21, #56]
  409c98:	mov	x0, x20
  409c9c:	blr	x2
  409ca0:	tst	w0, #0xff
  409ca4:	b.eq	409d0c <__fxstatat@plt+0x843c>  // b.none
  409ca8:	ldr	x0, [x25, x22]
  409cac:	cbz	w23, 409d18 <__fxstatat@plt+0x8448>
  409cb0:	ldr	x1, [x19, #8]
  409cb4:	cbz	x1, 409d6c <__fxstatat@plt+0x849c>
  409cb8:	ldp	x2, x3, [x1]
  409cbc:	stp	x2, x3, [x19]
  409cc0:	str	xzr, [x1]
  409cc4:	ldp	x19, x20, [sp, #16]
  409cc8:	ldr	x2, [x21, #72]
  409ccc:	str	x2, [x1, #8]
  409cd0:	str	x1, [x21, #72]
  409cd4:	ldp	x21, x22, [sp, #32]
  409cd8:	ldp	x23, x24, [sp, #48]
  409cdc:	ldr	x25, [sp, #64]
  409ce0:	ldp	x29, x30, [sp], #80
  409ce4:	ret
  409ce8:	ldr	x1, [x2]
  409cec:	cmp	x1, x20
  409cf0:	b.eq	409d34 <__fxstatat@plt+0x8464>  // b.none
  409cf4:	ldr	x2, [x21, #56]
  409cf8:	mov	x0, x20
  409cfc:	blr	x2
  409d00:	tst	w0, #0xff
  409d04:	b.ne	409d30 <__fxstatat@plt+0x8460>  // b.any
  409d08:	ldr	x19, [x19, #8]
  409d0c:	ldr	x2, [x19, #8]
  409d10:	cbnz	x2, 409ce8 <__fxstatat@plt+0x8418>
  409d14:	mov	x0, #0x0                   	// #0
  409d18:	ldp	x19, x20, [sp, #16]
  409d1c:	ldp	x21, x22, [sp, #32]
  409d20:	ldp	x23, x24, [sp, #48]
  409d24:	ldr	x25, [sp, #64]
  409d28:	ldp	x29, x30, [sp], #80
  409d2c:	ret
  409d30:	ldr	x2, [x19, #8]
  409d34:	ldr	x0, [x2]
  409d38:	cbz	w23, 409d18 <__fxstatat@plt+0x8448>
  409d3c:	ldr	x1, [x2, #8]
  409d40:	str	x1, [x19, #8]
  409d44:	str	xzr, [x2]
  409d48:	ldp	x19, x20, [sp, #16]
  409d4c:	ldr	x1, [x21, #72]
  409d50:	str	x1, [x2, #8]
  409d54:	str	x2, [x21, #72]
  409d58:	ldp	x21, x22, [sp, #32]
  409d5c:	ldp	x23, x24, [sp, #48]
  409d60:	ldr	x25, [sp, #64]
  409d64:	ldp	x29, x30, [sp], #80
  409d68:	ret
  409d6c:	str	xzr, [x25, x22]
  409d70:	b	409d18 <__fxstatat@plt+0x8448>
  409d74:	mov	x0, x1
  409d78:	b	409cac <__fxstatat@plt+0x83dc>
  409d7c:	bl	401710 <abort@plt>
  409d80:	stp	x29, x30, [sp, #-64]!
  409d84:	mov	x29, sp
  409d88:	stp	x19, x20, [sp, #16]
  409d8c:	mov	x20, x0
  409d90:	stp	x21, x22, [sp, #32]
  409d94:	mov	x22, x1
  409d98:	ldp	x21, x0, [x1]
  409d9c:	stp	x23, x24, [sp, #48]
  409da0:	and	w23, w2, #0xff
  409da4:	cmp	x21, x0
  409da8:	b.cc	409dbc <__fxstatat@plt+0x84ec>  // b.lo, b.ul, b.last
  409dac:	b	409e5c <__fxstatat@plt+0x858c>
  409db0:	add	x21, x21, #0x10
  409db4:	cmp	x21, x0
  409db8:	b.cs	409e5c <__fxstatat@plt+0x858c>  // b.hs, b.nlast
  409dbc:	ldr	x24, [x21]
  409dc0:	cbz	x24, 409db0 <__fxstatat@plt+0x84e0>
  409dc4:	ldr	x19, [x21, #8]
  409dc8:	cbz	x19, 409e44 <__fxstatat@plt+0x8574>
  409dcc:	ldr	x1, [x20, #16]
  409dd0:	ldr	x2, [x20, #48]
  409dd4:	ldr	x24, [x19]
  409dd8:	mov	x0, x24
  409ddc:	blr	x2
  409de0:	ldr	x1, [x20, #16]
  409de4:	cmp	x0, x1
  409de8:	b.cs	409f14 <__fxstatat@plt+0x8644>  // b.hs, b.nlast
  409dec:	ldr	x2, [x20]
  409df0:	lsl	x0, x0, #4
  409df4:	ldr	x3, [x19, #8]
  409df8:	add	x4, x2, x0
  409dfc:	ldr	x5, [x2, x0]
  409e00:	cbz	x5, 409e1c <__fxstatat@plt+0x854c>
  409e04:	ldr	x0, [x4, #8]
  409e08:	str	x0, [x19, #8]
  409e0c:	str	x19, [x4, #8]
  409e10:	cbz	x3, 409e40 <__fxstatat@plt+0x8570>
  409e14:	mov	x19, x3
  409e18:	b	409dd0 <__fxstatat@plt+0x8500>
  409e1c:	ldr	x4, [x20, #24]
  409e20:	str	x24, [x2, x0]
  409e24:	add	x0, x4, #0x1
  409e28:	str	x0, [x20, #24]
  409e2c:	str	xzr, [x19]
  409e30:	ldr	x0, [x20, #72]
  409e34:	str	x0, [x19, #8]
  409e38:	str	x19, [x20, #72]
  409e3c:	cbnz	x3, 409e14 <__fxstatat@plt+0x8544>
  409e40:	ldr	x24, [x21]
  409e44:	str	xzr, [x21, #8]
  409e48:	cbz	w23, 409e78 <__fxstatat@plt+0x85a8>
  409e4c:	ldr	x0, [x22, #8]
  409e50:	add	x21, x21, #0x10
  409e54:	cmp	x21, x0
  409e58:	b.cc	409dbc <__fxstatat@plt+0x84ec>  // b.lo, b.ul, b.last
  409e5c:	mov	w23, #0x1                   	// #1
  409e60:	mov	w0, w23
  409e64:	ldp	x19, x20, [sp, #16]
  409e68:	ldp	x21, x22, [sp, #32]
  409e6c:	ldp	x23, x24, [sp, #48]
  409e70:	ldp	x29, x30, [sp], #64
  409e74:	ret
  409e78:	ldr	x1, [x20, #16]
  409e7c:	mov	x0, x24
  409e80:	ldr	x2, [x20, #48]
  409e84:	blr	x2
  409e88:	ldr	x1, [x20, #16]
  409e8c:	cmp	x0, x1
  409e90:	b.cs	409f14 <__fxstatat@plt+0x8644>  // b.hs, b.nlast
  409e94:	ldr	x1, [x20]
  409e98:	lsl	x0, x0, #4
  409e9c:	add	x19, x1, x0
  409ea0:	ldr	x2, [x1, x0]
  409ea4:	cbz	x2, 409edc <__fxstatat@plt+0x860c>
  409ea8:	ldr	x0, [x20, #72]
  409eac:	cbz	x0, 409ef0 <__fxstatat@plt+0x8620>
  409eb0:	ldr	x1, [x0, #8]
  409eb4:	str	x1, [x20, #72]
  409eb8:	ldr	x1, [x19, #8]
  409ebc:	stp	x24, x1, [x0]
  409ec0:	str	x0, [x19, #8]
  409ec4:	ldr	x1, [x22, #24]
  409ec8:	str	xzr, [x21]
  409ecc:	sub	x1, x1, #0x1
  409ed0:	str	x1, [x22, #24]
  409ed4:	ldr	x0, [x22, #8]
  409ed8:	b	409db0 <__fxstatat@plt+0x84e0>
  409edc:	ldr	x2, [x20, #24]
  409ee0:	str	x24, [x1, x0]
  409ee4:	add	x0, x2, #0x1
  409ee8:	str	x0, [x20, #24]
  409eec:	b	409ec4 <__fxstatat@plt+0x85f4>
  409ef0:	mov	x0, #0x10                  	// #16
  409ef4:	bl	401610 <malloc@plt>
  409ef8:	cbnz	x0, 409eb8 <__fxstatat@plt+0x85e8>
  409efc:	mov	w0, w23
  409f00:	ldp	x19, x20, [sp, #16]
  409f04:	ldp	x21, x22, [sp, #32]
  409f08:	ldp	x23, x24, [sp, #48]
  409f0c:	ldp	x29, x30, [sp], #64
  409f10:	ret
  409f14:	bl	401710 <abort@plt>
  409f18:	ldr	x0, [x0, #16]
  409f1c:	ret
  409f20:	ldr	x0, [x0, #24]
  409f24:	ret
  409f28:	ldr	x0, [x0, #32]
  409f2c:	ret
  409f30:	ldp	x3, x4, [x0]
  409f34:	mov	x0, #0x0                   	// #0
  409f38:	cmp	x3, x4
  409f3c:	b.cc	409f50 <__fxstatat@plt+0x8680>  // b.lo, b.ul, b.last
  409f40:	b	409f88 <__fxstatat@plt+0x86b8>
  409f44:	add	x3, x3, #0x10
  409f48:	cmp	x3, x4
  409f4c:	b.cs	409f88 <__fxstatat@plt+0x86b8>  // b.hs, b.nlast
  409f50:	ldr	x1, [x3]
  409f54:	cbz	x1, 409f44 <__fxstatat@plt+0x8674>
  409f58:	ldr	x1, [x3, #8]
  409f5c:	mov	x2, #0x1                   	// #1
  409f60:	cbz	x1, 409f74 <__fxstatat@plt+0x86a4>
  409f64:	nop
  409f68:	ldr	x1, [x1, #8]
  409f6c:	add	x2, x2, #0x1
  409f70:	cbnz	x1, 409f68 <__fxstatat@plt+0x8698>
  409f74:	cmp	x0, x2
  409f78:	add	x3, x3, #0x10
  409f7c:	csel	x0, x0, x2, cs  // cs = hs, nlast
  409f80:	cmp	x3, x4
  409f84:	b.cc	409f50 <__fxstatat@plt+0x8680>  // b.lo, b.ul, b.last
  409f88:	ret
  409f8c:	nop
  409f90:	ldp	x3, x4, [x0]
  409f94:	mov	x6, x0
  409f98:	mov	x2, #0x0                   	// #0
  409f9c:	mov	x5, #0x0                   	// #0
  409fa0:	cmp	x3, x4
  409fa4:	b.cc	409fb8 <__fxstatat@plt+0x86e8>  // b.lo, b.ul, b.last
  409fa8:	b	409fe8 <__fxstatat@plt+0x8718>
  409fac:	add	x3, x3, #0x10
  409fb0:	cmp	x3, x4
  409fb4:	b.cs	409fe8 <__fxstatat@plt+0x8718>  // b.hs, b.nlast
  409fb8:	ldr	x1, [x3]
  409fbc:	cbz	x1, 409fac <__fxstatat@plt+0x86dc>
  409fc0:	ldr	x1, [x3, #8]
  409fc4:	add	x5, x5, #0x1
  409fc8:	add	x2, x2, #0x1
  409fcc:	cbz	x1, 409fac <__fxstatat@plt+0x86dc>
  409fd0:	ldr	x1, [x1, #8]
  409fd4:	add	x2, x2, #0x1
  409fd8:	cbnz	x1, 409fd0 <__fxstatat@plt+0x8700>
  409fdc:	add	x3, x3, #0x10
  409fe0:	cmp	x3, x4
  409fe4:	b.cc	409fb8 <__fxstatat@plt+0x86e8>  // b.lo, b.ul, b.last
  409fe8:	ldr	x1, [x6, #24]
  409fec:	mov	w0, #0x0                   	// #0
  409ff0:	cmp	x1, x5
  409ff4:	b.eq	409ffc <__fxstatat@plt+0x872c>  // b.none
  409ff8:	ret
  409ffc:	ldr	x0, [x6, #32]
  40a000:	cmp	x0, x2
  40a004:	cset	w0, eq  // eq = none
  40a008:	ret
  40a00c:	nop
  40a010:	stp	x29, x30, [sp, #-48]!
  40a014:	mov	x29, sp
  40a018:	ldp	x4, x5, [x0]
  40a01c:	stp	x19, x20, [sp, #16]
  40a020:	mov	x20, x1
  40a024:	stp	x21, x22, [sp, #32]
  40a028:	mov	x19, #0x0                   	// #0
  40a02c:	ldp	x21, x22, [x0, #16]
  40a030:	cmp	x4, x5
  40a034:	ldr	x3, [x0, #32]
  40a038:	b.cc	40a04c <__fxstatat@plt+0x877c>  // b.lo, b.ul, b.last
  40a03c:	b	40a080 <__fxstatat@plt+0x87b0>
  40a040:	add	x4, x4, #0x10
  40a044:	cmp	x4, x5
  40a048:	b.cs	40a080 <__fxstatat@plt+0x87b0>  // b.hs, b.nlast
  40a04c:	ldr	x0, [x4]
  40a050:	cbz	x0, 40a040 <__fxstatat@plt+0x8770>
  40a054:	ldr	x0, [x4, #8]
  40a058:	mov	x2, #0x1                   	// #1
  40a05c:	cbz	x0, 40a06c <__fxstatat@plt+0x879c>
  40a060:	ldr	x0, [x0, #8]
  40a064:	add	x2, x2, #0x1
  40a068:	cbnz	x0, 40a060 <__fxstatat@plt+0x8790>
  40a06c:	cmp	x19, x2
  40a070:	add	x4, x4, #0x10
  40a074:	csel	x19, x19, x2, cs  // cs = hs, nlast
  40a078:	cmp	x4, x5
  40a07c:	b.cc	40a04c <__fxstatat@plt+0x877c>  // b.lo, b.ul, b.last
  40a080:	mov	x0, x20
  40a084:	mov	w1, #0x1                   	// #1
  40a088:	adrp	x2, 40c000 <__fxstatat@plt+0xa730>
  40a08c:	add	x2, x2, #0xaa0
  40a090:	bl	401760 <__fprintf_chk@plt>
  40a094:	mov	x3, x21
  40a098:	mov	x0, x20
  40a09c:	mov	w1, #0x1                   	// #1
  40a0a0:	adrp	x2, 40c000 <__fxstatat@plt+0xa730>
  40a0a4:	add	x2, x2, #0xab8
  40a0a8:	bl	401760 <__fprintf_chk@plt>
  40a0ac:	ucvtf	d1, x22
  40a0b0:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40a0b4:	fmov	d2, x0
  40a0b8:	ucvtf	d0, x21
  40a0bc:	mov	x3, x22
  40a0c0:	mov	x0, x20
  40a0c4:	mov	w1, #0x1                   	// #1
  40a0c8:	adrp	x2, 40c000 <__fxstatat@plt+0xa730>
  40a0cc:	fmul	d1, d1, d2
  40a0d0:	add	x2, x2, #0xad0
  40a0d4:	fdiv	d0, d1, d0
  40a0d8:	bl	401760 <__fprintf_chk@plt>
  40a0dc:	mov	x3, x19
  40a0e0:	mov	x0, x20
  40a0e4:	ldp	x19, x20, [sp, #16]
  40a0e8:	adrp	x2, 40c000 <__fxstatat@plt+0xa730>
  40a0ec:	ldp	x21, x22, [sp, #32]
  40a0f0:	add	x2, x2, #0xaf8
  40a0f4:	ldp	x29, x30, [sp], #48
  40a0f8:	mov	w1, #0x1                   	// #1
  40a0fc:	b	401760 <__fprintf_chk@plt>
  40a100:	stp	x29, x30, [sp, #-48]!
  40a104:	mov	x29, sp
  40a108:	str	x21, [sp, #32]
  40a10c:	mov	x21, x0
  40a110:	mov	x0, x1
  40a114:	stp	x19, x20, [sp, #16]
  40a118:	mov	x20, x1
  40a11c:	ldr	x1, [x21, #16]
  40a120:	ldr	x2, [x21, #48]
  40a124:	blr	x2
  40a128:	ldr	x1, [x21, #16]
  40a12c:	cmp	x0, x1
  40a130:	b.cs	40a1a0 <__fxstatat@plt+0x88d0>  // b.hs, b.nlast
  40a134:	ldr	x1, [x21]
  40a138:	lsl	x0, x0, #4
  40a13c:	add	x19, x1, x0
  40a140:	ldr	x1, [x1, x0]
  40a144:	cbnz	x1, 40a150 <__fxstatat@plt+0x8880>
  40a148:	b	40a174 <__fxstatat@plt+0x88a4>
  40a14c:	ldr	x1, [x19]
  40a150:	cmp	x1, x20
  40a154:	b.eq	40a18c <__fxstatat@plt+0x88bc>  // b.none
  40a158:	ldr	x2, [x21, #56]
  40a15c:	mov	x0, x20
  40a160:	blr	x2
  40a164:	tst	w0, #0xff
  40a168:	b.ne	40a188 <__fxstatat@plt+0x88b8>  // b.any
  40a16c:	ldr	x19, [x19, #8]
  40a170:	cbnz	x19, 40a14c <__fxstatat@plt+0x887c>
  40a174:	mov	x0, #0x0                   	// #0
  40a178:	ldp	x19, x20, [sp, #16]
  40a17c:	ldr	x21, [sp, #32]
  40a180:	ldp	x29, x30, [sp], #48
  40a184:	ret
  40a188:	ldr	x20, [x19]
  40a18c:	mov	x0, x20
  40a190:	ldp	x19, x20, [sp, #16]
  40a194:	ldr	x21, [sp, #32]
  40a198:	ldp	x29, x30, [sp], #48
  40a19c:	ret
  40a1a0:	bl	401710 <abort@plt>
  40a1a4:	nop
  40a1a8:	ldr	x1, [x0, #32]
  40a1ac:	cbz	x1, 40a1d8 <__fxstatat@plt+0x8908>
  40a1b0:	ldp	x1, x2, [x0]
  40a1b4:	cmp	x1, x2
  40a1b8:	b.cc	40a1cc <__fxstatat@plt+0x88fc>  // b.lo, b.ul, b.last
  40a1bc:	b	40a1e0 <__fxstatat@plt+0x8910>
  40a1c0:	add	x1, x1, #0x10
  40a1c4:	cmp	x1, x2
  40a1c8:	b.cs	40a1e0 <__fxstatat@plt+0x8910>  // b.hs, b.nlast
  40a1cc:	ldr	x0, [x1]
  40a1d0:	cbz	x0, 40a1c0 <__fxstatat@plt+0x88f0>
  40a1d4:	ret
  40a1d8:	mov	x0, #0x0                   	// #0
  40a1dc:	ret
  40a1e0:	stp	x29, x30, [sp, #-16]!
  40a1e4:	mov	x29, sp
  40a1e8:	bl	401710 <abort@plt>
  40a1ec:	nop
  40a1f0:	stp	x29, x30, [sp, #-32]!
  40a1f4:	mov	x29, sp
  40a1f8:	stp	x19, x20, [sp, #16]
  40a1fc:	mov	x20, x0
  40a200:	mov	x19, x1
  40a204:	mov	x0, x1
  40a208:	ldr	x1, [x20, #16]
  40a20c:	ldr	x2, [x20, #48]
  40a210:	blr	x2
  40a214:	ldr	x1, [x20, #16]
  40a218:	cmp	x0, x1
  40a21c:	b.cs	40a280 <__fxstatat@plt+0x89b0>  // b.hs, b.nlast
  40a220:	ldr	x3, [x20]
  40a224:	add	x3, x3, x0, lsl #4
  40a228:	mov	x2, x3
  40a22c:	b	40a234 <__fxstatat@plt+0x8964>
  40a230:	cbz	x2, 40a244 <__fxstatat@plt+0x8974>
  40a234:	ldp	x4, x2, [x2]
  40a238:	cmp	x4, x19
  40a23c:	b.ne	40a230 <__fxstatat@plt+0x8960>  // b.any
  40a240:	cbnz	x2, 40a270 <__fxstatat@plt+0x89a0>
  40a244:	ldr	x1, [x20, #8]
  40a248:	b	40a254 <__fxstatat@plt+0x8984>
  40a24c:	ldr	x0, [x3]
  40a250:	cbnz	x0, 40a264 <__fxstatat@plt+0x8994>
  40a254:	add	x3, x3, #0x10
  40a258:	cmp	x1, x3
  40a25c:	b.hi	40a24c <__fxstatat@plt+0x897c>  // b.pmore
  40a260:	mov	x0, #0x0                   	// #0
  40a264:	ldp	x19, x20, [sp, #16]
  40a268:	ldp	x29, x30, [sp], #32
  40a26c:	ret
  40a270:	ldr	x0, [x2]
  40a274:	ldp	x19, x20, [sp, #16]
  40a278:	ldp	x29, x30, [sp], #32
  40a27c:	ret
  40a280:	bl	401710 <abort@plt>
  40a284:	nop
  40a288:	ldp	x5, x3, [x0]
  40a28c:	mov	x6, x0
  40a290:	cmp	x3, x5
  40a294:	b.ls	40a2e4 <__fxstatat@plt+0x8a14>  // b.plast
  40a298:	sub	x4, x1, #0x8
  40a29c:	mov	x0, #0x0                   	// #0
  40a2a0:	ldr	x1, [x5]
  40a2a4:	cbnz	x1, 40a2b8 <__fxstatat@plt+0x89e8>
  40a2a8:	add	x5, x5, #0x10
  40a2ac:	cmp	x5, x3
  40a2b0:	b.cc	40a2a0 <__fxstatat@plt+0x89d0>  // b.lo, b.ul, b.last
  40a2b4:	ret
  40a2b8:	mov	x1, x5
  40a2bc:	nop
  40a2c0:	cmp	x2, x0
  40a2c4:	b.ls	40a2b4 <__fxstatat@plt+0x89e4>  // b.plast
  40a2c8:	add	x0, x0, #0x1
  40a2cc:	ldr	x3, [x1]
  40a2d0:	str	x3, [x4, x0, lsl #3]
  40a2d4:	ldr	x1, [x1, #8]
  40a2d8:	cbnz	x1, 40a2c0 <__fxstatat@plt+0x89f0>
  40a2dc:	ldr	x3, [x6, #8]
  40a2e0:	b	40a2a8 <__fxstatat@plt+0x89d8>
  40a2e4:	mov	x0, #0x0                   	// #0
  40a2e8:	ret
  40a2ec:	nop
  40a2f0:	stp	x29, x30, [sp, #-64]!
  40a2f4:	mov	x29, sp
  40a2f8:	stp	x21, x22, [sp, #32]
  40a2fc:	mov	x21, x1
  40a300:	stp	x23, x24, [sp, #48]
  40a304:	ldp	x23, x1, [x0]
  40a308:	stp	x19, x20, [sp, #16]
  40a30c:	cmp	x1, x23
  40a310:	b.ls	40a37c <__fxstatat@plt+0x8aac>  // b.plast
  40a314:	mov	x24, x0
  40a318:	mov	x22, x2
  40a31c:	mov	x20, #0x0                   	// #0
  40a320:	ldr	x0, [x23]
  40a324:	cbnz	x0, 40a34c <__fxstatat@plt+0x8a7c>
  40a328:	add	x23, x23, #0x10
  40a32c:	cmp	x23, x1
  40a330:	b.cc	40a320 <__fxstatat@plt+0x8a50>  // b.lo, b.ul, b.last
  40a334:	mov	x0, x20
  40a338:	ldp	x19, x20, [sp, #16]
  40a33c:	ldp	x21, x22, [sp, #32]
  40a340:	ldp	x23, x24, [sp, #48]
  40a344:	ldp	x29, x30, [sp], #64
  40a348:	ret
  40a34c:	mov	x19, x23
  40a350:	b	40a358 <__fxstatat@plt+0x8a88>
  40a354:	ldr	x0, [x19]
  40a358:	mov	x1, x22
  40a35c:	blr	x21
  40a360:	tst	w0, #0xff
  40a364:	b.eq	40a334 <__fxstatat@plt+0x8a64>  // b.none
  40a368:	ldr	x19, [x19, #8]
  40a36c:	add	x20, x20, #0x1
  40a370:	cbnz	x19, 40a354 <__fxstatat@plt+0x8a84>
  40a374:	ldr	x1, [x24, #8]
  40a378:	b	40a328 <__fxstatat@plt+0x8a58>
  40a37c:	mov	x20, #0x0                   	// #0
  40a380:	b	40a334 <__fxstatat@plt+0x8a64>
  40a384:	nop
  40a388:	ldrb	w4, [x0]
  40a38c:	mov	x2, #0x0                   	// #0
  40a390:	cbz	w4, 40a3b4 <__fxstatat@plt+0x8ae4>
  40a394:	nop
  40a398:	lsl	x3, x2, #5
  40a39c:	sub	x2, x3, x2
  40a3a0:	add	x2, x2, w4, uxtb
  40a3a4:	ldrb	w4, [x0, #1]!
  40a3a8:	udiv	x3, x2, x1
  40a3ac:	msub	x2, x3, x1, x2
  40a3b0:	cbnz	w4, 40a398 <__fxstatat@plt+0x8ac8>
  40a3b4:	mov	x0, x2
  40a3b8:	ret
  40a3bc:	nop
  40a3c0:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  40a3c4:	add	x1, x1, #0xb30
  40a3c8:	ldp	x2, x3, [x1]
  40a3cc:	stp	x2, x3, [x0]
  40a3d0:	ldr	w1, [x1, #16]
  40a3d4:	str	w1, [x0, #16]
  40a3d8:	ret
  40a3dc:	nop
  40a3e0:	stp	x29, x30, [sp, #-64]!
  40a3e4:	cmp	x2, #0x0
  40a3e8:	mov	x29, sp
  40a3ec:	stp	x23, x24, [sp, #48]
  40a3f0:	mov	x23, x2
  40a3f4:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  40a3f8:	add	x2, x2, #0xc10
  40a3fc:	stp	x19, x20, [sp, #16]
  40a400:	csel	x23, x2, x23, eq  // eq = none
  40a404:	cmp	x3, #0x0
  40a408:	adrp	x2, 409000 <__fxstatat@plt+0x7730>
  40a40c:	add	x2, x2, #0xc20
  40a410:	mov	x19, x0
  40a414:	mov	x20, x4
  40a418:	csel	x24, x2, x3, eq  // eq = none
  40a41c:	mov	x0, #0x50                  	// #80
  40a420:	stp	x21, x22, [sp, #32]
  40a424:	mov	x22, x1
  40a428:	bl	401610 <malloc@plt>
  40a42c:	mov	x21, x0
  40a430:	cbz	x0, 40a4ec <__fxstatat@plt+0x8c1c>
  40a434:	cbz	x22, 40a504 <__fxstatat@plt+0x8c34>
  40a438:	str	x22, [x21, #40]
  40a43c:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  40a440:	add	x0, x0, #0xb30
  40a444:	cmp	x22, x0
  40a448:	b.eq	40a510 <__fxstatat@plt+0x8c40>  // b.none
  40a44c:	mov	w0, #0xcccd                	// #52429
  40a450:	ldr	s2, [x22, #8]
  40a454:	movk	w0, #0x3dcc, lsl #16
  40a458:	fmov	s1, w0
  40a45c:	fcmpe	s2, s1
  40a460:	b.le	40a4e0 <__fxstatat@plt+0x8c10>
  40a464:	mov	w0, #0x6666                	// #26214
  40a468:	movk	w0, #0x3f66, lsl #16
  40a46c:	fmov	s0, w0
  40a470:	fcmpe	s2, s0
  40a474:	b.pl	40a4e0 <__fxstatat@plt+0x8c10>  // b.nfrst
  40a478:	mov	w0, #0xcccd                	// #52429
  40a47c:	ldr	s3, [x22, #12]
  40a480:	movk	w0, #0x3f8c, lsl #16
  40a484:	fmov	s0, w0
  40a488:	fcmpe	s3, s0
  40a48c:	b.le	40a4e0 <__fxstatat@plt+0x8c10>
  40a490:	ldr	s0, [x22]
  40a494:	fcmpe	s0, #0.0
  40a498:	b.lt	40a4e0 <__fxstatat@plt+0x8c10>  // b.tstop
  40a49c:	fadd	s1, s0, s1
  40a4a0:	ldr	s0, [x22, #4]
  40a4a4:	fcmpe	s1, s0
  40a4a8:	b.pl	40a4e0 <__fxstatat@plt+0x8c10>  // b.nfrst
  40a4ac:	fmov	s3, #1.000000000000000000e+00
  40a4b0:	fcmpe	s0, s3
  40a4b4:	b.hi	40a4e0 <__fxstatat@plt+0x8c10>  // b.pmore
  40a4b8:	fcmpe	s2, s1
  40a4bc:	b.le	40a4e0 <__fxstatat@plt+0x8c10>
  40a4c0:	ldrb	w0, [x22, #16]
  40a4c4:	cbnz	w0, 40a538 <__fxstatat@plt+0x8c68>
  40a4c8:	ucvtf	s0, x19
  40a4cc:	mov	w0, #0x5f800000            	// #1602224128
  40a4d0:	fmov	s1, w0
  40a4d4:	fdiv	s0, s0, s2
  40a4d8:	fcmpe	s0, s1
  40a4dc:	b.lt	40a534 <__fxstatat@plt+0x8c64>  // b.tstop
  40a4e0:	mov	x0, x21
  40a4e4:	mov	x21, #0x0                   	// #0
  40a4e8:	bl	4017a0 <free@plt>
  40a4ec:	mov	x0, x21
  40a4f0:	ldp	x19, x20, [sp, #16]
  40a4f4:	ldp	x21, x22, [sp, #32]
  40a4f8:	ldp	x23, x24, [sp, #48]
  40a4fc:	ldp	x29, x30, [sp], #64
  40a500:	ret
  40a504:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  40a508:	add	x0, x0, #0xb30
  40a50c:	str	x0, [x21, #40]
  40a510:	ucvtf	s0, x19
  40a514:	mov	w0, #0xcccd                	// #52429
  40a518:	movk	w0, #0x3f4c, lsl #16
  40a51c:	fmov	s2, w0
  40a520:	mov	w0, #0x5f800000            	// #1602224128
  40a524:	fmov	s1, w0
  40a528:	fdiv	s0, s0, s2
  40a52c:	fcmpe	s0, s1
  40a530:	b.ge	40a4e0 <__fxstatat@plt+0x8c10>  // b.tcont
  40a534:	fcvtzu	x19, s0
  40a538:	cmp	x19, #0xa
  40a53c:	mov	x0, #0xa                   	// #10
  40a540:	csel	x19, x19, x0, cs  // cs = hs, nlast
  40a544:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40a548:	orr	x19, x19, #0x1
  40a54c:	movk	x4, #0xaaab
  40a550:	cmn	x19, #0x1
  40a554:	b.eq	40a4e0 <__fxstatat@plt+0x8c10>  // b.none
  40a558:	umulh	x1, x19, x4
  40a55c:	cmp	x19, #0x9
  40a560:	and	x0, x1, #0xfffffffffffffffe
  40a564:	add	x1, x0, x1, lsr #1
  40a568:	sub	x1, x19, x1
  40a56c:	b.ls	40a5a4 <__fxstatat@plt+0x8cd4>  // b.plast
  40a570:	cbz	x1, 40a5a8 <__fxstatat@plt+0x8cd8>
  40a574:	mov	x3, #0x10                  	// #16
  40a578:	mov	x2, #0x9                   	// #9
  40a57c:	mov	x0, #0x3                   	// #3
  40a580:	b	40a588 <__fxstatat@plt+0x8cb8>
  40a584:	cbz	x1, 40a5a8 <__fxstatat@plt+0x8cd8>
  40a588:	add	x0, x0, #0x2
  40a58c:	add	x2, x2, x3
  40a590:	cmp	x2, x19
  40a594:	add	x3, x3, #0x8
  40a598:	udiv	x1, x19, x0
  40a59c:	msub	x1, x1, x0, x19
  40a5a0:	b.cc	40a584 <__fxstatat@plt+0x8cb4>  // b.lo, b.ul, b.last
  40a5a4:	cbnz	x1, 40a5b8 <__fxstatat@plt+0x8ce8>
  40a5a8:	add	x19, x19, #0x2
  40a5ac:	cmn	x19, #0x1
  40a5b0:	b.ne	40a558 <__fxstatat@plt+0x8c88>  // b.any
  40a5b4:	b	40a4e0 <__fxstatat@plt+0x8c10>
  40a5b8:	cmp	xzr, x19, lsr #61
  40a5bc:	cset	x0, ne  // ne = any
  40a5c0:	tbnz	x19, #60, 40a4e0 <__fxstatat@plt+0x8c10>
  40a5c4:	cbnz	x0, 40a4e0 <__fxstatat@plt+0x8c10>
  40a5c8:	str	x19, [x21, #16]
  40a5cc:	mov	x0, x19
  40a5d0:	mov	x1, #0x10                  	// #16
  40a5d4:	bl	401690 <calloc@plt>
  40a5d8:	str	x0, [x21]
  40a5dc:	cbz	x0, 40a4e0 <__fxstatat@plt+0x8c10>
  40a5e0:	add	x19, x0, x19, lsl #4
  40a5e4:	str	x19, [x21, #8]
  40a5e8:	stp	xzr, xzr, [x21, #24]
  40a5ec:	mov	x0, x21
  40a5f0:	stp	x23, x24, [x21, #48]
  40a5f4:	stp	x20, xzr, [x21, #64]
  40a5f8:	ldp	x19, x20, [sp, #16]
  40a5fc:	ldp	x21, x22, [sp, #32]
  40a600:	ldp	x23, x24, [sp, #48]
  40a604:	ldp	x29, x30, [sp], #64
  40a608:	ret
  40a60c:	nop
  40a610:	stp	x29, x30, [sp, #-48]!
  40a614:	mov	x29, sp
  40a618:	ldr	x1, [x0, #8]
  40a61c:	str	x21, [sp, #32]
  40a620:	ldr	x21, [x0]
  40a624:	stp	x19, x20, [sp, #16]
  40a628:	mov	x20, x0
  40a62c:	cmp	x21, x1
  40a630:	b.cc	40a644 <__fxstatat@plt+0x8d74>  // b.lo, b.ul, b.last
  40a634:	b	40a69c <__fxstatat@plt+0x8dcc>
  40a638:	add	x21, x21, #0x10
  40a63c:	cmp	x1, x21
  40a640:	b.ls	40a69c <__fxstatat@plt+0x8dcc>  // b.plast
  40a644:	ldr	x0, [x21]
  40a648:	cbz	x0, 40a638 <__fxstatat@plt+0x8d68>
  40a64c:	ldr	x19, [x21, #8]
  40a650:	ldr	x1, [x20, #64]
  40a654:	cbz	x19, 40a67c <__fxstatat@plt+0x8dac>
  40a658:	cbz	x1, 40a6b0 <__fxstatat@plt+0x8de0>
  40a65c:	ldr	x0, [x19]
  40a660:	blr	x1
  40a664:	ldr	x2, [x19, #8]
  40a668:	ldp	x1, x0, [x20, #64]
  40a66c:	stp	xzr, x0, [x19]
  40a670:	str	x19, [x20, #72]
  40a674:	mov	x19, x2
  40a678:	cbnz	x2, 40a658 <__fxstatat@plt+0x8d88>
  40a67c:	cbz	x1, 40a688 <__fxstatat@plt+0x8db8>
  40a680:	ldr	x0, [x21]
  40a684:	blr	x1
  40a688:	stp	xzr, xzr, [x21]
  40a68c:	add	x21, x21, #0x10
  40a690:	ldr	x1, [x20, #8]
  40a694:	cmp	x1, x21
  40a698:	b.hi	40a644 <__fxstatat@plt+0x8d74>  // b.pmore
  40a69c:	stp	xzr, xzr, [x20, #24]
  40a6a0:	ldp	x19, x20, [sp, #16]
  40a6a4:	ldr	x21, [sp, #32]
  40a6a8:	ldp	x29, x30, [sp], #48
  40a6ac:	ret
  40a6b0:	ldr	x0, [x20, #72]
  40a6b4:	mov	x1, x19
  40a6b8:	str	xzr, [x19]
  40a6bc:	ldr	x19, [x19, #8]
  40a6c0:	str	x0, [x1, #8]
  40a6c4:	str	x1, [x20, #72]
  40a6c8:	mov	x0, x1
  40a6cc:	cbnz	x19, 40a6b4 <__fxstatat@plt+0x8de4>
  40a6d0:	b	40a688 <__fxstatat@plt+0x8db8>
  40a6d4:	nop
  40a6d8:	stp	x29, x30, [sp, #-48]!
  40a6dc:	mov	x29, sp
  40a6e0:	str	x21, [sp, #32]
  40a6e4:	mov	x21, x0
  40a6e8:	ldr	x0, [x0, #64]
  40a6ec:	stp	x19, x20, [sp, #16]
  40a6f0:	ldp	x20, x1, [x21]
  40a6f4:	cbz	x0, 40a750 <__fxstatat@plt+0x8e80>
  40a6f8:	ldr	x0, [x21, #32]
  40a6fc:	cbz	x0, 40a750 <__fxstatat@plt+0x8e80>
  40a700:	cmp	x20, x1
  40a704:	b.cc	40a718 <__fxstatat@plt+0x8e48>  // b.lo, b.ul, b.last
  40a708:	b	40a780 <__fxstatat@plt+0x8eb0>
  40a70c:	add	x20, x20, #0x10
  40a710:	cmp	x20, x1
  40a714:	b.cs	40a74c <__fxstatat@plt+0x8e7c>  // b.hs, b.nlast
  40a718:	ldr	x0, [x20]
  40a71c:	cbz	x0, 40a70c <__fxstatat@plt+0x8e3c>
  40a720:	mov	x19, x20
  40a724:	b	40a72c <__fxstatat@plt+0x8e5c>
  40a728:	ldr	x0, [x19]
  40a72c:	ldr	x1, [x21, #64]
  40a730:	blr	x1
  40a734:	ldr	x19, [x19, #8]
  40a738:	cbnz	x19, 40a728 <__fxstatat@plt+0x8e58>
  40a73c:	ldr	x1, [x21, #8]
  40a740:	add	x20, x20, #0x10
  40a744:	cmp	x20, x1
  40a748:	b.cc	40a718 <__fxstatat@plt+0x8e48>  // b.lo, b.ul, b.last
  40a74c:	ldr	x20, [x21]
  40a750:	cmp	x1, x20
  40a754:	b.ls	40a780 <__fxstatat@plt+0x8eb0>  // b.plast
  40a758:	ldr	x19, [x20, #8]
  40a75c:	cbz	x19, 40a774 <__fxstatat@plt+0x8ea4>
  40a760:	mov	x0, x19
  40a764:	ldr	x19, [x19, #8]
  40a768:	bl	4017a0 <free@plt>
  40a76c:	cbnz	x19, 40a760 <__fxstatat@plt+0x8e90>
  40a770:	ldr	x1, [x21, #8]
  40a774:	add	x20, x20, #0x10
  40a778:	cmp	x20, x1
  40a77c:	b.cc	40a758 <__fxstatat@plt+0x8e88>  // b.lo, b.ul, b.last
  40a780:	ldr	x19, [x21, #72]
  40a784:	cbz	x19, 40a798 <__fxstatat@plt+0x8ec8>
  40a788:	mov	x0, x19
  40a78c:	ldr	x19, [x19, #8]
  40a790:	bl	4017a0 <free@plt>
  40a794:	cbnz	x19, 40a788 <__fxstatat@plt+0x8eb8>
  40a798:	ldr	x0, [x21]
  40a79c:	bl	4017a0 <free@plt>
  40a7a0:	mov	x0, x21
  40a7a4:	ldp	x19, x20, [sp, #16]
  40a7a8:	ldr	x21, [sp, #32]
  40a7ac:	ldp	x29, x30, [sp], #48
  40a7b0:	b	4017a0 <free@plt>
  40a7b4:	nop
  40a7b8:	stp	x29, x30, [sp, #-128]!
  40a7bc:	mov	x29, sp
  40a7c0:	str	x21, [sp, #32]
  40a7c4:	ldr	x21, [x0, #40]
  40a7c8:	stp	x19, x20, [sp, #16]
  40a7cc:	mov	x20, x0
  40a7d0:	ldrb	w0, [x21, #16]
  40a7d4:	cbnz	w0, 40a7f8 <__fxstatat@plt+0x8f28>
  40a7d8:	ucvtf	s0, x1
  40a7dc:	ldr	s2, [x21, #8]
  40a7e0:	mov	w0, #0x5f800000            	// #1602224128
  40a7e4:	fmov	s1, w0
  40a7e8:	fdiv	s0, s0, s2
  40a7ec:	fcmpe	s0, s1
  40a7f0:	fcvtzu	x1, s0
  40a7f4:	b.ge	40a874 <__fxstatat@plt+0x8fa4>  // b.tcont
  40a7f8:	cmp	x1, #0xa
  40a7fc:	mov	x19, #0xa                   	// #10
  40a800:	csel	x1, x1, x19, cs  // cs = hs, nlast
  40a804:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40a808:	orr	x19, x1, #0x1
  40a80c:	movk	x4, #0xaaab
  40a810:	cmn	x19, #0x1
  40a814:	b.eq	40a874 <__fxstatat@plt+0x8fa4>  // b.none
  40a818:	umulh	x1, x19, x4
  40a81c:	cmp	x19, #0x9
  40a820:	and	x0, x1, #0xfffffffffffffffe
  40a824:	add	x1, x0, x1, lsr #1
  40a828:	sub	x1, x19, x1
  40a82c:	b.ls	40a864 <__fxstatat@plt+0x8f94>  // b.plast
  40a830:	cbz	x1, 40a868 <__fxstatat@plt+0x8f98>
  40a834:	mov	x3, #0x10                  	// #16
  40a838:	mov	x2, #0x9                   	// #9
  40a83c:	mov	x0, #0x3                   	// #3
  40a840:	b	40a84c <__fxstatat@plt+0x8f7c>
  40a844:	add	x3, x3, #0x8
  40a848:	cbz	x1, 40a868 <__fxstatat@plt+0x8f98>
  40a84c:	add	x0, x0, #0x2
  40a850:	add	x2, x2, x3
  40a854:	cmp	x2, x19
  40a858:	udiv	x1, x19, x0
  40a85c:	msub	x1, x1, x0, x19
  40a860:	b.cc	40a844 <__fxstatat@plt+0x8f74>  // b.lo, b.ul, b.last
  40a864:	cbnz	x1, 40a88c <__fxstatat@plt+0x8fbc>
  40a868:	add	x19, x19, #0x2
  40a86c:	cmn	x19, #0x1
  40a870:	b.ne	40a818 <__fxstatat@plt+0x8f48>  // b.any
  40a874:	mov	w19, #0x0                   	// #0
  40a878:	mov	w0, w19
  40a87c:	ldp	x19, x20, [sp, #16]
  40a880:	ldr	x21, [sp, #32]
  40a884:	ldp	x29, x30, [sp], #128
  40a888:	ret
  40a88c:	cmp	xzr, x19, lsr #61
  40a890:	cset	x0, ne  // ne = any
  40a894:	tbnz	x19, #60, 40a874 <__fxstatat@plt+0x8fa4>
  40a898:	cbnz	x0, 40a874 <__fxstatat@plt+0x8fa4>
  40a89c:	ldr	x0, [x20, #16]
  40a8a0:	cmp	x0, x19
  40a8a4:	b.eq	40a948 <__fxstatat@plt+0x9078>  // b.none
  40a8a8:	mov	x0, x19
  40a8ac:	mov	x1, #0x10                  	// #16
  40a8b0:	bl	401690 <calloc@plt>
  40a8b4:	str	x0, [sp, #48]
  40a8b8:	cbz	x0, 40a874 <__fxstatat@plt+0x8fa4>
  40a8bc:	ldp	x5, x4, [x20, #64]
  40a8c0:	add	x3, x0, x19, lsl #4
  40a8c4:	ldr	q0, [x20, #48]
  40a8c8:	add	x0, sp, #0x30
  40a8cc:	mov	x1, x20
  40a8d0:	mov	w2, #0x0                   	// #0
  40a8d4:	stp	x3, x19, [sp, #56]
  40a8d8:	stp	xzr, xzr, [sp, #72]
  40a8dc:	str	x21, [sp, #88]
  40a8e0:	str	q0, [sp, #96]
  40a8e4:	stp	x5, x4, [sp, #112]
  40a8e8:	bl	409d80 <__fxstatat@plt+0x84b0>
  40a8ec:	ands	w19, w0, #0xff
  40a8f0:	b.ne	40a960 <__fxstatat@plt+0x9090>  // b.any
  40a8f4:	ldr	x0, [sp, #120]
  40a8f8:	str	x0, [x20, #72]
  40a8fc:	add	x1, sp, #0x30
  40a900:	mov	x0, x20
  40a904:	mov	w2, #0x1                   	// #1
  40a908:	bl	409d80 <__fxstatat@plt+0x84b0>
  40a90c:	tst	w0, #0xff
  40a910:	b.eq	40a98c <__fxstatat@plt+0x90bc>  // b.none
  40a914:	add	x1, sp, #0x30
  40a918:	mov	x0, x20
  40a91c:	mov	w2, #0x0                   	// #0
  40a920:	bl	409d80 <__fxstatat@plt+0x84b0>
  40a924:	tst	w0, #0xff
  40a928:	b.eq	40a98c <__fxstatat@plt+0x90bc>  // b.none
  40a92c:	ldr	x0, [sp, #48]
  40a930:	bl	4017a0 <free@plt>
  40a934:	mov	w0, w19
  40a938:	ldp	x19, x20, [sp, #16]
  40a93c:	ldr	x21, [sp, #32]
  40a940:	ldp	x29, x30, [sp], #128
  40a944:	ret
  40a948:	mov	w19, #0x1                   	// #1
  40a94c:	mov	w0, w19
  40a950:	ldp	x19, x20, [sp, #16]
  40a954:	ldr	x21, [sp, #32]
  40a958:	ldp	x29, x30, [sp], #128
  40a95c:	ret
  40a960:	ldr	x0, [x20]
  40a964:	bl	4017a0 <free@plt>
  40a968:	ldp	q1, q0, [sp, #48]
  40a96c:	ldr	x0, [sp, #120]
  40a970:	str	x0, [x20, #72]
  40a974:	stp	q1, q0, [x20]
  40a978:	mov	w0, w19
  40a97c:	ldp	x19, x20, [sp, #16]
  40a980:	ldr	x21, [sp, #32]
  40a984:	ldp	x29, x30, [sp], #128
  40a988:	ret
  40a98c:	bl	401710 <abort@plt>
  40a990:	stp	x29, x30, [sp, #-64]!
  40a994:	mov	x29, sp
  40a998:	stp	x19, x20, [sp, #16]
  40a99c:	str	x21, [sp, #32]
  40a9a0:	cbz	x1, 40ab10 <__fxstatat@plt+0x9240>
  40a9a4:	mov	w3, #0x0                   	// #0
  40a9a8:	mov	x21, x2
  40a9ac:	mov	x19, x0
  40a9b0:	mov	x20, x1
  40a9b4:	add	x2, sp, #0x38
  40a9b8:	bl	409c30 <__fxstatat@plt+0x8360>
  40a9bc:	mov	x3, x0
  40a9c0:	cbz	x0, 40a9e0 <__fxstatat@plt+0x9110>
  40a9c4:	mov	w0, #0x0                   	// #0
  40a9c8:	cbz	x21, 40a9d0 <__fxstatat@plt+0x9100>
  40a9cc:	str	x3, [x21]
  40a9d0:	ldp	x19, x20, [sp, #16]
  40a9d4:	ldr	x21, [sp, #32]
  40a9d8:	ldp	x29, x30, [sp], #64
  40a9dc:	ret
  40a9e0:	ldr	x0, [x19, #16]
  40a9e4:	ldr	x1, [x19, #40]
  40a9e8:	ucvtf	s0, x0
  40a9ec:	ldr	x0, [x19, #24]
  40a9f0:	ldr	s2, [x1, #8]
  40a9f4:	ucvtf	s1, x0
  40a9f8:	fmul	s3, s2, s0
  40a9fc:	fcmpe	s1, s3
  40aa00:	b.gt	40aa4c <__fxstatat@plt+0x917c>
  40aa04:	ldr	x21, [sp, #56]
  40aa08:	ldr	x0, [x21]
  40aa0c:	cbz	x0, 40ab48 <__fxstatat@plt+0x9278>
  40aa10:	ldr	x0, [x19, #72]
  40aa14:	cbz	x0, 40ab74 <__fxstatat@plt+0x92a4>
  40aa18:	ldr	x1, [x0, #8]
  40aa1c:	str	x1, [x19, #72]
  40aa20:	ldr	x2, [x21, #8]
  40aa24:	ldr	x1, [x19, #32]
  40aa28:	stp	x20, x2, [x0]
  40aa2c:	str	x0, [x21, #8]
  40aa30:	add	x1, x1, #0x1
  40aa34:	str	x1, [x19, #32]
  40aa38:	mov	w0, #0x1                   	// #1
  40aa3c:	ldp	x19, x20, [sp, #16]
  40aa40:	ldr	x21, [sp, #32]
  40aa44:	ldp	x29, x30, [sp], #64
  40aa48:	ret
  40aa4c:	adrp	x2, 40c000 <__fxstatat@plt+0xa730>
  40aa50:	add	x2, x2, #0xb30
  40aa54:	cmp	x1, x2
  40aa58:	b.eq	40ab94 <__fxstatat@plt+0x92c4>  // b.none
  40aa5c:	mov	w0, #0xcccd                	// #52429
  40aa60:	movk	w0, #0x3dcc, lsl #16
  40aa64:	fmov	s3, w0
  40aa68:	fcmpe	s2, s3
  40aa6c:	b.le	40ab14 <__fxstatat@plt+0x9244>
  40aa70:	mov	w0, #0x6666                	// #26214
  40aa74:	movk	w0, #0x3f66, lsl #16
  40aa78:	fmov	s4, w0
  40aa7c:	fcmpe	s2, s4
  40aa80:	b.pl	40ab14 <__fxstatat@plt+0x9244>  // b.nfrst
  40aa84:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  40aa88:	ldr	s5, [x1, #12]
  40aa8c:	ldr	s4, [x0, #2832]
  40aa90:	fcmpe	s5, s4
  40aa94:	b.le	40ab14 <__fxstatat@plt+0x9244>
  40aa98:	ldr	s4, [x1]
  40aa9c:	fcmpe	s4, #0.0
  40aaa0:	b.lt	40ab14 <__fxstatat@plt+0x9244>  // b.tstop
  40aaa4:	fadd	s3, s4, s3
  40aaa8:	ldr	s4, [x1, #4]
  40aaac:	fcmpe	s3, s4
  40aab0:	b.pl	40ab14 <__fxstatat@plt+0x9244>  // b.nfrst
  40aab4:	fmov	s6, #1.000000000000000000e+00
  40aab8:	fcmpe	s4, s6
  40aabc:	b.hi	40ab14 <__fxstatat@plt+0x9244>  // b.pmore
  40aac0:	fcmpe	s2, s3
  40aac4:	b.le	40ab14 <__fxstatat@plt+0x9244>
  40aac8:	ldrb	w0, [x1, #16]
  40aacc:	fmul	s0, s0, s5
  40aad0:	cbz	w0, 40ab40 <__fxstatat@plt+0x9270>
  40aad4:	mov	w0, #0x5f800000            	// #1602224128
  40aad8:	fmov	s1, w0
  40aadc:	fcmpe	s0, s1
  40aae0:	b.ge	40ab80 <__fxstatat@plt+0x92b0>  // b.tcont
  40aae4:	fcvtzu	x1, s0
  40aae8:	mov	x0, x19
  40aaec:	bl	40a7b8 <__fxstatat@plt+0x8ee8>
  40aaf0:	tst	w0, #0xff
  40aaf4:	b.eq	40ab80 <__fxstatat@plt+0x92b0>  // b.none
  40aaf8:	add	x2, sp, #0x38
  40aafc:	mov	x1, x20
  40ab00:	mov	x0, x19
  40ab04:	mov	w3, #0x0                   	// #0
  40ab08:	bl	409c30 <__fxstatat@plt+0x8360>
  40ab0c:	cbz	x0, 40aa04 <__fxstatat@plt+0x9134>
  40ab10:	bl	401710 <abort@plt>
  40ab14:	mov	w0, #0xcccd                	// #52429
  40ab18:	str	x2, [x19, #40]
  40ab1c:	movk	w0, #0x3f4c, lsl #16
  40ab20:	fmov	s2, w0
  40ab24:	fmul	s3, s0, s2
  40ab28:	fcmpe	s1, s3
  40ab2c:	b.le	40aa04 <__fxstatat@plt+0x9134>
  40ab30:	mov	w0, #0xfdf4                	// #65012
  40ab34:	movk	w0, #0x3fb4, lsl #16
  40ab38:	fmov	s1, w0
  40ab3c:	fmul	s0, s0, s1
  40ab40:	fmul	s0, s0, s2
  40ab44:	b	40aad4 <__fxstatat@plt+0x9204>
  40ab48:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  40ab4c:	ldur	q0, [x19, #24]
  40ab50:	str	x20, [x21]
  40ab54:	ldr	q1, [x0, #2848]
  40ab58:	mov	w0, #0x1                   	// #1
  40ab5c:	ldr	x21, [sp, #32]
  40ab60:	add	v0.2d, v0.2d, v1.2d
  40ab64:	stur	q0, [x19, #24]
  40ab68:	ldp	x19, x20, [sp, #16]
  40ab6c:	ldp	x29, x30, [sp], #64
  40ab70:	ret
  40ab74:	mov	x0, #0x10                  	// #16
  40ab78:	bl	401610 <malloc@plt>
  40ab7c:	cbnz	x0, 40aa20 <__fxstatat@plt+0x9150>
  40ab80:	mov	w0, #0xffffffff            	// #-1
  40ab84:	ldp	x19, x20, [sp, #16]
  40ab88:	ldr	x21, [sp, #32]
  40ab8c:	ldp	x29, x30, [sp], #64
  40ab90:	ret
  40ab94:	mov	w0, #0xfdf4                	// #65012
  40ab98:	movk	w0, #0x3fb4, lsl #16
  40ab9c:	fmov	s1, w0
  40aba0:	mov	w0, #0xcccd                	// #52429
  40aba4:	fmul	s0, s0, s1
  40aba8:	movk	w0, #0x3f4c, lsl #16
  40abac:	fmov	s2, w0
  40abb0:	fmul	s0, s0, s2
  40abb4:	b	40aad4 <__fxstatat@plt+0x9204>
  40abb8:	stp	x29, x30, [sp, #-64]!
  40abbc:	mov	x29, sp
  40abc0:	stp	x19, x20, [sp, #16]
  40abc4:	stp	x21, x22, [sp, #32]
  40abc8:	cbz	x1, 40ad34 <__fxstatat@plt+0x9464>
  40abcc:	mov	x19, x0
  40abd0:	mov	x21, x1
  40abd4:	add	x2, sp, #0x38
  40abd8:	mov	w3, #0x0                   	// #0
  40abdc:	bl	409c30 <__fxstatat@plt+0x8360>
  40abe0:	mov	x20, x0
  40abe4:	cbz	x0, 40abfc <__fxstatat@plt+0x932c>
  40abe8:	mov	x0, x20
  40abec:	ldp	x19, x20, [sp, #16]
  40abf0:	ldp	x21, x22, [sp, #32]
  40abf4:	ldp	x29, x30, [sp], #64
  40abf8:	ret
  40abfc:	ldr	x0, [x19, #16]
  40ac00:	ldr	x1, [x19, #40]
  40ac04:	ucvtf	s0, x0
  40ac08:	ldr	x0, [x19, #24]
  40ac0c:	ldr	s2, [x1, #8]
  40ac10:	ucvtf	s1, x0
  40ac14:	fmul	s3, s2, s0
  40ac18:	fcmpe	s1, s3
  40ac1c:	b.gt	40ac6c <__fxstatat@plt+0x939c>
  40ac20:	ldr	x22, [sp, #56]
  40ac24:	ldr	x0, [x22]
  40ac28:	cbz	x0, 40ad6c <__fxstatat@plt+0x949c>
  40ac2c:	ldr	x0, [x19, #72]
  40ac30:	cbz	x0, 40ad9c <__fxstatat@plt+0x94cc>
  40ac34:	ldr	x1, [x0, #8]
  40ac38:	str	x1, [x19, #72]
  40ac3c:	ldr	x2, [x22, #8]
  40ac40:	mov	x20, x21
  40ac44:	ldr	x1, [x19, #32]
  40ac48:	stp	x21, x2, [x0]
  40ac4c:	str	x0, [x22, #8]
  40ac50:	add	x0, x1, #0x1
  40ac54:	str	x0, [x19, #32]
  40ac58:	mov	x0, x20
  40ac5c:	ldp	x19, x20, [sp, #16]
  40ac60:	ldp	x21, x22, [sp, #32]
  40ac64:	ldp	x29, x30, [sp], #64
  40ac68:	ret
  40ac6c:	adrp	x2, 40c000 <__fxstatat@plt+0xa730>
  40ac70:	add	x2, x2, #0xb30
  40ac74:	cmp	x1, x2
  40ac78:	b.eq	40adac <__fxstatat@plt+0x94dc>  // b.none
  40ac7c:	mov	w0, #0xcccd                	// #52429
  40ac80:	movk	w0, #0x3dcc, lsl #16
  40ac84:	fmov	s3, w0
  40ac88:	fcmpe	s2, s3
  40ac8c:	b.le	40ad38 <__fxstatat@plt+0x9468>
  40ac90:	mov	w0, #0x6666                	// #26214
  40ac94:	movk	w0, #0x3f66, lsl #16
  40ac98:	fmov	s4, w0
  40ac9c:	fcmpe	s2, s4
  40aca0:	b.pl	40ad38 <__fxstatat@plt+0x9468>  // b.nfrst
  40aca4:	mov	w0, #0xcccd                	// #52429
  40aca8:	ldr	s5, [x1, #12]
  40acac:	movk	w0, #0x3f8c, lsl #16
  40acb0:	fmov	s4, w0
  40acb4:	fcmpe	s5, s4
  40acb8:	b.le	40ad38 <__fxstatat@plt+0x9468>
  40acbc:	ldr	s4, [x1]
  40acc0:	fcmpe	s4, #0.0
  40acc4:	b.lt	40ad38 <__fxstatat@plt+0x9468>  // b.tstop
  40acc8:	fadd	s3, s4, s3
  40accc:	ldr	s4, [x1, #4]
  40acd0:	fcmpe	s3, s4
  40acd4:	b.pl	40ad38 <__fxstatat@plt+0x9468>  // b.nfrst
  40acd8:	fmov	s6, #1.000000000000000000e+00
  40acdc:	fcmpe	s4, s6
  40ace0:	b.hi	40ad38 <__fxstatat@plt+0x9468>  // b.pmore
  40ace4:	fcmpe	s2, s3
  40ace8:	b.le	40ad38 <__fxstatat@plt+0x9468>
  40acec:	ldrb	w0, [x1, #16]
  40acf0:	fmul	s0, s0, s5
  40acf4:	cbz	w0, 40ad64 <__fxstatat@plt+0x9494>
  40acf8:	mov	w0, #0x5f800000            	// #1602224128
  40acfc:	fmov	s1, w0
  40ad00:	fcmpe	s0, s1
  40ad04:	b.ge	40abe8 <__fxstatat@plt+0x9318>  // b.tcont
  40ad08:	fcvtzu	x1, s0
  40ad0c:	mov	x0, x19
  40ad10:	bl	40a7b8 <__fxstatat@plt+0x8ee8>
  40ad14:	tst	w0, #0xff
  40ad18:	b.eq	40abe8 <__fxstatat@plt+0x9318>  // b.none
  40ad1c:	add	x2, sp, #0x38
  40ad20:	mov	x1, x21
  40ad24:	mov	x0, x19
  40ad28:	mov	w3, #0x0                   	// #0
  40ad2c:	bl	409c30 <__fxstatat@plt+0x8360>
  40ad30:	cbz	x0, 40ac20 <__fxstatat@plt+0x9350>
  40ad34:	bl	401710 <abort@plt>
  40ad38:	mov	w0, #0xcccd                	// #52429
  40ad3c:	str	x2, [x19, #40]
  40ad40:	movk	w0, #0x3f4c, lsl #16
  40ad44:	fmov	s2, w0
  40ad48:	fmul	s3, s0, s2
  40ad4c:	fcmpe	s1, s3
  40ad50:	b.le	40ac20 <__fxstatat@plt+0x9350>
  40ad54:	mov	w0, #0xfdf4                	// #65012
  40ad58:	movk	w0, #0x3fb4, lsl #16
  40ad5c:	fmov	s1, w0
  40ad60:	fmul	s0, s0, s1
  40ad64:	fmul	s0, s0, s2
  40ad68:	b	40acf8 <__fxstatat@plt+0x9428>
  40ad6c:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  40ad70:	mov	x20, x21
  40ad74:	ldur	q0, [x19, #24]
  40ad78:	str	x21, [x22]
  40ad7c:	ldr	q1, [x0, #2848]
  40ad80:	mov	x0, x20
  40ad84:	ldp	x21, x22, [sp, #32]
  40ad88:	add	v0.2d, v0.2d, v1.2d
  40ad8c:	stur	q0, [x19, #24]
  40ad90:	ldp	x19, x20, [sp, #16]
  40ad94:	ldp	x29, x30, [sp], #64
  40ad98:	ret
  40ad9c:	mov	x0, #0x10                  	// #16
  40ada0:	bl	401610 <malloc@plt>
  40ada4:	cbz	x0, 40abe8 <__fxstatat@plt+0x9318>
  40ada8:	b	40ac3c <__fxstatat@plt+0x936c>
  40adac:	mov	w0, #0xfdf4                	// #65012
  40adb0:	movk	w0, #0x3fb4, lsl #16
  40adb4:	fmov	s1, w0
  40adb8:	mov	w0, #0xcccd                	// #52429
  40adbc:	fmul	s0, s0, s1
  40adc0:	movk	w0, #0x3f4c, lsl #16
  40adc4:	fmov	s2, w0
  40adc8:	fmul	s0, s0, s2
  40adcc:	b	40acf8 <__fxstatat@plt+0x9428>
  40add0:	stp	x29, x30, [sp, #-64]!
  40add4:	mov	w3, #0x1                   	// #1
  40add8:	mov	x29, sp
  40addc:	add	x2, sp, #0x38
  40ade0:	stp	x19, x20, [sp, #16]
  40ade4:	mov	x19, x0
  40ade8:	bl	409c30 <__fxstatat@plt+0x8360>
  40adec:	mov	x20, x0
  40adf0:	cbz	x0, 40ae0c <__fxstatat@plt+0x953c>
  40adf4:	ldr	x1, [sp, #56]
  40adf8:	ldr	x0, [x19, #32]
  40adfc:	ldr	x1, [x1]
  40ae00:	sub	x0, x0, #0x1
  40ae04:	str	x0, [x19, #32]
  40ae08:	cbz	x1, 40ae1c <__fxstatat@plt+0x954c>
  40ae0c:	mov	x0, x20
  40ae10:	ldp	x19, x20, [sp, #16]
  40ae14:	ldp	x29, x30, [sp], #64
  40ae18:	ret
  40ae1c:	ldr	x0, [x19, #16]
  40ae20:	ldr	x1, [x19, #40]
  40ae24:	ucvtf	s1, x0
  40ae28:	ldr	x0, [x19, #24]
  40ae2c:	ldr	s2, [x1]
  40ae30:	sub	x0, x0, #0x1
  40ae34:	str	x0, [x19, #24]
  40ae38:	fmul	s3, s2, s1
  40ae3c:	ucvtf	s0, x0
  40ae40:	fcmpe	s0, s3
  40ae44:	b.pl	40ae0c <__fxstatat@plt+0x953c>  // b.nfrst
  40ae48:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  40ae4c:	add	x0, x0, #0xb30
  40ae50:	cmp	x1, x0
  40ae54:	b.eq	40af30 <__fxstatat@plt+0x9660>  // b.none
  40ae58:	mov	w2, #0xcccd                	// #52429
  40ae5c:	ldr	s3, [x1, #8]
  40ae60:	movk	w2, #0x3dcc, lsl #16
  40ae64:	fmov	s4, w2
  40ae68:	fcmpe	s3, s4
  40ae6c:	b.le	40af1c <__fxstatat@plt+0x964c>
  40ae70:	mov	w2, #0x6666                	// #26214
  40ae74:	movk	w2, #0x3f66, lsl #16
  40ae78:	fmov	s5, w2
  40ae7c:	fcmpe	s3, s5
  40ae80:	b.pl	40af1c <__fxstatat@plt+0x964c>  // b.nfrst
  40ae84:	mov	w2, #0xcccd                	// #52429
  40ae88:	ldr	s6, [x1, #12]
  40ae8c:	movk	w2, #0x3f8c, lsl #16
  40ae90:	fmov	s5, w2
  40ae94:	fcmpe	s6, s5
  40ae98:	b.le	40af1c <__fxstatat@plt+0x964c>
  40ae9c:	fcmpe	s2, #0.0
  40aea0:	b.lt	40af1c <__fxstatat@plt+0x964c>  // b.tstop
  40aea4:	fadd	s2, s2, s4
  40aea8:	ldr	s4, [x1, #4]
  40aeac:	fcmpe	s2, s4
  40aeb0:	b.pl	40af1c <__fxstatat@plt+0x964c>  // b.nfrst
  40aeb4:	fmov	s5, #1.000000000000000000e+00
  40aeb8:	fcmpe	s4, s5
  40aebc:	b.hi	40af1c <__fxstatat@plt+0x964c>  // b.pmore
  40aec0:	fcmpe	s3, s2
  40aec4:	b.le	40af1c <__fxstatat@plt+0x964c>
  40aec8:	ldrb	w0, [x1, #16]
  40aecc:	fmul	s1, s1, s4
  40aed0:	cbnz	w0, 40aedc <__fxstatat@plt+0x960c>
  40aed4:	nop
  40aed8:	fmul	s1, s1, s3
  40aedc:	fcvtzu	x1, s1
  40aee0:	mov	x0, x19
  40aee4:	bl	40a7b8 <__fxstatat@plt+0x8ee8>
  40aee8:	tst	w0, #0xff
  40aeec:	b.ne	40ae0c <__fxstatat@plt+0x953c>  // b.any
  40aef0:	str	x21, [sp, #32]
  40aef4:	ldr	x21, [x19, #72]
  40aef8:	cbz	x21, 40af10 <__fxstatat@plt+0x9640>
  40aefc:	nop
  40af00:	mov	x0, x21
  40af04:	ldr	x21, [x21, #8]
  40af08:	bl	4017a0 <free@plt>
  40af0c:	cbnz	x21, 40af00 <__fxstatat@plt+0x9630>
  40af10:	ldr	x21, [sp, #32]
  40af14:	str	xzr, [x19, #72]
  40af18:	b	40ae0c <__fxstatat@plt+0x953c>
  40af1c:	movi	v2.2s, #0x0
  40af20:	str	x0, [x19, #40]
  40af24:	fmul	s2, s1, s2
  40af28:	fcmpe	s0, s2
  40af2c:	b.pl	40ae0c <__fxstatat@plt+0x953c>  // b.nfrst
  40af30:	mov	w0, #0xcccd                	// #52429
  40af34:	movk	w0, #0x3f4c, lsl #16
  40af38:	fmov	s3, w0
  40af3c:	b	40aed8 <__fxstatat@plt+0x9608>
  40af40:	fmov	s0, w1
  40af44:	mov	w1, #0x1                   	// #1
  40af48:	stur	xzr, [x0, #20]
  40af4c:	dup	v1.4s, v0.s[0]
  40af50:	str	s0, [x0, #16]
  40af54:	strb	w1, [x0, #28]
  40af58:	str	q1, [x0]
  40af5c:	ret
  40af60:	ldrb	w0, [x0, #28]
  40af64:	ret
  40af68:	ldrb	w4, [x0, #28]
  40af6c:	mov	x2, x0
  40af70:	ldr	w3, [x0, #20]
  40af74:	eor	w4, w4, #0x1
  40af78:	add	w3, w4, w3
  40af7c:	and	x5, x3, #0x3
  40af80:	and	w3, w3, #0x3
  40af84:	ldr	w0, [x0, x5, lsl #2]
  40af88:	str	w1, [x2, x5, lsl #2]
  40af8c:	str	w3, [x2, #20]
  40af90:	ldr	w1, [x2, #24]
  40af94:	cmp	w1, w3
  40af98:	b.ne	40afa8 <__fxstatat@plt+0x96d8>  // b.any
  40af9c:	add	w4, w4, w1
  40afa0:	and	w4, w4, #0x3
  40afa4:	str	w4, [x2, #24]
  40afa8:	strb	wzr, [x2, #28]
  40afac:	ret
  40afb0:	mov	x1, x0
  40afb4:	ldrb	w0, [x0, #28]
  40afb8:	cbnz	w0, 40aff4 <__fxstatat@plt+0x9724>
  40afbc:	ldp	w4, w2, [x1, #16]
  40afc0:	mov	w3, w2
  40afc4:	ldr	w0, [x1, x3, lsl #2]
  40afc8:	str	w4, [x1, x3, lsl #2]
  40afcc:	ldr	w3, [x1, #24]
  40afd0:	cmp	w2, w3
  40afd4:	b.eq	40afe8 <__fxstatat@plt+0x9718>  // b.none
  40afd8:	add	w2, w2, #0x3
  40afdc:	and	w2, w2, #0x3
  40afe0:	str	w2, [x1, #20]
  40afe4:	ret
  40afe8:	mov	w2, #0x1                   	// #1
  40afec:	strb	w2, [x1, #28]
  40aff0:	ret
  40aff4:	stp	x29, x30, [sp, #-16]!
  40aff8:	mov	x29, sp
  40affc:	bl	401710 <abort@plt>
  40b000:	stp	x29, x30, [sp, #-16]!
  40b004:	mov	w0, #0xe                   	// #14
  40b008:	mov	x29, sp
  40b00c:	bl	401600 <nl_langinfo@plt>
  40b010:	cbz	x0, 40b030 <__fxstatat@plt+0x9760>
  40b014:	ldrb	w2, [x0]
  40b018:	adrp	x1, 40c000 <__fxstatat@plt+0xa730>
  40b01c:	add	x1, x1, #0xb48
  40b020:	cmp	w2, #0x0
  40b024:	csel	x0, x1, x0, eq  // eq = none
  40b028:	ldp	x29, x30, [sp], #16
  40b02c:	ret
  40b030:	ldp	x29, x30, [sp], #16
  40b034:	adrp	x0, 40c000 <__fxstatat@plt+0xa730>
  40b038:	add	x0, x0, #0xb48
  40b03c:	ret
  40b040:	stp	x29, x30, [sp, #-64]!
  40b044:	mov	x29, sp
  40b048:	str	x3, [sp, #56]
  40b04c:	mov	w3, #0x0                   	// #0
  40b050:	tbnz	w2, #6, 40b064 <__fxstatat@plt+0x9794>
  40b054:	bl	401870 <openat@plt>
  40b058:	bl	40b100 <__fxstatat@plt+0x9830>
  40b05c:	ldp	x29, x30, [sp], #64
  40b060:	ret
  40b064:	mov	w3, #0xfffffff8            	// #-8
  40b068:	stp	w3, wzr, [sp, #40]
  40b06c:	ldr	w3, [sp, #56]
  40b070:	add	x4, sp, #0x30
  40b074:	add	x5, sp, #0x40
  40b078:	stp	x5, x5, [sp, #16]
  40b07c:	str	x4, [sp, #32]
  40b080:	bl	401870 <openat@plt>
  40b084:	bl	40b100 <__fxstatat@plt+0x9830>
  40b088:	ldp	x29, x30, [sp], #64
  40b08c:	ret
  40b090:	stp	x29, x30, [sp, #-48]!
  40b094:	mov	x29, sp
  40b098:	str	x21, [sp, #32]
  40b09c:	mov	x21, x3
  40b0a0:	mov	w3, #0x4900                	// #18688
  40b0a4:	stp	x19, x20, [sp, #16]
  40b0a8:	movk	w3, #0x8, lsl #16
  40b0ac:	mov	x20, #0x0                   	// #0
  40b0b0:	orr	w2, w2, w3
  40b0b4:	bl	40b040 <__fxstatat@plt+0x9770>
  40b0b8:	tbnz	w0, #31, 40b0d0 <__fxstatat@plt+0x9800>
  40b0bc:	mov	w19, w0
  40b0c0:	bl	401700 <fdopendir@plt>
  40b0c4:	mov	x20, x0
  40b0c8:	cbz	x0, 40b0e4 <__fxstatat@plt+0x9814>
  40b0cc:	str	w19, [x21]
  40b0d0:	mov	x0, x20
  40b0d4:	ldp	x19, x20, [sp, #16]
  40b0d8:	ldr	x21, [sp, #32]
  40b0dc:	ldp	x29, x30, [sp], #48
  40b0e0:	ret
  40b0e4:	bl	401890 <__errno_location@plt>
  40b0e8:	mov	x21, x0
  40b0ec:	mov	w0, w19
  40b0f0:	ldr	w19, [x21]
  40b0f4:	bl	4016d0 <close@plt>
  40b0f8:	b	40b0cc <__fxstatat@plt+0x97fc>
  40b0fc:	nop
  40b100:	stp	x29, x30, [sp, #-48]!
  40b104:	cmp	w0, #0x2
  40b108:	mov	x29, sp
  40b10c:	stp	x19, x20, [sp, #16]
  40b110:	mov	w19, w0
  40b114:	b.ls	40b128 <__fxstatat@plt+0x9858>  // b.plast
  40b118:	mov	w0, w19
  40b11c:	ldp	x19, x20, [sp, #16]
  40b120:	ldp	x29, x30, [sp], #48
  40b124:	ret
  40b128:	str	x21, [sp, #32]
  40b12c:	bl	40b530 <__fxstatat@plt+0x9c60>
  40b130:	mov	w21, w0
  40b134:	bl	401890 <__errno_location@plt>
  40b138:	mov	x20, x0
  40b13c:	mov	w0, w19
  40b140:	mov	w19, w21
  40b144:	ldr	w21, [x20]
  40b148:	bl	4016d0 <close@plt>
  40b14c:	str	w21, [x20]
  40b150:	mov	w0, w19
  40b154:	ldp	x19, x20, [sp, #16]
  40b158:	ldr	x21, [sp, #32]
  40b15c:	ldp	x29, x30, [sp], #48
  40b160:	ret
  40b164:	nop
  40b168:	stp	x29, x30, [sp, #-32]!
  40b16c:	mov	x29, sp
  40b170:	stp	x19, x20, [sp, #16]
  40b174:	mov	x19, x0
  40b178:	bl	4015e0 <fileno@plt>
  40b17c:	tbnz	w0, #31, 40b1d8 <__fxstatat@plt+0x9908>
  40b180:	mov	x0, x19
  40b184:	bl	401840 <__freading@plt>
  40b188:	cbnz	w0, 40b1bc <__fxstatat@plt+0x98ec>
  40b18c:	mov	x0, x19
  40b190:	bl	40b450 <__fxstatat@plt+0x9b80>
  40b194:	cbz	w0, 40b1d8 <__fxstatat@plt+0x9908>
  40b198:	bl	401890 <__errno_location@plt>
  40b19c:	mov	x20, x0
  40b1a0:	mov	x0, x19
  40b1a4:	ldr	w19, [x20]
  40b1a8:	bl	4015f0 <fclose@plt>
  40b1ac:	cbnz	w19, 40b1e8 <__fxstatat@plt+0x9918>
  40b1b0:	ldp	x19, x20, [sp, #16]
  40b1b4:	ldp	x29, x30, [sp], #32
  40b1b8:	ret
  40b1bc:	mov	x0, x19
  40b1c0:	bl	4015e0 <fileno@plt>
  40b1c4:	mov	w2, #0x1                   	// #1
  40b1c8:	mov	x1, #0x0                   	// #0
  40b1cc:	bl	4015c0 <lseek@plt>
  40b1d0:	cmn	x0, #0x1
  40b1d4:	b.ne	40b18c <__fxstatat@plt+0x98bc>  // b.any
  40b1d8:	mov	x0, x19
  40b1dc:	ldp	x19, x20, [sp, #16]
  40b1e0:	ldp	x29, x30, [sp], #32
  40b1e4:	b	4015f0 <fclose@plt>
  40b1e8:	mov	w0, #0xffffffff            	// #-1
  40b1ec:	str	w19, [x20]
  40b1f0:	b	40b1b0 <__fxstatat@plt+0x98e0>
  40b1f4:	nop
  40b1f8:	stp	x29, x30, [sp, #-112]!
  40b1fc:	mov	w6, #0xffffffe0            	// #-32
  40b200:	mov	x29, sp
  40b204:	add	x7, sp, #0x50
  40b208:	stp	x19, x20, [sp, #16]
  40b20c:	str	x7, [sp, #64]
  40b210:	stp	w6, wzr, [sp, #72]
  40b214:	stp	x2, x3, [sp, #80]
  40b218:	add	x2, sp, #0x70
  40b21c:	stp	x2, x2, [sp, #48]
  40b220:	stp	x4, x5, [sp, #96]
  40b224:	cbz	w1, 40b2e4 <__fxstatat@plt+0x9a14>
  40b228:	mov	w20, w0
  40b22c:	mov	w3, w1
  40b230:	cmp	w1, #0x406
  40b234:	b.eq	40b300 <__fxstatat@plt+0x9a30>  // b.none
  40b238:	cmp	w1, #0xb
  40b23c:	b.gt	40b288 <__fxstatat@plt+0x99b8>
  40b240:	cmp	w1, #0x0
  40b244:	b.le	40b2b4 <__fxstatat@plt+0x99e4>
  40b248:	mov	x1, #0x1                   	// #1
  40b24c:	mov	x2, #0x514                 	// #1300
  40b250:	lsl	x1, x1, x3
  40b254:	tst	x1, x2
  40b258:	b.ne	40b37c <__fxstatat@plt+0x9aac>  // b.any
  40b25c:	mov	x2, #0xa0a                 	// #2570
  40b260:	tst	x1, x2
  40b264:	b.eq	40b2b4 <__fxstatat@plt+0x99e4>  // b.none
  40b268:	mov	w1, w3
  40b26c:	mov	w0, w20
  40b270:	bl	4017d0 <fcntl@plt>
  40b274:	mov	w19, w0
  40b278:	mov	w0, w19
  40b27c:	ldp	x19, x20, [sp, #16]
  40b280:	ldp	x29, x30, [sp], #112
  40b284:	ret
  40b288:	sub	w0, w1, #0x400
  40b28c:	cmp	w0, #0xa
  40b290:	b.hi	40b2b4 <__fxstatat@plt+0x99e4>  // b.pmore
  40b294:	mov	x1, #0x1                   	// #1
  40b298:	mov	x2, #0x2c5                 	// #709
  40b29c:	lsl	x1, x1, x0
  40b2a0:	tst	x1, x2
  40b2a4:	b.ne	40b37c <__fxstatat@plt+0x9aac>  // b.any
  40b2a8:	mov	x2, #0x502                 	// #1282
  40b2ac:	tst	x1, x2
  40b2b0:	b.ne	40b268 <__fxstatat@plt+0x9998>  // b.any
  40b2b4:	ldr	w0, [sp, #72]
  40b2b8:	ldr	x1, [sp, #48]
  40b2bc:	tbnz	w0, #31, 40b428 <__fxstatat@plt+0x9b58>
  40b2c0:	ldr	x2, [x1]
  40b2c4:	mov	w0, w20
  40b2c8:	mov	w1, w3
  40b2cc:	bl	4017d0 <fcntl@plt>
  40b2d0:	mov	w19, w0
  40b2d4:	mov	w0, w19
  40b2d8:	ldp	x19, x20, [sp, #16]
  40b2dc:	ldp	x29, x30, [sp], #112
  40b2e0:	ret
  40b2e4:	ldr	w2, [sp, #80]
  40b2e8:	bl	4017d0 <fcntl@plt>
  40b2ec:	mov	w19, w0
  40b2f0:	mov	w0, w19
  40b2f4:	ldp	x19, x20, [sp, #16]
  40b2f8:	ldp	x29, x30, [sp], #112
  40b2fc:	ret
  40b300:	stp	x21, x22, [sp, #32]
  40b304:	adrp	x21, 41f000 <__fxstatat@plt+0x1d730>
  40b308:	mov	w2, #0xffffffe8            	// #-24
  40b30c:	str	w2, [sp, #72]
  40b310:	ldr	w2, [x21, #1048]
  40b314:	ldr	w22, [sp, #80]
  40b318:	tbnz	w2, #31, 40b348 <__fxstatat@plt+0x9a78>
  40b31c:	mov	w2, w22
  40b320:	bl	4017d0 <fcntl@plt>
  40b324:	mov	w19, w0
  40b328:	tbnz	w0, #31, 40b3ac <__fxstatat@plt+0x9adc>
  40b32c:	mov	w0, #0x1                   	// #1
  40b330:	str	w0, [x21, #1048]
  40b334:	mov	w0, w19
  40b338:	ldp	x19, x20, [sp, #16]
  40b33c:	ldp	x21, x22, [sp, #32]
  40b340:	ldp	x29, x30, [sp], #112
  40b344:	ret
  40b348:	mov	w2, w22
  40b34c:	mov	w1, #0x0                   	// #0
  40b350:	bl	4017d0 <fcntl@plt>
  40b354:	mov	w19, w0
  40b358:	tbnz	w0, #31, 40b368 <__fxstatat@plt+0x9a98>
  40b35c:	ldr	w0, [x21, #1048]
  40b360:	cmn	w0, #0x1
  40b364:	b.eq	40b3dc <__fxstatat@plt+0x9b0c>  // b.none
  40b368:	mov	w0, w19
  40b36c:	ldp	x19, x20, [sp, #16]
  40b370:	ldp	x21, x22, [sp, #32]
  40b374:	ldp	x29, x30, [sp], #112
  40b378:	ret
  40b37c:	ldr	w0, [sp, #72]
  40b380:	ldr	x1, [sp, #48]
  40b384:	tbnz	w0, #31, 40b43c <__fxstatat@plt+0x9b6c>
  40b388:	ldr	w2, [x1]
  40b38c:	mov	w0, w20
  40b390:	mov	w1, w3
  40b394:	bl	4017d0 <fcntl@plt>
  40b398:	mov	w19, w0
  40b39c:	mov	w0, w19
  40b3a0:	ldp	x19, x20, [sp, #16]
  40b3a4:	ldp	x29, x30, [sp], #112
  40b3a8:	ret
  40b3ac:	bl	401890 <__errno_location@plt>
  40b3b0:	ldr	w0, [x0]
  40b3b4:	cmp	w0, #0x16
  40b3b8:	b.ne	40b32c <__fxstatat@plt+0x9a5c>  // b.any
  40b3bc:	mov	w2, w22
  40b3c0:	mov	w0, w20
  40b3c4:	mov	w1, #0x0                   	// #0
  40b3c8:	bl	4017d0 <fcntl@plt>
  40b3cc:	mov	w19, w0
  40b3d0:	tbnz	w0, #31, 40b368 <__fxstatat@plt+0x9a98>
  40b3d4:	mov	w0, #0xffffffff            	// #-1
  40b3d8:	str	w0, [x21, #1048]
  40b3dc:	mov	w0, w19
  40b3e0:	mov	w1, #0x1                   	// #1
  40b3e4:	bl	4017d0 <fcntl@plt>
  40b3e8:	tbnz	w0, #31, 40b404 <__fxstatat@plt+0x9b34>
  40b3ec:	orr	w2, w0, #0x1
  40b3f0:	mov	w1, #0x2                   	// #2
  40b3f4:	mov	w0, w19
  40b3f8:	bl	4017d0 <fcntl@plt>
  40b3fc:	cmn	w0, #0x1
  40b400:	b.ne	40b368 <__fxstatat@plt+0x9a98>  // b.any
  40b404:	bl	401890 <__errno_location@plt>
  40b408:	mov	x20, x0
  40b40c:	mov	w0, w19
  40b410:	mov	w19, #0xffffffff            	// #-1
  40b414:	ldr	w21, [x20]
  40b418:	bl	4016d0 <close@plt>
  40b41c:	str	w21, [x20]
  40b420:	ldp	x21, x22, [sp, #32]
  40b424:	b	40b278 <__fxstatat@plt+0x99a8>
  40b428:	cmn	w0, #0x7
  40b42c:	b.ge	40b2c0 <__fxstatat@plt+0x99f0>  // b.tcont
  40b430:	ldr	x1, [sp, #56]
  40b434:	add	x1, x1, w0, sxtw
  40b438:	b	40b2c0 <__fxstatat@plt+0x99f0>
  40b43c:	cmn	w0, #0x7
  40b440:	b.ge	40b388 <__fxstatat@plt+0x9ab8>  // b.tcont
  40b444:	ldr	x1, [sp, #56]
  40b448:	add	x1, x1, w0, sxtw
  40b44c:	b	40b388 <__fxstatat@plt+0x9ab8>
  40b450:	stp	x29, x30, [sp, #-32]!
  40b454:	mov	x29, sp
  40b458:	str	x19, [sp, #16]
  40b45c:	mov	x19, x0
  40b460:	cbz	x0, 40b474 <__fxstatat@plt+0x9ba4>
  40b464:	bl	401840 <__freading@plt>
  40b468:	cbz	w0, 40b474 <__fxstatat@plt+0x9ba4>
  40b46c:	ldr	w0, [x19]
  40b470:	tbnz	w0, #8, 40b484 <__fxstatat@plt+0x9bb4>
  40b474:	mov	x0, x19
  40b478:	ldr	x19, [sp, #16]
  40b47c:	ldp	x29, x30, [sp], #32
  40b480:	b	4017e0 <fflush@plt>
  40b484:	mov	x0, x19
  40b488:	mov	w2, #0x1                   	// #1
  40b48c:	mov	x1, #0x0                   	// #0
  40b490:	bl	40b4a8 <__fxstatat@plt+0x9bd8>
  40b494:	mov	x0, x19
  40b498:	ldr	x19, [sp, #16]
  40b49c:	ldp	x29, x30, [sp], #32
  40b4a0:	b	4017e0 <fflush@plt>
  40b4a4:	nop
  40b4a8:	stp	x29, x30, [sp, #-48]!
  40b4ac:	mov	x29, sp
  40b4b0:	ldp	x3, x4, [x0, #8]
  40b4b4:	str	x19, [sp, #16]
  40b4b8:	mov	x19, x0
  40b4bc:	cmp	x4, x3
  40b4c0:	b.eq	40b4d4 <__fxstatat@plt+0x9c04>  // b.none
  40b4c4:	mov	x0, x19
  40b4c8:	ldr	x19, [sp, #16]
  40b4cc:	ldp	x29, x30, [sp], #48
  40b4d0:	b	401790 <fseeko@plt>
  40b4d4:	ldp	x3, x4, [x0, #32]
  40b4d8:	cmp	x4, x3
  40b4dc:	b.ne	40b4c4 <__fxstatat@plt+0x9bf4>  // b.any
  40b4e0:	ldr	x3, [x0, #72]
  40b4e4:	cbnz	x3, 40b4c4 <__fxstatat@plt+0x9bf4>
  40b4e8:	str	x1, [sp, #32]
  40b4ec:	str	w2, [sp, #44]
  40b4f0:	bl	4015e0 <fileno@plt>
  40b4f4:	ldr	w2, [sp, #44]
  40b4f8:	ldr	x1, [sp, #32]
  40b4fc:	bl	4015c0 <lseek@plt>
  40b500:	mov	x1, x0
  40b504:	cmn	x0, #0x1
  40b508:	b.eq	40b520 <__fxstatat@plt+0x9c50>  // b.none
  40b50c:	ldr	w2, [x19]
  40b510:	mov	w0, #0x0                   	// #0
  40b514:	str	x1, [x19, #144]
  40b518:	and	w1, w2, #0xffffffef
  40b51c:	str	w1, [x19]
  40b520:	ldr	x19, [sp, #16]
  40b524:	ldp	x29, x30, [sp], #48
  40b528:	ret
  40b52c:	nop
  40b530:	mov	w2, #0x3                   	// #3
  40b534:	mov	w1, #0x0                   	// #0
  40b538:	b	40b1f8 <__fxstatat@plt+0x9928>
  40b53c:	nop
  40b540:	stp	x29, x30, [sp, #-64]!
  40b544:	mov	x29, sp
  40b548:	stp	x19, x20, [sp, #16]
  40b54c:	adrp	x20, 41e000 <__fxstatat@plt+0x1c730>
  40b550:	add	x20, x20, #0xdf0
  40b554:	stp	x21, x22, [sp, #32]
  40b558:	adrp	x21, 41e000 <__fxstatat@plt+0x1c730>
  40b55c:	add	x21, x21, #0xde8
  40b560:	sub	x20, x20, x21
  40b564:	mov	w22, w0
  40b568:	stp	x23, x24, [sp, #48]
  40b56c:	mov	x23, x1
  40b570:	mov	x24, x2
  40b574:	bl	4014e8 <mbrtowc@plt-0x38>
  40b578:	cmp	xzr, x20, asr #3
  40b57c:	b.eq	40b5a8 <__fxstatat@plt+0x9cd8>  // b.none
  40b580:	asr	x20, x20, #3
  40b584:	mov	x19, #0x0                   	// #0
  40b588:	ldr	x3, [x21, x19, lsl #3]
  40b58c:	mov	x2, x24
  40b590:	add	x19, x19, #0x1
  40b594:	mov	x1, x23
  40b598:	mov	w0, w22
  40b59c:	blr	x3
  40b5a0:	cmp	x20, x19
  40b5a4:	b.ne	40b588 <__fxstatat@plt+0x9cb8>  // b.any
  40b5a8:	ldp	x19, x20, [sp, #16]
  40b5ac:	ldp	x21, x22, [sp, #32]
  40b5b0:	ldp	x23, x24, [sp, #48]
  40b5b4:	ldp	x29, x30, [sp], #64
  40b5b8:	ret
  40b5bc:	nop
  40b5c0:	ret
  40b5c4:	nop
  40b5c8:	adrp	x2, 41f000 <__fxstatat@plt+0x1d730>
  40b5cc:	mov	x1, #0x0                   	// #0
  40b5d0:	ldr	x2, [x2, #488]
  40b5d4:	b	4015a0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040b5d8 <.fini>:
  40b5d8:	stp	x29, x30, [sp, #-16]!
  40b5dc:	mov	x29, sp
  40b5e0:	ldp	x29, x30, [sp], #16
  40b5e4:	ret
