|top_level_module
hex7[0] << decoder:mode_out.dout
hex7[1] << decoder:mode_out.dout
hex7[2] << decoder:mode_out.dout
hex7[3] << decoder:mode_out.dout
hex7[4] << decoder:mode_out.dout
hex7[5] << decoder:mode_out.dout
hex7[6] << decoder:mode_out.dout
hex6[0] << decoder:d_or_i_disp.dout
hex6[1] << decoder:d_or_i_disp.dout
hex6[2] << decoder:d_or_i_disp.dout
hex6[3] << decoder:d_or_i_disp.dout
hex6[4] << decoder:d_or_i_disp.dout
hex6[5] << decoder:d_or_i_disp.dout
hex6[6] << decoder:d_or_i_disp.dout
hex5[0] << bi2bcd:SM_st.dout1
hex5[1] << bi2bcd:SM_st.dout1
hex5[2] << bi2bcd:SM_st.dout1
hex5[3] << bi2bcd:SM_st.dout1
hex5[4] << bi2bcd:SM_st.dout1
hex5[5] << bi2bcd:SM_st.dout1
hex5[6] << bi2bcd:SM_st.dout1
hex4[0] << bi2bcd:SM_st.dout0
hex4[1] << bi2bcd:SM_st.dout0
hex4[2] << bi2bcd:SM_st.dout0
hex4[3] << bi2bcd:SM_st.dout0
hex4[4] << bi2bcd:SM_st.dout0
hex4[5] << bi2bcd:SM_st.dout0
hex4[6] << bi2bcd:SM_st.dout0
hex3[0] << decoder:clk_mode_disp.dout[0]
hex3[1] << decoder:clk_mode_disp.dout[1]
hex3[2] << decoder:clk_mode_disp.dout[2]
hex3[3] << decoder:clk_mode_disp.dout[3]
hex3[4] << decoder:clk_mode_disp.dout[4]
hex3[5] << decoder:clk_mode_disp.dout[5]
hex3[6] << decoder:clk_mode_disp.dout[6]
hex2[0] << bi2bcd:bcd.dout2
hex2[1] << bi2bcd:bcd.dout2
hex2[2] << bi2bcd:bcd.dout2
hex2[3] << bi2bcd:bcd.dout2
hex2[4] << bi2bcd:bcd.dout2
hex2[5] << bi2bcd:bcd.dout2
hex2[6] << bi2bcd:bcd.dout2
hex1[0] << bi2bcd:bcd.dout1
hex1[1] << bi2bcd:bcd.dout1
hex1[2] << bi2bcd:bcd.dout1
hex1[3] << bi2bcd:bcd.dout1
hex1[4] << bi2bcd:bcd.dout1
hex1[5] << bi2bcd:bcd.dout1
hex1[6] << bi2bcd:bcd.dout1
hex0[0] << bi2bcd:bcd.dout0
hex0[1] << bi2bcd:bcd.dout0
hex0[2] << bi2bcd:bcd.dout0
hex0[3] << bi2bcd:bcd.dout0
hex0[4] << bi2bcd:bcd.dout0
hex0[5] << bi2bcd:bcd.dout0
hex0[6] << bi2bcd:bcd.dout0
user_addr_control[0] => user_addr_control[0].IN1
user_addr_control[1] => user_addr_control[1].IN1
user_addr_control[2] => user_addr_control[2].IN1
user_addr_control[3] => user_addr_control[3].IN1
user_addr_control[4] => user_addr_control[4].IN1
user_addr_control[5] => user_addr_control[5].IN1
user_addr_control[6] => user_addr_control[6].IN1
user_addr_control[7] => user_addr_control[7].IN1
user_addr_control[8] => user_addr_control[8].IN1
user_addr_control[9] => user_addr_control[9].IN1
user_addr_control[10] => user_addr_control[10].IN1
user_addr_control[11] => user_addr_control[11].IN1
user_addr_control[12] => user_addr_control[12].IN1
user_addr_control[13] => user_addr_control[13].IN1
user_addr_control[14] => user_addr_control[14].IN1
user_addr_control[15] => user_addr_control[15].IN1
user_addr_control[16] => user_addr_control[16].IN1
user_addr_control[17] => user_addr_control[17].IN1
write_done << write_done.DB_MAX_OUTPUT_PORT_TYPE
in_Clock => in_Clock.IN4
rx_serial => rx_serial.IN1
manual_clk => manual_clk.IN1
clk_mode => clk_mode.IN1
tx_serial << uart_tx:transmitter.o_Tx_Serial
retrieve_done << retrieve_done.DB_MAX_OUTPUT_PORT_TYPE
tx_active << uart_tx:transmitter.o_Tx_Active
processor_status << processor_status.DB_MAX_OUTPUT_PORT_TYPE
iram_output[0] << iram_p_dout[0].DB_MAX_OUTPUT_PORT_TYPE
iram_output[1] << iram_p_dout[1].DB_MAX_OUTPUT_PORT_TYPE
iram_output[2] << iram_p_dout[2].DB_MAX_OUTPUT_PORT_TYPE
iram_output[3] << iram_p_dout[3].DB_MAX_OUTPUT_PORT_TYPE
iram_output[4] << iram_p_dout[4].DB_MAX_OUTPUT_PORT_TYPE
iram_output[5] << iram_p_dout[5].DB_MAX_OUTPUT_PORT_TYPE
iram_output[6] << iram_p_dout[6].DB_MAX_OUTPUT_PORT_TYPE
iram_output[7] << iram_p_dout[7].DB_MAX_OUTPUT_PORT_TYPE
test_wire[0] << ADR_p_Tx[0].DB_MAX_OUTPUT_PORT_TYPE
test_wire[1] << ADR_p_Tx[1].DB_MAX_OUTPUT_PORT_TYPE
test_wire[2] << ADR_p_Tx[2].DB_MAX_OUTPUT_PORT_TYPE
test_wire[3] << ADR_p_Tx[3].DB_MAX_OUTPUT_PORT_TYPE
test_wire[4] << ADR_p_Tx[9].DB_MAX_OUTPUT_PORT_TYPE
test_wire[5] << ADR_p_Tx[10].DB_MAX_OUTPUT_PORT_TYPE
test_wire[6] << ADR_p_Tx[11].DB_MAX_OUTPUT_PORT_TYPE
reset_processor => reset_processor.IN1
idle_button => idle_button.IN1


|top_level_module|decoder:mode_out
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[0] => Mux7.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[1] => Mux7.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[2] => Mux7.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
din[3] => Mux7.IN16
dout[0] <= dout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|decoder:d_or_i_disp
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[0] => Mux7.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[1] => Mux7.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[2] => Mux7.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
din[3] => Mux7.IN16
dout[0] <= dout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|decoder:clk_mode_disp
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[0] => Mux7.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[1] => Mux7.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[2] => Mux7.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
din[3] => Mux7.IN16
dout[0] <= dout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor
clock => clock.IN13
D_address[0] <= ADR_maker:ADR.d_out
D_address[1] <= ADR_maker:ADR.d_out
D_address[2] <= ADR_maker:ADR.d_out
D_address[3] <= ADR_maker:ADR.d_out
D_address[4] <= ADR_maker:ADR.d_out
D_address[5] <= ADR_maker:ADR.d_out
D_address[6] <= ADR_maker:ADR.d_out
D_address[7] <= ADR_maker:ADR.d_out
D_address[8] <= ADR_maker:ADR.d_out
D_address[9] <= ADR_maker:ADR.d_out
D_address[10] <= ADR_maker:ADR.d_out
D_address[11] <= ADR_maker:ADR.d_out
D_address[12] <= ADR_maker:ADR.d_out
D_address[13] <= ADR_maker:ADR.d_out
D_address[14] <= ADR_maker:ADR.d_out
D_address[15] <= ADR_maker:ADR.d_out
D_address[16] <= ADR_maker:ADR.d_out
D_address[17] <= ADR_maker:ADR.d_out
D_din[0] <= MDDR_out[0].DB_MAX_OUTPUT_PORT_TYPE
D_din[1] <= MDDR_out[1].DB_MAX_OUTPUT_PORT_TYPE
D_din[2] <= MDDR_out[2].DB_MAX_OUTPUT_PORT_TYPE
D_din[3] <= MDDR_out[3].DB_MAX_OUTPUT_PORT_TYPE
D_din[4] <= MDDR_out[4].DB_MAX_OUTPUT_PORT_TYPE
D_din[5] <= MDDR_out[5].DB_MAX_OUTPUT_PORT_TYPE
D_din[6] <= MDDR_out[6].DB_MAX_OUTPUT_PORT_TYPE
D_din[7] <= MDDR_out[7].DB_MAX_OUTPUT_PORT_TYPE
D_dout[0] => DMEM_to_MDDR[0].IN1
D_dout[1] => DMEM_to_MDDR[1].IN1
D_dout[2] => DMEM_to_MDDR[2].IN1
D_dout[3] => DMEM_to_MDDR[3].IN1
D_dout[4] => DMEM_to_MDDR[4].IN1
D_dout[5] => DMEM_to_MDDR[5].IN1
D_dout[6] => DMEM_to_MDDR[6].IN1
D_dout[7] => DMEM_to_MDDR[7].IN1
D_wen <= state_machine:SM.MEM
p_enable => p_enable.IN1
I_dout[0] => IMEM_to_MIDR[0].IN1
I_dout[1] => IMEM_to_MIDR[1].IN1
I_dout[2] => IMEM_to_MIDR[2].IN1
I_dout[3] => IMEM_to_MIDR[3].IN1
I_dout[4] => IMEM_to_MIDR[4].IN1
I_dout[5] => IMEM_to_MIDR[5].IN1
I_dout[6] => IMEM_to_MIDR[6].IN1
I_dout[7] => IMEM_to_MIDR[7].IN1
I_address[0] <= reg_PC:PC.d_out
I_address[1] <= reg_PC:PC.d_out
I_address[2] <= reg_PC:PC.d_out
I_address[3] <= reg_PC:PC.d_out
I_address[4] <= reg_PC:PC.d_out
I_address[5] <= reg_PC:PC.d_out
I_address[6] <= reg_PC:PC.d_out
I_address[7] <= reg_PC:PC.d_out
STATE[0] <= state_machine:SM.STATE
STATE[1] <= state_machine:SM.STATE
STATE[2] <= state_machine:SM.STATE
STATE[3] <= state_machine:SM.STATE
STATE[4] <= state_machine:SM.STATE
STATE[5] <= state_machine:SM.STATE
STATE[6] <= state_machine:SM.STATE
STATE[7] <= state_machine:SM.STATE
status <= state_machine:SM.status
ADR_to_Tx[0] <= ADR_maker:ADR.AWREF
ADR_to_Tx[1] <= ADR_maker:ADR.AWREF
ADR_to_Tx[2] <= ADR_maker:ADR.AWREF
ADR_to_Tx[3] <= ADR_maker:ADR.AWREF
ADR_to_Tx[4] <= ADR_maker:ADR.AWREF
ADR_to_Tx[5] <= ADR_maker:ADR.AWREF
ADR_to_Tx[6] <= ADR_maker:ADR.AWREF
ADR_to_Tx[7] <= ADR_maker:ADR.AWREF
ADR_to_Tx[8] <= ADR_maker:ADR.AWREF
ADR_to_Tx[9] <= ADR_maker:ADR.AWREF
ADR_to_Tx[10] <= ADR_maker:ADR.AWREF
ADR_to_Tx[11] <= ADR_maker:ADR.AWREF
ADR_to_Tx[12] <= ADR_maker:ADR.AWREF
ADR_to_Tx[13] <= ADR_maker:ADR.AWREF
ADR_to_Tx[14] <= ADR_maker:ADR.AWREF
ADR_to_Tx[15] <= ADR_maker:ADR.AWREF
ADR_to_Tx[16] <= ADR_maker:ADR.AWREF
ADR_to_Tx[17] <= ADR_maker:ADR.AWREF


|top_level_module|processor:Processor|state_machine:SM
clock => status~reg0.CLK
clock => PRM_param[0]~reg0.CLK
clock => PRM_param[1]~reg0.CLK
clock => PRM_param[2]~reg0.CLK
clock => PRM_param[3]~reg0.CLK
clock => TOG~reg0.CLK
clock => ADR[0]~reg0.CLK
clock => ADR[1]~reg0.CLK
clock => ADR[2]~reg0.CLK
clock => ADR[3]~reg0.CLK
clock => OPR[0]~reg0.CLK
clock => OPR[1]~reg0.CLK
clock => OPR[2]~reg0.CLK
clock => PRM[0]~reg0.CLK
clock => PRM[1]~reg0.CLK
clock => ALU[0]~reg0.CLK
clock => ALU[1]~reg0.CLK
clock => ALU[2]~reg0.CLK
clock => MEM[0]~reg0.CLK
clock => MEM[1]~reg0.CLK
clock => MEM[2]~reg0.CLK
clock => AWM[0]~reg0.CLK
clock => AWM[1]~reg0.CLK
clock => AWM[2]~reg0.CLK
clock => ACI[0]~reg0.CLK
clock => ACI[1]~reg0.CLK
clock => ACI[2]~reg0.CLK
clock => ACI[3]~reg0.CLK
clock => ACI[4]~reg0.CLK
clock => PCI~reg0.CLK
clock => STATE[0]~reg0.CLK
clock => STATE[1]~reg0.CLK
clock => STATE[2]~reg0.CLK
clock => STATE[3]~reg0.CLK
clock => STATE[4]~reg0.CLK
clock => STATE[5]~reg0.CLK
clock => STATE[6]~reg0.CLK
clock => STATE[7]~reg0.CLK
MIDR[0] => Selector31.IN4
MIDR[1] => Selector30.IN4
MIDR[2] => Selector29.IN4
MIDR[3] => Selector28.IN4
MIDR[4] => Selector3.IN7
MIDR[5] => Selector2.IN7
MIDR[6] => Selector1.IN7
MIDR[7] => Selector0.IN7
TOG <= TOG~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACI[0] <= ACI[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACI[1] <= ACI[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACI[2] <= ACI[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACI[3] <= ACI[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACI[4] <= ACI[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWM[0] <= AWM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWM[1] <= AWM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWM[2] <= AWM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM[0] <= MEM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM[1] <= MEM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM[2] <= MEM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU[0] <= ALU[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU[1] <= ALU[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU[2] <= ALU[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRM_param[0] <= PRM_param[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRM_param[1] <= PRM_param[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRM_param[2] <= PRM_param[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRM_param[3] <= PRM_param[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRM[0] <= PRM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRM[1] <= PRM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPR[0] <= OPR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPR[1] <= OPR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OPR[2] <= OPR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADR[0] <= ADR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADR[1] <= ADR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADR[2] <= ADR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADR[3] <= ADR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCI <= PCI~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[0] <= STATE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[1] <= STATE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[2] <= STATE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[3] <= STATE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[4] <= STATE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[5] <= STATE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[6] <= STATE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STATE[7] <= STATE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start => STATE.OUTPUTSELECT
start => STATE.OUTPUTSELECT
start => STATE.OUTPUTSELECT
start => STATE.OUTPUTSELECT
start => STATE.OUTPUTSELECT
start => STATE.OUTPUTSELECT
start => STATE.OUTPUTSELECT
start => STATE.OUTPUTSELECT
start => status~reg0.DATAIN
status <= status~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor|PRM:prm_router
PARAM[0] => to_ADR.DATAB
PARAM[0] => to_JMP.DATAB
PARAM[0] => to_AWM.DATAB
PARAM[1] => to_ADR.DATAB
PARAM[1] => to_JMP.DATAB
PARAM[1] => to_AWM.DATAB
PARAM[2] => to_ADR.DATAB
PARAM[2] => to_JMP.DATAB
PARAM[2] => to_AWM.DATAB
PARAM[3] => to_ADR.DATAB
PARAM[3] => to_JMP.DATAB
select[0] => Decoder0.IN1
select[1] => Decoder0.IN0
to_ADR[0] <= to_ADR.DB_MAX_OUTPUT_PORT_TYPE
to_ADR[1] <= to_ADR.DB_MAX_OUTPUT_PORT_TYPE
to_ADR[2] <= to_ADR.DB_MAX_OUTPUT_PORT_TYPE
to_ADR[3] <= to_ADR.DB_MAX_OUTPUT_PORT_TYPE
to_JMP[0] <= to_JMP.DB_MAX_OUTPUT_PORT_TYPE
to_JMP[1] <= to_JMP.DB_MAX_OUTPUT_PORT_TYPE
to_JMP[2] <= to_JMP.DB_MAX_OUTPUT_PORT_TYPE
to_JMP[3] <= to_JMP.DB_MAX_OUTPUT_PORT_TYPE
to_AWM[0] <= to_AWM.DB_MAX_OUTPUT_PORT_TYPE
to_AWM[1] <= to_AWM.DB_MAX_OUTPUT_PORT_TYPE
to_AWM[2] <= to_AWM.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor|ACI_decoder:ACI
A_sel[0] => AC.DATAIN
A_sel[1] => MDDR.DATAIN
A_sel[2] => K0.DATAIN
A_sel[3] => K1.DATAIN
A_sel[4] => G.DATAIN
MDDR <= A_sel[1].DB_MAX_OUTPUT_PORT_TYPE
K0 <= A_sel[2].DB_MAX_OUTPUT_PORT_TYPE
K1 <= A_sel[3].DB_MAX_OUTPUT_PORT_TYPE
G <= A_sel[4].DB_MAX_OUTPUT_PORT_TYPE
AC <= A_sel[0].DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor|AWM_mux:AWM_mux
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data1x[0] => sub_wire1[8].IN1
data1x[1] => sub_wire1[9].IN1
data1x[2] => sub_wire1[10].IN1
data1x[3] => sub_wire1[11].IN1
data1x[4] => sub_wire1[12].IN1
data1x[5] => sub_wire1[13].IN1
data1x[6] => sub_wire1[14].IN1
data1x[7] => sub_wire1[15].IN1
data2x[0] => sub_wire1[16].IN1
data2x[1] => sub_wire1[17].IN1
data2x[2] => sub_wire1[18].IN1
data2x[3] => sub_wire1[19].IN1
data2x[4] => sub_wire1[20].IN1
data2x[5] => sub_wire1[21].IN1
data2x[6] => sub_wire1[22].IN1
data2x[7] => sub_wire1[23].IN1
data3x[0] => sub_wire1[24].IN1
data3x[1] => sub_wire1[25].IN1
data3x[2] => sub_wire1[26].IN1
data3x[3] => sub_wire1[27].IN1
data3x[4] => sub_wire1[28].IN1
data3x[5] => sub_wire1[29].IN1
data3x[6] => sub_wire1[30].IN1
data3x[7] => sub_wire1[31].IN1
data4x[0] => sub_wire1[32].IN1
data4x[1] => sub_wire1[33].IN1
data4x[2] => sub_wire1[34].IN1
data4x[3] => sub_wire1[35].IN1
data4x[4] => sub_wire1[36].IN1
data4x[5] => sub_wire1[37].IN1
data4x[6] => sub_wire1[38].IN1
data4x[7] => sub_wire1[39].IN1
data5x[0] => sub_wire1[40].IN1
data5x[1] => sub_wire1[41].IN1
data5x[2] => sub_wire1[42].IN1
data5x[3] => sub_wire1[43].IN1
data5x[4] => sub_wire1[44].IN1
data5x[5] => sub_wire1[45].IN1
data5x[6] => sub_wire1[46].IN1
data5x[7] => sub_wire1[47].IN1
data6x[0] => sub_wire1[48].IN1
data6x[1] => sub_wire1[49].IN1
data6x[2] => sub_wire1[50].IN1
data6x[3] => sub_wire1[51].IN1
data6x[4] => sub_wire1[52].IN1
data6x[5] => sub_wire1[53].IN1
data6x[6] => sub_wire1[54].IN1
data6x[7] => sub_wire1[55].IN1
data7x[0] => sub_wire1[56].IN1
data7x[1] => sub_wire1[57].IN1
data7x[2] => sub_wire1[58].IN1
data7x[3] => sub_wire1[59].IN1
data7x[4] => sub_wire1[60].IN1
data7x[5] => sub_wire1[61].IN1
data7x[6] => sub_wire1[62].IN1
data7x[7] => sub_wire1[63].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|top_level_module|processor:Processor|AWM_mux:AWM_mux|lpm_mux:LPM_MUX_component
data[0][0] => mux_mrc:auto_generated.data[0]
data[0][1] => mux_mrc:auto_generated.data[1]
data[0][2] => mux_mrc:auto_generated.data[2]
data[0][3] => mux_mrc:auto_generated.data[3]
data[0][4] => mux_mrc:auto_generated.data[4]
data[0][5] => mux_mrc:auto_generated.data[5]
data[0][6] => mux_mrc:auto_generated.data[6]
data[0][7] => mux_mrc:auto_generated.data[7]
data[1][0] => mux_mrc:auto_generated.data[8]
data[1][1] => mux_mrc:auto_generated.data[9]
data[1][2] => mux_mrc:auto_generated.data[10]
data[1][3] => mux_mrc:auto_generated.data[11]
data[1][4] => mux_mrc:auto_generated.data[12]
data[1][5] => mux_mrc:auto_generated.data[13]
data[1][6] => mux_mrc:auto_generated.data[14]
data[1][7] => mux_mrc:auto_generated.data[15]
data[2][0] => mux_mrc:auto_generated.data[16]
data[2][1] => mux_mrc:auto_generated.data[17]
data[2][2] => mux_mrc:auto_generated.data[18]
data[2][3] => mux_mrc:auto_generated.data[19]
data[2][4] => mux_mrc:auto_generated.data[20]
data[2][5] => mux_mrc:auto_generated.data[21]
data[2][6] => mux_mrc:auto_generated.data[22]
data[2][7] => mux_mrc:auto_generated.data[23]
data[3][0] => mux_mrc:auto_generated.data[24]
data[3][1] => mux_mrc:auto_generated.data[25]
data[3][2] => mux_mrc:auto_generated.data[26]
data[3][3] => mux_mrc:auto_generated.data[27]
data[3][4] => mux_mrc:auto_generated.data[28]
data[3][5] => mux_mrc:auto_generated.data[29]
data[3][6] => mux_mrc:auto_generated.data[30]
data[3][7] => mux_mrc:auto_generated.data[31]
data[4][0] => mux_mrc:auto_generated.data[32]
data[4][1] => mux_mrc:auto_generated.data[33]
data[4][2] => mux_mrc:auto_generated.data[34]
data[4][3] => mux_mrc:auto_generated.data[35]
data[4][4] => mux_mrc:auto_generated.data[36]
data[4][5] => mux_mrc:auto_generated.data[37]
data[4][6] => mux_mrc:auto_generated.data[38]
data[4][7] => mux_mrc:auto_generated.data[39]
data[5][0] => mux_mrc:auto_generated.data[40]
data[5][1] => mux_mrc:auto_generated.data[41]
data[5][2] => mux_mrc:auto_generated.data[42]
data[5][3] => mux_mrc:auto_generated.data[43]
data[5][4] => mux_mrc:auto_generated.data[44]
data[5][5] => mux_mrc:auto_generated.data[45]
data[5][6] => mux_mrc:auto_generated.data[46]
data[5][7] => mux_mrc:auto_generated.data[47]
data[6][0] => mux_mrc:auto_generated.data[48]
data[6][1] => mux_mrc:auto_generated.data[49]
data[6][2] => mux_mrc:auto_generated.data[50]
data[6][3] => mux_mrc:auto_generated.data[51]
data[6][4] => mux_mrc:auto_generated.data[52]
data[6][5] => mux_mrc:auto_generated.data[53]
data[6][6] => mux_mrc:auto_generated.data[54]
data[6][7] => mux_mrc:auto_generated.data[55]
data[7][0] => mux_mrc:auto_generated.data[56]
data[7][1] => mux_mrc:auto_generated.data[57]
data[7][2] => mux_mrc:auto_generated.data[58]
data[7][3] => mux_mrc:auto_generated.data[59]
data[7][4] => mux_mrc:auto_generated.data[60]
data[7][5] => mux_mrc:auto_generated.data[61]
data[7][6] => mux_mrc:auto_generated.data[62]
data[7][7] => mux_mrc:auto_generated.data[63]
sel[0] => mux_mrc:auto_generated.sel[0]
sel[1] => mux_mrc:auto_generated.sel[1]
sel[2] => mux_mrc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mrc:auto_generated.result[0]
result[1] <= mux_mrc:auto_generated.result[1]
result[2] <= mux_mrc:auto_generated.result[2]
result[3] <= mux_mrc:auto_generated.result[3]
result[4] <= mux_mrc:auto_generated.result[4]
result[5] <= mux_mrc:auto_generated.result[5]
result[6] <= mux_mrc:auto_generated.result[6]
result[7] <= mux_mrc:auto_generated.result[7]


|top_level_module|processor:Processor|AWM_mux:AWM_mux|lpm_mux:LPM_MUX_component|mux_mrc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|top_level_module|processor:Processor|INC_DEC_RST:INC
I_sel[0] => ADR.DATAIN
I_sel[1] => ART.DATAIN
I_sel[2] => ARG.DATAIN
I_sel[3] => AWT.DATAIN
I_sel[4] => AWG.DATAIN
I_sel[5] => AC.DATAIN
I_sel[6] => K0.DATAIN
I_sel[7] => K1.DATAIN
ADR <= I_sel[0].DB_MAX_OUTPUT_PORT_TYPE
ART <= I_sel[1].DB_MAX_OUTPUT_PORT_TYPE
ARG <= I_sel[2].DB_MAX_OUTPUT_PORT_TYPE
AWT <= I_sel[3].DB_MAX_OUTPUT_PORT_TYPE
AWG <= I_sel[4].DB_MAX_OUTPUT_PORT_TYPE
AC <= I_sel[5].DB_MAX_OUTPUT_PORT_TYPE
K0 <= I_sel[6].DB_MAX_OUTPUT_PORT_TYPE
K1 <= I_sel[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor|ALU:ALU
select[0] => Mux0.IN7
select[0] => Mux1.IN7
select[0] => Mux2.IN7
select[0] => Mux3.IN7
select[0] => Mux4.IN7
select[0] => Mux5.IN7
select[0] => Mux6.IN7
select[0] => Mux7.IN7
select[0] => Mux8.IN7
select[0] => Mux9.IN7
select[0] => Mux10.IN7
select[0] => Mux11.IN7
select[1] => Mux0.IN6
select[1] => Mux1.IN6
select[1] => Mux2.IN6
select[1] => Mux3.IN6
select[1] => Mux4.IN6
select[1] => Mux5.IN6
select[1] => Mux6.IN6
select[1] => Mux7.IN6
select[1] => Mux8.IN6
select[1] => Mux9.IN6
select[1] => Mux10.IN6
select[1] => Mux11.IN6
select[2] => Mux0.IN5
select[2] => Mux1.IN5
select[2] => Mux2.IN5
select[2] => Mux3.IN5
select[2] => Mux4.IN5
select[2] => Mux5.IN5
select[2] => Mux6.IN5
select[2] => Mux7.IN5
select[2] => Mux8.IN5
select[2] => Mux9.IN5
select[2] => Mux10.IN5
select[2] => Mux11.IN5
A_bus[0] => Add2.IN12
A_bus[0] => LessThan0.IN12
A_bus[0] => Add4.IN24
A_bus[0] => Div0.IN19
A_bus[0] => Mult0.IN7
A_bus[0] => AC.DATAB
A_bus[0] => Add3.IN12
A_bus[1] => Add2.IN11
A_bus[1] => LessThan0.IN11
A_bus[1] => Add4.IN23
A_bus[1] => Add5.IN12
A_bus[1] => Div0.IN18
A_bus[1] => Mult0.IN6
A_bus[1] => AC.DATAB
A_bus[1] => Add3.IN11
A_bus[2] => Add2.IN10
A_bus[2] => LessThan0.IN10
A_bus[2] => Add4.IN22
A_bus[2] => Add5.IN11
A_bus[2] => Div0.IN17
A_bus[2] => Mult0.IN5
A_bus[2] => AC.DATAB
A_bus[2] => Add3.IN10
A_bus[3] => Add2.IN9
A_bus[3] => LessThan0.IN9
A_bus[3] => Add4.IN21
A_bus[3] => Add5.IN10
A_bus[3] => Div0.IN16
A_bus[3] => Mult0.IN4
A_bus[3] => AC.DATAB
A_bus[3] => Add3.IN9
A_bus[4] => Add2.IN8
A_bus[4] => LessThan0.IN8
A_bus[4] => Add4.IN20
A_bus[4] => Add5.IN9
A_bus[4] => Div0.IN15
A_bus[4] => Mult0.IN3
A_bus[4] => AC.DATAB
A_bus[4] => Add3.IN8
A_bus[5] => Add2.IN7
A_bus[5] => LessThan0.IN7
A_bus[5] => Add4.IN19
A_bus[5] => Add5.IN8
A_bus[5] => Div0.IN14
A_bus[5] => Mult0.IN2
A_bus[5] => AC.DATAB
A_bus[5] => Add3.IN7
A_bus[6] => Add2.IN6
A_bus[6] => LessThan0.IN6
A_bus[6] => Add4.IN18
A_bus[6] => Add5.IN7
A_bus[6] => Div0.IN13
A_bus[6] => Mult0.IN1
A_bus[6] => AC.DATAB
A_bus[6] => Add3.IN6
A_bus[7] => Add2.IN5
A_bus[7] => LessThan0.IN5
A_bus[7] => Add4.IN17
A_bus[7] => Add5.IN6
A_bus[7] => Div0.IN12
A_bus[7] => Mult0.IN0
A_bus[7] => AC.DATAB
A_bus[7] => Add3.IN5
Z_out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AC[0] <= AC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AC[1] <= AC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AC[2] <= AC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AC[3] <= AC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AC[4] <= AC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AC[5] <= AC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AC[6] <= AC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AC[7] <= AC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AC[8] <= AC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AC[9] <= AC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AC[10] <= AC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AC[11] <= AC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_AC => AC.OUTPUTSELECT
inc_AC => AC.OUTPUTSELECT
inc_AC => AC.OUTPUTSELECT
inc_AC => AC.OUTPUTSELECT
inc_AC => AC.OUTPUTSELECT
inc_AC => AC.OUTPUTSELECT
inc_AC => AC.OUTPUTSELECT
inc_AC => AC.OUTPUTSELECT
inc_AC => AC.OUTPUTSELECT
inc_AC => AC.OUTPUTSELECT
inc_AC => AC.OUTPUTSELECT
inc_AC => AC.OUTPUTSELECT
cin_AC => AC.OUTPUTSELECT
cin_AC => AC.OUTPUTSELECT
cin_AC => AC.OUTPUTSELECT
cin_AC => AC.OUTPUTSELECT
cin_AC => AC.OUTPUTSELECT
cin_AC => AC.OUTPUTSELECT
cin_AC => AC.OUTPUTSELECT
cin_AC => AC.OUTPUTSELECT
cin_AC => AC.OUTPUTSELECT
cin_AC => AC.OUTPUTSELECT
cin_AC => AC.OUTPUTSELECT
cin_AC => AC.OUTPUTSELECT
dec_AC => AC.OUTPUTSELECT
dec_AC => AC.OUTPUTSELECT
dec_AC => AC.OUTPUTSELECT
dec_AC => AC.OUTPUTSELECT
dec_AC => AC.OUTPUTSELECT
dec_AC => AC.OUTPUTSELECT
dec_AC => AC.OUTPUTSELECT
dec_AC => AC.OUTPUTSELECT
dec_AC => AC.OUTPUTSELECT
dec_AC => AC.OUTPUTSELECT
dec_AC => AC.OUTPUTSELECT
dec_AC => AC.OUTPUTSELECT
clk => AC[0]~reg0.CLK
clk => AC[1]~reg0.CLK
clk => AC[2]~reg0.CLK
clk => AC[3]~reg0.CLK
clk => AC[4]~reg0.CLK
clk => AC[5]~reg0.CLK
clk => AC[6]~reg0.CLK
clk => AC[7]~reg0.CLK
clk => AC[8]~reg0.CLK
clk => AC[9]~reg0.CLK
clk => AC[10]~reg0.CLK
clk => AC[11]~reg0.CLK
rst => AC.OUTPUTSELECT
rst => AC.OUTPUTSELECT
rst => AC.OUTPUTSELECT
rst => AC.OUTPUTSELECT
rst => AC.OUTPUTSELECT
rst => AC.OUTPUTSELECT
rst => AC.OUTPUTSELECT
rst => AC.OUTPUTSELECT
rst => AC.OUTPUTSELECT
rst => AC.OUTPUTSELECT
rst => AC.OUTPUTSELECT
rst => AC.OUTPUTSELECT


|top_level_module|processor:Processor|ADR_maker:ADR
AWREF[0] <= AWREF[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[1] <= AWREF[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[2] <= AWREF[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[3] <= AWREF[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[4] <= AWREF[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[5] <= AWREF[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[6] <= AWREF[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[7] <= AWREF[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[8] <= AWREF[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[9] <= AWREF[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[10] <= AWREF[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[11] <= AWREF[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[12] <= AWREF[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[13] <= AWREF[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[14] <= AWREF[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[15] <= AWREF[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[16] <= AWREF[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AWREF[17] <= AWREF[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_Clock => TEMP_MDAR[0].CLK
in_Clock => TEMP_MDAR[1].CLK
in_Clock => TEMP_MDAR[2].CLK
in_Clock => TEMP_MDAR[3].CLK
in_Clock => TEMP_MDAR[4].CLK
in_Clock => TEMP_MDAR[5].CLK
in_Clock => TEMP_MDAR[6].CLK
in_Clock => TEMP_MDAR[7].CLK
in_Clock => TEMP_MDAR[8].CLK
in_Clock => TEMP_MDAR[9].CLK
in_Clock => TEMP_MDAR[10].CLK
in_Clock => TEMP_MDAR[11].CLK
in_Clock => TEMP_MDAR[12].CLK
in_Clock => TEMP_MDAR[13].CLK
in_Clock => TEMP_MDAR[14].CLK
in_Clock => TEMP_MDAR[15].CLK
in_Clock => TEMP_MDAR[16].CLK
in_Clock => TEMP_MDAR[17].CLK
in_Clock => d_to_AWT[0]~reg0.CLK
in_Clock => d_to_AWT[1]~reg0.CLK
in_Clock => d_to_AWT[2]~reg0.CLK
in_Clock => d_to_AWT[3]~reg0.CLK
in_Clock => d_to_AWT[4]~reg0.CLK
in_Clock => d_to_AWT[5]~reg0.CLK
in_Clock => d_to_AWT[6]~reg0.CLK
in_Clock => d_to_AWT[7]~reg0.CLK
in_Clock => d_to_AWT[8]~reg0.CLK
in_Clock => d_to_AWG[0]~reg0.CLK
in_Clock => d_to_AWG[1]~reg0.CLK
in_Clock => d_to_AWG[2]~reg0.CLK
in_Clock => d_to_AWG[3]~reg0.CLK
in_Clock => d_to_AWG[4]~reg0.CLK
in_Clock => d_to_AWG[5]~reg0.CLK
in_Clock => d_to_AWG[6]~reg0.CLK
in_Clock => d_to_AWG[7]~reg0.CLK
in_Clock => d_to_AWG[8]~reg0.CLK
in_Clock => d_to_ART[0]~reg0.CLK
in_Clock => d_to_ART[1]~reg0.CLK
in_Clock => d_to_ART[2]~reg0.CLK
in_Clock => d_to_ART[3]~reg0.CLK
in_Clock => d_to_ART[4]~reg0.CLK
in_Clock => d_to_ART[5]~reg0.CLK
in_Clock => d_to_ART[6]~reg0.CLK
in_Clock => d_to_ART[7]~reg0.CLK
in_Clock => d_to_ART[8]~reg0.CLK
in_Clock => d_to_ARG[0]~reg0.CLK
in_Clock => d_to_ARG[1]~reg0.CLK
in_Clock => d_to_ARG[2]~reg0.CLK
in_Clock => d_to_ARG[3]~reg0.CLK
in_Clock => d_to_ARG[4]~reg0.CLK
in_Clock => d_to_ARG[5]~reg0.CLK
in_Clock => d_to_ARG[6]~reg0.CLK
in_Clock => d_to_ARG[7]~reg0.CLK
in_Clock => d_to_ARG[8]~reg0.CLK
in_Clock => cin_AWT~reg0.CLK
in_Clock => cin_AWG~reg0.CLK
in_Clock => cin_ART_ref~reg0.CLK
in_Clock => cin_ARG_ref~reg0.CLK
in_Clock => cin_ARG~reg0.CLK
in_Clock => cin_ART~reg0.CLK
in_Clock => d_out[0]~reg0.CLK
in_Clock => d_out[1]~reg0.CLK
in_Clock => d_out[2]~reg0.CLK
in_Clock => d_out[3]~reg0.CLK
in_Clock => d_out[4]~reg0.CLK
in_Clock => d_out[5]~reg0.CLK
in_Clock => d_out[6]~reg0.CLK
in_Clock => d_out[7]~reg0.CLK
in_Clock => d_out[8]~reg0.CLK
in_Clock => d_out[9]~reg0.CLK
in_Clock => d_out[10]~reg0.CLK
in_Clock => d_out[11]~reg0.CLK
in_Clock => d_out[12]~reg0.CLK
in_Clock => d_out[13]~reg0.CLK
in_Clock => d_out[14]~reg0.CLK
in_Clock => d_out[15]~reg0.CLK
in_Clock => d_out[16]~reg0.CLK
in_Clock => d_out[17]~reg0.CLK
in_Clock => TOG~reg0.CLK
in_Clock => AWREF[0]~reg0.CLK
in_Clock => AWREF[1]~reg0.CLK
in_Clock => AWREF[2]~reg0.CLK
in_Clock => AWREF[3]~reg0.CLK
in_Clock => AWREF[4]~reg0.CLK
in_Clock => AWREF[5]~reg0.CLK
in_Clock => AWREF[6]~reg0.CLK
in_Clock => AWREF[7]~reg0.CLK
in_Clock => AWREF[8]~reg0.CLK
in_Clock => AWREF[9]~reg0.CLK
in_Clock => AWREF[10]~reg0.CLK
in_Clock => AWREF[11]~reg0.CLK
in_Clock => AWREF[12]~reg0.CLK
in_Clock => AWREF[13]~reg0.CLK
in_Clock => AWREF[14]~reg0.CLK
in_Clock => AWREF[15]~reg0.CLK
in_Clock => AWREF[16]~reg0.CLK
in_Clock => AWREF[17]~reg0.CLK
A[0] => TEMP_MDAR.DATAB
A[0] => TEMP_MDAR.DATAB
A[0] => TEMP_MDAR.DATAB
A[1] => TEMP_MDAR.DATAB
A[1] => TEMP_MDAR.DATAB
A[1] => TEMP_MDAR.DATAB
A[2] => TEMP_MDAR.DATAB
A[2] => TEMP_MDAR.DATAB
A[3] => TEMP_MDAR.DATAB
A[3] => TEMP_MDAR.DATAB
A[4] => TEMP_MDAR.DATAB
A[4] => TEMP_MDAR.DATAB
A[5] => TEMP_MDAR.DATAB
A[5] => TEMP_MDAR.DATAB
A[6] => TEMP_MDAR.DATAB
A[6] => TEMP_MDAR.DATAB
A[7] => TEMP_MDAR.DATAB
A[7] => TEMP_MDAR.DATAB
ART[0] => d_out.DATAA
ART[0] => d_out.DATAB
ART[1] => d_out.DATAA
ART[1] => d_out.DATAB
ART[2] => d_out.DATAA
ART[2] => d_out.DATAB
ART[3] => d_out.DATAA
ART[3] => d_out.DATAB
ART[4] => d_out.DATAA
ART[4] => d_out.DATAB
ART[5] => d_out.DATAA
ART[5] => d_out.DATAB
ART[6] => d_out.DATAA
ART[6] => d_out.DATAB
ART[7] => d_out.DATAA
ART[7] => d_out.DATAB
ART[8] => d_out.DATAA
ART[8] => d_out.DATAB
ARG[0] => d_out.DATAB
ARG[0] => d_out.DATAA
ARG[1] => d_out.DATAB
ARG[1] => d_out.DATAA
ARG[2] => d_out.DATAB
ARG[2] => d_out.DATAA
ARG[3] => d_out.DATAB
ARG[3] => d_out.DATAA
ARG[4] => d_out.DATAB
ARG[4] => d_out.DATAA
ARG[5] => d_out.DATAB
ARG[5] => d_out.DATAA
ARG[6] => d_out.DATAB
ARG[6] => d_out.DATAA
ARG[7] => d_out.DATAB
ARG[7] => d_out.DATAA
ARG[8] => d_out.DATAB
ARG[8] => d_out.DATAA
AWT[0] => AWREF.DATAA
AWT[0] => AWREF.DATAB
AWT[1] => AWREF.DATAA
AWT[1] => AWREF.DATAB
AWT[2] => AWREF.DATAA
AWT[2] => AWREF.DATAB
AWT[3] => AWREF.DATAA
AWT[3] => AWREF.DATAB
AWT[4] => AWREF.DATAA
AWT[4] => AWREF.DATAB
AWT[5] => AWREF.DATAA
AWT[5] => AWREF.DATAB
AWT[6] => AWREF.DATAA
AWT[6] => AWREF.DATAB
AWT[7] => AWREF.DATAA
AWT[7] => AWREF.DATAB
AWT[8] => AWREF.DATAA
AWT[8] => AWREF.DATAB
AWG[0] => AWREF.DATAB
AWG[0] => AWREF.DATAA
AWG[1] => AWREF.DATAB
AWG[1] => AWREF.DATAA
AWG[2] => AWREF.DATAB
AWG[2] => AWREF.DATAA
AWG[3] => AWREF.DATAB
AWG[3] => AWREF.DATAA
AWG[4] => AWREF.DATAB
AWG[4] => AWREF.DATAA
AWG[5] => AWREF.DATAB
AWG[5] => AWREF.DATAA
AWG[6] => AWREF.DATAB
AWG[6] => AWREF.DATAA
AWG[7] => AWREF.DATAB
AWG[7] => AWREF.DATAA
AWG[8] => AWREF.DATAB
AWG[8] => AWREF.DATAA
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => TEMP_MDAR[4].ENA
inc => TEMP_MDAR[3].ENA
inc => TEMP_MDAR[2].ENA
inc => TEMP_MDAR[1].ENA
inc => TEMP_MDAR[0].ENA
inc => TEMP_MDAR[5].ENA
inc => TEMP_MDAR[6].ENA
inc => TEMP_MDAR[7].ENA
inc => TEMP_MDAR[8].ENA
inc => TEMP_MDAR[9].ENA
inc => TEMP_MDAR[10].ENA
inc => TEMP_MDAR[11].ENA
inc => TEMP_MDAR[12].ENA
inc => TEMP_MDAR[13].ENA
inc => TEMP_MDAR[14].ENA
inc => TEMP_MDAR[15].ENA
inc => TEMP_MDAR[16].ENA
inc => TEMP_MDAR[17].ENA
inc => d_to_AWT[0]~reg0.ENA
inc => d_to_AWT[1]~reg0.ENA
inc => d_to_AWT[2]~reg0.ENA
inc => d_to_AWT[3]~reg0.ENA
inc => d_to_AWT[4]~reg0.ENA
inc => d_to_AWT[5]~reg0.ENA
inc => d_to_AWT[6]~reg0.ENA
inc => d_to_AWT[7]~reg0.ENA
inc => d_to_AWT[8]~reg0.ENA
inc => d_to_AWG[0]~reg0.ENA
inc => d_to_AWG[1]~reg0.ENA
inc => d_to_AWG[2]~reg0.ENA
inc => d_to_AWG[3]~reg0.ENA
inc => d_to_AWG[4]~reg0.ENA
inc => d_to_AWG[5]~reg0.ENA
inc => d_to_AWG[6]~reg0.ENA
inc => d_to_AWG[7]~reg0.ENA
inc => d_to_AWG[8]~reg0.ENA
inc => d_to_ART[0]~reg0.ENA
inc => d_to_ART[1]~reg0.ENA
inc => d_to_ART[2]~reg0.ENA
inc => d_to_ART[3]~reg0.ENA
inc => d_to_ART[4]~reg0.ENA
inc => d_to_ART[5]~reg0.ENA
inc => d_to_ART[6]~reg0.ENA
inc => d_to_ART[7]~reg0.ENA
inc => d_to_ART[8]~reg0.ENA
inc => d_to_ARG[0]~reg0.ENA
inc => d_to_ARG[1]~reg0.ENA
inc => d_to_ARG[2]~reg0.ENA
inc => d_to_ARG[3]~reg0.ENA
inc => d_to_ARG[4]~reg0.ENA
inc => d_to_ARG[5]~reg0.ENA
inc => d_to_ARG[6]~reg0.ENA
inc => d_to_ARG[7]~reg0.ENA
inc => d_to_ARG[8]~reg0.ENA
inc => cin_AWT~reg0.ENA
inc => cin_AWG~reg0.ENA
inc => cin_ART_ref~reg0.ENA
inc => cin_ARG_ref~reg0.ENA
inc => cin_ARG~reg0.ENA
inc => cin_ART~reg0.ENA
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => cin_ART.OUTPUTSELECT
dec => cin_ARG.OUTPUTSELECT
dec => cin_ARG_ref.OUTPUTSELECT
dec => cin_ART_ref.OUTPUTSELECT
dec => cin_AWG.OUTPUTSELECT
dec => cin_AWT.OUTPUTSELECT
dec => d_to_ARG.OUTPUTSELECT
dec => d_to_ARG.OUTPUTSELECT
dec => d_to_ARG.OUTPUTSELECT
dec => d_to_ARG.OUTPUTSELECT
dec => d_to_ARG.OUTPUTSELECT
dec => d_to_ARG.OUTPUTSELECT
dec => d_to_ARG.OUTPUTSELECT
dec => d_to_ARG.OUTPUTSELECT
dec => d_to_ARG.OUTPUTSELECT
dec => d_to_ART.OUTPUTSELECT
dec => d_to_ART.OUTPUTSELECT
dec => d_to_ART.OUTPUTSELECT
dec => d_to_ART.OUTPUTSELECT
dec => d_to_ART.OUTPUTSELECT
dec => d_to_ART.OUTPUTSELECT
dec => d_to_ART.OUTPUTSELECT
dec => d_to_ART.OUTPUTSELECT
dec => d_to_ART.OUTPUTSELECT
dec => d_to_AWG.OUTPUTSELECT
dec => d_to_AWG.OUTPUTSELECT
dec => d_to_AWG.OUTPUTSELECT
dec => d_to_AWG.OUTPUTSELECT
dec => d_to_AWG.OUTPUTSELECT
dec => d_to_AWG.OUTPUTSELECT
dec => d_to_AWG.OUTPUTSELECT
dec => d_to_AWG.OUTPUTSELECT
dec => d_to_AWG.OUTPUTSELECT
dec => d_to_AWT.OUTPUTSELECT
dec => d_to_AWT.OUTPUTSELECT
dec => d_to_AWT.OUTPUTSELECT
dec => d_to_AWT.OUTPUTSELECT
dec => d_to_AWT.OUTPUTSELECT
dec => d_to_AWT.OUTPUTSELECT
dec => d_to_AWT.OUTPUTSELECT
dec => d_to_AWT.OUTPUTSELECT
dec => d_to_AWT.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
dec => TEMP_MDAR.OUTPUTSELECT
TOG_inc => TOG~reg0.ENA
SEL[0] => Decoder0.IN3
SEL[0] => Mux0.IN5
SEL[0] => Mux1.IN5
SEL[0] => Mux2.IN5
SEL[0] => Mux3.IN5
SEL[0] => Mux4.IN5
SEL[0] => Mux5.IN5
SEL[0] => Mux6.IN5
SEL[0] => Mux7.IN5
SEL[0] => Mux8.IN5
SEL[0] => Mux9.IN5
SEL[0] => Mux10.IN5
SEL[0] => Mux11.IN5
SEL[0] => Mux12.IN5
SEL[0] => Mux13.IN5
SEL[0] => Mux14.IN5
SEL[0] => Mux15.IN5
SEL[0] => Mux16.IN5
SEL[0] => Mux17.IN5
SEL[1] => Decoder0.IN2
SEL[1] => Mux0.IN4
SEL[1] => Mux1.IN4
SEL[1] => Mux2.IN4
SEL[1] => Mux3.IN4
SEL[1] => Mux4.IN4
SEL[1] => Mux5.IN4
SEL[1] => Mux6.IN4
SEL[1] => Mux7.IN4
SEL[1] => Mux8.IN4
SEL[1] => Mux9.IN4
SEL[1] => Mux10.IN4
SEL[1] => Mux11.IN4
SEL[1] => Mux12.IN4
SEL[1] => Mux13.IN4
SEL[1] => Mux14.IN4
SEL[1] => Mux15.IN4
SEL[1] => Mux16.IN4
SEL[1] => Mux17.IN4
SEL[2] => Decoder0.IN1
SEL[2] => Mux0.IN3
SEL[2] => Mux1.IN3
SEL[2] => Mux2.IN3
SEL[2] => Mux3.IN3
SEL[2] => Mux4.IN3
SEL[2] => Mux5.IN3
SEL[2] => Mux6.IN3
SEL[2] => Mux7.IN3
SEL[2] => Mux8.IN3
SEL[2] => Mux9.IN3
SEL[2] => Mux10.IN3
SEL[2] => Mux11.IN3
SEL[2] => Mux12.IN3
SEL[2] => Mux13.IN3
SEL[2] => Mux14.IN3
SEL[2] => Mux15.IN3
SEL[2] => Mux16.IN3
SEL[2] => Mux17.IN3
SEL[3] => Decoder0.IN0
SEL[3] => Mux0.IN2
SEL[3] => Mux1.IN2
SEL[3] => Mux2.IN2
SEL[3] => Mux3.IN2
SEL[3] => Mux4.IN2
SEL[3] => Mux5.IN2
SEL[3] => Mux6.IN2
SEL[3] => Mux7.IN2
SEL[3] => Mux8.IN2
SEL[3] => Mux9.IN2
SEL[3] => Mux10.IN2
SEL[3] => Mux11.IN2
SEL[3] => Mux12.IN2
SEL[3] => Mux13.IN2
SEL[3] => Mux14.IN2
SEL[3] => Mux15.IN2
SEL[3] => Mux16.IN2
SEL[3] => Mux17.IN2
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => cin_ART.OUTPUTSELECT
reset => cin_ARG.OUTPUTSELECT
reset => cin_ARG_ref.OUTPUTSELECT
reset => cin_ART_ref.OUTPUTSELECT
reset => cin_AWG.OUTPUTSELECT
reset => cin_AWT.OUTPUTSELECT
reset => d_to_ARG.OUTPUTSELECT
reset => d_to_ARG.OUTPUTSELECT
reset => d_to_ARG.OUTPUTSELECT
reset => d_to_ARG.OUTPUTSELECT
reset => d_to_ARG.OUTPUTSELECT
reset => d_to_ARG.OUTPUTSELECT
reset => d_to_ARG.OUTPUTSELECT
reset => d_to_ARG.OUTPUTSELECT
reset => d_to_ARG.OUTPUTSELECT
reset => d_to_ART.OUTPUTSELECT
reset => d_to_ART.OUTPUTSELECT
reset => d_to_ART.OUTPUTSELECT
reset => d_to_ART.OUTPUTSELECT
reset => d_to_ART.OUTPUTSELECT
reset => d_to_ART.OUTPUTSELECT
reset => d_to_ART.OUTPUTSELECT
reset => d_to_ART.OUTPUTSELECT
reset => d_to_ART.OUTPUTSELECT
reset => d_to_AWG.OUTPUTSELECT
reset => d_to_AWG.OUTPUTSELECT
reset => d_to_AWG.OUTPUTSELECT
reset => d_to_AWG.OUTPUTSELECT
reset => d_to_AWG.OUTPUTSELECT
reset => d_to_AWG.OUTPUTSELECT
reset => d_to_AWG.OUTPUTSELECT
reset => d_to_AWG.OUTPUTSELECT
reset => d_to_AWG.OUTPUTSELECT
reset => d_to_AWT.OUTPUTSELECT
reset => d_to_AWT.OUTPUTSELECT
reset => d_to_AWT.OUTPUTSELECT
reset => d_to_AWT.OUTPUTSELECT
reset => d_to_AWT.OUTPUTSELECT
reset => d_to_AWT.OUTPUTSELECT
reset => d_to_AWT.OUTPUTSELECT
reset => d_to_AWT.OUTPUTSELECT
reset => d_to_AWT.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
reset => TEMP_MDAR.OUTPUTSELECT
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[8] <= d_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[9] <= d_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[10] <= d_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[11] <= d_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[12] <= d_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[13] <= d_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[14] <= d_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[15] <= d_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[16] <= d_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[17] <= d_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TOG <= TOG~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ART[0] <= d_to_ART[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ART[1] <= d_to_ART[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ART[2] <= d_to_ART[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ART[3] <= d_to_ART[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ART[4] <= d_to_ART[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ART[5] <= d_to_ART[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ART[6] <= d_to_ART[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ART[7] <= d_to_ART[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ART[8] <= d_to_ART[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ARG[0] <= d_to_ARG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ARG[1] <= d_to_ARG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ARG[2] <= d_to_ARG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ARG[3] <= d_to_ARG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ARG[4] <= d_to_ARG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ARG[5] <= d_to_ARG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ARG[6] <= d_to_ARG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ARG[7] <= d_to_ARG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_ARG[8] <= d_to_ARG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWT[0] <= d_to_AWT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWT[1] <= d_to_AWT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWT[2] <= d_to_AWT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWT[3] <= d_to_AWT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWT[4] <= d_to_AWT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWT[5] <= d_to_AWT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWT[6] <= d_to_AWT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWT[7] <= d_to_AWT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWT[8] <= d_to_AWT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWG[0] <= d_to_AWG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWG[1] <= d_to_AWG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWG[2] <= d_to_AWG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWG[3] <= d_to_AWG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWG[4] <= d_to_AWG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWG[5] <= d_to_AWG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWG[6] <= d_to_AWG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWG[7] <= d_to_AWG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_to_AWG[8] <= d_to_AWG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cin_ART <= cin_ART~reg0.DB_MAX_OUTPUT_PORT_TYPE
cin_ARG <= cin_ARG~reg0.DB_MAX_OUTPUT_PORT_TYPE
cin_AWT <= cin_AWT~reg0.DB_MAX_OUTPUT_PORT_TYPE
cin_AWG <= cin_AWG~reg0.DB_MAX_OUTPUT_PORT_TYPE
cin_ART_ref <= cin_ART_ref~reg0.DB_MAX_OUTPUT_PORT_TYPE
cin_ARG_ref <= cin_ARG_ref~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor|JMP_mux:JMP
JMP_sel[0] => Mux0.IN17
JMP_sel[1] => Mux0.IN16
JMP_sel[2] => Mux0.IN15
JMP_sel[3] => Mux0.IN14
AC_Z => Mux0.IN18
AC_Z => Mux0.IN9
ZT => Mux0.IN19
ZRG => Mux0.IN10
ZRT => Mux0.IN11
ZK0 => Mux0.IN12
ZK1 => Mux0.IN13
J <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor|OPR:OPR
MIDR[0] => ACI.DATAB
MIDR[0] => Mux2.IN7
MIDR[0] => INC.DATAB
MIDR[0] => DEC.DATAB
MIDR[0] => din_PC.DATAB
MIDR[0] => RST.DATAB
MIDR[1] => ACI.DATAB
MIDR[1] => Mux1.IN7
MIDR[1] => INC.DATAB
MIDR[1] => DEC.DATAB
MIDR[1] => din_PC.DATAB
MIDR[1] => RST.DATAB
MIDR[2] => ACI.DATAB
MIDR[2] => Mux0.IN7
MIDR[2] => INC.DATAB
MIDR[2] => DEC.DATAB
MIDR[2] => din_PC.DATAB
MIDR[2] => RST.DATAB
MIDR[3] => ACI.DATAB
MIDR[3] => AWM.DATAB
MIDR[3] => INC.DATAB
MIDR[3] => DEC.DATAB
MIDR[3] => din_PC.DATAB
MIDR[3] => RST.DATAB
MIDR[4] => ACI.DATAB
MIDR[4] => AWM.DATAB
MIDR[4] => INC.DATAB
MIDR[4] => DEC.DATAB
MIDR[4] => din_PC.DATAB
MIDR[4] => RST.DATAB
MIDR[5] => AWM.DATAB
MIDR[5] => Mux2.IN6
MIDR[5] => INC.DATAB
MIDR[5] => DEC.DATAB
MIDR[5] => din_PC.DATAB
MIDR[5] => RST.DATAB
MIDR[6] => AWM.DATAB
MIDR[6] => Mux1.IN6
MIDR[6] => INC.DATAB
MIDR[6] => DEC.DATAB
MIDR[6] => din_PC.DATAB
MIDR[6] => RST.DATAB
MIDR[7] => AWM.DATAB
MIDR[7] => Mux0.IN6
MIDR[7] => INC.DATAB
MIDR[7] => DEC.DATAB
MIDR[7] => din_PC.DATAB
MIDR[7] => RST.DATAB
select[0] => Decoder0.IN2
select[0] => Mux0.IN10
select[0] => Mux1.IN10
select[0] => Mux2.IN10
select[1] => Decoder0.IN1
select[1] => Mux0.IN9
select[1] => Mux1.IN9
select[1] => Mux2.IN9
select[2] => Decoder0.IN0
select[2] => Mux0.IN8
select[2] => Mux1.IN8
select[2] => Mux2.IN8
ACI[0] <= ACI.DB_MAX_OUTPUT_PORT_TYPE
ACI[1] <= ACI.DB_MAX_OUTPUT_PORT_TYPE
ACI[2] <= ACI.DB_MAX_OUTPUT_PORT_TYPE
ACI[3] <= ACI.DB_MAX_OUTPUT_PORT_TYPE
ACI[4] <= ACI.DB_MAX_OUTPUT_PORT_TYPE
ACI[5] <= <GND>
ACI[6] <= <GND>
ACI[7] <= <GND>
AWM[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
AWM[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
AWM[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
AWM[3] <= AWM.DB_MAX_OUTPUT_PORT_TYPE
AWM[4] <= AWM.DB_MAX_OUTPUT_PORT_TYPE
AWM[5] <= AWM.DB_MAX_OUTPUT_PORT_TYPE
AWM[6] <= AWM.DB_MAX_OUTPUT_PORT_TYPE
AWM[7] <= AWM.DB_MAX_OUTPUT_PORT_TYPE
INC[0] <= INC.DB_MAX_OUTPUT_PORT_TYPE
INC[1] <= INC.DB_MAX_OUTPUT_PORT_TYPE
INC[2] <= INC.DB_MAX_OUTPUT_PORT_TYPE
INC[3] <= INC.DB_MAX_OUTPUT_PORT_TYPE
INC[4] <= INC.DB_MAX_OUTPUT_PORT_TYPE
INC[5] <= INC.DB_MAX_OUTPUT_PORT_TYPE
INC[6] <= INC.DB_MAX_OUTPUT_PORT_TYPE
INC[7] <= INC.DB_MAX_OUTPUT_PORT_TYPE
DEC[0] <= DEC.DB_MAX_OUTPUT_PORT_TYPE
DEC[1] <= DEC.DB_MAX_OUTPUT_PORT_TYPE
DEC[2] <= DEC.DB_MAX_OUTPUT_PORT_TYPE
DEC[3] <= DEC.DB_MAX_OUTPUT_PORT_TYPE
DEC[4] <= DEC.DB_MAX_OUTPUT_PORT_TYPE
DEC[5] <= DEC.DB_MAX_OUTPUT_PORT_TYPE
DEC[6] <= DEC.DB_MAX_OUTPUT_PORT_TYPE
DEC[7] <= DEC.DB_MAX_OUTPUT_PORT_TYPE
din_PC[0] <= din_PC.DB_MAX_OUTPUT_PORT_TYPE
din_PC[1] <= din_PC.DB_MAX_OUTPUT_PORT_TYPE
din_PC[2] <= din_PC.DB_MAX_OUTPUT_PORT_TYPE
din_PC[3] <= din_PC.DB_MAX_OUTPUT_PORT_TYPE
din_PC[4] <= din_PC.DB_MAX_OUTPUT_PORT_TYPE
din_PC[5] <= din_PC.DB_MAX_OUTPUT_PORT_TYPE
din_PC[6] <= din_PC.DB_MAX_OUTPUT_PORT_TYPE
din_PC[7] <= din_PC.DB_MAX_OUTPUT_PORT_TYPE
RST[0] <= RST.DB_MAX_OUTPUT_PORT_TYPE
RST[1] <= RST.DB_MAX_OUTPUT_PORT_TYPE
RST[2] <= RST.DB_MAX_OUTPUT_PORT_TYPE
RST[3] <= RST.DB_MAX_OUTPUT_PORT_TYPE
RST[4] <= RST.DB_MAX_OUTPUT_PORT_TYPE
RST[5] <= RST.DB_MAX_OUTPUT_PORT_TYPE
RST[6] <= RST.DB_MAX_OUTPUT_PORT_TYPE
RST[7] <= RST.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor|INC_DEC_RST:RST
I_sel[0] => ADR.DATAIN
I_sel[1] => ART.DATAIN
I_sel[2] => ARG.DATAIN
I_sel[3] => AWT.DATAIN
I_sel[4] => AWG.DATAIN
I_sel[5] => AC.DATAIN
I_sel[6] => K0.DATAIN
I_sel[7] => K1.DATAIN
ADR <= I_sel[0].DB_MAX_OUTPUT_PORT_TYPE
ART <= I_sel[1].DB_MAX_OUTPUT_PORT_TYPE
ARG <= I_sel[2].DB_MAX_OUTPUT_PORT_TYPE
AWT <= I_sel[3].DB_MAX_OUTPUT_PORT_TYPE
AWG <= I_sel[4].DB_MAX_OUTPUT_PORT_TYPE
AC <= I_sel[5].DB_MAX_OUTPUT_PORT_TYPE
K0 <= I_sel[6].DB_MAX_OUTPUT_PORT_TYPE
K1 <= I_sel[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor|INC_DEC_RST:DEC
I_sel[0] => ADR.DATAIN
I_sel[1] => ART.DATAIN
I_sel[2] => ARG.DATAIN
I_sel[3] => AWT.DATAIN
I_sel[4] => AWG.DATAIN
I_sel[5] => AC.DATAIN
I_sel[6] => K0.DATAIN
I_sel[7] => K1.DATAIN
ADR <= I_sel[0].DB_MAX_OUTPUT_PORT_TYPE
ART <= I_sel[1].DB_MAX_OUTPUT_PORT_TYPE
ARG <= I_sel[2].DB_MAX_OUTPUT_PORT_TYPE
AWT <= I_sel[3].DB_MAX_OUTPUT_PORT_TYPE
AWG <= I_sel[4].DB_MAX_OUTPUT_PORT_TYPE
AC <= I_sel[5].DB_MAX_OUTPUT_PORT_TYPE
K0 <= I_sel[6].DB_MAX_OUTPUT_PORT_TYPE
K1 <= I_sel[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor|reg_PC:PC
clk => d_out[0]~reg0.CLK
clk => d_out[1]~reg0.CLK
clk => d_out[2]~reg0.CLK
clk => d_out[3]~reg0.CLK
clk => d_out[4]~reg0.CLK
clk => d_out[5]~reg0.CLK
clk => d_out[6]~reg0.CLK
clk => d_out[7]~reg0.CLK
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
d_in[0] => d_out.DATAB
d_in[1] => d_out.DATAB
d_in[2] => d_out.DATAB
d_in[3] => d_out.DATAB
d_in[4] => d_out.DATAB
d_in[5] => d_out.DATAB
d_in[6] => d_out.DATAB
d_in[7] => d_out.DATAB
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor|reg_DATA:MIDR
clk => d_out[0]~reg0.CLK
clk => d_out[1]~reg0.CLK
clk => d_out[2]~reg0.CLK
clk => d_out[3]~reg0.CLK
clk => d_out[4]~reg0.CLK
clk => d_out[5]~reg0.CLK
clk => d_out[6]~reg0.CLK
clk => d_out[7]~reg0.CLK
d_in1[0] => d_out.DATAB
d_in1[1] => d_out.DATAB
d_in1[2] => d_out.DATAB
d_in1[3] => d_out.DATAB
d_in1[4] => d_out.DATAB
d_in1[5] => d_out.DATAB
d_in1[6] => d_out.DATAB
d_in1[7] => d_out.DATAB
d_in2[0] => d_out.DATAB
d_in2[1] => d_out.DATAB
d_in2[2] => d_out.DATAB
d_in2[3] => d_out.DATAB
d_in2[4] => d_out.DATAB
d_in2[5] => d_out.DATAB
d_in2[6] => d_out.DATAB
d_in2[7] => d_out.DATAB
c_in1 => d_out.OUTPUTSELECT
c_in1 => d_out.OUTPUTSELECT
c_in1 => d_out.OUTPUTSELECT
c_in1 => d_out.OUTPUTSELECT
c_in1 => d_out.OUTPUTSELECT
c_in1 => d_out.OUTPUTSELECT
c_in1 => d_out.OUTPUTSELECT
c_in1 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor|reg_DATA:MDDR
clk => d_out[0]~reg0.CLK
clk => d_out[1]~reg0.CLK
clk => d_out[2]~reg0.CLK
clk => d_out[3]~reg0.CLK
clk => d_out[4]~reg0.CLK
clk => d_out[5]~reg0.CLK
clk => d_out[6]~reg0.CLK
clk => d_out[7]~reg0.CLK
d_in1[0] => d_out.DATAB
d_in1[1] => d_out.DATAB
d_in1[2] => d_out.DATAB
d_in1[3] => d_out.DATAB
d_in1[4] => d_out.DATAB
d_in1[5] => d_out.DATAB
d_in1[6] => d_out.DATAB
d_in1[7] => d_out.DATAB
d_in2[0] => d_out.DATAB
d_in2[1] => d_out.DATAB
d_in2[2] => d_out.DATAB
d_in2[3] => d_out.DATAB
d_in2[4] => d_out.DATAB
d_in2[5] => d_out.DATAB
d_in2[6] => d_out.DATAB
d_in2[7] => d_out.DATAB
c_in1 => d_out.OUTPUTSELECT
c_in1 => d_out.OUTPUTSELECT
c_in1 => d_out.OUTPUTSELECT
c_in1 => d_out.OUTPUTSELECT
c_in1 => d_out.OUTPUTSELECT
c_in1 => d_out.OUTPUTSELECT
c_in1 => d_out.OUTPUTSELECT
c_in1 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
c_in2 => d_out.OUTPUTSELECT
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor|reg_ARG_ART:ART
clk => ref[0].CLK
clk => ref[1].CLK
clk => ref[2].CLK
clk => ref[3].CLK
clk => ref[4].CLK
clk => ref[5].CLK
clk => ref[6].CLK
clk => ref[7].CLK
clk => ref[8].CLK
clk => d_out[0]~reg0.CLK
clk => d_out[1]~reg0.CLK
clk => d_out[2]~reg0.CLK
clk => d_out[3]~reg0.CLK
clk => d_out[4]~reg0.CLK
clk => d_out[5]~reg0.CLK
clk => d_out[6]~reg0.CLK
clk => d_out[7]~reg0.CLK
clk => d_out[8]~reg0.CLK
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => ref[1].ENA
inc => ref[0].ENA
inc => ref[2].ENA
inc => ref[3].ENA
inc => ref[4].ENA
inc => ref[5].ENA
inc => ref[6].ENA
inc => ref[7].ENA
inc => ref[8].ENA
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
Z_OUT <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[8] <= d_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
d_from_ADR[0] => ref.DATAB
d_from_ADR[0] => d_out.DATAB
d_from_ADR[1] => ref.DATAB
d_from_ADR[1] => d_out.DATAB
d_from_ADR[2] => ref.DATAB
d_from_ADR[2] => d_out.DATAB
d_from_ADR[3] => ref.DATAB
d_from_ADR[3] => d_out.DATAB
d_from_ADR[4] => ref.DATAB
d_from_ADR[4] => d_out.DATAB
d_from_ADR[5] => ref.DATAB
d_from_ADR[5] => d_out.DATAB
d_from_ADR[6] => ref.DATAB
d_from_ADR[6] => d_out.DATAB
d_from_ADR[7] => ref.DATAB
d_from_ADR[7] => d_out.DATAB
d_from_ADR[8] => ref.DATAB
d_from_ADR[8] => d_out.DATAB


|top_level_module|processor:Processor|reg_ARG_ART:ARG
clk => ref[0].CLK
clk => ref[1].CLK
clk => ref[2].CLK
clk => ref[3].CLK
clk => ref[4].CLK
clk => ref[5].CLK
clk => ref[6].CLK
clk => ref[7].CLK
clk => ref[8].CLK
clk => d_out[0]~reg0.CLK
clk => d_out[1]~reg0.CLK
clk => d_out[2]~reg0.CLK
clk => d_out[3]~reg0.CLK
clk => d_out[4]~reg0.CLK
clk => d_out[5]~reg0.CLK
clk => d_out[6]~reg0.CLK
clk => d_out[7]~reg0.CLK
clk => d_out[8]~reg0.CLK
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => ref[1].ENA
inc => ref[0].ENA
inc => ref[2].ENA
inc => ref[3].ENA
inc => ref[4].ENA
inc => ref[5].ENA
inc => ref[6].ENA
inc => ref[7].ENA
inc => ref[8].ENA
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
dec => ref.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
reset => ref.OUTPUTSELECT
Z_OUT <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[8] <= d_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
cin_ref => ref.OUTPUTSELECT
d_from_ADR[0] => ref.DATAB
d_from_ADR[0] => d_out.DATAB
d_from_ADR[1] => ref.DATAB
d_from_ADR[1] => d_out.DATAB
d_from_ADR[2] => ref.DATAB
d_from_ADR[2] => d_out.DATAB
d_from_ADR[3] => ref.DATAB
d_from_ADR[3] => d_out.DATAB
d_from_ADR[4] => ref.DATAB
d_from_ADR[4] => d_out.DATAB
d_from_ADR[5] => ref.DATAB
d_from_ADR[5] => d_out.DATAB
d_from_ADR[6] => ref.DATAB
d_from_ADR[6] => d_out.DATAB
d_from_ADR[7] => ref.DATAB
d_from_ADR[7] => d_out.DATAB
d_from_ADR[8] => ref.DATAB
d_from_ADR[8] => d_out.DATAB


|top_level_module|processor:Processor|reg_AWG_AWT:AWT
clk => d_out[0]~reg0.CLK
clk => d_out[1]~reg0.CLK
clk => d_out[2]~reg0.CLK
clk => d_out[3]~reg0.CLK
clk => d_out[4]~reg0.CLK
clk => d_out[5]~reg0.CLK
clk => d_out[6]~reg0.CLK
clk => d_out[7]~reg0.CLK
clk => d_out[8]~reg0.CLK
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[8] <= d_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_from_ADR[0] => d_out.DATAB
d_from_ADR[1] => d_out.DATAB
d_from_ADR[2] => d_out.DATAB
d_from_ADR[3] => d_out.DATAB
d_from_ADR[4] => d_out.DATAB
d_from_ADR[5] => d_out.DATAB
d_from_ADR[6] => d_out.DATAB
d_from_ADR[7] => d_out.DATAB
d_from_ADR[8] => d_out.DATAB
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT


|top_level_module|processor:Processor|reg_AWG_AWT:AWG
clk => d_out[0]~reg0.CLK
clk => d_out[1]~reg0.CLK
clk => d_out[2]~reg0.CLK
clk => d_out[3]~reg0.CLK
clk => d_out[4]~reg0.CLK
clk => d_out[5]~reg0.CLK
clk => d_out[6]~reg0.CLK
clk => d_out[7]~reg0.CLK
clk => d_out[8]~reg0.CLK
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
inc => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
dec => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
reset => d_out.OUTPUTSELECT
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[8] <= d_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_from_ADR[0] => d_out.DATAB
d_from_ADR[1] => d_out.DATAB
d_from_ADR[2] => d_out.DATAB
d_from_ADR[3] => d_out.DATAB
d_from_ADR[4] => d_out.DATAB
d_from_ADR[5] => d_out.DATAB
d_from_ADR[6] => d_out.DATAB
d_from_ADR[7] => d_out.DATAB
d_from_ADR[8] => d_out.DATAB
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT
cin => d_out.OUTPUTSELECT


|top_level_module|processor:Processor|reg_K:K0
din[0] => k_ref.DATAB
din[0] => dout.DATAB
din[1] => k_ref.DATAB
din[1] => dout.DATAB
din[2] => k_ref.DATAB
din[2] => dout.DATAB
din[3] => k_ref.DATAB
din[3] => dout.DATAB
din[4] => k_ref.DATAB
din[4] => dout.DATAB
din[5] => k_ref.DATAB
din[5] => dout.DATAB
din[6] => k_ref.DATAB
din[6] => dout.DATAB
din[7] => k_ref.DATAB
din[7] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => k_ref[0].CLK
clk => k_ref[1].CLK
clk => k_ref[2].CLK
clk => k_ref[3].CLK
clk => k_ref[4].CLK
clk => k_ref[5].CLK
clk => k_ref[6].CLK
clk => k_ref[7].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => tog.CLK
write => dout.OUTPUTSELECT
write => dout.OUTPUTSELECT
write => dout.OUTPUTSELECT
write => dout.OUTPUTSELECT
write => dout.OUTPUTSELECT
write => dout.OUTPUTSELECT
write => dout.OUTPUTSELECT
write => dout.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => tog.OUTPUTSELECT
rst => tog.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
inc => dout.OUTPUTSELECT
inc => dout.OUTPUTSELECT
inc => dout.OUTPUTSELECT
inc => dout.OUTPUTSELECT
inc => dout.OUTPUTSELECT
inc => dout.OUTPUTSELECT
inc => dout.OUTPUTSELECT
inc => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
k_Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor|reg_K:K1
din[0] => k_ref.DATAB
din[0] => dout.DATAB
din[1] => k_ref.DATAB
din[1] => dout.DATAB
din[2] => k_ref.DATAB
din[2] => dout.DATAB
din[3] => k_ref.DATAB
din[3] => dout.DATAB
din[4] => k_ref.DATAB
din[4] => dout.DATAB
din[5] => k_ref.DATAB
din[5] => dout.DATAB
din[6] => k_ref.DATAB
din[6] => dout.DATAB
din[7] => k_ref.DATAB
din[7] => dout.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => k_ref[0].CLK
clk => k_ref[1].CLK
clk => k_ref[2].CLK
clk => k_ref[3].CLK
clk => k_ref[4].CLK
clk => k_ref[5].CLK
clk => k_ref[6].CLK
clk => k_ref[7].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => tog.CLK
write => dout.OUTPUTSELECT
write => dout.OUTPUTSELECT
write => dout.OUTPUTSELECT
write => dout.OUTPUTSELECT
write => dout.OUTPUTSELECT
write => dout.OUTPUTSELECT
write => dout.OUTPUTSELECT
write => dout.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => k_ref.OUTPUTSELECT
write => tog.OUTPUTSELECT
rst => tog.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
rst => k_ref.OUTPUTSELECT
inc => dout.OUTPUTSELECT
inc => dout.OUTPUTSELECT
inc => dout.OUTPUTSELECT
inc => dout.OUTPUTSELECT
inc => dout.OUTPUTSELECT
inc => dout.OUTPUTSELECT
inc => dout.OUTPUTSELECT
inc => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
dec => dout.OUTPUTSELECT
k_Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|processor:Processor|reg_G:G
din[0] => G0_out[0]~reg0.DATAIN
din[1] => G0_out[1]~reg0.DATAIN
din[2] => G0_out[2]~reg0.DATAIN
din[3] => G0_out[3]~reg0.DATAIN
din[4] => G0_out[4]~reg0.DATAIN
din[5] => G0_out[5]~reg0.DATAIN
din[6] => G0_out[6]~reg0.DATAIN
din[7] => G0_out[7]~reg0.DATAIN
G0_out[0] <= G0_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G0_out[1] <= G0_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G0_out[2] <= G0_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G0_out[3] <= G0_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G0_out[4] <= G0_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G0_out[5] <= G0_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G0_out[6] <= G0_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G0_out[7] <= G0_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G1_out[0] <= G1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G1_out[1] <= G1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G1_out[2] <= G1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G1_out[3] <= G1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G1_out[4] <= G1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G1_out[5] <= G1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G1_out[6] <= G1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G1_out[7] <= G1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G2_out[0] <= G2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G2_out[1] <= G2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G2_out[2] <= G2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G2_out[3] <= G2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G2_out[4] <= G2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G2_out[5] <= G2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G2_out[6] <= G2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G2_out[7] <= G2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => G0_out[0]~reg0.CLK
clk => G0_out[1]~reg0.CLK
clk => G0_out[2]~reg0.CLK
clk => G0_out[3]~reg0.CLK
clk => G0_out[4]~reg0.CLK
clk => G0_out[5]~reg0.CLK
clk => G0_out[6]~reg0.CLK
clk => G0_out[7]~reg0.CLK
clk => G1_out[0]~reg0.CLK
clk => G1_out[1]~reg0.CLK
clk => G1_out[2]~reg0.CLK
clk => G1_out[3]~reg0.CLK
clk => G1_out[4]~reg0.CLK
clk => G1_out[5]~reg0.CLK
clk => G1_out[6]~reg0.CLK
clk => G1_out[7]~reg0.CLK
clk => G2_out[0]~reg0.CLK
clk => G2_out[1]~reg0.CLK
clk => G2_out[2]~reg0.CLK
clk => G2_out[3]~reg0.CLK
clk => G2_out[4]~reg0.CLK
clk => G2_out[5]~reg0.CLK
clk => G2_out[6]~reg0.CLK
clk => G2_out[7]~reg0.CLK
shift => G0_out[0]~reg0.ENA
shift => G0_out[1]~reg0.ENA
shift => G0_out[2]~reg0.ENA
shift => G0_out[3]~reg0.ENA
shift => G0_out[4]~reg0.ENA
shift => G0_out[5]~reg0.ENA
shift => G0_out[6]~reg0.ENA
shift => G0_out[7]~reg0.ENA
shift => G1_out[0]~reg0.ENA
shift => G1_out[1]~reg0.ENA
shift => G1_out[2]~reg0.ENA
shift => G1_out[3]~reg0.ENA
shift => G1_out[4]~reg0.ENA
shift => G1_out[5]~reg0.ENA
shift => G1_out[6]~reg0.ENA
shift => G1_out[7]~reg0.ENA
shift => G2_out[0]~reg0.ENA
shift => G2_out[1]~reg0.ENA
shift => G2_out[2]~reg0.ENA
shift => G2_out[3]~reg0.ENA
shift => G2_out[4]~reg0.ENA
shift => G2_out[5]~reg0.ENA
shift => G2_out[6]~reg0.ENA
shift => G2_out[7]~reg0.ENA


|top_level_module|Data_writer:writer
clk => Addr[0]~reg0.CLK
clk => Addr[1]~reg0.CLK
clk => Addr[2]~reg0.CLK
clk => Addr[3]~reg0.CLK
clk => Addr[4]~reg0.CLK
clk => Addr[5]~reg0.CLK
clk => Addr[6]~reg0.CLK
clk => Addr[7]~reg0.CLK
clk => Addr[8]~reg0.CLK
clk => Addr[9]~reg0.CLK
clk => Addr[10]~reg0.CLK
clk => Addr[11]~reg0.CLK
clk => Addr[12]~reg0.CLK
clk => Addr[13]~reg0.CLK
clk => Addr[14]~reg0.CLK
clk => Addr[15]~reg0.CLK
clk => Addr[16]~reg0.CLK
clk => Addr[17]~reg0.CLK
clk => Dout[0]~reg0.CLK
clk => Dout[1]~reg0.CLK
clk => Dout[2]~reg0.CLK
clk => Dout[3]~reg0.CLK
clk => Dout[4]~reg0.CLK
clk => Dout[5]~reg0.CLK
clk => Dout[6]~reg0.CLK
clk => Dout[7]~reg0.CLK
clk => Wen~reg0.CLK
clk => fin~reg0.CLK
clk => STATE~5.DATAIN
Rx_tick => fin.OUTPUTSELECT
Rx_tick => Wen.OUTPUTSELECT
Rx_tick => Dout.OUTPUTSELECT
Rx_tick => Dout.OUTPUTSELECT
Rx_tick => Dout.OUTPUTSELECT
Rx_tick => Dout.OUTPUTSELECT
Rx_tick => Dout.OUTPUTSELECT
Rx_tick => Dout.OUTPUTSELECT
Rx_tick => Dout.OUTPUTSELECT
Rx_tick => Dout.OUTPUTSELECT
Rx_tick => STATE.OUTPUTSELECT
Rx_tick => STATE.OUTPUTSELECT
Rx_tick => STATE.OUTPUTSELECT
Rx_tick => STATE.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Rx_tick => Addr.OUTPUTSELECT
Din[0] => Dout.DATAB
Din[1] => Dout.DATAB
Din[2] => Dout.DATAB
Din[3] => Dout.DATAB
Din[4] => Dout.DATAB
Din[5] => Dout.DATAB
Din[6] => Dout.DATAB
Din[7] => Dout.DATAB
Wen <= Wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[0] <= Addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[1] <= Addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[2] <= Addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[3] <= Addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[4] <= Addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[5] <= Addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[6] <= Addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[7] <= Addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[8] <= Addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[9] <= Addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[10] <= Addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[11] <= Addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[12] <= Addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[13] <= Addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[14] <= Addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[15] <= Addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[16] <= Addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[17] <= Addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[0] <= Dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fin <= fin~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_size[0] => Equal0.IN17
memory_size[1] => Equal0.IN16
memory_size[2] => Equal0.IN15
memory_size[3] => Equal0.IN14
memory_size[4] => Equal0.IN13
memory_size[5] => Equal0.IN12
memory_size[6] => Equal0.IN11
memory_size[7] => Equal0.IN10
memory_size[8] => Equal0.IN9
memory_size[9] => Equal0.IN8
memory_size[10] => Equal0.IN7
memory_size[11] => Equal0.IN6
memory_size[12] => Equal0.IN5
memory_size[13] => Equal0.IN4
memory_size[14] => Equal0.IN3
memory_size[15] => Equal0.IN2
memory_size[16] => Equal0.IN1
memory_size[17] => Equal0.IN0


|top_level_module|uart_rx:reciever
clk => r_Rx_Byte[0].CLK
clk => r_Rx_Byte[1].CLK
clk => r_Rx_Byte[2].CLK
clk => r_Rx_Byte[3].CLK
clk => r_Rx_Byte[4].CLK
clk => r_Rx_Byte[5].CLK
clk => r_Rx_Byte[6].CLK
clk => r_Rx_Byte[7].CLK
clk => r_Bit_Index[0].CLK
clk => r_Bit_Index[1].CLK
clk => r_Bit_Index[2].CLK
clk => r_Clock_Count[0].CLK
clk => r_Clock_Count[1].CLK
clk => r_Clock_Count[2].CLK
clk => r_Clock_Count[3].CLK
clk => r_Clock_Count[4].CLK
clk => r_Clock_Count[5].CLK
clk => r_Clock_Count[6].CLK
clk => r_Clock_Count[7].CLK
clk => r_Rx_DV.CLK
clk => r_Rx_Data.CLK
clk => r_Rx_Data_R.CLK
clk => r_SM_Main~1.DATAIN
i_Rx_Serial => r_Rx_Data_R.DATAIN
o_Rx_DV <= r_Rx_DV.DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[0] <= r_Rx_Byte[0].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[1] <= r_Rx_Byte[1].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[2] <= r_Rx_Byte[2].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[3] <= r_Rx_Byte[3].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[4] <= r_Rx_Byte[4].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[5] <= r_Rx_Byte[5].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[6] <= r_Rx_Byte[6].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[7] <= r_Rx_Byte[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|bi2bcd:bcd
din[0] => decoder:d0.din[0]
din[1] => LessThan5.IN8
din[1] => Add5.IN8
din[1] => shifter[9].DATAA
din[2] => LessThan3.IN8
din[2] => Add3.IN8
din[2] => shifter.DATAA
din[3] => LessThan2.IN8
din[3] => Add2.IN8
din[3] => shifter.DATAA
din[4] => LessThan1.IN8
din[4] => Add1.IN8
din[4] => shifter.DATAA
din[5] => LessThan0.IN6
din[5] => Add0.IN6
din[5] => shifter.DATAA
din[6] => LessThan0.IN5
din[6] => Add0.IN5
din[6] => shifter.DATAA
din[7] => LessThan0.IN4
din[7] => Add0.IN4
din[7] => shifter.DATAA
dout2[0] <= decoder:d2.dout[0]
dout2[1] <= decoder:d2.dout[1]
dout2[2] <= decoder:d2.dout[2]
dout2[3] <= decoder:d2.dout[3]
dout2[4] <= decoder:d2.dout[4]
dout2[5] <= decoder:d2.dout[5]
dout2[6] <= decoder:d2.dout[6]
dout1[0] <= decoder:d1.dout[0]
dout1[1] <= decoder:d1.dout[1]
dout1[2] <= decoder:d1.dout[2]
dout1[3] <= decoder:d1.dout[3]
dout1[4] <= decoder:d1.dout[4]
dout1[5] <= decoder:d1.dout[5]
dout1[6] <= decoder:d1.dout[6]
dout0[0] <= decoder:d0.dout[0]
dout0[1] <= decoder:d0.dout[1]
dout0[2] <= decoder:d0.dout[2]
dout0[3] <= decoder:d0.dout[3]
dout0[4] <= decoder:d0.dout[4]
dout0[5] <= decoder:d0.dout[5]
dout0[6] <= decoder:d0.dout[6]


|top_level_module|bi2bcd:bcd|decoder:d0
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[0] => Mux7.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[1] => Mux7.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[2] => Mux7.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
din[3] => Mux7.IN16
dout[0] <= dout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|bi2bcd:bcd|decoder:d1
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[0] => Mux7.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[1] => Mux7.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[2] => Mux7.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
din[3] => Mux7.IN16
dout[0] <= dout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|bi2bcd:bcd|decoder:d2
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[0] => Mux7.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[1] => Mux7.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[2] => Mux7.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
din[3] => Mux7.IN16
dout[0] <= dout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|bi2bcd:SM_st
din[0] => decoder:d0.din[0]
din[1] => LessThan5.IN8
din[1] => Add5.IN8
din[1] => shifter[9].DATAA
din[2] => LessThan3.IN8
din[2] => Add3.IN8
din[2] => shifter.DATAA
din[3] => LessThan2.IN8
din[3] => Add2.IN8
din[3] => shifter.DATAA
din[4] => LessThan1.IN8
din[4] => Add1.IN8
din[4] => shifter.DATAA
din[5] => LessThan0.IN6
din[5] => Add0.IN6
din[5] => shifter.DATAA
din[6] => LessThan0.IN5
din[6] => Add0.IN5
din[6] => shifter.DATAA
din[7] => LessThan0.IN4
din[7] => Add0.IN4
din[7] => shifter.DATAA
dout2[0] <= decoder:d2.dout[0]
dout2[1] <= decoder:d2.dout[1]
dout2[2] <= decoder:d2.dout[2]
dout2[3] <= decoder:d2.dout[3]
dout2[4] <= decoder:d2.dout[4]
dout2[5] <= decoder:d2.dout[5]
dout2[6] <= decoder:d2.dout[6]
dout1[0] <= decoder:d1.dout[0]
dout1[1] <= decoder:d1.dout[1]
dout1[2] <= decoder:d1.dout[2]
dout1[3] <= decoder:d1.dout[3]
dout1[4] <= decoder:d1.dout[4]
dout1[5] <= decoder:d1.dout[5]
dout1[6] <= decoder:d1.dout[6]
dout0[0] <= decoder:d0.dout[0]
dout0[1] <= decoder:d0.dout[1]
dout0[2] <= decoder:d0.dout[2]
dout0[3] <= decoder:d0.dout[3]
dout0[4] <= decoder:d0.dout[4]
dout0[5] <= decoder:d0.dout[5]
dout0[6] <= decoder:d0.dout[6]


|top_level_module|bi2bcd:SM_st|decoder:d0
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[0] => Mux7.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[1] => Mux7.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[2] => Mux7.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
din[3] => Mux7.IN16
dout[0] <= dout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|bi2bcd:SM_st|decoder:d1
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[0] => Mux7.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[1] => Mux7.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[2] => Mux7.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
din[3] => Mux7.IN16
dout[0] <= dout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|bi2bcd:SM_st|decoder:d2
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[0] => Mux7.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[1] => Mux7.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[2] => Mux7.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
din[3] => Mux7.IN16
dout[0] <= dout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|dram_512:data_ram
address[0] => address[0].IN4
address[1] => address[1].IN4
address[2] => address[2].IN4
address[3] => address[3].IN4
address[4] => address[4].IN4
address[5] => address[5].IN4
address[6] => address[6].IN4
address[7] => address[7].IN4
address[8] => address[8].IN4
address[9] => address[9].IN4
address[10] => address[10].IN4
address[11] => address[11].IN4
address[12] => address[12].IN4
address[13] => address[13].IN4
address[14] => address[14].IN4
address[15] => address[15].IN4
address[16] => selector[0].IN2
address[17] => selector[1].IN2
clock => clock.IN4
data[0] => data[0].IN4
data[1] => data[1].IN4
data[2] => data[2].IN4
data[3] => data[3].IN4
data[4] => data[4].IN4
data[5] => data[5].IN4
data[6] => data[6].IN4
data[7] => data[7].IN4
wren => wren.IN1
q[0] <= dram_out_mux:dram_out_mux.result
q[1] <= dram_out_mux:dram_out_mux.result
q[2] <= dram_out_mux:dram_out_mux.result
q[3] <= dram_out_mux:dram_out_mux.result
q[4] <= dram_out_mux:dram_out_mux.result
q[5] <= dram_out_mux:dram_out_mux.result
q[6] <= dram_out_mux:dram_out_mux.result
q[7] <= dram_out_mux:dram_out_mux.result


|top_level_module|dram_512:data_ram|dram:d1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top_level_module|dram_512:data_ram|dram:d1|altsyncram:altsyncram_component
wren_a => altsyncram_djf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_djf1:auto_generated.data_a[0]
data_a[1] => altsyncram_djf1:auto_generated.data_a[1]
data_a[2] => altsyncram_djf1:auto_generated.data_a[2]
data_a[3] => altsyncram_djf1:auto_generated.data_a[3]
data_a[4] => altsyncram_djf1:auto_generated.data_a[4]
data_a[5] => altsyncram_djf1:auto_generated.data_a[5]
data_a[6] => altsyncram_djf1:auto_generated.data_a[6]
data_a[7] => altsyncram_djf1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_djf1:auto_generated.address_a[0]
address_a[1] => altsyncram_djf1:auto_generated.address_a[1]
address_a[2] => altsyncram_djf1:auto_generated.address_a[2]
address_a[3] => altsyncram_djf1:auto_generated.address_a[3]
address_a[4] => altsyncram_djf1:auto_generated.address_a[4]
address_a[5] => altsyncram_djf1:auto_generated.address_a[5]
address_a[6] => altsyncram_djf1:auto_generated.address_a[6]
address_a[7] => altsyncram_djf1:auto_generated.address_a[7]
address_a[8] => altsyncram_djf1:auto_generated.address_a[8]
address_a[9] => altsyncram_djf1:auto_generated.address_a[9]
address_a[10] => altsyncram_djf1:auto_generated.address_a[10]
address_a[11] => altsyncram_djf1:auto_generated.address_a[11]
address_a[12] => altsyncram_djf1:auto_generated.address_a[12]
address_a[13] => altsyncram_djf1:auto_generated.address_a[13]
address_a[14] => altsyncram_djf1:auto_generated.address_a[14]
address_a[15] => altsyncram_djf1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_djf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_djf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_djf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_djf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_djf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_djf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_djf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_djf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_djf1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level_module|dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_rsa:decode3.data[0]
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_rsa:decode3.data[1]
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_rsa:decode3.data[2]
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a40.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a56.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a41.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a57.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a42.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a58.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a43.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a59.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a44.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a60.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a45.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a61.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a46.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a62.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a47.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_bnb:mux2.result[0]
q_a[1] <= mux_bnb:mux2.result[1]
q_a[2] <= mux_bnb:mux2.result[2]
q_a[3] <= mux_bnb:mux2.result[3]
q_a[4] <= mux_bnb:mux2.result[4]
q_a[5] <= mux_bnb:mux2.result[5]
q_a[6] <= mux_bnb:mux2.result[6]
q_a[7] <= mux_bnb:mux2.result[7]
wren_a => decode_rsa:decode3.enable


|top_level_module|dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3
data[0] => w_anode431w[1].IN0
data[0] => w_anode448w[1].IN1
data[0] => w_anode458w[1].IN0
data[0] => w_anode468w[1].IN1
data[0] => w_anode478w[1].IN0
data[0] => w_anode488w[1].IN1
data[0] => w_anode498w[1].IN0
data[0] => w_anode508w[1].IN1
data[1] => w_anode431w[2].IN0
data[1] => w_anode448w[2].IN0
data[1] => w_anode458w[2].IN1
data[1] => w_anode468w[2].IN1
data[1] => w_anode478w[2].IN0
data[1] => w_anode488w[2].IN0
data[1] => w_anode498w[2].IN1
data[1] => w_anode508w[2].IN1
data[2] => w_anode431w[3].IN0
data[2] => w_anode448w[3].IN0
data[2] => w_anode458w[3].IN0
data[2] => w_anode468w[3].IN0
data[2] => w_anode478w[3].IN1
data[2] => w_anode488w[3].IN1
data[2] => w_anode498w[3].IN1
data[2] => w_anode508w[3].IN1
enable => w_anode431w[1].IN0
enable => w_anode448w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode468w[1].IN0
enable => w_anode478w[1].IN0
enable => w_anode488w[1].IN0
enable => w_anode498w[1].IN0
enable => w_anode508w[1].IN0
eq[0] <= w_anode431w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode448w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode468w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode478w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode488w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode498w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode519w[1].IN0
data[0] => w_anode537w[1].IN1
data[0] => w_anode548w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode570w[1].IN0
data[0] => w_anode581w[1].IN1
data[0] => w_anode592w[1].IN0
data[0] => w_anode603w[1].IN1
data[1] => w_anode519w[2].IN0
data[1] => w_anode537w[2].IN0
data[1] => w_anode548w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode570w[2].IN0
data[1] => w_anode581w[2].IN0
data[1] => w_anode592w[2].IN1
data[1] => w_anode603w[2].IN1
data[2] => w_anode519w[3].IN0
data[2] => w_anode537w[3].IN0
data[2] => w_anode548w[3].IN0
data[2] => w_anode559w[3].IN0
data[2] => w_anode570w[3].IN1
data[2] => w_anode581w[3].IN1
data[2] => w_anode592w[3].IN1
data[2] => w_anode603w[3].IN1
eq[0] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode537w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode548w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode592w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode603w[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|dram_512:data_ram|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|mux_bnb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|top_level_module|dram_512:data_ram|dram:d2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top_level_module|dram_512:data_ram|dram:d2|altsyncram:altsyncram_component
wren_a => altsyncram_djf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_djf1:auto_generated.data_a[0]
data_a[1] => altsyncram_djf1:auto_generated.data_a[1]
data_a[2] => altsyncram_djf1:auto_generated.data_a[2]
data_a[3] => altsyncram_djf1:auto_generated.data_a[3]
data_a[4] => altsyncram_djf1:auto_generated.data_a[4]
data_a[5] => altsyncram_djf1:auto_generated.data_a[5]
data_a[6] => altsyncram_djf1:auto_generated.data_a[6]
data_a[7] => altsyncram_djf1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_djf1:auto_generated.address_a[0]
address_a[1] => altsyncram_djf1:auto_generated.address_a[1]
address_a[2] => altsyncram_djf1:auto_generated.address_a[2]
address_a[3] => altsyncram_djf1:auto_generated.address_a[3]
address_a[4] => altsyncram_djf1:auto_generated.address_a[4]
address_a[5] => altsyncram_djf1:auto_generated.address_a[5]
address_a[6] => altsyncram_djf1:auto_generated.address_a[6]
address_a[7] => altsyncram_djf1:auto_generated.address_a[7]
address_a[8] => altsyncram_djf1:auto_generated.address_a[8]
address_a[9] => altsyncram_djf1:auto_generated.address_a[9]
address_a[10] => altsyncram_djf1:auto_generated.address_a[10]
address_a[11] => altsyncram_djf1:auto_generated.address_a[11]
address_a[12] => altsyncram_djf1:auto_generated.address_a[12]
address_a[13] => altsyncram_djf1:auto_generated.address_a[13]
address_a[14] => altsyncram_djf1:auto_generated.address_a[14]
address_a[15] => altsyncram_djf1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_djf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_djf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_djf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_djf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_djf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_djf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_djf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_djf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_djf1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level_module|dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_rsa:decode3.data[0]
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_rsa:decode3.data[1]
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_rsa:decode3.data[2]
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a40.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a56.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a41.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a57.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a42.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a58.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a43.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a59.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a44.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a60.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a45.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a61.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a46.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a62.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a47.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_bnb:mux2.result[0]
q_a[1] <= mux_bnb:mux2.result[1]
q_a[2] <= mux_bnb:mux2.result[2]
q_a[3] <= mux_bnb:mux2.result[3]
q_a[4] <= mux_bnb:mux2.result[4]
q_a[5] <= mux_bnb:mux2.result[5]
q_a[6] <= mux_bnb:mux2.result[6]
q_a[7] <= mux_bnb:mux2.result[7]
wren_a => decode_rsa:decode3.enable


|top_level_module|dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3
data[0] => w_anode431w[1].IN0
data[0] => w_anode448w[1].IN1
data[0] => w_anode458w[1].IN0
data[0] => w_anode468w[1].IN1
data[0] => w_anode478w[1].IN0
data[0] => w_anode488w[1].IN1
data[0] => w_anode498w[1].IN0
data[0] => w_anode508w[1].IN1
data[1] => w_anode431w[2].IN0
data[1] => w_anode448w[2].IN0
data[1] => w_anode458w[2].IN1
data[1] => w_anode468w[2].IN1
data[1] => w_anode478w[2].IN0
data[1] => w_anode488w[2].IN0
data[1] => w_anode498w[2].IN1
data[1] => w_anode508w[2].IN1
data[2] => w_anode431w[3].IN0
data[2] => w_anode448w[3].IN0
data[2] => w_anode458w[3].IN0
data[2] => w_anode468w[3].IN0
data[2] => w_anode478w[3].IN1
data[2] => w_anode488w[3].IN1
data[2] => w_anode498w[3].IN1
data[2] => w_anode508w[3].IN1
enable => w_anode431w[1].IN0
enable => w_anode448w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode468w[1].IN0
enable => w_anode478w[1].IN0
enable => w_anode488w[1].IN0
enable => w_anode498w[1].IN0
enable => w_anode508w[1].IN0
eq[0] <= w_anode431w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode448w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode468w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode478w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode488w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode498w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode519w[1].IN0
data[0] => w_anode537w[1].IN1
data[0] => w_anode548w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode570w[1].IN0
data[0] => w_anode581w[1].IN1
data[0] => w_anode592w[1].IN0
data[0] => w_anode603w[1].IN1
data[1] => w_anode519w[2].IN0
data[1] => w_anode537w[2].IN0
data[1] => w_anode548w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode570w[2].IN0
data[1] => w_anode581w[2].IN0
data[1] => w_anode592w[2].IN1
data[1] => w_anode603w[2].IN1
data[2] => w_anode519w[3].IN0
data[2] => w_anode537w[3].IN0
data[2] => w_anode548w[3].IN0
data[2] => w_anode559w[3].IN0
data[2] => w_anode570w[3].IN1
data[2] => w_anode581w[3].IN1
data[2] => w_anode592w[3].IN1
data[2] => w_anode603w[3].IN1
eq[0] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode537w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode548w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode592w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode603w[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|dram_512:data_ram|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|mux_bnb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|top_level_module|dram_512:data_ram|dram:d3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top_level_module|dram_512:data_ram|dram:d3|altsyncram:altsyncram_component
wren_a => altsyncram_djf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_djf1:auto_generated.data_a[0]
data_a[1] => altsyncram_djf1:auto_generated.data_a[1]
data_a[2] => altsyncram_djf1:auto_generated.data_a[2]
data_a[3] => altsyncram_djf1:auto_generated.data_a[3]
data_a[4] => altsyncram_djf1:auto_generated.data_a[4]
data_a[5] => altsyncram_djf1:auto_generated.data_a[5]
data_a[6] => altsyncram_djf1:auto_generated.data_a[6]
data_a[7] => altsyncram_djf1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_djf1:auto_generated.address_a[0]
address_a[1] => altsyncram_djf1:auto_generated.address_a[1]
address_a[2] => altsyncram_djf1:auto_generated.address_a[2]
address_a[3] => altsyncram_djf1:auto_generated.address_a[3]
address_a[4] => altsyncram_djf1:auto_generated.address_a[4]
address_a[5] => altsyncram_djf1:auto_generated.address_a[5]
address_a[6] => altsyncram_djf1:auto_generated.address_a[6]
address_a[7] => altsyncram_djf1:auto_generated.address_a[7]
address_a[8] => altsyncram_djf1:auto_generated.address_a[8]
address_a[9] => altsyncram_djf1:auto_generated.address_a[9]
address_a[10] => altsyncram_djf1:auto_generated.address_a[10]
address_a[11] => altsyncram_djf1:auto_generated.address_a[11]
address_a[12] => altsyncram_djf1:auto_generated.address_a[12]
address_a[13] => altsyncram_djf1:auto_generated.address_a[13]
address_a[14] => altsyncram_djf1:auto_generated.address_a[14]
address_a[15] => altsyncram_djf1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_djf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_djf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_djf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_djf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_djf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_djf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_djf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_djf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_djf1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level_module|dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_rsa:decode3.data[0]
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_rsa:decode3.data[1]
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_rsa:decode3.data[2]
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a40.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a56.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a41.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a57.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a42.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a58.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a43.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a59.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a44.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a60.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a45.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a61.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a46.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a62.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a47.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_bnb:mux2.result[0]
q_a[1] <= mux_bnb:mux2.result[1]
q_a[2] <= mux_bnb:mux2.result[2]
q_a[3] <= mux_bnb:mux2.result[3]
q_a[4] <= mux_bnb:mux2.result[4]
q_a[5] <= mux_bnb:mux2.result[5]
q_a[6] <= mux_bnb:mux2.result[6]
q_a[7] <= mux_bnb:mux2.result[7]
wren_a => decode_rsa:decode3.enable


|top_level_module|dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3
data[0] => w_anode431w[1].IN0
data[0] => w_anode448w[1].IN1
data[0] => w_anode458w[1].IN0
data[0] => w_anode468w[1].IN1
data[0] => w_anode478w[1].IN0
data[0] => w_anode488w[1].IN1
data[0] => w_anode498w[1].IN0
data[0] => w_anode508w[1].IN1
data[1] => w_anode431w[2].IN0
data[1] => w_anode448w[2].IN0
data[1] => w_anode458w[2].IN1
data[1] => w_anode468w[2].IN1
data[1] => w_anode478w[2].IN0
data[1] => w_anode488w[2].IN0
data[1] => w_anode498w[2].IN1
data[1] => w_anode508w[2].IN1
data[2] => w_anode431w[3].IN0
data[2] => w_anode448w[3].IN0
data[2] => w_anode458w[3].IN0
data[2] => w_anode468w[3].IN0
data[2] => w_anode478w[3].IN1
data[2] => w_anode488w[3].IN1
data[2] => w_anode498w[3].IN1
data[2] => w_anode508w[3].IN1
enable => w_anode431w[1].IN0
enable => w_anode448w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode468w[1].IN0
enable => w_anode478w[1].IN0
enable => w_anode488w[1].IN0
enable => w_anode498w[1].IN0
enable => w_anode508w[1].IN0
eq[0] <= w_anode431w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode448w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode468w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode478w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode488w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode498w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode519w[1].IN0
data[0] => w_anode537w[1].IN1
data[0] => w_anode548w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode570w[1].IN0
data[0] => w_anode581w[1].IN1
data[0] => w_anode592w[1].IN0
data[0] => w_anode603w[1].IN1
data[1] => w_anode519w[2].IN0
data[1] => w_anode537w[2].IN0
data[1] => w_anode548w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode570w[2].IN0
data[1] => w_anode581w[2].IN0
data[1] => w_anode592w[2].IN1
data[1] => w_anode603w[2].IN1
data[2] => w_anode519w[3].IN0
data[2] => w_anode537w[3].IN0
data[2] => w_anode548w[3].IN0
data[2] => w_anode559w[3].IN0
data[2] => w_anode570w[3].IN1
data[2] => w_anode581w[3].IN1
data[2] => w_anode592w[3].IN1
data[2] => w_anode603w[3].IN1
eq[0] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode537w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode548w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode592w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode603w[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|dram_512:data_ram|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|mux_bnb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|top_level_module|dram_512:data_ram|dram:d4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top_level_module|dram_512:data_ram|dram:d4|altsyncram:altsyncram_component
wren_a => altsyncram_djf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_djf1:auto_generated.data_a[0]
data_a[1] => altsyncram_djf1:auto_generated.data_a[1]
data_a[2] => altsyncram_djf1:auto_generated.data_a[2]
data_a[3] => altsyncram_djf1:auto_generated.data_a[3]
data_a[4] => altsyncram_djf1:auto_generated.data_a[4]
data_a[5] => altsyncram_djf1:auto_generated.data_a[5]
data_a[6] => altsyncram_djf1:auto_generated.data_a[6]
data_a[7] => altsyncram_djf1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_djf1:auto_generated.address_a[0]
address_a[1] => altsyncram_djf1:auto_generated.address_a[1]
address_a[2] => altsyncram_djf1:auto_generated.address_a[2]
address_a[3] => altsyncram_djf1:auto_generated.address_a[3]
address_a[4] => altsyncram_djf1:auto_generated.address_a[4]
address_a[5] => altsyncram_djf1:auto_generated.address_a[5]
address_a[6] => altsyncram_djf1:auto_generated.address_a[6]
address_a[7] => altsyncram_djf1:auto_generated.address_a[7]
address_a[8] => altsyncram_djf1:auto_generated.address_a[8]
address_a[9] => altsyncram_djf1:auto_generated.address_a[9]
address_a[10] => altsyncram_djf1:auto_generated.address_a[10]
address_a[11] => altsyncram_djf1:auto_generated.address_a[11]
address_a[12] => altsyncram_djf1:auto_generated.address_a[12]
address_a[13] => altsyncram_djf1:auto_generated.address_a[13]
address_a[14] => altsyncram_djf1:auto_generated.address_a[14]
address_a[15] => altsyncram_djf1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_djf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_djf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_djf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_djf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_djf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_djf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_djf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_djf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_djf1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level_module|dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_rsa:decode3.data[0]
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_rsa:decode3.data[1]
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_rsa:decode3.data[2]
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a40.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a56.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a41.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a57.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a42.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a58.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a43.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a59.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a44.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a60.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a45.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a61.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a46.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a62.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a47.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_bnb:mux2.result[0]
q_a[1] <= mux_bnb:mux2.result[1]
q_a[2] <= mux_bnb:mux2.result[2]
q_a[3] <= mux_bnb:mux2.result[3]
q_a[4] <= mux_bnb:mux2.result[4]
q_a[5] <= mux_bnb:mux2.result[5]
q_a[6] <= mux_bnb:mux2.result[6]
q_a[7] <= mux_bnb:mux2.result[7]
wren_a => decode_rsa:decode3.enable


|top_level_module|dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_rsa:decode3
data[0] => w_anode431w[1].IN0
data[0] => w_anode448w[1].IN1
data[0] => w_anode458w[1].IN0
data[0] => w_anode468w[1].IN1
data[0] => w_anode478w[1].IN0
data[0] => w_anode488w[1].IN1
data[0] => w_anode498w[1].IN0
data[0] => w_anode508w[1].IN1
data[1] => w_anode431w[2].IN0
data[1] => w_anode448w[2].IN0
data[1] => w_anode458w[2].IN1
data[1] => w_anode468w[2].IN1
data[1] => w_anode478w[2].IN0
data[1] => w_anode488w[2].IN0
data[1] => w_anode498w[2].IN1
data[1] => w_anode508w[2].IN1
data[2] => w_anode431w[3].IN0
data[2] => w_anode448w[3].IN0
data[2] => w_anode458w[3].IN0
data[2] => w_anode468w[3].IN0
data[2] => w_anode478w[3].IN1
data[2] => w_anode488w[3].IN1
data[2] => w_anode498w[3].IN1
data[2] => w_anode508w[3].IN1
enable => w_anode431w[1].IN0
enable => w_anode448w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode468w[1].IN0
enable => w_anode478w[1].IN0
enable => w_anode488w[1].IN0
enable => w_anode498w[1].IN0
enable => w_anode508w[1].IN0
eq[0] <= w_anode431w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode448w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode458w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode468w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode478w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode488w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode498w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode519w[1].IN0
data[0] => w_anode537w[1].IN1
data[0] => w_anode548w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode570w[1].IN0
data[0] => w_anode581w[1].IN1
data[0] => w_anode592w[1].IN0
data[0] => w_anode603w[1].IN1
data[1] => w_anode519w[2].IN0
data[1] => w_anode537w[2].IN0
data[1] => w_anode548w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode570w[2].IN0
data[1] => w_anode581w[2].IN0
data[1] => w_anode592w[2].IN1
data[1] => w_anode603w[2].IN1
data[2] => w_anode519w[3].IN0
data[2] => w_anode537w[3].IN0
data[2] => w_anode548w[3].IN0
data[2] => w_anode559w[3].IN0
data[2] => w_anode570w[3].IN1
data[2] => w_anode581w[3].IN1
data[2] => w_anode592w[3].IN1
data[2] => w_anode603w[3].IN1
eq[0] <= w_anode519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode537w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode548w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode570w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode592w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode603w[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|dram_512:data_ram|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|mux_bnb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|top_level_module|dram_512:data_ram|dram_out_mux:dram_out_mux
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data1x[0] => sub_wire1[8].IN1
data1x[1] => sub_wire1[9].IN1
data1x[2] => sub_wire1[10].IN1
data1x[3] => sub_wire1[11].IN1
data1x[4] => sub_wire1[12].IN1
data1x[5] => sub_wire1[13].IN1
data1x[6] => sub_wire1[14].IN1
data1x[7] => sub_wire1[15].IN1
data2x[0] => sub_wire1[16].IN1
data2x[1] => sub_wire1[17].IN1
data2x[2] => sub_wire1[18].IN1
data2x[3] => sub_wire1[19].IN1
data2x[4] => sub_wire1[20].IN1
data2x[5] => sub_wire1[21].IN1
data2x[6] => sub_wire1[22].IN1
data2x[7] => sub_wire1[23].IN1
data3x[0] => sub_wire1[24].IN1
data3x[1] => sub_wire1[25].IN1
data3x[2] => sub_wire1[26].IN1
data3x[3] => sub_wire1[27].IN1
data3x[4] => sub_wire1[28].IN1
data3x[5] => sub_wire1[29].IN1
data3x[6] => sub_wire1[30].IN1
data3x[7] => sub_wire1[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|top_level_module|dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component
data[0][0] => mux_hrc:auto_generated.data[0]
data[0][1] => mux_hrc:auto_generated.data[1]
data[0][2] => mux_hrc:auto_generated.data[2]
data[0][3] => mux_hrc:auto_generated.data[3]
data[0][4] => mux_hrc:auto_generated.data[4]
data[0][5] => mux_hrc:auto_generated.data[5]
data[0][6] => mux_hrc:auto_generated.data[6]
data[0][7] => mux_hrc:auto_generated.data[7]
data[1][0] => mux_hrc:auto_generated.data[8]
data[1][1] => mux_hrc:auto_generated.data[9]
data[1][2] => mux_hrc:auto_generated.data[10]
data[1][3] => mux_hrc:auto_generated.data[11]
data[1][4] => mux_hrc:auto_generated.data[12]
data[1][5] => mux_hrc:auto_generated.data[13]
data[1][6] => mux_hrc:auto_generated.data[14]
data[1][7] => mux_hrc:auto_generated.data[15]
data[2][0] => mux_hrc:auto_generated.data[16]
data[2][1] => mux_hrc:auto_generated.data[17]
data[2][2] => mux_hrc:auto_generated.data[18]
data[2][3] => mux_hrc:auto_generated.data[19]
data[2][4] => mux_hrc:auto_generated.data[20]
data[2][5] => mux_hrc:auto_generated.data[21]
data[2][6] => mux_hrc:auto_generated.data[22]
data[2][7] => mux_hrc:auto_generated.data[23]
data[3][0] => mux_hrc:auto_generated.data[24]
data[3][1] => mux_hrc:auto_generated.data[25]
data[3][2] => mux_hrc:auto_generated.data[26]
data[3][3] => mux_hrc:auto_generated.data[27]
data[3][4] => mux_hrc:auto_generated.data[28]
data[3][5] => mux_hrc:auto_generated.data[29]
data[3][6] => mux_hrc:auto_generated.data[30]
data[3][7] => mux_hrc:auto_generated.data[31]
sel[0] => mux_hrc:auto_generated.sel[0]
sel[1] => mux_hrc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hrc:auto_generated.result[0]
result[1] <= mux_hrc:auto_generated.result[1]
result[2] <= mux_hrc:auto_generated.result[2]
result[3] <= mux_hrc:auto_generated.result[3]
result[4] <= mux_hrc:auto_generated.result[4]
result[5] <= mux_hrc:auto_generated.result[5]
result[6] <= mux_hrc:auto_generated.result[6]
result[7] <= mux_hrc:auto_generated.result[7]


|top_level_module|dram_512:data_ram|dram_out_mux:dram_out_mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|top_level_module|dram_512:data_ram|dram_wen_sel_decoder:dwsd
data[0] => data[0].IN1
data[1] => data[1].IN1
enable => enable.IN1
eq0 <= lpm_decode:LPM_DECODE_component.eq
eq1 <= lpm_decode:LPM_DECODE_component.eq
eq2 <= lpm_decode:LPM_DECODE_component.eq
eq3 <= lpm_decode:LPM_DECODE_component.eq


|top_level_module|dram_512:data_ram|dram_wen_sel_decoder:dwsd|lpm_decode:LPM_DECODE_component
data[0] => decode_gvf:auto_generated.data[0]
data[1] => decode_gvf:auto_generated.data[1]
enable => decode_gvf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_gvf:auto_generated.eq[0]
eq[1] <= decode_gvf:auto_generated.eq[1]
eq[2] <= decode_gvf:auto_generated.eq[2]
eq[3] <= decode_gvf:auto_generated.eq[3]


|top_level_module|dram_512:data_ram|dram_wen_sel_decoder:dwsd|lpm_decode:LPM_DECODE_component|decode_gvf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode22w[1].IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|iram:IRAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top_level_module|iram:IRAM|altsyncram:altsyncram_component
wren_a => altsyncram_ief1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ief1:auto_generated.data_a[0]
data_a[1] => altsyncram_ief1:auto_generated.data_a[1]
data_a[2] => altsyncram_ief1:auto_generated.data_a[2]
data_a[3] => altsyncram_ief1:auto_generated.data_a[3]
data_a[4] => altsyncram_ief1:auto_generated.data_a[4]
data_a[5] => altsyncram_ief1:auto_generated.data_a[5]
data_a[6] => altsyncram_ief1:auto_generated.data_a[6]
data_a[7] => altsyncram_ief1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ief1:auto_generated.address_a[0]
address_a[1] => altsyncram_ief1:auto_generated.address_a[1]
address_a[2] => altsyncram_ief1:auto_generated.address_a[2]
address_a[3] => altsyncram_ief1:auto_generated.address_a[3]
address_a[4] => altsyncram_ief1:auto_generated.address_a[4]
address_a[5] => altsyncram_ief1:auto_generated.address_a[5]
address_a[6] => altsyncram_ief1:auto_generated.address_a[6]
address_a[7] => altsyncram_ief1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ief1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ief1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ief1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ief1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ief1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ief1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ief1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ief1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ief1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level_module|iram:IRAM|altsyncram:altsyncram_component|altsyncram_ief1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top_level_module|Data_retriever:retriever
clk => wen.CLK
clk => fin~reg0.CLK
clk => addr[0]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[6]~reg0.CLK
clk => addr[7]~reg0.CLK
clk => addr[8]~reg0.CLK
clk => addr[9]~reg0.CLK
clk => addr[10]~reg0.CLK
clk => addr[11]~reg0.CLK
clk => addr[12]~reg0.CLK
clk => addr[13]~reg0.CLK
clk => addr[14]~reg0.CLK
clk => addr[15]~reg0.CLK
clk => addr[16]~reg0.CLK
clk => addr[17]~reg0.CLK
clk => STATE~4.DATAIN
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wen_Tx <= Tx_modifier:Tx_modifier.wen_Tx
fin <= fin~reg0.DB_MAX_OUTPUT_PORT_TYPE
start => fin.OUTPUTSELECT
start => STATE.OUTPUTSELECT
start => STATE.OUTPUTSELECT
start => STATE.OUTPUTSELECT
Tx_tick_from_tx => Tx_modifier:Tx_modifier.Tx_tick_Tx
end_add[0] => Tx_modifier:Tx_modifier.end_address[0]
end_add[1] => Tx_modifier:Tx_modifier.end_address[1]
end_add[2] => Tx_modifier:Tx_modifier.end_address[2]
end_add[3] => Tx_modifier:Tx_modifier.end_address[3]
end_add[4] => Tx_modifier:Tx_modifier.end_address[4]
end_add[5] => Tx_modifier:Tx_modifier.end_address[5]
end_add[6] => Tx_modifier:Tx_modifier.end_address[6]
end_add[7] => Tx_modifier:Tx_modifier.end_address[7]
end_add[8] => Tx_modifier:Tx_modifier.end_address[8]
end_add[9] => Tx_modifier:Tx_modifier.end_address[9]
end_add[10] => Tx_modifier:Tx_modifier.end_address[10]
end_add[11] => Tx_modifier:Tx_modifier.end_address[11]
end_add[12] => Tx_modifier:Tx_modifier.end_address[12]
end_add[13] => Tx_modifier:Tx_modifier.end_address[13]
end_add[14] => Tx_modifier:Tx_modifier.end_address[14]
end_add[15] => Tx_modifier:Tx_modifier.end_address[15]
end_add[16] => Tx_modifier:Tx_modifier.end_address[16]
end_add[17] => Tx_modifier:Tx_modifier.end_address[17]


|top_level_module|Data_retriever:retriever|Tx_modifier:Tx_modifier
Tx_tick_retreiver <= two_way_mux:for_tx_tick.result
wen_retreiver => wen_retreiver.IN1
Tx_tick_Tx => Tx_tick_Tx.IN1
wen_Tx <= two_way_mux:for_wen.result
end_address[0] => LessThan1.IN18
end_address[1] => LessThan1.IN17
end_address[2] => LessThan1.IN16
end_address[3] => LessThan1.IN15
end_address[4] => LessThan1.IN14
end_address[5] => LessThan1.IN13
end_address[6] => LessThan1.IN12
end_address[7] => LessThan1.IN11
end_address[8] => LessThan1.IN10
end_address[9] => LessThan0.IN18
end_address[10] => LessThan0.IN17
end_address[11] => LessThan0.IN16
end_address[12] => LessThan0.IN15
end_address[13] => LessThan0.IN14
end_address[14] => LessThan0.IN13
end_address[15] => LessThan0.IN12
end_address[16] => LessThan0.IN11
end_address[17] => LessThan0.IN10
address[0] => LessThan1.IN9
address[1] => LessThan1.IN8
address[2] => LessThan1.IN7
address[3] => LessThan1.IN6
address[4] => LessThan1.IN5
address[5] => LessThan1.IN4
address[6] => LessThan1.IN3
address[7] => LessThan1.IN2
address[8] => LessThan1.IN1
address[9] => LessThan0.IN9
address[10] => LessThan0.IN8
address[11] => LessThan0.IN7
address[12] => LessThan0.IN6
address[13] => LessThan0.IN5
address[14] => LessThan0.IN4
address[15] => LessThan0.IN3
address[16] => LessThan0.IN2
address[17] => LessThan0.IN1


|top_level_module|Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_wen
data0 => sub_wire1[0].IN1
data1 => sub_wire1[1].IN1
sel => sub_wire4.IN1
result <= lpm_mux:LPM_MUX_component.result


|top_level_module|Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_wen|lpm_mux:LPM_MUX_component
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|top_level_module|Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_wen|lpm_mux:LPM_MUX_component|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_level_module|Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_tx_tick
data0 => sub_wire1[0].IN1
data1 => sub_wire1[1].IN1
sel => sub_wire4.IN1
result <= lpm_mux:LPM_MUX_component.result


|top_level_module|Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_tx_tick|lpm_mux:LPM_MUX_component
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|top_level_module|Data_retriever:retriever|Tx_modifier:Tx_modifier|two_way_mux:for_tx_tick|lpm_mux:LPM_MUX_component|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_level_module|uart_tx:transmitter
i_Clock => r_Tx_Data[0].CLK
i_Clock => r_Tx_Data[1].CLK
i_Clock => r_Tx_Data[2].CLK
i_Clock => r_Tx_Data[3].CLK
i_Clock => r_Tx_Data[4].CLK
i_Clock => r_Tx_Data[5].CLK
i_Clock => r_Tx_Data[6].CLK
i_Clock => r_Tx_Data[7].CLK
i_Clock => r_Tx_Active.CLK
i_Clock => r_Bit_Index[0].CLK
i_Clock => r_Bit_Index[1].CLK
i_Clock => r_Bit_Index[2].CLK
i_Clock => r_Clock_Count[0].CLK
i_Clock => r_Clock_Count[1].CLK
i_Clock => r_Clock_Count[2].CLK
i_Clock => r_Clock_Count[3].CLK
i_Clock => r_Clock_Count[4].CLK
i_Clock => r_Clock_Count[5].CLK
i_Clock => r_Clock_Count[6].CLK
i_Clock => r_Clock_Count[7].CLK
i_Clock => r_Tx_Done.CLK
i_Clock => o_Tx_Serial~reg0.CLK
i_Clock => r_SM_Main~1.DATAIN
i_Tx_DV => r_Tx_Active.OUTPUTSELECT
i_Tx_DV => r_SM_Main.DATAB
i_Tx_DV => Selector14.IN2
i_Tx_Byte[0] => r_Tx_Data[0].DATAIN
i_Tx_Byte[1] => r_Tx_Data[1].DATAIN
i_Tx_Byte[2] => r_Tx_Data[2].DATAIN
i_Tx_Byte[3] => r_Tx_Data[3].DATAIN
i_Tx_Byte[4] => r_Tx_Data[4].DATAIN
i_Tx_Byte[5] => r_Tx_Data[5].DATAIN
i_Tx_Byte[6] => r_Tx_Data[6].DATAIN
i_Tx_Byte[7] => r_Tx_Data[7].DATAIN
o_Tx_Active <= r_Tx_Active.DB_MAX_OUTPUT_PORT_TYPE
o_Tx_Serial <= o_Tx_Serial~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Tx_Done <= r_Tx_Done.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|memory_router:EXSM
wen <= D_Wen_mux:D_Wen_mux.result
address[0] <= D_Address_mux:D_Address_mux.result
address[1] <= D_Address_mux:D_Address_mux.result
address[2] <= D_Address_mux:D_Address_mux.result
address[3] <= D_Address_mux:D_Address_mux.result
address[4] <= D_Address_mux:D_Address_mux.result
address[5] <= D_Address_mux:D_Address_mux.result
address[6] <= D_Address_mux:D_Address_mux.result
address[7] <= D_Address_mux:D_Address_mux.result
address[8] <= D_Address_mux:D_Address_mux.result
address[9] <= D_Address_mux:D_Address_mux.result
address[10] <= D_Address_mux:D_Address_mux.result
address[11] <= D_Address_mux:D_Address_mux.result
address[12] <= D_Address_mux:D_Address_mux.result
address[13] <= D_Address_mux:D_Address_mux.result
address[14] <= D_Address_mux:D_Address_mux.result
address[15] <= D_Address_mux:D_Address_mux.result
address[16] <= D_Address_mux:D_Address_mux.result
address[17] <= D_Address_mux:D_Address_mux.result
din[0] <= din_mux:din_mux.result
din[1] <= din_mux:din_mux.result
din[2] <= din_mux:din_mux.result
din[3] <= din_mux:din_mux.result
din[4] <= din_mux:din_mux.result
din[5] <= din_mux:din_mux.result
din[6] <= din_mux:din_mux.result
din[7] <= din_mux:din_mux.result
i_wen <= splitter:wen_split.i_out
i_add[0] <= I_Address_mux:I_Address_mux.result
i_add[1] <= I_Address_mux:I_Address_mux.result
i_add[2] <= I_Address_mux:I_Address_mux.result
i_add[3] <= I_Address_mux:I_Address_mux.result
i_add[4] <= I_Address_mux:I_Address_mux.result
i_add[5] <= I_Address_mux:I_Address_mux.result
i_add[6] <= I_Address_mux:I_Address_mux.result
i_add[7] <= I_Address_mux:I_Address_mux.result
i_din[0] <= splitter:din_split.i_out
i_din[1] <= splitter:din_split.i_out
i_din[2] <= splitter:din_split.i_out
i_din[3] <= splitter:din_split.i_out
i_din[4] <= splitter:din_split.i_out
i_din[5] <= splitter:din_split.i_out
i_din[6] <= splitter:din_split.i_out
i_din[7] <= splitter:din_split.i_out
p_wen => p_wen.IN1
p_address[0] => p_address[0].IN1
p_address[1] => p_address[1].IN1
p_address[2] => p_address[2].IN1
p_address[3] => p_address[3].IN1
p_address[4] => p_address[4].IN1
p_address[5] => p_address[5].IN1
p_address[6] => p_address[6].IN1
p_address[7] => p_address[7].IN1
p_address[8] => p_address[8].IN1
p_address[9] => p_address[9].IN1
p_address[10] => p_address[10].IN1
p_address[11] => p_address[11].IN1
p_address[12] => p_address[12].IN1
p_address[13] => p_address[13].IN1
p_address[14] => p_address[14].IN1
p_address[15] => p_address[15].IN1
p_address[16] => p_address[16].IN1
p_address[17] => p_address[17].IN1
p_din[0] => p_din[0].IN1
p_din[1] => p_din[1].IN1
p_din[2] => p_din[2].IN1
p_din[3] => p_din[3].IN1
p_din[4] => p_din[4].IN1
p_din[5] => p_din[5].IN1
p_din[6] => p_din[6].IN1
p_din[7] => p_din[7].IN1
p_ins_address[0] => p_ins_address[0].IN1
p_ins_address[1] => p_ins_address[1].IN1
p_ins_address[2] => p_ins_address[2].IN1
p_ins_address[3] => p_ins_address[3].IN1
p_ins_address[4] => p_ins_address[4].IN1
p_ins_address[5] => p_ins_address[5].IN1
p_ins_address[6] => p_ins_address[6].IN1
p_ins_address[7] => p_ins_address[7].IN1
memory_size_select[0] <= <VCC>
memory_size_select[1] <= <VCC>
memory_size_select[2] <= <VCC>
memory_size_select[3] <= <VCC>
memory_size_select[4] <= <VCC>
memory_size_select[5] <= <VCC>
memory_size_select[6] <= <VCC>
memory_size_select[7] <= <VCC>
memory_size_select[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
memory_size_select[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
memory_size_select[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
memory_size_select[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
memory_size_select[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
memory_size_select[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
memory_size_select[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
memory_size_select[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
memory_size_select[16] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
memory_size_select[17] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
rx_wen => rx_wen.IN1
rx_address[0] => rx_address[0].IN1
rx_address[1] => rx_address[1].IN1
rx_address[2] => rx_address[2].IN1
rx_address[3] => rx_address[3].IN1
rx_address[4] => rx_address[4].IN1
rx_address[5] => rx_address[5].IN1
rx_address[6] => rx_address[6].IN1
rx_address[7] => rx_address[7].IN1
rx_address[8] => rx_address[8].IN1
rx_address[9] => rx_address[9].IN1
rx_address[10] => rx_address[10].IN1
rx_address[11] => rx_address[11].IN1
rx_address[12] => rx_address[12].IN1
rx_address[13] => rx_address[13].IN1
rx_address[14] => rx_address[14].IN1
rx_address[15] => rx_address[15].IN1
rx_address[16] => rx_address[16].IN1
rx_address[17] => rx_address[17].IN1
rx_din[0] => rx_din[0].IN1
rx_din[1] => rx_din[1].IN1
rx_din[2] => rx_din[2].IN1
rx_din[3] => rx_din[3].IN1
rx_din[4] => rx_din[4].IN1
rx_din[5] => rx_din[5].IN1
rx_din[6] => rx_din[6].IN1
rx_din[7] => rx_din[7].IN1
tx_address[0] => tx_address[0].IN1
tx_address[1] => tx_address[1].IN1
tx_address[2] => tx_address[2].IN1
tx_address[3] => tx_address[3].IN1
tx_address[4] => tx_address[4].IN1
tx_address[5] => tx_address[5].IN1
tx_address[6] => tx_address[6].IN1
tx_address[7] => tx_address[7].IN1
tx_address[8] => tx_address[8].IN1
tx_address[9] => tx_address[9].IN1
tx_address[10] => tx_address[10].IN1
tx_address[11] => tx_address[11].IN1
tx_address[12] => tx_address[12].IN1
tx_address[13] => tx_address[13].IN1
tx_address[14] => tx_address[14].IN1
tx_address[15] => tx_address[15].IN1
tx_address[16] => tx_address[16].IN1
tx_address[17] => tx_address[17].IN1
user_address[0] => user_address[0].IN1
user_address[1] => user_address[1].IN1
user_address[2] => user_address[2].IN1
user_address[3] => user_address[3].IN1
user_address[4] => user_address[4].IN1
user_address[5] => user_address[5].IN1
user_address[6] => user_address[6].IN1
user_address[7] => user_address[7].IN1
user_address[8] => user_address[8].IN1
user_address[9] => user_address[9].IN1
user_address[10] => user_address[10].IN1
user_address[11] => user_address[11].IN1
user_address[12] => user_address[12].IN1
user_address[13] => user_address[13].IN1
user_address[14] => user_address[14].IN1
user_address[15] => user_address[15].IN1
user_address[16] => user_address[16].IN1
user_address[17] => user_address[17].IN1
mode[0] => mode[0].IN4
mode[1] => mode[1].IN4
d_or_i => d_or_i.IN4


|top_level_module|memory_router:EXSM|D_Wen_mux:D_Wen_mux
data0 => sub_wire1[0].IN1
data1 => sub_wire1[1].IN1
data2 => sub_wire1[2].IN1
data3 => sub_wire1[3].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result <= lpm_mux:LPM_MUX_component.result


|top_level_module|memory_router:EXSM|D_Wen_mux:D_Wen_mux|lpm_mux:LPM_MUX_component
data[0][0] => mux_arc:auto_generated.data[0]
data[1][0] => mux_arc:auto_generated.data[1]
data[2][0] => mux_arc:auto_generated.data[2]
data[3][0] => mux_arc:auto_generated.data[3]
sel[0] => mux_arc:auto_generated.sel[0]
sel[1] => mux_arc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]


|top_level_module|memory_router:EXSM|D_Wen_mux:D_Wen_mux|lpm_mux:LPM_MUX_component|mux_arc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|top_level_module|memory_router:EXSM|D_Address_mux:D_Address_mux
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data1x[0] => sub_wire1[18].IN1
data1x[1] => sub_wire1[19].IN1
data1x[2] => sub_wire1[20].IN1
data1x[3] => sub_wire1[21].IN1
data1x[4] => sub_wire1[22].IN1
data1x[5] => sub_wire1[23].IN1
data1x[6] => sub_wire1[24].IN1
data1x[7] => sub_wire1[25].IN1
data1x[8] => sub_wire1[26].IN1
data1x[9] => sub_wire1[27].IN1
data1x[10] => sub_wire1[28].IN1
data1x[11] => sub_wire1[29].IN1
data1x[12] => sub_wire1[30].IN1
data1x[13] => sub_wire1[31].IN1
data1x[14] => sub_wire1[32].IN1
data1x[15] => sub_wire1[33].IN1
data1x[16] => sub_wire1[34].IN1
data1x[17] => sub_wire1[35].IN1
data2x[0] => sub_wire1[36].IN1
data2x[1] => sub_wire1[37].IN1
data2x[2] => sub_wire1[38].IN1
data2x[3] => sub_wire1[39].IN1
data2x[4] => sub_wire1[40].IN1
data2x[5] => sub_wire1[41].IN1
data2x[6] => sub_wire1[42].IN1
data2x[7] => sub_wire1[43].IN1
data2x[8] => sub_wire1[44].IN1
data2x[9] => sub_wire1[45].IN1
data2x[10] => sub_wire1[46].IN1
data2x[11] => sub_wire1[47].IN1
data2x[12] => sub_wire1[48].IN1
data2x[13] => sub_wire1[49].IN1
data2x[14] => sub_wire1[50].IN1
data2x[15] => sub_wire1[51].IN1
data2x[16] => sub_wire1[52].IN1
data2x[17] => sub_wire1[53].IN1
data3x[0] => sub_wire1[54].IN1
data3x[1] => sub_wire1[55].IN1
data3x[2] => sub_wire1[56].IN1
data3x[3] => sub_wire1[57].IN1
data3x[4] => sub_wire1[58].IN1
data3x[5] => sub_wire1[59].IN1
data3x[6] => sub_wire1[60].IN1
data3x[7] => sub_wire1[61].IN1
data3x[8] => sub_wire1[62].IN1
data3x[9] => sub_wire1[63].IN1
data3x[10] => sub_wire1[64].IN1
data3x[11] => sub_wire1[65].IN1
data3x[12] => sub_wire1[66].IN1
data3x[13] => sub_wire1[67].IN1
data3x[14] => sub_wire1[68].IN1
data3x[15] => sub_wire1[69].IN1
data3x[16] => sub_wire1[70].IN1
data3x[17] => sub_wire1[71].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result


|top_level_module|memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component
data[0][0] => mux_2tc:auto_generated.data[0]
data[0][1] => mux_2tc:auto_generated.data[1]
data[0][2] => mux_2tc:auto_generated.data[2]
data[0][3] => mux_2tc:auto_generated.data[3]
data[0][4] => mux_2tc:auto_generated.data[4]
data[0][5] => mux_2tc:auto_generated.data[5]
data[0][6] => mux_2tc:auto_generated.data[6]
data[0][7] => mux_2tc:auto_generated.data[7]
data[0][8] => mux_2tc:auto_generated.data[8]
data[0][9] => mux_2tc:auto_generated.data[9]
data[0][10] => mux_2tc:auto_generated.data[10]
data[0][11] => mux_2tc:auto_generated.data[11]
data[0][12] => mux_2tc:auto_generated.data[12]
data[0][13] => mux_2tc:auto_generated.data[13]
data[0][14] => mux_2tc:auto_generated.data[14]
data[0][15] => mux_2tc:auto_generated.data[15]
data[0][16] => mux_2tc:auto_generated.data[16]
data[0][17] => mux_2tc:auto_generated.data[17]
data[1][0] => mux_2tc:auto_generated.data[18]
data[1][1] => mux_2tc:auto_generated.data[19]
data[1][2] => mux_2tc:auto_generated.data[20]
data[1][3] => mux_2tc:auto_generated.data[21]
data[1][4] => mux_2tc:auto_generated.data[22]
data[1][5] => mux_2tc:auto_generated.data[23]
data[1][6] => mux_2tc:auto_generated.data[24]
data[1][7] => mux_2tc:auto_generated.data[25]
data[1][8] => mux_2tc:auto_generated.data[26]
data[1][9] => mux_2tc:auto_generated.data[27]
data[1][10] => mux_2tc:auto_generated.data[28]
data[1][11] => mux_2tc:auto_generated.data[29]
data[1][12] => mux_2tc:auto_generated.data[30]
data[1][13] => mux_2tc:auto_generated.data[31]
data[1][14] => mux_2tc:auto_generated.data[32]
data[1][15] => mux_2tc:auto_generated.data[33]
data[1][16] => mux_2tc:auto_generated.data[34]
data[1][17] => mux_2tc:auto_generated.data[35]
data[2][0] => mux_2tc:auto_generated.data[36]
data[2][1] => mux_2tc:auto_generated.data[37]
data[2][2] => mux_2tc:auto_generated.data[38]
data[2][3] => mux_2tc:auto_generated.data[39]
data[2][4] => mux_2tc:auto_generated.data[40]
data[2][5] => mux_2tc:auto_generated.data[41]
data[2][6] => mux_2tc:auto_generated.data[42]
data[2][7] => mux_2tc:auto_generated.data[43]
data[2][8] => mux_2tc:auto_generated.data[44]
data[2][9] => mux_2tc:auto_generated.data[45]
data[2][10] => mux_2tc:auto_generated.data[46]
data[2][11] => mux_2tc:auto_generated.data[47]
data[2][12] => mux_2tc:auto_generated.data[48]
data[2][13] => mux_2tc:auto_generated.data[49]
data[2][14] => mux_2tc:auto_generated.data[50]
data[2][15] => mux_2tc:auto_generated.data[51]
data[2][16] => mux_2tc:auto_generated.data[52]
data[2][17] => mux_2tc:auto_generated.data[53]
data[3][0] => mux_2tc:auto_generated.data[54]
data[3][1] => mux_2tc:auto_generated.data[55]
data[3][2] => mux_2tc:auto_generated.data[56]
data[3][3] => mux_2tc:auto_generated.data[57]
data[3][4] => mux_2tc:auto_generated.data[58]
data[3][5] => mux_2tc:auto_generated.data[59]
data[3][6] => mux_2tc:auto_generated.data[60]
data[3][7] => mux_2tc:auto_generated.data[61]
data[3][8] => mux_2tc:auto_generated.data[62]
data[3][9] => mux_2tc:auto_generated.data[63]
data[3][10] => mux_2tc:auto_generated.data[64]
data[3][11] => mux_2tc:auto_generated.data[65]
data[3][12] => mux_2tc:auto_generated.data[66]
data[3][13] => mux_2tc:auto_generated.data[67]
data[3][14] => mux_2tc:auto_generated.data[68]
data[3][15] => mux_2tc:auto_generated.data[69]
data[3][16] => mux_2tc:auto_generated.data[70]
data[3][17] => mux_2tc:auto_generated.data[71]
sel[0] => mux_2tc:auto_generated.sel[0]
sel[1] => mux_2tc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_2tc:auto_generated.result[0]
result[1] <= mux_2tc:auto_generated.result[1]
result[2] <= mux_2tc:auto_generated.result[2]
result[3] <= mux_2tc:auto_generated.result[3]
result[4] <= mux_2tc:auto_generated.result[4]
result[5] <= mux_2tc:auto_generated.result[5]
result[6] <= mux_2tc:auto_generated.result[6]
result[7] <= mux_2tc:auto_generated.result[7]
result[8] <= mux_2tc:auto_generated.result[8]
result[9] <= mux_2tc:auto_generated.result[9]
result[10] <= mux_2tc:auto_generated.result[10]
result[11] <= mux_2tc:auto_generated.result[11]
result[12] <= mux_2tc:auto_generated.result[12]
result[13] <= mux_2tc:auto_generated.result[13]
result[14] <= mux_2tc:auto_generated.result[14]
result[15] <= mux_2tc:auto_generated.result[15]
result[16] <= mux_2tc:auto_generated.result[16]
result[17] <= mux_2tc:auto_generated.result[17]


|top_level_module|memory_router:EXSM|D_Address_mux:D_Address_mux|lpm_mux:LPM_MUX_component|mux_2tc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|top_level_module|memory_router:EXSM|I_Address_mux:I_Address_mux
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data1x[0] => sub_wire1[8].IN1
data1x[1] => sub_wire1[9].IN1
data1x[2] => sub_wire1[10].IN1
data1x[3] => sub_wire1[11].IN1
data1x[4] => sub_wire1[12].IN1
data1x[5] => sub_wire1[13].IN1
data1x[6] => sub_wire1[14].IN1
data1x[7] => sub_wire1[15].IN1
data2x[0] => sub_wire1[16].IN1
data2x[1] => sub_wire1[17].IN1
data2x[2] => sub_wire1[18].IN1
data2x[3] => sub_wire1[19].IN1
data2x[4] => sub_wire1[20].IN1
data2x[5] => sub_wire1[21].IN1
data2x[6] => sub_wire1[22].IN1
data2x[7] => sub_wire1[23].IN1
data3x[0] => sub_wire1[24].IN1
data3x[1] => sub_wire1[25].IN1
data3x[2] => sub_wire1[26].IN1
data3x[3] => sub_wire1[27].IN1
data3x[4] => sub_wire1[28].IN1
data3x[5] => sub_wire1[29].IN1
data3x[6] => sub_wire1[30].IN1
data3x[7] => sub_wire1[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|top_level_module|memory_router:EXSM|I_Address_mux:I_Address_mux|lpm_mux:LPM_MUX_component
data[0][0] => mux_hrc:auto_generated.data[0]
data[0][1] => mux_hrc:auto_generated.data[1]
data[0][2] => mux_hrc:auto_generated.data[2]
data[0][3] => mux_hrc:auto_generated.data[3]
data[0][4] => mux_hrc:auto_generated.data[4]
data[0][5] => mux_hrc:auto_generated.data[5]
data[0][6] => mux_hrc:auto_generated.data[6]
data[0][7] => mux_hrc:auto_generated.data[7]
data[1][0] => mux_hrc:auto_generated.data[8]
data[1][1] => mux_hrc:auto_generated.data[9]
data[1][2] => mux_hrc:auto_generated.data[10]
data[1][3] => mux_hrc:auto_generated.data[11]
data[1][4] => mux_hrc:auto_generated.data[12]
data[1][5] => mux_hrc:auto_generated.data[13]
data[1][6] => mux_hrc:auto_generated.data[14]
data[1][7] => mux_hrc:auto_generated.data[15]
data[2][0] => mux_hrc:auto_generated.data[16]
data[2][1] => mux_hrc:auto_generated.data[17]
data[2][2] => mux_hrc:auto_generated.data[18]
data[2][3] => mux_hrc:auto_generated.data[19]
data[2][4] => mux_hrc:auto_generated.data[20]
data[2][5] => mux_hrc:auto_generated.data[21]
data[2][6] => mux_hrc:auto_generated.data[22]
data[2][7] => mux_hrc:auto_generated.data[23]
data[3][0] => mux_hrc:auto_generated.data[24]
data[3][1] => mux_hrc:auto_generated.data[25]
data[3][2] => mux_hrc:auto_generated.data[26]
data[3][3] => mux_hrc:auto_generated.data[27]
data[3][4] => mux_hrc:auto_generated.data[28]
data[3][5] => mux_hrc:auto_generated.data[29]
data[3][6] => mux_hrc:auto_generated.data[30]
data[3][7] => mux_hrc:auto_generated.data[31]
sel[0] => mux_hrc:auto_generated.sel[0]
sel[1] => mux_hrc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hrc:auto_generated.result[0]
result[1] <= mux_hrc:auto_generated.result[1]
result[2] <= mux_hrc:auto_generated.result[2]
result[3] <= mux_hrc:auto_generated.result[3]
result[4] <= mux_hrc:auto_generated.result[4]
result[5] <= mux_hrc:auto_generated.result[5]
result[6] <= mux_hrc:auto_generated.result[6]
result[7] <= mux_hrc:auto_generated.result[7]


|top_level_module|memory_router:EXSM|I_Address_mux:I_Address_mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|top_level_module|memory_router:EXSM|din_mux:din_mux
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data1x[0] => sub_wire1[8].IN1
data1x[1] => sub_wire1[9].IN1
data1x[2] => sub_wire1[10].IN1
data1x[3] => sub_wire1[11].IN1
data1x[4] => sub_wire1[12].IN1
data1x[5] => sub_wire1[13].IN1
data1x[6] => sub_wire1[14].IN1
data1x[7] => sub_wire1[15].IN1
data2x[0] => sub_wire1[16].IN1
data2x[1] => sub_wire1[17].IN1
data2x[2] => sub_wire1[18].IN1
data2x[3] => sub_wire1[19].IN1
data2x[4] => sub_wire1[20].IN1
data2x[5] => sub_wire1[21].IN1
data2x[6] => sub_wire1[22].IN1
data2x[7] => sub_wire1[23].IN1
data3x[0] => sub_wire1[24].IN1
data3x[1] => sub_wire1[25].IN1
data3x[2] => sub_wire1[26].IN1
data3x[3] => sub_wire1[27].IN1
data3x[4] => sub_wire1[28].IN1
data3x[5] => sub_wire1[29].IN1
data3x[6] => sub_wire1[30].IN1
data3x[7] => sub_wire1[31].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|top_level_module|memory_router:EXSM|din_mux:din_mux|lpm_mux:LPM_MUX_component
data[0][0] => mux_hrc:auto_generated.data[0]
data[0][1] => mux_hrc:auto_generated.data[1]
data[0][2] => mux_hrc:auto_generated.data[2]
data[0][3] => mux_hrc:auto_generated.data[3]
data[0][4] => mux_hrc:auto_generated.data[4]
data[0][5] => mux_hrc:auto_generated.data[5]
data[0][6] => mux_hrc:auto_generated.data[6]
data[0][7] => mux_hrc:auto_generated.data[7]
data[1][0] => mux_hrc:auto_generated.data[8]
data[1][1] => mux_hrc:auto_generated.data[9]
data[1][2] => mux_hrc:auto_generated.data[10]
data[1][3] => mux_hrc:auto_generated.data[11]
data[1][4] => mux_hrc:auto_generated.data[12]
data[1][5] => mux_hrc:auto_generated.data[13]
data[1][6] => mux_hrc:auto_generated.data[14]
data[1][7] => mux_hrc:auto_generated.data[15]
data[2][0] => mux_hrc:auto_generated.data[16]
data[2][1] => mux_hrc:auto_generated.data[17]
data[2][2] => mux_hrc:auto_generated.data[18]
data[2][3] => mux_hrc:auto_generated.data[19]
data[2][4] => mux_hrc:auto_generated.data[20]
data[2][5] => mux_hrc:auto_generated.data[21]
data[2][6] => mux_hrc:auto_generated.data[22]
data[2][7] => mux_hrc:auto_generated.data[23]
data[3][0] => mux_hrc:auto_generated.data[24]
data[3][1] => mux_hrc:auto_generated.data[25]
data[3][2] => mux_hrc:auto_generated.data[26]
data[3][3] => mux_hrc:auto_generated.data[27]
data[3][4] => mux_hrc:auto_generated.data[28]
data[3][5] => mux_hrc:auto_generated.data[29]
data[3][6] => mux_hrc:auto_generated.data[30]
data[3][7] => mux_hrc:auto_generated.data[31]
sel[0] => mux_hrc:auto_generated.sel[0]
sel[1] => mux_hrc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hrc:auto_generated.result[0]
result[1] <= mux_hrc:auto_generated.result[1]
result[2] <= mux_hrc:auto_generated.result[2]
result[3] <= mux_hrc:auto_generated.result[3]
result[4] <= mux_hrc:auto_generated.result[4]
result[5] <= mux_hrc:auto_generated.result[5]
result[6] <= mux_hrc:auto_generated.result[6]
result[7] <= mux_hrc:auto_generated.result[7]


|top_level_module|memory_router:EXSM|din_mux:din_mux|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|top_level_module|memory_router:EXSM|splitter:wen_split
in[0] => i_out.DATAB
in[0] => d_out.DATAA
d_out[0] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[0] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
enable => i_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
selector => Decoder0.IN0


|top_level_module|memory_router:EXSM|splitter:din_split
in[0] => i_out.DATAB
in[0] => d_out.DATAA
in[1] => i_out.DATAB
in[1] => d_out.DATAA
in[2] => i_out.DATAB
in[2] => d_out.DATAA
in[3] => i_out.DATAB
in[3] => d_out.DATAA
in[4] => i_out.DATAB
in[4] => d_out.DATAA
in[5] => i_out.DATAB
in[5] => d_out.DATAA
in[6] => i_out.DATAB
in[6] => d_out.DATAA
in[7] => i_out.DATAB
in[7] => d_out.DATAA
d_out[0] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[0] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[1] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[2] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[3] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[4] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[5] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[6] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[7] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
selector => Decoder0.IN0


|top_level_module|memory_router:EXSM|splitter:address_split
in[0] => i_out.DATAB
in[0] => d_out.DATAA
in[1] => i_out.DATAB
in[1] => d_out.DATAA
in[2] => i_out.DATAB
in[2] => d_out.DATAA
in[3] => i_out.DATAB
in[3] => d_out.DATAA
in[4] => i_out.DATAB
in[4] => d_out.DATAA
in[5] => i_out.DATAB
in[5] => d_out.DATAA
in[6] => i_out.DATAB
in[6] => d_out.DATAA
in[7] => i_out.DATAB
in[7] => d_out.DATAA
in[8] => i_out.DATAB
in[8] => d_out.DATAA
in[9] => i_out.DATAB
in[9] => d_out.DATAA
in[10] => i_out.DATAB
in[10] => d_out.DATAA
in[11] => i_out.DATAB
in[11] => d_out.DATAA
in[12] => i_out.DATAB
in[12] => d_out.DATAA
in[13] => i_out.DATAB
in[13] => d_out.DATAA
in[14] => i_out.DATAB
in[14] => d_out.DATAA
in[15] => i_out.DATAB
in[15] => d_out.DATAA
in[16] => i_out.DATAB
in[16] => d_out.DATAA
in[17] => i_out.DATAB
in[17] => d_out.DATAA
d_out[0] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[8] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[9] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[10] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[11] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[12] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[13] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[14] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[15] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[16] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[17] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[0] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[1] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[2] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[3] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[4] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[5] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[6] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[7] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[8] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[9] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[10] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[11] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[12] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[13] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[14] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[15] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[16] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[17] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
selector => Decoder0.IN0


|top_level_module|memory_router:EXSM|splitter:user_address_split
in[0] => i_out.DATAB
in[0] => d_out.DATAA
in[1] => i_out.DATAB
in[1] => d_out.DATAA
in[2] => i_out.DATAB
in[2] => d_out.DATAA
in[3] => i_out.DATAB
in[3] => d_out.DATAA
in[4] => i_out.DATAB
in[4] => d_out.DATAA
in[5] => i_out.DATAB
in[5] => d_out.DATAA
in[6] => i_out.DATAB
in[6] => d_out.DATAA
in[7] => i_out.DATAB
in[7] => d_out.DATAA
in[8] => i_out.DATAB
in[8] => d_out.DATAA
in[9] => i_out.DATAB
in[9] => d_out.DATAA
in[10] => i_out.DATAB
in[10] => d_out.DATAA
in[11] => i_out.DATAB
in[11] => d_out.DATAA
in[12] => i_out.DATAB
in[12] => d_out.DATAA
in[13] => i_out.DATAB
in[13] => d_out.DATAA
in[14] => i_out.DATAB
in[14] => d_out.DATAA
in[15] => i_out.DATAB
in[15] => d_out.DATAA
in[16] => i_out.DATAB
in[16] => d_out.DATAA
in[17] => i_out.DATAB
in[17] => d_out.DATAA
d_out[0] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[8] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[9] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[10] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[11] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[12] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[13] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[14] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[15] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[16] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
d_out[17] <= d_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[0] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[1] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[2] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[3] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[4] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[5] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[6] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[7] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[8] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[9] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[10] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[11] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[12] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[13] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[14] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[15] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[16] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
i_out[17] <= i_out.DB_MAX_OUTPUT_PORT_TYPE
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => i_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
enable => d_out.OUTPUTSELECT
selector => Decoder0.IN0


|top_level_module|Automatic_controller:Auto
clk => tx_start~reg0.CLK
clk => f.CLK
clk => e.CLK
clk => d.CLK
clk => c.CLK
clk => b.CLK
clk => a.CLK
clk => p_start~reg0.CLK
clk => mode[0]~reg0.CLK
clk => mode[1]~reg0.CLK
clk => ram_mode~reg0.CLK
clk => h.CLK
clk => g.CLK
clk => j.CLK
clk => i.CLK
clk => STATE~7.DATAIN
mode[0] <= mode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode[1] <= mode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_mode <= ram_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
p_start <= p_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_start <= tx_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_status => a.DATAIN
processor_status => Selector9.IN3
tx_status => Selector11.IN3
reset => STATE.OUTPUTSELECT
reset => STATE.OUTPUTSELECT
reset => STATE.OUTPUTSELECT
reset => STATE.OUTPUTSELECT
reset => STATE.OUTPUTSELECT
reset => STATE.OUTPUTSELECT
reset => p_start.OUTPUTSELECT
reset => mode.OUTPUTSELECT
reset => mode.OUTPUTSELECT
reset => i.DATAIN
idle_mode => g.DATAIN


|top_level_module|clock_control:clk_cntrl
in_clock => in_clock.IN2
sel[0] => select.DATAB
sel[1] => select.DATAB
mode[0] => Equal0.IN1
mode[1] => Equal0.IN0
manual => manual.IN1
out_clock <= four_way_mux:four_way_mux.result


|top_level_module|clock_control:clk_cntrl|four_way_mux:four_way_mux
data0 => sub_wire1[0].IN1
data1 => sub_wire1[1].IN1
data2 => sub_wire1[2].IN1
data3 => sub_wire1[3].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result <= lpm_mux:LPM_MUX_component.result


|top_level_module|clock_control:clk_cntrl|four_way_mux:four_way_mux|lpm_mux:LPM_MUX_component
data[0][0] => mux_arc:auto_generated.data[0]
data[1][0] => mux_arc:auto_generated.data[1]
data[2][0] => mux_arc:auto_generated.data[2]
data[3][0] => mux_arc:auto_generated.data[3]
sel[0] => mux_arc:auto_generated.sel[0]
sel[1] => mux_arc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_arc:auto_generated.result[0]


|top_level_module|clock_control:clk_cntrl|four_way_mux:four_way_mux|lpm_mux:LPM_MUX_component|mux_arc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|top_level_module|clock_control:clk_cntrl|clock_divider:_10MHz_to_1Hz
inclk => count[0].CLK
inclk => count[1].CLK
inclk => count[2].CLK
inclk => count[3].CLK
inclk => count[4].CLK
inclk => count[5].CLK
inclk => count[6].CLK
inclk => count[7].CLK
inclk => count[8].CLK
inclk => count[9].CLK
inclk => count[10].CLK
inclk => count[11].CLK
inclk => count[12].CLK
inclk => count[13].CLK
inclk => count[14].CLK
inclk => count[15].CLK
inclk => count[16].CLK
inclk => count[17].CLK
inclk => count[18].CLK
inclk => count[19].CLK
inclk => count[20].CLK
inclk => count[21].CLK
inclk => count[22].CLK
inclk => clk~reg0.CLK
ena => clk.OUTPUTSELECT
ena => count[7].ENA
ena => count[6].ENA
ena => count[5].ENA
ena => count[4].ENA
ena => count[3].ENA
ena => count[2].ENA
ena => count[1].ENA
ena => count[0].ENA
ena => count[8].ENA
ena => count[9].ENA
ena => count[10].ENA
ena => count[11].ENA
ena => count[12].ENA
ena => count[13].ENA
ena => count[14].ENA
ena => count[15].ENA
ena => count[16].ENA
ena => count[17].ENA
ena => count[18].ENA
ena => count[19].ENA
ena => count[20].ENA
ena => count[21].ENA
ena => count[22].ENA
clk <= clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|clock_control:clk_cntrl|pll:_50MHz_to_10MHz
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|top_level_module|clock_control:clk_cntrl|pll:_50MHz_to_10MHz|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top_level_module|clock_control:clk_cntrl|pll:_50MHz_to_10MHz|altpll:altpll_component|pll_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top_level_module|clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top_level_module|clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz|altpll:altpll_component
inclk[0] => pll_25mhz_altpll:auto_generated.inclk[0]
inclk[1] => pll_25mhz_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_25mhz_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_25mhz_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top_level_module|clock_control:clk_cntrl|pll_25mhz:_50MHz_to_25MHz|altpll:altpll_component|pll_25mhz_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|debouncer:idler
button_in => counter.OUTPUTSELECT
button_in => counter.OUTPUTSELECT
button_in => counter.OUTPUTSELECT
button_in => counter.OUTPUTSELECT
button_in => button_out.OUTPUTSELECT
clk => button_out~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
button_out <= button_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|debouncer:rst
button_in => counter.OUTPUTSELECT
button_in => counter.OUTPUTSELECT
button_in => counter.OUTPUTSELECT
button_in => counter.OUTPUTSELECT
button_in => button_out.OUTPUTSELECT
clk => button_out~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
button_out <= button_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|debouncer:clock_mode_button
button_in => counter.OUTPUTSELECT
button_in => counter.OUTPUTSELECT
button_in => counter.OUTPUTSELECT
button_in => counter.OUTPUTSELECT
button_in => button_out.OUTPUTSELECT
clk => button_out~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
button_out <= button_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_module|debouncer:manual_clock
button_in => counter.OUTPUTSELECT
button_in => counter.OUTPUTSELECT
button_in => counter.OUTPUTSELECT
button_in => counter.OUTPUTSELECT
button_in => button_out.OUTPUTSELECT
clk => button_out~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
button_out <= button_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


