

================================================================
== Synthesis Summary Report of 'fft'
================================================================
+ General Information: 
    * Date:           Fri Dec 13 11:23:17 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |              Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |             |             |     |
    |              & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |      FF     |     LUT     | URAM|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |+ fft                              |     -|  0.00|     7901|  7.901e+04|         -|     7902|     -|        no|  91 (32%)|  24 (10%)|  15353 (14%)|  18951 (35%)|    -|
    | + fft_Pipeline_1                  |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|         -|         -|     69 (~0%)|     75 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_2                  |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|         -|         -|     69 (~0%)|     75 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Reverse_Operation  |     -|  0.79|      516|  5.160e+03|         -|      516|     -|        no|   1 (~0%)|         -|    368 (~0%)|    192 (~0%)|    -|
    |  o Reverse_Operation              |     -|  7.30|      514|  5.140e+03|         4|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_stage_first                 |     -|  0.89|      524|  5.240e+03|         -|      524|     -|        no|         -|         -|    963 (~0%)|    1448 (2%)|    -|
    |  o First_stage_loop               |     -|  7.30|      522|  5.220e+03|        12|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_2       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    1167 (1%)|    386 (~0%)|    -|
    |  o Stage_loop_2                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_3       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    979 (~0%)|    272 (~0%)|    -|
    |  o Stage_loop_3                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_4       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    1167 (1%)|    386 (~0%)|    -|
    |  o Stage_loop_4                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_5       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    979 (~0%)|    272 (~0%)|    -|
    |  o Stage_loop_5                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_6       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    905 (~0%)|    258 (~0%)|    -|
    |  o Stage_loop_6                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_7       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    905 (~0%)|    258 (~0%)|    -|
    |  o Stage_loop_7                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_8       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    905 (~0%)|    258 (~0%)|    -|
    |  o Stage_loop_8                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_Stage_loop_9       |     -|  0.04|      530|  5.300e+03|         -|      530|     -|        no|         -|         -|    905 (~0%)|    258 (~0%)|    -|
    |  o Stage_loop_9                   |     -|  7.30|      528|  5.280e+03|        18|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_last_stage_loop    |     -|  0.04|      529|  5.290e+03|         -|      529|     -|        no|         -|         -|    836 (~0%)|    226 (~0%)|    -|
    |  o last_stage_loop                |     -|  7.30|      527|  5.270e+03|        17|        1|   512|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_13                 |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|         -|         -|     50 (~0%)|     82 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|         -|         -|            -|            -|    -|
    | + fft_Pipeline_14                 |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|         -|         -|     50 (~0%)|     82 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|         -|         -|            -|            -|    -|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_input1  | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_input2  | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_output1 | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_output2 | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-----------+------------+---------------+--------+----------+
| Interface | Data Width | Address Width | Offset | Register |
+-----------+------------+---------------+--------+----------+
| s_axi_fft | 32         | 6             | 16     | 0        |
+-----------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_fft | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_fft | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_fft | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_fft | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_fft | X_R      | 0x10   | 32    | W      | Data signal of X_R               |                                                                      |
| s_axi_fft | X_I      | 0x18   | 32    | W      | Data signal of X_I               |                                                                      |
| s_axi_fft | OUT_R    | 0x20   | 32    | W      | Data signal of OUT_R             |                                                                      |
| s_axi_fft | OUT_I    | 0x28   | 32    | W      | Data signal of OUT_I             |                                                                      |
+-----------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| X_R      | in        | float*   |
| X_I      | in        | float*   |
| OUT_R    | out       | float*   |
| OUT_I    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| X_R      | m_axi_input1  | interface |          |                                 |
| X_R      | s_axi_fft     | register  | offset   | name=X_R offset=0x10 range=32   |
| X_I      | m_axi_input2  | interface |          |                                 |
| X_I      | s_axi_fft     | register  | offset   | name=X_I offset=0x18 range=32   |
| OUT_R    | m_axi_output1 | interface |          |                                 |
| OUT_R    | s_axi_fft     | register  | offset   | name=OUT_R offset=0x20 range=32 |
| OUT_I    | m_axi_output2 | interface |          |                                 |
| OUT_I    | s_axi_fft     | register  | offset   | name=OUT_I offset=0x28 range=32 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+---------------+-----------+-----------+--------+-------+--------------+
| HW Interface  | Loop      | Direction | Length | Width | Location     |
+---------------+-----------+-----------+--------+-------+--------------+
| m_axi_input1  | anonymous | read      | 1024   | 32    | fft.cpp:73:2 |
| m_axi_input2  | anonymous | read      | 1024   | 32    | fft.cpp:74:2 |
| m_axi_output1 | anonymous | write     | 1024   | 32    | fft.cpp:88:2 |
| m_axi_output2 | anonymous | write     | 1024   | 32    | fft.cpp:89:2 |
+---------------+-----------+-----------+--------+-------+--------------+

* Inferred Bursts and Widening Missed
+---------------+----------+-----------+---------------------------------------------------------------------------------------------------------+------------+--------------+
| HW Interface  | Variable | Loop      | Problem                                                                                                 | Resolution | Location     |
+---------------+----------+-----------+---------------------------------------------------------------------------------------------------------+------------+--------------+
| m_axi_output2 | OUT_I    | anonymous | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | fft.cpp:89:2 |
| m_axi_output1 | OUT_R    | anonymous | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | fft.cpp:88:2 |
| m_axi_input2  | X_I      | anonymous | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | fft.cpp:74:2 |
| m_axi_input1  | X_R      | anonymous | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | fft.cpp:73:2 |
+---------------+----------+-----------+---------------------------------------------------------------------------------------------------------+------------+--------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+-------------+-----+--------+---------+
| + fft                             | 24  |        |             |     |        |         |
|  + fft_Pipeline_1                 | 0   |        |             |     |        |         |
|    empty_43_fu_111_p2             | -   |        | empty_43    | add | fabric | 0       |
|  + fft_Pipeline_2                 | 0   |        |             |     |        |         |
|    empty_34_fu_111_p2             | -   |        | empty_34    | add | fabric | 0       |
|  + fft_Pipeline_Reverse_Operation | 0   |        |             |     |        |         |
|    add_ln98_fu_278_p2             | -   |        | add_ln98    | add | fabric | 0       |
|  + fft_stage_first                | 0   |        |             |     |        |         |
|    sh_amt_fu_296_p2               | -   |        | sh_amt      | sub | fabric | 0       |
|    sh_amt_1_fu_488_p2             | -   |        | sh_amt_1    | sub | fabric | 0       |
|    sub_ln455_fu_984_p2            | -   |        | sub_ln455   | sub | fabric | 0       |
|    sh_amt_2_fu_348_p2             | -   |        | sh_amt_2    | sub | fabric | 0       |
|    sh_amt_3_fu_561_p2             | -   |        | sh_amt_3    | sub | fabric | 0       |
|    sub_ln455_1_fu_995_p2          | -   |        | sub_ln455_1 | sub | fabric | 0       |
|    sh_amt_4_fu_400_p2             | -   |        | sh_amt_4    | sub | fabric | 0       |
|    sh_amt_5_fu_634_p2             | -   |        | sh_amt_5    | sub | fabric | 0       |
|    sub_ln455_2_fu_1006_p2         | -   |        | sub_ln455_2 | sub | fabric | 0       |
|    sh_amt_6_fu_452_p2             | -   |        | sh_amt_6    | sub | fabric | 0       |
|    sh_amt_7_fu_707_p2             | -   |        | sh_amt_7    | sub | fabric | 0       |
|    sub_ln455_3_fu_1017_p2         | -   |        | sub_ln455_3 | sub | fabric | 0       |
|    ret_V_fu_1036_p2               | -   |        | ret_V       | sub | fabric | 0       |
|    ret_V_1_fu_1050_p2             | -   |        | ret_V_1     | sub | fabric | 0       |
|    ret_V_2_fu_1056_p2             | -   |        | ret_V_2     | add | fabric | 0       |
|    ret_V_3_fu_1062_p2             | -   |        | ret_V_3     | add | fabric | 0       |
|    add_ln125_fu_245_p2            | -   |        | add_ln125   | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_2      | 0   |        |             |     |        |         |
|    add_ln164_fu_317_p2            | -   |        | add_ln164   | add | fabric | 0       |
|    j_fu_365_p2                    | -   |        | j           | add | fabric | 0       |
|    j_lower_fu_371_p2              | -   |        | j_lower     | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_3      | 0   |        |             |     |        |         |
|    add_ln197_fu_323_p2            | -   |        | add_ln197   | add | fabric | 0       |
|    j_fu_375_p2                    | -   |        | j           | add | fabric | 0       |
|    j_lower_fu_381_p2              | -   |        | j_lower     | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_4      | 0   |        |             |     |        |         |
|    add_ln230_fu_319_p2            | -   |        | add_ln230   | add | fabric | 0       |
|    j_fu_371_p2                    | -   |        | j           | add | fabric | 0       |
|    j_lower_fu_377_p2              | -   |        | j_lower     | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_5      | 0   |        |             |     |        |         |
|    add_ln263_fu_323_p2            | -   |        | add_ln263   | add | fabric | 0       |
|    j_fu_375_p2                    | -   |        | j           | add | fabric | 0       |
|    j_lower_fu_381_p2              | -   |        | j_lower     | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_6      | 0   |        |             |     |        |         |
|    add_ln296_fu_350_p2            | -   |        | add_ln296   | add | fabric | 0       |
|    j_fu_402_p2                    | -   |        | j           | add | fabric | 0       |
|    j_lower_fu_408_p2              | -   |        | j_lower     | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_7      | 0   |        |             |     |        |         |
|    add_ln329_fu_350_p2            | -   |        | add_ln329   | add | fabric | 0       |
|    j_fu_402_p2                    | -   |        | j           | add | fabric | 0       |
|    j_lower_fu_408_p2              | -   |        | j_lower     | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_8      | 0   |        |             |     |        |         |
|    add_ln362_fu_350_p2            | -   |        | add_ln362   | add | fabric | 0       |
|    j_fu_402_p2                    | -   |        | j           | add | fabric | 0       |
|    j_lower_fu_408_p2              | -   |        | j_lower     | add | fabric | 0       |
|  + fft_Pipeline_Stage_loop_9      | 0   |        |             |     |        |         |
|    add_ln395_fu_348_p2            | -   |        | add_ln395   | add | fabric | 0       |
|    j_fu_398_p2                    | -   |        | j           | add | fabric | 0       |
|    j_lower_fu_404_p2              | -   |        | j_lower     | add | fabric | 0       |
|  + fft_Pipeline_last_stage_loop   | 0   |        |             |     |        |         |
|    add_ln432_fu_338_p2            | -   |        | add_ln432   | add | fabric | 0       |
|  + fft_Pipeline_13                | 0   |        |             |     |        |         |
|    empty_40_fu_118_p2             | -   |        | empty_40    | add | fabric | 0       |
|  + fft_Pipeline_14                | 0   |        |             |     |        |         |
|    empty_37_fu_118_p2             | -   |        | empty_37    | add | fabric | 0       |
+-----------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------+------+------+--------+------------+---------+------+---------+
| Name                                  | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+---------------------------------------+------+------+--------+------------+---------+------+---------+
| + fft                                 | 91   | 0    |        |            |         |      |         |
|   in_R_U                              | 2    | -    |        | in_R       | ram_s2p | auto | 1       |
|   in_R_1_U                            | 2    | -    |        | in_R_1     | ram_s2p | auto | 1       |
|   in_I_U                              | 2    | -    |        | in_I       | ram_s2p | auto | 1       |
|   in_I_1_U                            | 2    | -    |        | in_I_1     | ram_s2p | auto | 1       |
|   Stage0_R_U                          | 2    | -    |        | Stage0_R   | ram_1p  | auto | 1       |
|   Stage0_R_1_U                        | 2    | -    |        | Stage0_R_1 | ram_1p  | auto | 1       |
|   Stage0_I_U                          | 2    | -    |        | Stage0_I   | ram_t2p | auto | 1       |
|   Stage1_R_0_U                        | 2    | -    |        | Stage1_R_0 | ram_s2p | auto | 1       |
|   Stage1_R_1_U                        | 2    | -    |        | Stage1_R_1 | ram_s2p | auto | 1       |
|   Stage1_I_0_U                        | 2    | -    |        | Stage1_I_0 | ram_s2p | auto | 1       |
|   Stage1_I_1_U                        | 2    | -    |        | Stage1_I_1 | ram_s2p | auto | 1       |
|   Stage2_R_U                          | 2    | -    |        | Stage2_R   | ram_t2p | auto | 1       |
|   Stage2_I_U                          | 2    | -    |        | Stage2_I   | ram_t2p | auto | 1       |
|   Stage2_I_1_U                        | 2    | -    |        | Stage2_I_1 | ram_t2p | auto | 1       |
|   Stage3_R_U                          | 2    | -    |        | Stage3_R   | ram_t2p | auto | 1       |
|   Stage3_R_1_U                        | 2    | -    |        | Stage3_R_1 | ram_t2p | auto | 1       |
|   Stage3_I_U                          | 2    | -    |        | Stage3_I   | ram_t2p | auto | 1       |
|   Stage3_I_1_U                        | 2    | -    |        | Stage3_I_1 | ram_t2p | auto | 1       |
|   Stage4_R_U                          | 2    | -    |        | Stage4_R   | ram_t2p | auto | 1       |
|   Stage4_I_U                          | 2    | -    |        | Stage4_I   | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U258  | 2    | -    |        | Stage4_I_1 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U259  | 2    | -    |        | Stage5_R   | ram_t2p | auto | 1       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U252 | 2    | -    |        | Stage5_R_1 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U260  | 2    | -    |        | Stage5_I   | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U261  | 2    | -    |        | Stage5_I_1 | ram_t2p | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U253 | 2    | -    |        | Stage6_R   | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U260  | 2    | -    |        | Stage6_R_1 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U261  | 2    | -    |        | Stage6_I   | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U259  | 2    | -    |        | Stage6_I_1 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U260  | 2    | -    |        | Stage7_R   | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U261  | 2    | -    |        | Stage7_R_1 | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U261  | 2    | -    |        | Stage7_I   | ram_t2p | auto | 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U261  | 2    | -    |        | Stage7_I_1 | ram_t2p | auto | 1       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U257 | 2    | -    |        | Stage8_R   | ram_t2p | auto | 1       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U254 | 2    | -    |        | Stage8_R_1 | ram_t2p | auto | 1       |
|   Stage8_I_U                          | 2    | -    |        | Stage8_I   | ram_t2p | auto | 1       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U255 | 2    | -    |        | Stage8_I_1 | ram_t2p | auto | 1       |
|   fsub_32ns_32ns_32_5_full_dsp_1_U255 | 2    | -    |        | Stage9_R   | ram_t2p | auto | 1       |
|   Stage9_R_1_U                        | 2    | -    |        | Stage9_R_1 | ram_t2p | auto | 1       |
|   Stage9_I_U                          | 2    | -    |        | Stage9_I   | ram_t2p | auto | 1       |
|   Stage9_I_1_U                        | 2    | -    |        | Stage9_I_1 | ram_t2p | auto | 1       |
|   buf_o_R_U                           | 2    | -    |        | buf_o_R    | ram_t2p | auto | 1       |
|   buf_o_R_1_U                         | 2    | -    |        | buf_o_R_1  | ram_t2p | auto | 1       |
|   buf_o_I_U                           | 2    | -    |        | buf_o_I    | ram_t2p | auto | 1       |
|   buf_o_I_1_U                         | 2    | -    |        | buf_o_I_1  | ram_t2p | auto | 1       |
|   W_real_U                            | 1    | -    |        | W_real     | rom_1p  | auto | 1       |
|   W_imag_U                            | 1    | -    |        | W_imag     | rom_1p  | auto | 1       |
|  + fft_Pipeline_Reverse_Operation     | 1    | 0    |        |            |         |      |         |
|    LUT_MAP_U                          | 1    | -    |        | LUT_MAP    | rom_2p  | auto | 1       |
+---------------------------------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------------------------------+--------------------------------+
| Type            | Options                                                 | Location                       |
+-----------------+---------------------------------------------------------+--------------------------------+
| interface       | s_axilite port=return bundle=fft                        | fft.cpp:23 in fft, return      |
| interface       | m_axi depth=1024 port=OUT_R offset=slave bundle=output1 | fft.cpp:25 in fft, OUT_R       |
| interface       | m_axi depth=1024 port=OUT_I offset=slave bundle=output2 | fft.cpp:26 in fft, OUT_I       |
| interface       | m_axi depth=1024 port=X_R offset=slave bundle=input1    | fft.cpp:28 in fft, X_R         |
| interface       | m_axi depth=1024 port=X_I offset=slave bundle=input2    | fft.cpp:29 in fft, X_I         |
| interface       | s_axilite port=X_R bundle=fft                           | fft.cpp:31 in fft, X_R         |
| interface       | s_axilite port=X_I bundle=fft                           | fft.cpp:32 in fft, X_I         |
| interface       | s_axilite port=OUT_R bundle=fft                         | fft.cpp:33 in fft, OUT_R       |
| interface       | s_axilite port=OUT_I bundle=fft                         | fft.cpp:34 in fft, OUT_I       |
| array_partition | variable = in_R type = cyclic factor = Factor           | fft.cpp:51 in fft              |
| array_partition | variable = in_I type = cyclic factor = Factor           | fft.cpp:52 in fft              |
| array_partition | variable = Stage0_R type = cyclic factor = Factor       | fft.cpp:53 in fft              |
| array_partition | variable = Stage1_R type = cyclic factor = Factor       | fft.cpp:54 in fft              |
| array_partition | variable = Stage1_I type = cyclic factor = Factor       | fft.cpp:55 in fft              |
| array_partition | variable = Stage2_I type = cyclic factor = Factor       | fft.cpp:56 in fft              |
| array_partition | variable = Stage3_R type = cyclic factor = Factor       | fft.cpp:57 in fft              |
| array_partition | variable = Stage3_I type = cyclic factor = Factor       | fft.cpp:58 in fft              |
| array_partition | variable = Stage4_I type = cyclic factor = Factor       | fft.cpp:59 in fft              |
| array_partition | variable = Stage5_R type = cyclic factor = Factor       | fft.cpp:60 in fft              |
| array_partition | variable = Stage5_I type = cyclic factor = Factor       | fft.cpp:61 in fft              |
| array_partition | variable = Stage6_R type = cyclic factor = Factor       | fft.cpp:62 in fft              |
| array_partition | variable = Stage6_I type = cyclic factor = Factor       | fft.cpp:63 in fft              |
| array_partition | variable = Stage7_R type = cyclic factor = Factor       | fft.cpp:64 in fft              |
| array_partition | variable = Stage7_I type = cyclic factor = Factor       | fft.cpp:65 in fft              |
| array_partition | variable = Stage8_R type = cyclic factor = Factor       | fft.cpp:66 in fft              |
| array_partition | variable = Stage8_I type = cyclic factor = Factor       | fft.cpp:67 in fft              |
| array_partition | variable = Stage9_R type = cyclic factor = Factor       | fft.cpp:68 in fft              |
| array_partition | variable = Stage9_I type = cyclic factor = Factor       | fft.cpp:69 in fft              |
| array_partition | variable = buf_o_R type = cyclic factor = Factor        | fft.cpp:70 in fft              |
| array_partition | variable = buf_o_I type = cyclic factor = Factor        | fft.cpp:71 in fft              |
| pipeline        |                                                         | fft.cpp:100 in bit_reverse     |
| pipeline        |                                                         | fft.cpp:127 in fft_stage_first |
| dependence      | dependent = false type = inter variable = OUT_R         | fft.cpp:153 in fft_stages      |
| dependence      | dependent = false type = inter variable = OUT_I         | fft.cpp:154 in fft_stages      |
| pipeline        |                                                         | fft.cpp:166 in fft_stages      |
| pipeline        |                                                         | fft.cpp:199 in fft_stages      |
| pipeline        |                                                         | fft.cpp:232 in fft_stages      |
| pipeline        |                                                         | fft.cpp:265 in fft_stages      |
| pipeline        |                                                         | fft.cpp:298 in fft_stages      |
| pipeline        |                                                         | fft.cpp:331 in fft_stages      |
| pipeline        |                                                         | fft.cpp:364 in fft_stages      |
| pipeline        |                                                         | fft.cpp:397 in fft_stages      |
| pipeline        |                                                         | fft.cpp:434 in fft_stage_last  |
+-----------------+---------------------------------------------------------+--------------------------------+


