Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'test1'

Design Information
------------------
Command Line   : map -intstyle ise -p xc4vsx35-ff668-10 -global_opt speed
-equivalent_register_removal on -cm area -detail -ir off -pr off -ol std -timing
-c 100 -o test1_map.ncd test1.ngd test1.pcf 
Target Device  : xc4vsx35
Target Package : ff668
Target Speed   : -10
Mapper Version : virtex4 -- $Revision: 1.55 $
Mapped Date    : Sun Oct 15 00:37:12 2023

WARNING:Map:120 - The command line option -c can not be used when running in
   timing mode.  The option will be ignored.
Running global optimization...
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 52 secs 
Total CPU  time at the beginning of Placer: 1 mins 50 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:78a357a2) REAL time: 1 mins 55 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:78a357a2) REAL time: 1 mins 56 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9dddb0c1) REAL time: 1 mins 56 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:c78b5470) REAL time: 1 mins 57 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:c78b5470) REAL time: 1 mins 57 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:c78b5470) REAL time: 1 mins 57 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:c78b5470) REAL time: 1 mins 57 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:c78b5470) REAL time: 1 mins 58 secs 

Phase 9.8  Global Placement
...................................
.................................................................
.............
................
..
...................
Phase 9.8  Global Placement (Checksum:d3659bff) REAL time: 2 mins 56 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:d3659bff) REAL time: 2 mins 58 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:208626e7) REAL time: 4 mins 27 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:208626e7) REAL time: 4 mins 28 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:208626e7) REAL time: 4 mins 29 secs 

Total REAL time to Placer completion: 4 mins 30 secs 
Total CPU  time to Placer completion: 4 mins 28 secs 
Running post-placement packing...
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_divfp/Mshreg_sig00000064> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_divfp/Mshreg_sig0000006b> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig00000210> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig0000020f> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig0000020e> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig0000020d> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig0000020c> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig0000020b> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig00000209> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig00000208> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig00000207> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig00000206> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig00000205> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig00000204> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig00000203> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig00000202> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig00000201> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig00000200> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig000001fe> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig000001fd> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig000001fc> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig000001fb> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig000001fa> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig000001f9> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <tfm_inst/inst_mulfp/sig00000066> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002c0> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002c1> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002c2> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002c5> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002c7> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002c9> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002ca> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002cb> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002c0> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002c1> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002c2> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002c3> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002c4> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002c5> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002c7> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002ca> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002cb> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002bd> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002be> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002cc> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002bf> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig00000237> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002b1> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002b3> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002b4> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002a9> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002aa> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002ab> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002c3> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002c8> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002bf> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002cc> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002bd> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002be> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002b7> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002a8> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002ae> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002af> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002bc> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002bd> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002ad> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_addfp/Mshreg_sig000002c4> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002b9> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002b8> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_mulfp/Mshreg_sig000002b5> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002c6> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002c9> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <tfm_inst/inst_subfp/Mshreg_sig000002c8> is incomplete. The signal does not
   drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   74
Logic Utilization:
  Number of Slice Flip Flops:         8,424 out of  30,720   27%
  Number of 4 input LUTs:            12,676 out of  30,720   41%
Logic Distribution:
  Number of occupied Slices:          9,534 out of  15,360   62%
    Number of Slices containing only related logic:   9,534 out of   9,534 100%
    Number of Slices containing unrelated logic:          0 out of   9,534   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      12,775 out of  30,720   41%
    Number used as logic:            12,478
    Number used as a route-thru:         99
    Number used as Shift registers:     198

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                 32 out of     448    7%
  Number of BUFG/BUFGCTRLs:               2 out of      32    6%
    Number used as BUFGs:                 2
  Number of FIFO16/RAMB16s:              38 out of     192   19%
    Number used as RAMB16s:              38
  Number of DSP48s:                      13 out of     192    6%

  Number of RPM macros:            2
Average Fanout of Non-Clock Nets:                3.39

Peak Memory Usage:  1138 MB
Total REAL time to MAP completion:  4 mins 43 secs 
Total CPU time to MAP completion:   4 mins 40 secs 

Mapping completed.
See MAP report file "test1_map.mrp" for details.
