Source Block: hdl/library/util_adc_pack/util_adc_pack.v@121:131@HdlIdDef
  output          dvalid;
  output          dsync;

  wire            chan_valid;
  wire [3:0]      enable_cnt;
  wire [2:0]      enable_cnt_0;
  wire [2:0]      enable_cnt_1;

  reg  [127:0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;

Diff Content:
- 126   wire [2:0]      enable_cnt_0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_adc_pack/util_adc_pack.v@119:129

  output  [127:0] ddata;
  output          dvalid;
  output          dsync;

  wire            chan_valid;
  wire [3:0]      enable_cnt;
  wire [2:0]      enable_cnt_0;
  wire [2:0]      enable_cnt_1;

  reg  [127:0]    packed_data = 0;

Clone Blocks 2:
hdl/library/util_adc_pack/util_adc_pack.v@122:132
  output          dsync;

  wire            chan_valid;
  wire [3:0]      enable_cnt;
  wire [2:0]      enable_cnt_0;
  wire [2:0]      enable_cnt_1;

  reg  [127:0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;
  reg  [63:0]     temp_data_1 = 0;
  reg  [7:0]      path_enabled = 0;

Clone Blocks 3:
hdl/library/util_adc_pack/util_adc_pack.v@120:130
  output  [127:0] ddata;
  output          dvalid;
  output          dsync;

  wire            chan_valid;
  wire [3:0]      enable_cnt;
  wire [2:0]      enable_cnt_0;
  wire [2:0]      enable_cnt_1;

  reg  [127:0]    packed_data = 0;
  reg  [63:0]     temp_data_0 = 0;

