@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO106 :"e:\cyq\j3122008883_comb\hdl\cyq_comb.v":9:12:9:15|Found ROM .delname. (in view: work.cyq_74HC145(verilog)) with 12 words by 12 bits.
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
