{
  "name": "core::core_arch::arm_shared::neon::generated::vshrq_n_s64",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:62332:1: 62332:60",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vshrq_n_s64(_1: core_arch::arm_shared::neon::int64x2_t) -> core_arch::arm_shared::neon::int64x2_t {\n    let mut _0: core_arch::arm_shared::neon::int64x2_t;\n    let  _2: i32;\n    let mut _3: bool;\n    let mut _4: core_arch::arm_shared::neon::int64x2_t;\n    let mut _5: i64;\n    let mut _6: i32;\n    debug a => _1;\n    debug n => _2;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = Eq(N, 64_i32);\n        switchInt(move _3) -> [0: bb2, otherwise: bb1];\n    }\n    bb1: {\n        _2 = 63_i32;\n        goto -> bb3;\n    }\n    bb2: {\n        _2 = N;\n        goto -> bb3;\n    }\n    bb3: {\n        StorageDead(_3);\n        StorageLive(_4);\n        StorageLive(_6);\n        _6 = _2;\n        _5 = move _6 as i64;\n        StorageDead(_6);\n        _4 = core_arch::arm_shared::neon::generated::vdupq_n_s64(_5) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _0 = intrinsics::simd::simd_shr::<core_arch::arm_shared::neon::int64x2_t>(_1, move _4) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_4);\n        StorageDead(_2);\n        return;\n    }\n}\n"
}