Fitter report for stopwatch
Sun Oct 20 23:54:09 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Output Pin Default Load For Reported TCO
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sun Oct 20 23:54:09 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; stopwatch                                       ;
; Top-level Entity Name              ; montre_sys                                      ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C20F484C7                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,750 / 18,752 ( 15 % )                         ;
;     Total combinational functions  ; 2,390 / 18,752 ( 13 % )                         ;
;     Dedicated logic registers      ; 1,774 / 18,752 ( 9 % )                          ;
; Total registers                    ; 1842                                            ;
; Total pins                         ; 99 / 315 ( 31 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 11,264 / 239,616 ( 5 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 52 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C20F484C7                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------+------------------+-----------------------+
; Node                                                          ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                     ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------+------------------+-----------------------+
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[0]                                                         ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[1]                                                         ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[2]                                                         ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[3]                                                         ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[4]                                                         ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[5]                                                         ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[6]                                                         ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[7]                                                         ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[8]                                                         ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[9]                                                         ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[10]                                                        ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[11]                                                        ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_bank[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_BA_0                                                            ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_bank[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_BA_1                                                            ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_cmd[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_WE_N                                                            ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_cmd[0]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_cmd[0]~_Duplicate_1   ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_cmd[0]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                      ;                  ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_cmd[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_CAS_N                                                           ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_cmd[1]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_cmd[1]~_Duplicate_1   ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_cmd[1]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                      ;                  ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_cmd[2]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_RAS_N                                                           ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_cmd[2]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_cmd[2]~_Duplicate_1   ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_cmd[2]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                      ;                  ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_cmd[3]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_CS_N                                                            ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_cmd[3]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                      ;                  ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[0]                                                           ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[0]~_Duplicate_1  ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[1]                                                           ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[1]~_Duplicate_1  ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[2]                                                           ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[2]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[2]~_Duplicate_1  ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[3]                                                           ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[3]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[3]~_Duplicate_1  ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[4]                                                           ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[4]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[4]~_Duplicate_1  ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[5]                                                           ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[5]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[5]~_Duplicate_1  ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[6]                                                           ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[6]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[6]~_Duplicate_1  ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[7]                                                           ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[7]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[7]~_Duplicate_1  ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[8]                                                           ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[8]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[8]~_Duplicate_1  ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[9]                                                           ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[9]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[9]~_Duplicate_1  ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[10]                                                          ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[10]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[10]~_Duplicate_1 ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[11]                                                          ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[11]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[11]~_Duplicate_1 ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[12]                                                          ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[12]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[12]~_Duplicate_1 ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[13]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[13]                                                          ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[13]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[13]~_Duplicate_1 ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[14]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[14]                                                          ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[14]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[14]~_Duplicate_1 ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[15]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[15]                                                          ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[15]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[15]~_Duplicate_1 ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_dqm[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_LDQM                                                            ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_dqm[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_UDQM                                                            ; DATAIN           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[0]                                                           ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_1         ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_1  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[1]                                                           ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_1  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_2         ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_2  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[2]                                                           ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_2  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_3         ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_3  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[3]                                                           ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_3  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_4         ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_4  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[4]                                                           ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_4  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_5         ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_5  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[5]                                                           ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_5  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_6         ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_6  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[6]                                                           ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_6  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_7         ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_7  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[7]                                                           ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_7  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_8         ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_8  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[8]                                                           ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_8  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_9         ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_9  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[9]                                                           ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_9  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_10        ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_10 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[10]                                                          ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_10 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_11        ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_11 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[11]                                                          ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_11 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_12        ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_12 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[12]                                                          ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_12 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_13        ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_13 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[13]                                                          ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_13 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_14        ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_14 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[14]                                                          ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_14 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_15        ; REGOUT           ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|oe~_Duplicate_15 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[15]                                                          ; OE               ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[0]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[0]                                                           ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[1]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[1]                                                           ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[2]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[2]                                                           ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[3]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[3]                                                           ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[4]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[4]                                                           ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[5]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[5]                                                           ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[6]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[6]                                                           ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[7]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[7]                                                           ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[8]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[8]                                                           ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[9]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[9]                                                           ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[10]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[10]                                                          ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[11]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[11]                                                          ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[12]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[12]                                                          ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[13]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[13]                                                          ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[14]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[14]                                                          ; COMBOUT          ;                       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[15]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[15]                                                          ; COMBOUT          ;                       ;
+---------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                               ;
+-----------------------------+----------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity       ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; stopwatch_SDRAM_CTRL ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; stopwatch_SDRAM_CTRL ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 4387 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 4387 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 4122    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 259     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 6       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/INPT/INE2/S1/1re partie/System on chip SoC/SoC_TPs/output_files/stopwatch.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 2,750 / 18,752 ( 15 % )   ;
;     -- Combinational with no register       ; 976                       ;
;     -- Register only                        ; 360                       ;
;     -- Combinational with a register        ; 1414                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1277                      ;
;     -- 3 input functions                    ; 703                       ;
;     -- <=2 input functions                  ; 410                       ;
;     -- Register only                        ; 360                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 2198                      ;
;     -- arithmetic mode                      ; 192                       ;
;                                             ;                           ;
; Total registers*                            ; 1,842 / 19,649 ( 9 % )    ;
;     -- Dedicated logic registers            ; 1,774 / 18,752 ( 9 % )    ;
;     -- I/O registers                        ; 68 / 897 ( 8 % )          ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 212 / 1,172 ( 18 % )      ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 99 / 315 ( 31 % )         ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )            ;
;                                             ;                           ;
; Global signals                              ; 4                         ;
; M4Ks                                        ; 6 / 52 ( 12 % )           ;
; Total block memory bits                     ; 11,264 / 239,616 ( 5 % )  ;
; Total block memory implementation bits      ; 27,648 / 239,616 ( 12 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )            ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 6% / 6% / 6%              ;
; Peak interconnect usage (total/H/V)         ; 19% / 18% / 20%           ;
; Maximum fan-out                             ; 1651                      ;
; Highest non-global fan-out                  ; 1029                      ;
; Total fan-out                               ; 14622                     ;
; Average fan-out                             ; 3.24                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 2577 / 18752 ( 14 % ) ; 173 / 18752 ( < 1 % ) ; 0 / 18752 ( 0 % )              ;
;     -- Combinational with no register       ; 900                   ; 76                    ; 0                              ;
;     -- Register only                        ; 347                   ; 13                    ; 0                              ;
;     -- Combinational with a register        ; 1330                  ; 84                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 1208                  ; 69                    ; 0                              ;
;     -- 3 input functions                    ; 651                   ; 52                    ; 0                              ;
;     -- <=2 input functions                  ; 371                   ; 39                    ; 0                              ;
;     -- Register only                        ; 347                   ; 13                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 2046                  ; 152                   ; 0                              ;
;     -- arithmetic mode                      ; 184                   ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 1745                  ; 97                    ; 0                              ;
;     -- Dedicated logic registers            ; 1677 / 18752 ( 9 % )  ; 97 / 18752 ( < 1 % )  ; 0 / 18752 ( 0 % )              ;
;     -- I/O registers                        ; 68                    ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 199 / 1172 ( 17 % )   ; 15 / 1172 ( 1 % )     ; 0 / 1172 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 99                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )        ; 0 / 52 ( 0 % )        ; 0 / 52 ( 0 % )                 ;
; Total memory bits                           ; 11264                 ; 0                     ; 0                              ;
; Total RAM block bits                        ; 27648                 ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M4K                                         ; 6 / 52 ( 11 % )       ; 0 / 52 ( 0 % )        ; 0 / 52 ( 0 % )                 ;
; Clock control block                         ; 1 / 20 ( 5 % )        ; 2 / 20 ( 10 % )       ; 2 / 20 ( 10 % )                ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 2949                  ; 142                   ; 1                              ;
;     -- Registered Input Connections         ; 2652                  ; 107                   ; 0                              ;
;     -- Output Connections                   ; 238                   ; 173                   ; 2681                           ;
;     -- Registered Output Connections        ; 4                     ; 133                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 13948                 ; 1025                  ; 2684                           ;
;     -- Registered Connections               ; 8104                  ; 638                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 192                   ; 313                   ; 2682                           ;
;     -- sld_hub:auto_hub                     ; 313                   ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 2682                  ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 55                    ; 23                    ; 1                              ;
;     -- Output Ports                         ; 75                    ; 40                    ; 3                              ;
;     -- Bidir Ports                          ; 16                    ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 9                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 26                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLOCK_50 ; L1    ; 2        ; 0            ; 13           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; KEY[0]   ; T12   ; 7        ; 31           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; KEY[1]   ; P2    ; 1        ; 0            ; 11           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; KEY[2]   ; A17   ; 4        ; 37           ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; KEY[3]   ; J19   ; 5        ; 50           ; 17           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; SW[0]    ; A14   ; 4        ; 29           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; SW[1]    ; A10   ; 3        ; 20           ; 27           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; SW[2]    ; J18   ; 5        ; 50           ; 17           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; SW[3]    ; A16   ; 4        ; 33           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; SW[4]    ; B17   ; 4        ; 37           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; SW[5]    ; B8    ; 3        ; 13           ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; SW[6]    ; F9    ; 3        ; 11           ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; SW[7]    ; K20   ; 5        ; 50           ; 17           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; SW[8]    ; H11   ; 3        ; 20           ; 27           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; SW[9]    ; A8    ; 3        ; 13           ; 27           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                 ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; DRAM_ADDR[0]  ; N1    ; 1        ; 0            ; 12           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[10] ; R7    ; 1        ; 0            ; 9            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[11] ; R10   ; 8        ; 13           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[1]  ; Y9    ; 8        ; 11           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[2]  ; N6    ; 1        ; 0            ; 11           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[3]  ; V9    ; 8        ; 9            ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[4]  ; N2    ; 1        ; 0            ; 12           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[5]  ; R9    ; 8        ; 13           ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[6]  ; R2    ; 1        ; 0            ; 8            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[7]  ; P1    ; 1        ; 0            ; 11           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[8]  ; U10   ; 8        ; 13           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[9]  ; U9    ; 8        ; 13           ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_BA_0     ; N3    ; 1        ; 0            ; 10           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_BA_1     ; P3    ; 1        ; 0            ; 10           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_CAS_N    ; A7    ; 3        ; 11           ; 27           ; 1           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_CKE      ; U3    ; 1        ; 0            ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_CLK      ; U4    ; 1        ; 0            ; 2            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_CS_N     ; E9    ; 3        ; 13           ; 27           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_LDQM     ; R8    ; 1        ; 0            ; 9            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_RAS_N    ; B7    ; 3        ; 11           ; 27           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_UDQM     ; P5    ; 1        ; 0            ; 9            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DRAM_WE_N     ; H1    ; 2        ; 0            ; 19           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX0[0]       ; A13   ; 4        ; 26           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX0[1]       ; J17   ; 5        ; 50           ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX0[2]       ; AB13  ; 7        ; 29           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX0[3]       ; B10   ; 3        ; 20           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX0[4]       ; V11   ; 8        ; 20           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX0[5]       ; AA10  ; 8        ; 22           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX0[6]       ; T11   ; 8        ; 18           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX1[0]       ; F10   ; 3        ; 18           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX1[1]       ; A11   ; 3        ; 22           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX1[2]       ; D11   ; 3        ; 22           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX1[3]       ; F11   ; 3        ; 18           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX1[4]       ; F13   ; 4        ; 35           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX1[5]       ; L18   ; 5        ; 50           ; 15           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX1[6]       ; AB10  ; 8        ; 22           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX2[0]       ; AA7   ; 8        ; 11           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX2[1]       ; E11   ; 3        ; 22           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX2[2]       ; J4    ; 2        ; 0            ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX2[3]       ; M5    ; 1        ; 0            ; 12           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX2[4]       ; C10   ; 3        ; 18           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX2[5]       ; J1    ; 2        ; 0            ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX2[6]       ; J2    ; 2        ; 0            ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX3[0]       ; M6    ; 1        ; 0            ; 12           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX3[1]       ; AB8   ; 8        ; 15           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX3[2]       ; B13   ; 4        ; 26           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX3[3]       ; Y10   ; 8        ; 15           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX3[4]       ; B14   ; 4        ; 29           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX3[5]       ; AA9   ; 8        ; 18           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; HEX3[6]       ; AA8   ; 8        ; 15           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDG[0]       ; K21   ; 5        ; 50           ; 15           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDG[1]       ; R12   ; 7        ; 33           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDG[2]       ; Y13   ; 7        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDG[3]       ; H13   ; 4        ; 37           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDG[4]       ; U13   ; 7        ; 31           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDG[5]       ; AB12  ; 7        ; 29           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDG[6]       ; AA13  ; 7        ; 29           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDG[7]       ; B11   ; 3        ; 22           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDR[0]       ; AA11  ; 8        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDR[1]       ; AB9   ; 8        ; 18           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDR[2]       ; H10   ; 3        ; 15           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDR[3]       ; W11   ; 8        ; 20           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDR[4]       ; G11   ; 3        ; 20           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDR[5]       ; AB11  ; 8        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDR[6]       ; AA12  ; 7        ; 29           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDR[7]       ; R11   ; 8        ; 20           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDR[8]       ; B9    ; 3        ; 15           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; LEDR[9]       ; D9    ; 3        ; 13           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+--------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source                                   ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+--------------------------------------------------------+---------------------+
; DRAM_DQ[0]  ; L19   ; 5        ; 50           ; 15           ; 3           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[10] ; J22   ; 5        ; 50           ; 16           ; 2           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[11] ; J20   ; 5        ; 50           ; 16           ; 1           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[12] ; K22   ; 5        ; 50           ; 15           ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[13] ; F14   ; 4        ; 35           ; 27           ; 2           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[14] ; G12   ; 4        ; 31           ; 27           ; 3           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[15] ; A15   ; 4        ; 33           ; 27           ; 3           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[1]  ; E14   ; 4        ; 35           ; 27           ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[2]  ; D14   ; 4        ; 35           ; 27           ; 1           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[3]  ; B16   ; 4        ; 33           ; 27           ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[4]  ; B15   ; 4        ; 33           ; 27           ; 2           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[5]  ; C13   ; 4        ; 31           ; 27           ; 1           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[6]  ; F12   ; 4        ; 31           ; 27           ; 2           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[7]  ; H12   ; 4        ; 31           ; 27           ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[8]  ; A9    ; 3        ; 15           ; 27           ; 1           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
; DRAM_DQ[9]  ; H9    ; 3        ; 15           ; 27           ; 3           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2 ; -                   ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+--------------------------------------------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 15 / 41 ( 37 % ) ; 3.3V          ; --           ;
; 2        ; 7 / 33 ( 21 % )  ; 3.3V          ; --           ;
; 3        ; 22 / 43 ( 51 % ) ; 3.3V          ; --           ;
; 4        ; 19 / 40 ( 48 % ) ; 3.3V          ; --           ;
; 5        ; 10 / 39 ( 26 % ) ; 3.3V          ; --           ;
; 6        ; 1 / 36 ( 3 % )   ; 3.3V          ; --           ;
; 7        ; 8 / 40 ( 20 % )  ; 3.3V          ; --           ;
; 8        ; 20 / 43 ( 47 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 325        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 324        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 322        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 320        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 306        ; 3        ; DRAM_CAS_N                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 304        ; 3        ; SW[9]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 298        ; 3        ; DRAM_DQ[8]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 293        ; 3        ; SW[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 287        ; 3        ; HEX1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 283        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 281        ; 4        ; HEX0[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 279        ; 4        ; SW[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 273        ; 4        ; DRAM_DQ[15]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 271        ; 4        ; SW[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 265        ; 4        ; KEY[2]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 251        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 249        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 247        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 82         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA4      ; 85         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 89         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ; 97         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 103        ; 8        ; HEX2[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ; 111        ; 8        ; HEX3[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 114        ; 8        ; HEX3[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 120        ; 8        ; HEX0[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 122        ; 8        ; LEDR[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 128        ; 7        ; LEDR[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA13     ; 130        ; 7        ; LEDG[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 136        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 138        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 140        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 144        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 153        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 162        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 164        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 83         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB4      ; 84         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB5      ; 88         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 96         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 102        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 110        ; 8        ; HEX3[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ; 113        ; 8        ; LEDR[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB10     ; 119        ; 8        ; HEX1[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 121        ; 8        ; LEDR[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB12     ; 127        ; 7        ; LEDG[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB13     ; 129        ; 7        ; HEX0[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 135        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 137        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 139        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 143        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 152        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 161        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 163        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 326        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 323        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 321        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 319        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 305        ; 3        ; DRAM_RAS_N                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 303        ; 3        ; SW[5]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 297        ; 3        ; LEDR[8]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 292        ; 3        ; HEX0[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 286        ; 3        ; LEDG[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 282        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 280        ; 4        ; HEX3[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 278        ; 4        ; HEX3[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 272        ; 4        ; DRAM_DQ[4]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 270        ; 4        ; DRAM_DQ[3]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 264        ; 4        ; SW[4]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 250        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 248        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 246        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 8          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C7       ; 315        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ; 310        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 296        ; 3        ; HEX2[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C12      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C13      ; 275        ; 4        ; DRAM_DQ[5]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 260        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ; 254        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C17      ; 245        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 244        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 238        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C20      ; 239        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 236        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 237        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 14         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 15         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ; 3          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D6       ; 5          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D7       ; 311        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 309        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 302        ; 3        ; LEDR[9]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 289        ; 3        ; HEX1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 284        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D14      ; 267        ; 4        ; DRAM_DQ[2]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 259        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 255        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 240        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D20      ; 241        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D21      ; 229        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 230        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 21         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E7       ; 316        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 308        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 3        ; DRAM_CS_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ; 288        ; 3        ; HEX2[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 285        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E13      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 266        ; 4        ; DRAM_DQ[1]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 256        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 243        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E19      ; 242        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 234        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 227        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 228        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 22         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 23         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 13         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 10         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F5       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ; 312        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 307        ; 3        ; SW[6]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 295        ; 3        ; HEX1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 294        ; 3        ; HEX1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 276        ; 4        ; DRAM_DQ[6]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 269        ; 4        ; HEX1[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 268        ; 4        ; DRAM_DQ[13]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F15      ; 262        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F18      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 235        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 223        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 224        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 16         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 11         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ; 317        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 313        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G11      ; 291        ; 3        ; LEDR[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 277        ; 4        ; DRAM_DQ[14]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 261        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 252        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 231        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 232        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ; 233        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G21      ; 221        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 222        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 24         ; 2        ; DRAM_WE_N                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 25         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H4       ; 17         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ; 18         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H6       ; 19         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ; 318        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ; 314        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ; 300        ; 3        ; DRAM_DQ[9]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 299        ; 3        ; LEDR[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 290        ; 3        ; SW[8]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 274        ; 4        ; DRAM_DQ[7]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ; 263        ; 4        ; LEDG[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H14      ; 257        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 253        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 219        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H17      ; 226        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 225        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 214        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 29         ; 2        ; HEX2[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 30         ; 2        ; HEX2[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 28         ; 2        ; HEX2[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ; 258        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 220        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 218        ; 5        ; HEX0[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 217        ; 5        ; SW[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J19      ; 216        ; 5        ; KEY[3]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J20      ; 213        ; 5        ; DRAM_DQ[11]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J21      ; 211        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 212        ; 5        ; DRAM_DQ[10]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 37         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 32         ; 2        ; altera_reserved_tck                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; K3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 36         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; altera_reserved_tdi                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; K6       ; 33         ; 2        ; altera_reserved_tms                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; K7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K20      ; 215        ; 5        ; SW[7]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K21      ; 209        ; 5        ; LEDG[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 210        ; 5        ; DRAM_DQ[12]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 38         ; 2        ; CLOCK_50                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 39         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L3       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 34         ; 2        ; altera_reserved_tdo                      ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 35         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ; 26         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 208        ; 5        ; HEX1[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L19      ; 207        ; 5        ; DRAM_DQ[0]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L20      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L21      ; 205        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L22      ; 206        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M1       ; 41         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 42         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ; 43         ; 1        ; HEX2[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ; 44         ; 1        ; HEX3[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ; 198        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 202        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M19      ; 201        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M21      ; 203        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 204        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 45         ; 1        ; DRAM_ADDR[0]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 46         ; 1        ; DRAM_ADDR[4]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 51         ; 1        ; DRAM_BA_0                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N4       ; 52         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 49         ; 1        ; DRAM_ADDR[2]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ; 194        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ; 197        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ; 196        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 195        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N21      ; 199        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 200        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 47         ; 1        ; DRAM_ADDR[7]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 48         ; 1        ; KEY[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 50         ; 1        ; DRAM_BA_1                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 55         ; 1        ; DRAM_UDQM                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P6       ; 56         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 95         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 94         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 193        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ; 186        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 187        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 57         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 58         ; 1        ; DRAM_ADDR[6]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R5       ; 63         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 64         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 54         ; 1        ; DRAM_ADDR[10]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R8       ; 53         ; 1        ; DRAM_LDQM                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R9       ; 109        ; 8        ; DRAM_ADDR[5]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 108        ; 8        ; DRAM_ADDR[11]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 116        ; 8        ; LEDR[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 134        ; 7        ; LEDG[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 145        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 150        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 151        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 155        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R17      ; 177        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ; 184        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 185        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 192        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R21      ; 190        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R22      ; 191        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ; 59         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 60         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 69         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T5       ; 67         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 68         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 91         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 90         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ; 115        ; 8        ; HEX0[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 131        ; 7        ; KEY[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T15      ; 147        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 156        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ; 171        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 188        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 189        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U1       ; 61         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 62         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 70         ; 1        ; DRAM_CKE                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U4       ; 80         ; 1        ; DRAM_CLK                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ; 92         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 106        ; 8        ; DRAM_ADDR[9]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U10      ; 107        ; 8        ; DRAM_ADDR[8]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U11      ; 123        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U12      ; 124        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U13      ; 132        ; 7        ; LEDG[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ; 146        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 157        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ; 170        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 172        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 176        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U21      ; 182        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 183        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 65         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 66         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 81         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V8       ; 98         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 101        ; 8        ; DRAM_ADDR[3]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V11      ; 118        ; 8        ; HEX0[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 126        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 142        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 158        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ; 166        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V20      ; 173        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 180        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 181        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 71         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 72         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 75         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 76         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 79         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W6       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W7       ; 99         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ; 100        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ; 105        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W11      ; 117        ; 8        ; LEDR[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W12      ; 125        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ; 141        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 149        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 160        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ; 167        ; 6        ; ~LVDS91p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 174        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 175        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 73         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 74         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 77         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 78         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 86         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 87         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 93         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 104        ; 8        ; DRAM_ADDR[1]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y10      ; 112        ; 8        ; HEX3[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y13      ; 133        ; 7        ; LEDG[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 148        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 154        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y17      ; 159        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 165        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y19      ; 168        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y20      ; 169        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 178        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 179        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                            ;
+----------------------------------+---------------------------------------------------------------------+
; Name                             ; stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System|pll ;
+----------------------------------+---------------------------------------------------------------------+
; SDC pin name                     ; u0|pll|DE_Clock_Generator_System|pll                                ;
; PLL mode                         ; Normal                                                              ;
; Compensate clock                 ; clock0                                                              ;
; Compensated input/output pins    ; --                                                                  ;
; Self reset on gated loss of lock ; Off                                                                 ;
; Gate lock counter                ; --                                                                  ;
; Input frequency 0                ; 50.0 MHz                                                            ;
; Input frequency 1                ; --                                                                  ;
; Nominal PFD frequency            ; 50.0 MHz                                                            ;
; Nominal VCO frequency            ; 750.2 MHz                                                           ;
; VCO post scale K counter         ; --                                                                  ;
; VCO multiply                     ; --                                                                  ;
; VCO divide                       ; --                                                                  ;
; Freq min lock                    ; 33.33 MHz                                                           ;
; Freq max lock                    ; 66.67 MHz                                                           ;
; M VCO Tap                        ; 2                                                                   ;
; M Initial                        ; 3                                                                   ;
; M value                          ; 15                                                                  ;
; N value                          ; 1                                                                   ;
; Preserve PLL counter order       ; Off                                                                 ;
; PLL location                     ; PLL_1                                                               ;
; Inclk0 signal                    ; CLOCK_50                                                            ;
; Inclk1 signal                    ; --                                                                  ;
; Inclk0 signal type               ; Dedicated Pin                                                       ;
; Inclk1 signal type               ; --                                                                  ;
+----------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+---------------------------------------------+
; Name                                                                  ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Initial ; VCO Tap ; SDC Pin Name                                ;
+-----------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+---------------------------------------------+
; stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System|_clk0 ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 50/50      ; C0      ; 15            ; 8/7 Odd    ; 3       ; 2       ; u0|pll|DE_Clock_Generator_System|pll|clk[0] ;
; stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System|_clk1 ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -54 (-3000 ps) ; 50/50      ; C2      ; 15            ; 8/7 Odd    ; 1       ; 0       ; u0|pll|DE_Clock_Generator_System|pll|clk[1] ;
+-----------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                    ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                       ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |montre_sys                                                                                                                                                                   ; 2750 (1)    ; 1774 (0)                  ; 68 (68)       ; 11264       ; 6    ; 0            ; 0       ; 0         ; 99   ; 0            ; 976 (1)      ; 360 (0)           ; 1414 (0)         ; |montre_sys                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                                                         ; 173 (1)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (1)       ; 13 (0)            ; 84 (0)           ; |montre_sys|sld_hub:auto_hub                                                                                                                                                                                                                                                                                              ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                                                          ; 172 (128)   ; 97 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (59)      ; 13 (13)           ; 84 (59)          ; |montre_sys|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                 ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                                                                            ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |montre_sys|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                         ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                                                          ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |montre_sys|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                       ; work         ;
;    |stopwatch:u0|                                                                                                                                                             ; 2576 (0)    ; 1677 (0)                  ; 0 (0)         ; 11264       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 899 (0)      ; 347 (0)           ; 1330 (0)         ; |montre_sys|stopwatch:u0                                                                                                                                                                                                                                                                                                  ; stopwatch    ;
;       |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                                                                                 ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |montre_sys|stopwatch:u0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                            ; stopwatch    ;
;       |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |montre_sys|stopwatch:u0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                     ; stopwatch    ;
;       |stopwatch_BD:bd|                                                                                                                                                       ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |montre_sys|stopwatch:u0|stopwatch_BD:bd                                                                                                                                                                                                                                                                                  ; stopwatch    ;
;       |stopwatch_CPU:cpu|                                                                                                                                                     ; 1045 (659)  ; 584 (314)                 ; 0 (0)         ; 10240       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 440 (324)    ; 63 (16)           ; 542 (320)        ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu                                                                                                                                                                                                                                                                                ; stopwatch    ;
;          |stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|                                                                                                                ; 385 (84)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (4)      ; 47 (4)            ; 222 (76)         ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci                                                                                                                                                                                                                            ; stopwatch    ;
;             |stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|                                                                             ; 140 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 42 (0)            ; 54 (0)           ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper                                                                                                                                        ; stopwatch    ;
;                |sld_virtual_jtag_basic:stopwatch_CPU_jtag_debug_module_phy|                                                                                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:stopwatch_CPU_jtag_debug_module_phy                                                                             ; work         ;
;                |stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|                                                                            ; 51 (47)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 38 (36)           ; 11 (9)           ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk                                                      ; stopwatch    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|                                                                                  ; 87 (83)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 4 (2)             ; 43 (43)          ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck                                                            ; stopwatch    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;             |stopwatch_CPU_nios2_avalon_reg:the_stopwatch_CPU_nios2_avalon_reg|                                                                                               ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_avalon_reg:the_stopwatch_CPU_nios2_avalon_reg                                                                                                                                                          ; stopwatch    ;
;             |stopwatch_CPU_nios2_oci_break:the_stopwatch_CPU_nios2_oci_break|                                                                                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_oci_break:the_stopwatch_CPU_nios2_oci_break                                                                                                                                                            ; stopwatch    ;
;             |stopwatch_CPU_nios2_oci_debug:the_stopwatch_CPU_nios2_oci_debug|                                                                                                 ; 11 (9)      ; 8 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (0)             ; 9 (8)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_oci_debug:the_stopwatch_CPU_nios2_oci_debug                                                                                                                                                            ; stopwatch    ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_oci_debug:the_stopwatch_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                        ; work         ;
;             |stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|                                                                                                       ; 112 (112)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 0 (0)             ; 51 (51)          ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem                                                                                                                                                                  ; stopwatch    ;
;                |stopwatch_CPU_ociram_sp_ram_module:stopwatch_CPU_ociram_sp_ram|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|stopwatch_CPU_ociram_sp_ram_module:stopwatch_CPU_ociram_sp_ram                                                                                                   ; stopwatch    ;
;                   |altsyncram:the_altsyncram|                                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|stopwatch_CPU_ociram_sp_ram_module:stopwatch_CPU_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_bl71:auto_generated|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|stopwatch_CPU_ociram_sp_ram_module:stopwatch_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bl71:auto_generated                                          ; work         ;
;          |stopwatch_CPU_register_bank_a_module:stopwatch_CPU_register_bank_a|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_a_module:stopwatch_CPU_register_bank_a                                                                                                                                                                                                             ; stopwatch    ;
;             |altsyncram:the_altsyncram|                                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_a_module:stopwatch_CPU_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                   ; work         ;
;                |altsyncram_78g1:auto_generated|                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_a_module:stopwatch_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_78g1:auto_generated                                                                                                                                                    ; work         ;
;          |stopwatch_CPU_register_bank_b_module:stopwatch_CPU_register_bank_b|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_b_module:stopwatch_CPU_register_bank_b                                                                                                                                                                                                             ; stopwatch    ;
;             |altsyncram:the_altsyncram|                                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_b_module:stopwatch_CPU_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                   ; work         ;
;                |altsyncram_88g1:auto_generated|                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_b_module:stopwatch_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_88g1:auto_generated                                                                                                                                                    ; work         ;
;          |stopwatch_CPU_test_bench:the_stopwatch_CPU_test_bench|                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |montre_sys|stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_test_bench:the_stopwatch_CPU_test_bench                                                                                                                                                                                                                          ; stopwatch    ;
;       |stopwatch_HEX:hex|                                                                                                                                                     ; 131 (131)   ; 124 (124)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 66 (66)           ; 58 (58)          ; |montre_sys|stopwatch:u0|stopwatch_HEX:hex                                                                                                                                                                                                                                                                                ; stopwatch    ;
;       |stopwatch_JTAG_UART:jtag_uart|                                                                                                                                         ; 161 (38)    ; 112 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (15)      ; 22 (3)            ; 100 (20)         ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart                                                                                                                                                                                                                                                                    ; stopwatch    ;
;          |alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|                                                                                                            ; 72 (72)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 19 (19)           ; 40 (40)          ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic                                                                                                                                                                                                            ; work         ;
;          |stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|                                                                                                      ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r                                                                                                                                                                                                      ; stopwatch    ;
;             |scfifo:rfifo|                                                                                                                                                    ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo                                                                                                                                                                                         ; work         ;
;                |scfifo_1n21:auto_generated|                                                                                                                                   ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                              ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                                                      ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                 ; work         ;
;                         |cntr_rj7:count_usedw|                                                                                                                                ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                            ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                   ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                                                                        ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                         ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                      ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                          ; work         ;
;          |stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|                                                                                                      ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w                                                                                                                                                                                                      ; stopwatch    ;
;             |scfifo:wfifo|                                                                                                                                                    ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo                                                                                                                                                                                         ; work         ;
;                |scfifo_1n21:auto_generated|                                                                                                                                   ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                              ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                                                      ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                 ; work         ;
;                         |cntr_rj7:count_usedw|                                                                                                                                ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                            ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                   ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                                                                        ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                         ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                      ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                          ; work         ;
;       |stopwatch_LEDG:ledg|                                                                                                                                                   ; 39 (39)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 21 (21)           ; 16 (16)          ; |montre_sys|stopwatch:u0|stopwatch_LEDG:ledg                                                                                                                                                                                                                                                                              ; stopwatch    ;
;       |stopwatch_LEDR:ledr|                                                                                                                                                   ; 46 (46)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 27 (27)           ; 15 (15)          ; |montre_sys|stopwatch:u0|stopwatch_LEDR:ledr                                                                                                                                                                                                                                                                              ; stopwatch    ;
;       |stopwatch_PLL:pll|                                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_PLL:pll                                                                                                                                                                                                                                                                                ; stopwatch    ;
;          |altpll:DE_Clock_Generator_System|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System                                                                                                                                                                                                                                               ; work         ;
;       |stopwatch_SDRAM_CTRL:sdram_ctrl|                                                                                                                                       ; 349 (238)   ; 204 (118)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (137)    ; 43 (2)            ; 161 (77)         ; |montre_sys|stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl                                                                                                                                                                                                                                                                  ; stopwatch    ;
;          |stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|                                                                                ; 135 (135)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 41 (41)           ; 86 (86)          ; |montre_sys|stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module                                                                                                                                                                              ; stopwatch    ;
;       |stopwatch_SW:sw|                                                                                                                                                       ; 22 (22)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 10 (10)           ; 10 (10)          ; |montre_sys|stopwatch:u0|stopwatch_SW:sw                                                                                                                                                                                                                                                                                  ; stopwatch    ;
;       |stopwatch_TIMER:timer|                                                                                                                                                 ; 150 (150)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 21 (21)           ; 99 (99)          ; |montre_sys|stopwatch:u0|stopwatch_TIMER:timer                                                                                                                                                                                                                                                                            ; stopwatch    ;
;       |stopwatch_addr_router:addr_router|                                                                                                                                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_addr_router:addr_router                                                                                                                                                                                                                                                                ; stopwatch    ;
;       |stopwatch_addr_router_001:addr_router_001|                                                                                                                             ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_addr_router_001:addr_router_001                                                                                                                                                                                                                                                        ; stopwatch    ;
;       |stopwatch_cmd_xbar_demux:cmd_xbar_demux|                                                                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                          ; stopwatch    ;
;       |stopwatch_cmd_xbar_demux:rsp_xbar_demux_001|                                                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                      ; stopwatch    ;
;       |stopwatch_cmd_xbar_demux:rsp_xbar_demux|                                                                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |montre_sys|stopwatch:u0|stopwatch_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                          ; stopwatch    ;
;       |stopwatch_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                                                                                       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                  ; stopwatch    ;
;       |stopwatch_cmd_xbar_mux:cmd_xbar_mux_001|                                                                                                                               ; 49 (46)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 1 (0)             ; 44 (41)          ; |montre_sys|stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                          ; stopwatch    ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                       ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |montre_sys|stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; stopwatch    ;
;       |stopwatch_cmd_xbar_mux:cmd_xbar_mux|                                                                                                                                   ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 1 (0)             ; 50 (47)          ; |montre_sys|stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                              ; stopwatch    ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                       ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |montre_sys|stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                 ; stopwatch    ;
;       |stopwatch_cpu_data_master_translator:cpu_data_master_translator|                                                                                                       ; 9 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_data_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                  ; stopwatch    ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                                                         ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                       ; stopwatch    ;
;       |stopwatch_cpu_instruction_master_translator:cpu_instruction_master_translator|                                                                                         ; 4 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 1 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_instruction_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                    ; stopwatch    ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                                                                  ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                  ; stopwatch    ;
;       |stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|                                                                                           ; 33 (0)      ; 33 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (0)           ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                                      ; stopwatch    ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                                                                                    ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                      ; stopwatch    ;
;       |stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                             ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                        ; stopwatch    ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                              ; stopwatch    ;
;       |stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:system_id_control_slave_translator_avalon_universal_slave_0_agent|                           ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:system_id_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                      ; stopwatch    ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:system_id_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                            ; stopwatch    ;
;       |stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:bd_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:bd_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                              ; stopwatch    ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                     ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:bd_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                               ; stopwatch    ;
;       |stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 10 (0)      ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 6 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                      ; stopwatch    ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                     ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                       ; stopwatch    ;
;       |stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:hex_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|  ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:hex_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                             ; stopwatch    ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                     ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:hex_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                              ; stopwatch    ;
;       |stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|     ; 7 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 4 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                ; stopwatch    ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                     ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                 ; stopwatch    ;
;       |stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:ledg_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 4 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:ledg_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                            ; stopwatch    ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                     ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:ledg_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                             ; stopwatch    ;
;       |stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:ledr_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:ledr_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                            ; stopwatch    ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                     ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:ledr_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                             ; stopwatch    ;
;       |stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sw_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sw_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                              ; stopwatch    ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                     ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sw_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                               ; stopwatch    ;
;       |stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:system_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:system_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                    ; stopwatch    ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                     ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:system_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                     ; stopwatch    ;
;       |stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 4 (0)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                   ; stopwatch    ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                     ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |montre_sys|stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                    ; stopwatch    ;
;       |stopwatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                               ; 23 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 21 (0)           ; |montre_sys|stopwatch:u0|stopwatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                          ; stopwatch    ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                              ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 21 (21)          ; |montre_sys|stopwatch:u0|stopwatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                    ; stopwatch    ;
;       |stopwatch_ledg_avalon_parallel_port_slave_translator:bd_avalon_parallel_port_slave_translator|                                                                         ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |montre_sys|stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:bd_avalon_parallel_port_slave_translator                                                                                                                                                                                                    ; stopwatch    ;
;          |altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator|                                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |montre_sys|stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:bd_avalon_parallel_port_slave_translator|altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator                                                                                                                          ; stopwatch    ;
;       |stopwatch_ledg_avalon_parallel_port_slave_translator:hex_avalon_parallel_port_slave_translator|                                                                        ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |montre_sys|stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:hex_avalon_parallel_port_slave_translator                                                                                                                                                                                                   ; stopwatch    ;
;          |altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator|                                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |montre_sys|stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:hex_avalon_parallel_port_slave_translator|altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator                                                                                                                         ; stopwatch    ;
;       |stopwatch_ledg_avalon_parallel_port_slave_translator:ledg_avalon_parallel_port_slave_translator|                                                                       ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |montre_sys|stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:ledg_avalon_parallel_port_slave_translator                                                                                                                                                                                                  ; stopwatch    ;
;          |altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator|                                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |montre_sys|stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:ledg_avalon_parallel_port_slave_translator|altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator                                                                                                                        ; stopwatch    ;
;       |stopwatch_ledg_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator|                                                                       ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |montre_sys|stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator                                                                                                                                                                                                  ; stopwatch    ;
;          |altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator|                                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |montre_sys|stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator|altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator                                                                                                                        ; stopwatch    ;
;       |stopwatch_ledg_avalon_parallel_port_slave_translator:sw_avalon_parallel_port_slave_translator|                                                                         ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |montre_sys|stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:sw_avalon_parallel_port_slave_translator                                                                                                                                                                                                    ; stopwatch    ;
;          |altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator|                                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |montre_sys|stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:sw_avalon_parallel_port_slave_translator|altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator                                                                                                                          ; stopwatch    ;
;       |stopwatch_rsp_xbar_mux:rsp_xbar_mux|                                                                                                                                   ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; |montre_sys|stopwatch:u0|stopwatch_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                              ; stopwatch    ;
;       |stopwatch_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                                                                           ; 110 (110)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (85)      ; 0 (0)             ; 25 (25)          ; |montre_sys|stopwatch:u0|stopwatch_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                      ; stopwatch    ;
;       |stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|                                             ; 19 (0)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 5 (0)            ; |montre_sys|stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                        ; stopwatch    ;
;          |altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|                                                                                  ; 19 (11)     ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (9)       ; 0 (0)             ; 5 (2)            ; |montre_sys|stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent                                                                                      ; stopwatch    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                   ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |montre_sys|stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                        ; stopwatch    ;
;       |stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                       ; 186 (0)     ; 170 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 64 (0)            ; 107 (0)          ; |montre_sys|stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                  ; stopwatch    ;
;          |altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                                                                           ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 64 (64)           ; 107 (107)        ; |montre_sys|stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                         ; stopwatch    ;
;       |stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                           ; 88 (0)      ; 64 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 6 (0)             ; 58 (0)           ; |montre_sys|stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                      ; stopwatch    ;
;          |altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                             ; 88 (88)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 6 (6)             ; 58 (58)          ; |montre_sys|stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                               ; stopwatch    ;
;       |stopwatch_system_id_control_slave_translator:system_id_control_slave_translator|                                                                                       ; 9 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 4 (0)            ; |montre_sys|stopwatch:u0|stopwatch_system_id_control_slave_translator:system_id_control_slave_translator                                                                                                                                                                                                                  ; stopwatch    ;
;          |altera_merlin_slave_translator:system_id_control_slave_translator|                                                                                                  ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |montre_sys|stopwatch:u0|stopwatch_system_id_control_slave_translator:system_id_control_slave_translator|altera_merlin_slave_translator:system_id_control_slave_translator                                                                                                                                                ; stopwatch    ;
;       |stopwatch_timer_s1_translator:timer_s1_translator|                                                                                                                     ; 21 (0)      ; 19 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 19 (0)           ; |montre_sys|stopwatch:u0|stopwatch_timer_s1_translator:timer_s1_translator                                                                                                                                                                                                                                                ; stopwatch    ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                                                                 ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 19 (19)          ; |montre_sys|stopwatch:u0|stopwatch_timer_s1_translator:timer_s1_translator|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                             ; stopwatch    ;
;       |stopwatch_width_adapter:width_adapter|                                                                                                                                 ; 83 (0)      ; 43 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 81 (0)           ; |montre_sys|stopwatch:u0|stopwatch_width_adapter:width_adapter                                                                                                                                                                                                                                                            ; stopwatch    ;
;          |altera_merlin_width_adapter:width_adapter|                                                                                                                          ; 83 (83)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 81 (81)          ; |montre_sys|stopwatch:u0|stopwatch_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                  ; stopwatch    ;
;       |stopwatch_width_adapter_001:width_adapter_001|                                                                                                                         ; 26 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (0)           ; |montre_sys|stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001                                                                                                                                                                                                                                                    ; stopwatch    ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                                                                                      ; 26 (26)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 26 (26)          ; |montre_sys|stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                      ; stopwatch    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+---------------+----------+---------------+---------------+-----------------------+-----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO       ;
+---------------+----------+---------------+---------------+-----------------------+-----------+
; DRAM_DQ[0]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; (0) 170 ps    ; (0) 0 ps              ; (0) 35 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; (0) 170 ps    ; (0) 0 ps              ; (0) 35 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; (0) 170 ps    ; (0) 0 ps              ; (0) 35 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; (0) 170 ps    ; (0) 0 ps              ; (0) 35 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; (0) 170 ps    ; (0) 0 ps              ; (0) 35 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; (0) 170 ps    ; (0) 0 ps              ; (0) 35 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; (0) 170 ps    ; (0) 0 ps              ; (0) 35 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; (0) 170 ps    ; (0) 0 ps              ; (0) 35 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; (0) 170 ps    ; (0) 0 ps              ; (0) 35 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; (0) 170 ps    ; (0) 0 ps              ; (0) 35 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; (0) 170 ps    ; (0) 0 ps              ; (0) 35 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; (0) 170 ps    ; (0) 0 ps              ; (0) 35 ps ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --        ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; DRAM_BA_0     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_BA_1     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --        ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; DRAM_LDQM     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_UDQM     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; LEDG[0]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDG[1]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDG[2]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDG[3]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDG[4]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDG[5]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDG[6]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDG[7]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDR[0]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDR[1]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDR[2]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDR[3]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDR[4]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDR[5]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDR[6]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDR[7]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDR[8]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDR[9]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX0[0]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX0[1]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX0[2]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX0[3]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX0[4]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX0[5]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX0[6]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX1[0]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX1[1]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX1[2]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX1[3]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX1[4]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX1[5]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX1[6]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX2[0]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX2[1]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX2[2]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX2[3]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX2[4]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX2[5]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX2[6]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX3[0]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX3[1]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX3[2]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX3[3]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX3[4]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX3[5]       ; Output   ; --            ; --            ; --                    ; --        ;
; HEX3[6]       ; Output   ; --            ; --            ; --                    ; --        ;
; CLOCK_50      ; Input    ; --            ; --            ; --                    ; --        ;
; SW[0]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; KEY[0]        ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SW[1]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; KEY[1]        ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --        ;
; SW[2]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --        ;
; KEY[2]        ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SW[3]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; KEY[3]        ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --        ;
; SW[4]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SW[5]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SW[6]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SW[7]         ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --        ;
; SW[8]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SW[9]         ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
+---------------+----------+---------------+---------------+-----------------------+-----------+


+-------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                      ;
+-------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------+-------------------+---------+
; DRAM_DQ[0]                                            ;                   ;         ;
; DRAM_DQ[1]                                            ;                   ;         ;
; DRAM_DQ[2]                                            ;                   ;         ;
; DRAM_DQ[3]                                            ;                   ;         ;
; DRAM_DQ[4]                                            ;                   ;         ;
; DRAM_DQ[5]                                            ;                   ;         ;
; DRAM_DQ[6]                                            ;                   ;         ;
; DRAM_DQ[7]                                            ;                   ;         ;
; DRAM_DQ[8]                                            ;                   ;         ;
; DRAM_DQ[9]                                            ;                   ;         ;
; DRAM_DQ[10]                                           ;                   ;         ;
; DRAM_DQ[11]                                           ;                   ;         ;
; DRAM_DQ[12]                                           ;                   ;         ;
; DRAM_DQ[13]                                           ;                   ;         ;
; DRAM_DQ[14]                                           ;                   ;         ;
; DRAM_DQ[15]                                           ;                   ;         ;
; CLOCK_50                                              ;                   ;         ;
; SW[0]                                                 ;                   ;         ;
;      - stopwatch:u0|stopwatch_SW:sw|data_in[0]        ; 0                 ; 6       ;
; KEY[0]                                                ;                   ;         ;
;      - stopwatch:u0|stopwatch_BD:bd|data_in[0]~0      ; 1                 ; 6       ;
; SW[1]                                                 ;                   ;         ;
;      - stopwatch:u0|stopwatch_SW:sw|data_in[1]~feeder ; 0                 ; 6       ;
; KEY[1]                                                ;                   ;         ;
;      - stopwatch:u0|stopwatch_BD:bd|data_in[1]~1      ; 0                 ; 6       ;
; SW[2]                                                 ;                   ;         ;
;      - stopwatch:u0|stopwatch_SW:sw|data_in[2]~feeder ; 0                 ; 6       ;
; KEY[2]                                                ;                   ;         ;
;      - stopwatch:u0|stopwatch_BD:bd|data_in[2]~2      ; 1                 ; 6       ;
; SW[3]                                                 ;                   ;         ;
;      - stopwatch:u0|stopwatch_SW:sw|data_in[3]        ; 0                 ; 6       ;
; KEY[3]                                                ;                   ;         ;
;      - stopwatch:u0|stopwatch_BD:bd|data_in[3]~3      ; 1                 ; 6       ;
; SW[4]                                                 ;                   ;         ;
;      - stopwatch:u0|stopwatch_SW:sw|data_in[4]        ; 0                 ; 6       ;
; SW[5]                                                 ;                   ;         ;
;      - stopwatch:u0|stopwatch_SW:sw|data_in[5]~feeder ; 0                 ; 6       ;
; SW[6]                                                 ;                   ;         ;
;      - stopwatch:u0|stopwatch_SW:sw|data_in[6]~feeder ; 1                 ; 6       ;
; SW[7]                                                 ;                   ;         ;
;      - stopwatch:u0|stopwatch_SW:sw|data_in[7]~feeder ; 0                 ; 6       ;
; SW[8]                                                 ;                   ;         ;
;      - stopwatch:u0|stopwatch_SW:sw|data_in[8]~feeder ; 0                 ; 6       ;
; SW[9]                                                 ;                   ;         ;
;      - stopwatch:u0|stopwatch_SW:sw|data_in[9]~feeder ; 0                 ; 6       ;
+-------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                  ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                              ; PIN_L1             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                          ; JTAG_X1_Y14_N0     ; 183     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                          ; JTAG_X1_Y14_N0     ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                 ; LCFF_X9_Y9_N19     ; 70      ; Async. clear                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                      ; LCCOMB_X10_Y10_N16 ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                        ; LCCOMB_X11_Y13_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                      ; LCCOMB_X10_Y11_N20 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4                                                                                                                                                                                         ; LCCOMB_X9_Y10_N20  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                        ; LCCOMB_X9_Y10_N6   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                                                                                                                         ; LCCOMB_X10_Y12_N20 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                                                                                                                        ; LCCOMB_X9_Y12_N14  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                           ; LCCOMB_X9_Y11_N10  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11                                                                                                                                                                                                    ; LCCOMB_X10_Y10_N14 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12                                                                                                                                                                                                    ; LCCOMB_X11_Y13_N26 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                              ; LCCOMB_X10_Y9_N8   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                  ; LCCOMB_X10_Y12_N14 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                  ; LCCOMB_X9_Y12_N6   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~18                                                                                                                                                                                   ; LCCOMB_X10_Y13_N14 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                              ; LCCOMB_X11_Y13_N28 ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                              ; LCCOMB_X11_Y13_N30 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                      ; LCFF_X10_Y9_N5     ; 12      ; Async. clear                          ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                     ; LCFF_X9_Y9_N23     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                      ; LCFF_X10_Y9_N25    ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                      ; LCFF_X9_Y9_N11     ; 45      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                      ; LCFF_X9_Y9_N9      ; 13      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                               ; LCCOMB_X9_Y9_N14   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                     ; LCFF_X12_Y13_N17   ; 32      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_BD:bd|readdata[0]~1                                                                                                                                                                                                                                            ; LCCOMB_X30_Y17_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[4]                                                                                                                                                                                                                                                ; LCFF_X23_Y16_N9    ; 40      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|E_alu_result~14                                                                                                                                                                                                                                        ; LCCOMB_X26_Y10_N16 ; 55      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|E_new_inst                                                                                                                                                                                                                                             ; LCFF_X27_Y9_N9     ; 44      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|E_valid                                                                                                                                                                                                                                                ; LCFF_X27_Y12_N19   ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                      ; LCCOMB_X26_Y8_N14  ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|F_valid~0                                                                                                                                                                                                                                              ; LCCOMB_X31_Y12_N22 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                        ; LCFF_X26_Y12_N7    ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                       ; LCFF_X26_Y11_N21   ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|R_src1~19                                                                                                                                                                                                                                              ; LCCOMB_X25_Y11_N8  ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|R_src2_hi~0                                                                                                                                                                                                                                            ; LCCOMB_X23_Y12_N24 ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|W_ienable_reg_nxt~1                                                                                                                                                                                                                                    ; LCCOMB_X22_Y12_N10 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|W_rf_wren                                                                                                                                                                                                                                              ; LCCOMB_X24_Y11_N0  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|W_status_reg_pie_inst_nxt~2                                                                                                                                                                                                                            ; LCCOMB_X27_Y13_N6  ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|W_valid                                                                                                                                                                                                                                                ; LCFF_X27_Y12_N7    ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|av_ld_byte0_data[0]~0                                                                                                                                                                                                                                  ; LCCOMB_X22_Y11_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                  ; LCCOMB_X21_Y13_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                        ; LCCOMB_X22_Y11_N18 ; 26      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|address[8]                                                                                                                                                                                         ; LCFF_X20_Y9_N31    ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:stopwatch_CPU_jtag_debug_module_phy|virtual_state_sdr~0                                 ; LCCOMB_X11_Y13_N2  ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:stopwatch_CPU_jtag_debug_module_phy|virtual_state_uir~0                                 ; LCCOMB_X11_Y13_N6  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jxuir                        ; LCFF_X18_Y13_N7    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|take_action_ocimem_a         ; LCCOMB_X20_Y17_N30 ; 3       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0       ; LCCOMB_X18_Y13_N20 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~1       ; LCCOMB_X18_Y13_N16 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|take_action_ocimem_b         ; LCCOMB_X18_Y13_N26 ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0     ; LCCOMB_X18_Y13_N24 ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|update_jdo_strobe            ; LCFF_X16_Y17_N9    ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[14]~13                          ; LCCOMB_X11_Y13_N4  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[33]~31                          ; LCCOMB_X15_Y16_N26 ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[36]~21                          ; LCCOMB_X15_Y16_N28 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_avalon_reg:the_stopwatch_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                  ; LCCOMB_X21_Y16_N26 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[0]~10                                                                                                                            ; LCCOMB_X18_Y15_N18 ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|ociram_wr_en                                                                                                                             ; LCCOMB_X21_Y16_N28 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_HEX:hex|data[0]~0                                                                                                                                                                                                                                              ; LCCOMB_X25_Y13_N28 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_HEX:hex|data[15]~1                                                                                                                                                                                                                                             ; LCCOMB_X25_Y13_N30 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_HEX:hex|data[22]~8                                                                                                                                                                                                                                             ; LCCOMB_X25_Y13_N10 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_HEX:hex|data[28]~16                                                                                                                                                                                                                                            ; LCCOMB_X25_Y13_N6  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_HEX:hex|readdata[18]~1                                                                                                                                                                                                                                         ; LCCOMB_X27_Y13_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|r_ena~0                                                                                                                                                                            ; LCCOMB_X14_Y12_N8  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                      ; LCCOMB_X12_Y12_N4  ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|wdata[1]~0                                                                                                                                                                         ; LCCOMB_X12_Y12_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                    ; LCCOMB_X12_Y12_N18 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                  ; LCCOMB_X16_Y13_N0  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|fifo_wr                                                                                                                                                                                                                                    ; LCFF_X29_Y13_N29   ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|ien_AE~0                                                                                                                                                                                                                                   ; LCCOMB_X29_Y13_N14 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|r_val~0                                                                                                                                                                                                                                    ; LCCOMB_X19_Y13_N0  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|read_0                                                                                                                                                                                                                                     ; LCFF_X29_Y13_N21   ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                     ; LCCOMB_X16_Y13_N18 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                     ; LCCOMB_X18_Y10_N0  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|wr_rfifo                                                                                                                                                                                                                                   ; LCCOMB_X16_Y13_N10 ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_LEDG:ledg|data[5]~1                                                                                                                                                                                                                                            ; LCCOMB_X25_Y13_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_LEDG:ledg|readdata[1]~1                                                                                                                                                                                                                                        ; LCCOMB_X25_Y17_N12 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_LEDR:ledr|data[6]~0                                                                                                                                                                                                                                            ; LCCOMB_X25_Y13_N8  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_LEDR:ledr|data[9]~2                                                                                                                                                                                                                                            ; LCCOMB_X25_Y13_N18 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_LEDR:ledr|readdata[5]~1                                                                                                                                                                                                                                        ; LCCOMB_X25_Y17_N14 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System|_clk0                                                                                                                                                                                                                 ; PLL_1              ; 1633    ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System|_locked                                                                                                                                                                                                               ; PLL_1              ; 1029    ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|Selector27~6                                                                                                                                                                                                                             ; LCCOMB_X21_Y14_N18 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|Selector34~3                                                                                                                                                                                                                             ; LCCOMB_X14_Y14_N26 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|WideOr16~0                                                                                                                                                                                                                               ; LCCOMB_X14_Y13_N22 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|active_rnw~1                                                                                                                                                                                                                             ; LCCOMB_X14_Y13_N26 ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2                                                                                                                                                                                                                                ; LCCOMB_X21_Y14_N20 ; 18      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[6]~4                                                                                                                                                                                                                              ; LCCOMB_X14_Y14_N14 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_state.000000010                                                                                                                                                                                                                        ; LCFF_X14_Y14_N21   ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|entry_0[40]~0                                                                                                                                        ; LCCOMB_X31_Y13_N16 ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|entry_1[40]~0                                                                                                                                        ; LCCOMB_X31_Y13_N14 ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_SW:sw|readdata[7]~2                                                                                                                                                                                                                                            ; LCCOMB_X27_Y13_N22 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_TIMER:timer|always0~0                                                                                                                                                                                                                                          ; LCCOMB_X29_Y12_N12 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_TIMER:timer|always0~1                                                                                                                                                                                                                                          ; LCCOMB_X29_Y12_N16 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_TIMER:timer|control_wr_strobe                                                                                                                                                                                                                                  ; LCCOMB_X29_Y12_N18 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_wr_strobe                                                                                                                                                                                                                                 ; LCCOMB_X29_Y12_N22 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_wr_strobe                                                                                                                                                                                                                                 ; LCCOMB_X29_Y12_N28 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_TIMER:timer|snap_strobe~0                                                                                                                                                                                                                                      ; LCCOMB_X31_Y11_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                               ; LCCOMB_X32_Y12_N16 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~0                                                                                                                                                                                                                   ; LCCOMB_X32_Y13_N12 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                   ; LCCOMB_X25_Y14_N8  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                       ; LCCOMB_X25_Y14_N6  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 ; LCCOMB_X29_Y14_N30 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|comb~0                                                       ; LCCOMB_X34_Y13_N12 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                     ; LCCOMB_X34_Y13_N24 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0            ; LCCOMB_X34_Y13_N16 ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153                         ; LCCOMB_X33_Y16_N0  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154                         ; LCCOMB_X33_Y16_N2  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155                         ; LCCOMB_X33_Y16_N12 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156                         ; LCCOMB_X33_Y16_N22 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157                         ; LCCOMB_X33_Y16_N24 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158                         ; LCCOMB_X33_Y16_N10 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159                         ; LCCOMB_X33_Y16_N28 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160                         ; LCCOMB_X33_Y16_N30 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                           ; LCCOMB_X33_Y16_N16 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                             ; LCCOMB_X34_Y13_N14 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                             ; LCCOMB_X34_Y13_N22 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                             ; LCCOMB_X34_Y13_N2  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                             ; LCCOMB_X34_Y13_N20 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                             ; LCCOMB_X34_Y13_N30 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                             ; LCCOMB_X34_Y13_N8  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                             ; LCCOMB_X34_Y13_N18 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~8                         ; LCCOMB_X35_Y13_N4  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[0]~0                                                                                                                                                                            ; LCCOMB_X32_Y13_N20 ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; stopwatch:u0|stopwatch_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                  ; LCFF_X32_Y13_N27   ; 75      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------+----------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                             ; Location       ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------+----------------+---------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                     ; JTAG_X1_Y14_N0 ; 183     ; Global Clock         ; GCLK2            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; LCFF_X9_Y9_N19 ; 70      ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; LCFF_X10_Y9_N5 ; 12      ; Global Clock         ; GCLK1            ; --                        ;
; stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System|_clk0                            ; PLL_1          ; 1633    ; Global Clock         ; GCLK3            ; --                        ;
+--------------------------------------------------------------------------------------------------+----------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                  ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System|_locked                                                                                                                                                                                                                                               ; 1029    ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[3]                                                                                                                                                                                                                                                                        ; 93      ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[2]                                                                                                                                                                                                                                                                        ; 93      ;
; stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                                                   ; 78      ;
; stopwatch:u0|stopwatch_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                  ; 75      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0                                     ; 64      ;
; stopwatch:u0|stopwatch_CPU:cpu|E_alu_result~14                                                                                                                                                                                                                                                                        ; 55      ;
; stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                                                       ; 51      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1                                                 ; 49      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0                                                 ; 49      ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                    ; 49      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|jtag_ram_access                                                                                                                                                          ; 46      ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                    ; 46      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                      ; 45      ;
; stopwatch:u0|stopwatch_CPU:cpu|E_new_inst                                                                                                                                                                                                                                                                             ; 44      ;
; stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                                                   ; 44      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_state.000010000                                                                                                                                                                                                                                                        ; 44      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                      ; 43      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                               ; 43      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                           ; 42      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|rd_address                                                                                                                                                                           ; 42      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|entry_0[40]~0                                                                                                                                                                        ; 41      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|entry_1[40]~0                                                                                                                                                                        ; 41      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|active_rnw~1                                                                                                                                                                                                                                                             ; 41      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[4]                                                                                                                                                                                                                                                                                ; 40      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|update_jdo_strobe                                            ; 39      ;
; stopwatch:u0|stopwatch_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[0]~0                                                                                                                                                                                                            ; 39      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:stopwatch_CPU_jtag_debug_module_phy|virtual_state_sdr~0                                                                 ; 39      ;
; stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:hex_avalon_parallel_port_slave_translator|altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                                                                                       ; 37      ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[4]                                                                                                                                                                                                                                                                        ; 37      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|address[8]                                                                                                                                                                                                                         ; 36      ;
; stopwatch:u0|stopwatch_CPU:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                    ; 36      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|take_action_ocimem_b                                         ; 36      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_ld                                                                                                                                                                                                                                                                              ; 35      ;
; stopwatch:u0|stopwatch_CPU:cpu|F_valid~0                                                                                                                                                                                                                                                                              ; 34      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_avalon_reg:the_stopwatch_CPU_nios2_avalon_reg|Equal1~0                                                                                                                                                         ; 33      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                           ; 33      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_logic_op[0]                                                                                                                                                                                                                                                                          ; 33      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_logic_op[1]                                                                                                                                                                                                                                                                          ; 33      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                     ; 32      ;
; stopwatch:u0|stopwatch_TIMER:timer|snap_strobe~0                                                                                                                                                                                                                                                                      ; 32      ;
; stopwatch:u0|stopwatch_TIMER:timer|always0~1                                                                                                                                                                                                                                                                          ; 32      ;
; stopwatch:u0|stopwatch_TIMER:timer|always0~0                                                                                                                                                                                                                                                                          ; 32      ;
; stopwatch:u0|stopwatch_HEX:hex|readdata[18]~1                                                                                                                                                                                                                                                                         ; 32      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                                 ; 32      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_src1~19                                                                                                                                                                                                                                                                              ; 32      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                         ; 32      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[36]                                                      ; 32      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[37]                                                      ; 32      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_state.000000010                                                                                                                                                                                                                                                        ; 32      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[0]~10                                                                                                                                                            ; 31      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_avalon_reg:the_stopwatch_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                                                                                  ; 30      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[23]~1                                                                                                                                                                                                                                                                             ; 29      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                       ; 28      ;
; stopwatch:u0|stopwatch_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                  ; 28      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_logic                                                                                                                                                                                                                                                                           ; 27      ;
; stopwatch:u0|stopwatch_CPU:cpu|E_alu_sub                                                                                                                                                                                                                                                                              ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                           ; 26      ;
; stopwatch:u0|stopwatch_CPU:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                        ; 26      ;
; stopwatch:u0|stopwatch_CPU:cpu|W_valid                                                                                                                                                                                                                                                                                ; 26      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[15]                                                                                                                                                                                                                                                                               ; 24      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[2]                                                                                                                                                                                                                                                                                ; 24      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                           ; 24      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|refresh_request                                                                                                                                                                                                                                                          ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                         ; 23      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[14]                                                                                                                                                                                                                                                                               ; 23      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_src1~18                                                                                                                                                                                                                                                                              ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                          ; 22      ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                      ; 22      ;
; stopwatch:u0|stopwatch_CPU:cpu|W_status_reg_pie_inst_nxt~2                                                                                                                                                                                                                                                            ; 21      ;
; stopwatch:u0|stopwatch_timer_s1_translator:timer_s1_translator|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                           ; 21      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                                                     ; 21      ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                      ; 21      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_state.000000001                                                                                                                                                                                                                                                        ; 21      ;
; stopwatch:u0|stopwatch_CPU:cpu|av_fill_bit~1                                                                                                                                                                                                                                                                          ; 20      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[11]                                                                                                                                                                                                                                                                               ; 20      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0                                            ; 20      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[3]                                                                                                                                                                                                                                                                                ; 20      ;
; stopwatch:u0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                   ; 20      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_test_bench:the_stopwatch_CPU_test_bench|d_write                                                                                                                                                                                                                          ; 20      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                          ; 19      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[21]                                                                                                                                                                                                                                                                               ; 19      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[1]                                                                                                                                                                                                                                                                                ; 19      ;
; stopwatch:u0|stopwatch_CPU:cpu|E_valid                                                                                                                                                                                                                                                                                ; 19      ;
; stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux_001|WideOr1                                                                                                                                                                                                                                                          ; 19      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_state.001000000                                                                                                                                                                                                                                                        ; 19      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|always5~2                                                                                                                                                                                                                                                                ; 18      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[33]~31                                                          ; 18      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[16]                                                                                                                                                                                                                                                                               ; 18      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[0]                                                                                                                                                                                                                                                                                ; 18      ;
; stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                                                       ; 18      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                            ; 18      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|init_done                                                                                                                                                                                                                                                                ; 18      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2                                                 ; 17      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[5]                                                                                                                                                                                                                                                                                ; 17      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                        ; 17      ;
; stopwatch:u0|stopwatch_cmd_xbar_demux:rsp_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                                 ; 17      ;
; stopwatch:u0|stopwatch_cmd_xbar_demux:rsp_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                                 ; 17      ;
; stopwatch:u0|stopwatch_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                ; 17      ;
; stopwatch:u0|stopwatch_CPU:cpu|d_read                                                                                                                                                                                                                                                                                 ; 17      ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[5]                                                                                                                                                                                                                                                                        ; 17      ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                 ; 16      ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                 ; 16      ;
; stopwatch:u0|stopwatch_TIMER:timer|Equal6~3                                                                                                                                                                                                                                                                           ; 16      ;
; stopwatch:u0|stopwatch_TIMER:timer|Equal6~2                                                                                                                                                                                                                                                                           ; 16      ;
; stopwatch:u0|stopwatch_TIMER:timer|Equal6~1                                                                                                                                                                                                                                                                           ; 16      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160                                                         ; 16      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159                                                         ; 16      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158                                                         ; 16      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157                                                         ; 16      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156                                                         ; 16      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155                                                         ; 16      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154                                                         ; 16      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153                                                         ; 16      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr~29                                                              ; 16      ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|read_0                                                                                                                                                                                                                                                                     ; 16      ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                    ; 16      ;
; stopwatch:u0|stopwatch_rsp_xbar_mux:rsp_xbar_mux|src_payload~7                                                                                                                                                                                                                                                        ; 16      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_src2_lo~0                                                                                                                                                                                                                                                                            ; 16      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_data[7]~0                                                                                                                                                                                                                                                              ; 16      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0                                       ; 16      ;
; stopwatch:u0|stopwatch_system_id_control_slave_translator:system_id_control_slave_translator|altera_merlin_slave_translator:system_id_control_slave_translator|read_latency_shift_reg[0]                                                                                                                              ; 16      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|local_read~1                                                                                 ; 16      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|WideOr9~0                                                                                                                                                                                                                                                                ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                             ; 15      ;
; stopwatch:u0|stopwatch_rsp_xbar_mux_001:rsp_xbar_mux_001|src_payload~11                                                                                                                                                                                                                                               ; 15      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[34]                                                      ; 15      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                            ; 15      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[12]                                                                                                                                                                                                                                                                               ; 15      ;
; stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:ledr_avalon_parallel_port_slave_translator|altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                                                                                      ; 15      ;
; stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:sw_avalon_parallel_port_slave_translator|altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                                                                                        ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                             ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                             ; 14      ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                   ; 14      ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[25]~25                                                                                                                                                                                                                                                                    ; 14      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[13]                                                                                                                                                                                                                                                                               ; 14      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                           ; 14      ;
; stopwatch:u0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid                                                                                                                                                                                                           ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                      ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                             ; 13      ;
; stopwatch:u0|stopwatch_cmd_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                                                                                                       ; 13      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                       ; 13      ;
; stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:ledg_avalon_parallel_port_slave_translator|altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                                                                                      ; 13      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                            ; 13      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                       ; 13      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[14]~13                                                          ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                             ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                     ; 12      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[6]~4                                                                                                                                                                                                                                                              ; 12      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                           ; 12      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                           ; 12      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                           ; 12      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                       ; 12      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                           ; 12      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                           ; 12      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                           ; 12      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_state.011                                                                                                                                                                                                                                                              ; 12      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_state.000                                                                                                                                                                                                                                                              ; 12      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|pending~10                                                                                                                                                                                                                                                               ; 12      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_state.000001000                                                                                                                                                                                                                                                        ; 12      ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|r_val~0                                                                                                                                                                                                                                                                    ; 11      ;
; stopwatch:u0|stopwatch_system_id_control_slave_translator:system_id_control_slave_translator|altera_merlin_slave_translator:system_id_control_slave_translator|av_readdata_pre[30]                                                                                                                                    ; 11      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~1                                       ; 11      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[7]                                                                                                                                                                                                                                                                                ; 11      ;
; stopwatch:u0|stopwatch_CPU:cpu|Equal2~2                                                                                                                                                                                                                                                                               ; 11      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; 11      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_br_cmp                                                                                                                                                                                                                                                                          ; 11      ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                   ; 11      ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                           ; 11      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|Equal0~3                                                                                                                                                                                                                                                                 ; 11      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_state.101                                                                                                                                                                                                                                                              ; 11      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|WideOr0~1                                                                                    ; 11      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|WideOr0~0                                                                                    ; 11      ;
; stopwatch:u0|stopwatch_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                 ; 11      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_state.000000100                                                                                                                                                                                                                                                        ; 11      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_state.100000000                                                                                                                                                                                                                                                        ; 11      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_addr[6]~2                                                                                                                                                                                                                                                              ; 11      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|Equal1~0                                                                                                                                                                             ; 11      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|entries[0]                                                                                                                                                                           ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                           ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                       ; 10      ;
; stopwatch:u0|stopwatch_LEDR:ledr|readdata[5]~1                                                                                                                                                                                                                                                                        ; 10      ;
; stopwatch:u0|stopwatch_SW:sw|readdata[7]~2                                                                                                                                                                                                                                                                            ; 10      ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                       ; 10      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[8]                                                                                                                                                                                                                                                                                ; 10      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_jmp_direct                                                                                                                                                                                                                                                                      ; 10      ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[6]                                                                                                                                                                                                                                                                                ; 10      ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:ledg_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1                             ; 10      ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_rdctl_inst                                                                                                                                                                                                                                                                      ; 10      ;
; stopwatch:u0|stopwatch_CPU:cpu|Equal132~0                                                                                                                                                                                                                                                                             ; 10      ;
; stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:bd_avalon_parallel_port_slave_translator|altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                                                                                        ; 10      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|waitrequest                                                                                                                                                              ; 10      ;
; stopwatch:u0|stopwatch_cmd_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                                                                                                       ; 10      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_state.010                                                                                                                                                                                                                                                              ; 10      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_addr[11]                                                                                                                                                                                                                                                               ; 10      ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|entries[1]                                                                                                                                                                           ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                       ; 9       ;
; ~GND                                                                                                                                                                                                                                                                                                                  ; 9       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|cp_ready~2                                                                                   ; 9       ;
; stopwatch:u0|stopwatch_CPU:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                                        ; 9       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                            ; 9       ;
; stopwatch:u0|stopwatch_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                         ; 9       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                              ; 9       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_count[1]                                                                                                                                                                                                                                                               ; 9       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_state.010000000                                                                                                                                                                                                                                                        ; 9       ;
; stopwatch:u0|stopwatch_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                           ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                             ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                 ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                       ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[15]                                                                                                                                                                                                                                                              ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[14]                                                                                                                                                                                                                                                              ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[13]                                                                                                                                                                                                                                                              ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[12]                                                                                                                                                                                                                                                              ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[11]                                                                                                                                                                                                                                                              ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[10]                                                                                                                                                                                                                                                              ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[9]                                                                                                                                                                                                                                                               ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[8]                                                                                                                                                                                                                                                               ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[7]                                                                                                                                                                                                                                                               ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[6]                                                                                                                                                                                                                                                               ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[5]                                                                                                                                                                                                                                                               ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[4]                                                                                                                                                                                                                                                               ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[3]                                                                                                                                                                                                                                                               ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[2]                                                                                                                                                                                                                                                               ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[1]                                                                                                                                                                                                                                                               ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_data[0]                                                                                                                                                                                                                                                               ; 8       ;
; stopwatch:u0|stopwatch_addr_router_001:addr_router_001|Equal4~2                                                                                                                                                                                                                                                       ; 8       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|wdata[1]~0                                                                                                                                                                                                         ; 8       ;
; stopwatch:u0|stopwatch_LEDG:ledg|readdata[1]~1                                                                                                                                                                                                                                                                        ; 8       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                             ; 8       ;
; stopwatch:u0|stopwatch_CPU:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                  ; 8       ;
; stopwatch:u0|stopwatch_CPU:cpu|av_ld_byte0_data[0]~0                                                                                                                                                                                                                                                                  ; 8       ;
; stopwatch:u0|stopwatch_rsp_xbar_mux_001:rsp_xbar_mux_001|src_payload~0                                                                                                                                                                                                                                                ; 8       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|write                                                                                                                                                                                                                              ; 8       ;
; stopwatch:u0|stopwatch_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|uav_write~0                                                                                                                                                                   ; 8       ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_break                                                                                                                                                                                                                                                                           ; 8       ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                       ; 8       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[0]                                                                                                                                                                                                                                                                              ; 8       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                             ; 8       ;
; stopwatch:u0|stopwatch_HEX:hex|data[28]~16                                                                                                                                                                                                                                                                            ; 8       ;
; stopwatch:u0|stopwatch_HEX:hex|data[22]~8                                                                                                                                                                                                                                                                             ; 8       ;
; stopwatch:u0|stopwatch_HEX:hex|data[15]~1                                                                                                                                                                                                                                                                             ; 8       ;
; stopwatch:u0|stopwatch_HEX:hex|data[0]~0                                                                                                                                                                                                                                                                              ; 8       ;
; stopwatch:u0|stopwatch_HEX:hex|always2~1                                                                                                                                                                                                                                                                              ; 8       ;
; stopwatch:u0|stopwatch_LEDR:ledr|data[6]~0                                                                                                                                                                                                                                                                            ; 8       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[3]                                                                                                                                                                                                                                                                         ; 8       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[2]                                                                                                                                                                                                                                                                         ; 8       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[1]                                                                                                                                                                                                                                                                         ; 8       ;
; stopwatch:u0|stopwatch_LEDG:ledg|data[5]~1                                                                                                                                                                                                                                                                            ; 8       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[0]                                                                                                                                                                                                                                                                         ; 8       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|m0_write~1                                                                                   ; 8       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|Equal0~0                                                                                                                                                                             ; 8       ;
; stopwatch:u0|stopwatch_CPU:cpu|i_read                                                                                                                                                                                                                                                                                 ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                       ; 7       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|f_select                                                                                                                                                                                                                                                                 ; 7       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                             ; 7       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                             ; 7       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                             ; 7       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                  ; 7       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                             ; 7       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                  ; 7       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                             ; 7       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[25]~26                                                                                                                                                                                                                                                                    ; 7       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                             ; 7       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                  ; 7       ;
; stopwatch:u0|stopwatch_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|uav_read~0                                                                                                                                                                    ; 7       ;
; stopwatch:u0|stopwatch_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|out_endofpacket~0                                                                                                                                                                                                        ; 7       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                             ; 7       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonAReg[3]                                                                                                                                                               ; 7       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonAReg[4]                                                                                                                                                               ; 7       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonAReg[2]                                                                                                                                                               ; 7       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_count[1]                                                                                                                                                                                                                                                               ; 7       ;
; stopwatch:u0|stopwatch_cmd_xbar_demux_001:cmd_xbar_demux_001|sink_ready~3                                                                                                                                                                                                                                             ; 7       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; 7       ;
; stopwatch:u0|stopwatch_CPU:cpu|av_ld_getting_data~6                                                                                                                                                                                                                                                                   ; 7       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                       ; 7       ;
; stopwatch:u0|stopwatch_HEX:hex|always2~0                                                                                                                                                                                                                                                                              ; 7       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:stopwatch_CPU_jtag_debug_module_phy|virtual_state_cdr                                                                   ; 7       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_state.000100000                                                                                                                                                                                                                                                        ; 7       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[6]                                                                                                                                                                                                                                                                        ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                             ; 6       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                     ; 6       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                     ; 6       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_wr_strobe~2                                                                                                                                                                                                                                                               ; 6       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                         ; 6       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|fifo_rd~0                                                                                                                                                                                                                                                                  ; 6       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                                                                                          ; 6       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_ctrl_b_is_dst~1                                                                                                                                                                                                                                                                      ; 6       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                       ; 6       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_ctrl_shift_logical~0                                                                                                                                                                                                                                                                 ; 6       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_ctrl_exception~5                                                                                                                                                                                                                                                                     ; 6       ;
; stopwatch:u0|stopwatch_CPU:cpu|Equal2~4                                                                                                                                                                                                                                                                               ; 6       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~8                                                         ; 6       ;
; stopwatch:u0|stopwatch_CPU:cpu|R_valid                                                                                                                                                                                                                                                                                ; 6       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|Equal0~0                                                                                                                                                                 ; 6       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:bd_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                           ; 6       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:system_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                 ; 6       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[10]                                                                                                                                                                                                                                                                        ; 6       ;
; stopwatch:u0|stopwatch_LEDR:ledr|always2~0                                                                                                                                                                                                                                                                            ; 6       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[7]                                                                                                                                                                                                                                                                         ; 6       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[6]                                                                                                                                                                                                                                                                         ; 6       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[5]                                                                                                                                                                                                                                                                         ; 6       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[4]                                                                                                                                                                                                                                                                         ; 6       ;
; stopwatch:u0|stopwatch_addr_router_001:addr_router_001|Equal8~3                                                                                                                                                                                                                                                       ; 6       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                        ; 6       ;
; stopwatch:u0|stopwatch_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                            ; 6       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|f_pop                                                                                                                                                                                                                                                                    ; 6       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0]                                                                                          ; 6       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[7]                                                                                                                                                                                                                                                                        ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                 ; 5       ;
; stopwatch:u0|stopwatch_TIMER:timer|control_wr_strobe                                                                                                                                                                                                                                                                  ; 5       ;
; stopwatch:u0|stopwatch_addr_router_001:addr_router_001|Equal3~3                                                                                                                                                                                                                                                       ; 5       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_next~19                                                                                                                                                                                                                                                                ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|av_fill_bit~0                                                                                                                                                                                                                                                                          ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_ld_signed                                                                                                                                                                                                                                                                       ; 5       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]                                                  ; 5       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]                                                  ; 5       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]                                                  ; 5       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                                  ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[17]                                                      ; 5       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                       ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[15]                                                                                                                                                                                                                                                                        ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                    ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_avalon_reg:the_stopwatch_CPU_nios2_avalon_reg|Equal0~2                                                                                                                                                         ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_ctrl_crst~0                                                                                                                                                                                                                                                                          ; 5       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]                                                  ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|Equal2~3                                                                                                                                                                                                                                                                               ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|hbreak_req~0                                                                                                                                                                                                                                                                           ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                       ; 5       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                                  ; 5       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid                                              ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|jupdate~0                                                                                                                                                                                                          ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|td_shift~6                                                                                                                                                                                                         ; 5       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_count[2]                                                                                                                                                                                                                                                               ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_arith_result[1]~1                                                                                                                                                                                                                                                                    ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[1]                                                                                                                                                                                                                                                                              ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_arith_result[0]~0                                                                                                                                                                                                                                                                    ; 5       ;
; stopwatch:u0|stopwatch_timer_s1_translator:timer_s1_translator|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                             ; 5       ;
; stopwatch:u0|stopwatch_addr_router_001:addr_router_001|src_channel[3]~2                                                                                                                                                                                                                                               ; 5       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                            ; 5       ;
; stopwatch:u0|stopwatch_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                 ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[14]                                                                                                                                                                                                                                                                        ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[13]                                                                                                                                                                                                                                                                        ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[12]                                                                                                                                                                                                                                                                        ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[11]                                                                                                                                                                                                                                                                        ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[9]                                                                                                                                                                                                                                                                         ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[8]                                                                                                                                                                                                                                                                         ; 5       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:ledg_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0                             ; 5       ;
; stopwatch:u0|stopwatch_addr_router_001:addr_router_001|src_channel[1]~0                                                                                                                                                                                                                                               ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                        ; 5       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|pending                                                                                                                                                                                                                                                                  ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4]                                                                                          ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5]                                                                                          ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1]                                                                                          ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2]                                                                                          ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0]                                                                                          ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3]                                                                                          ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1]                                                                                          ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2]                                                                                          ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3]                                                                                          ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4]                                                                                          ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5]                                                                                          ; 5       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                        ; 5       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[11]                                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~18                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                      ; 4       ;
; stopwatch:u0|stopwatch_TIMER:timer|Equal6~4                                                                                                                                                                                                                                                                           ; 4       ;
; stopwatch:u0|stopwatch_BD:bd|readdata[0]~1                                                                                                                                                                                                                                                                            ; 4       ;
; stopwatch:u0|stopwatch_TIMER:timer|Equal6~0                                                                                                                                                                                                                                                                           ; 4       ;
; stopwatch:u0|stopwatch_TIMER:timer|Equal0~10                                                                                                                                                                                                                                                                          ; 4       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]                                                  ; 4       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]                                                  ; 4       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]                                                 ; 4       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                                                 ; 4       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]                                                 ; 4       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                                 ; 4       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                 ; 4       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]                                                 ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_wrctl_inst                                                                                                                                                                                                                                                                      ; 4       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                                  ; 4       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]                                                  ; 4       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0                                                          ; 4       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_count[0]                                                                                                                                                                                                                                                               ; 4       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_refs[0]                                                                                                                                                                                                                                                                ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|Equal2~6                                                                                                                                                                                                                                                                               ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[17]                                                                                                                                                                                                                                                                               ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[18]                                                                                                                                                                                                                                                                               ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[19]                                                                                                                                                                                                                                                                               ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[20]                                                                                                                                                                                                                                                                               ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[25]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[26]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[27]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[28]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[29]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[30]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|Equal101~0                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|Equal2~1                                                                                                                                                                                                                                                                               ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[23]~0                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:bd_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                           ; 4       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; 4       ;
; stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                                       ; 4       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1                                                         ; 4       ;
; stopwatch:u0|stopwatch_cmd_xbar_demux:cmd_xbar_demux|src0_valid~0                                                                                                                                                                                                                                                     ; 4       ;
; stopwatch:u0|stopwatch_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                   ; 4       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                       ; 4       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|rvalid0                                                                                                                                                                                                            ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|ir[0]                                                        ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|enable_action_strobe                                         ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|ir[1]                                                        ; 4       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_count[0]~0                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|av_waitrequest~1                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[2]                                                                                                                                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[3]                                                                                                                                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[4]                                                                                                                                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[1]                                                                                                                                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[0]                                                                                                                                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_cmd_xbar_demux_001:cmd_xbar_demux_001|WideOr0~4                                                                                                                                                                                                                                                ; 4       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sw_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                           ; 4       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; 4       ;
; stopwatch:u0|stopwatch_addr_router_001:addr_router_001|Equal7~0                                                                                                                                                                                                                                                       ; 4       ;
; stopwatch:u0|stopwatch_timer_s1_translator:timer_s1_translator|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_system_id_control_slave_translator:system_id_control_slave_translator|altera_merlin_slave_translator:system_id_control_slave_translator|wait_latency_counter[0]                                                                                                                                ; 4       ;
; stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~0                                                                                                                                                                                                                                                   ; 4       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                           ; 4       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                    ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:stopwatch_CPU_jtag_debug_module_phy|virtual_state_uir~0                                                                 ; 4       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:hex_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; 4       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:ledr_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; 4       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:ledg_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; 4       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_state.111                                                                                                                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|WideOr0~2                                                                                    ; 4       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|always2~4                                                                                                                                                                            ; 4       ;
; stopwatch:u0|stopwatch_addr_router:addr_router|Equal0~4                                                                                                                                                                                                                                                               ; 4       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|Selector25~5                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|Mux37~0                                                            ; 4       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|WideOr16~0                                                                                                                                                                                                                                                               ; 4       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|rd_data[40]~1                                                                                                                                                                        ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[31]                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonARegAddrInc[8]~16                                                                                                                                                     ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_b_module:stopwatch_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_88g1:auto_generated|q_b[1]                                                                                                                                                     ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_b_module:stopwatch_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_88g1:auto_generated|q_b[2]                                                                                                                                                     ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_b_module:stopwatch_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_88g1:auto_generated|q_b[3]                                                                                                                                                     ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_b_module:stopwatch_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_88g1:auto_generated|q_b[4]                                                                                                                                                     ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_b_module:stopwatch_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_88g1:auto_generated|q_b[5]                                                                                                                                                     ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_b_module:stopwatch_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_88g1:auto_generated|q_b[6]                                                                                                                                                     ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_b_module:stopwatch_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_88g1:auto_generated|q_b[7]                                                                                                                                                     ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_b_module:stopwatch_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_88g1:auto_generated|q_b[0]                                                                                                                                                     ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[2]                                                                                                                                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[3]                                                                                                                                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[4]                                                                                                                                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[5]                                                                                                                                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[6]                                                                                                                                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[7]                                                                                                                                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[8]                                                                                                                                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[9]                                                                                                                                                                                                                                                                              ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[10]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[11]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[12]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[13]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[14]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[15]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[16]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[17]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[18]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[19]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[20]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[21]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[22]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[23]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[24]                                                                                                                                                                                                                                                                             ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[8]                                                                                                                                                                                                                                                                        ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[9]                                                                                                                                                                                                                                                                        ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[10]                                                                                                                                                                                                                                                                       ; 4       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[12]                                                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7                                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[23]                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[24]                                                      ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|counter_is_running                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|force_reload                                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_oci_debug:the_stopwatch_CPU_nios2_oci_debug|monitor_error                                                                                                                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[18]                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[19]                                                      ; 3       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                   ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_avalon_reg:the_stopwatch_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|read_mux_out~0                                                                                                                                                                                                                                                                     ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[23]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|td_shift~11                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[31]                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[30]                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[29]                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|writedata[1]                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_ctrl_implicit_dst_eretaddr~2                                                                                                                                                                                                                                                         ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_dst_regnum[2]~0                                                                                                                                                                                                                                                                      ; 3       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_avalon_reg:the_stopwatch_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|take_action_ocimem_a                                         ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[20]                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[21]                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_bstatus_reg                                                                                                                                                                                                                                                                          ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_estatus_reg                                                                                                                                                                                                                                                                          ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|timeout_occurred                                                                                                                                                                                                                                                                   ; 3       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                       ; 3       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|rst2                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|r_val                                                                                                                                                                                                                                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[25]                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_avalon_reg:the_stopwatch_CPU_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|address[0]                                                                                                                                                                                                                         ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|writedata[0]                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|debugaccess                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[27]                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[28]                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[26]                                                      ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_count[0]~1                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_refs[1]                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_refs[2]                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[22]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[23]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[9]                                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[24]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[10]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[25]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_iw[26]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_br_nxt~0                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src1[31]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|Equal2~5                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_ctrl_break~0                                                                                                                                                                                                                                                                         ; 3       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|Equal2~0                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_force_src2_zero                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_system_id_control_slave_translator:system_id_control_slave_translator|altera_merlin_slave_translator:system_id_control_slave_translator|wait_latency_counter[0]~0                                                                                                                              ; 3       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; 3       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:system_id_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                 ; 3       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sw_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                           ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|read                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                 ; 3       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                   ; 3       ;
; stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux|WideOr1                                                                                                                                                                                                                                                              ; 3       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                            ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                   ; 3       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_oci_debug:the_stopwatch_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[35]                                                      ; 3       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:hex_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; 3       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:ledr_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; 3       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:ledg_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_st                                                                                                                                                                                                                                                                              ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[5]                                                                                                                                                                                                                                                                              ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[6]                                                                                                                                                                                                                                                                              ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[7]                                                                                                                                                                                                                                                                              ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[8]                                                                                                                                                                                                                                                                              ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[9]                                                                                                                                                                                                                                                                              ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[10]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[11]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[12]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[13]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[14]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[15]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc_sel_nxt~0                                                                                                                                                                                                                                                                         ; 3       ;
; stopwatch:u0|stopwatch_SW:sw|readdata[7]~0                                                                                                                                                                                                                                                                            ; 3       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3                                                    ; 3       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0                                                      ; 3       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|cp_ready                                                                                     ; 3       ;
; stopwatch:u0|stopwatch_system_id_control_slave_translator:system_id_control_slave_translator|altera_merlin_slave_translator:system_id_control_slave_translator|wait_latency_counter[1]                                                                                                                                ; 3       ;
; stopwatch:u0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0                                                                                                                                                                                          ; 3       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                            ; 3       ;
; stopwatch:u0|stopwatch_cmd_xbar_demux:cmd_xbar_demux|src1_valid~0                                                                                                                                                                                                                                                     ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_count[0]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|Selector35~0                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[22]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[21]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[20]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[19]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[18]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[17]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[16]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_LEDG:ledg|data~8                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_LEDG:ledg|data~7                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_LEDG:ledg|data~6                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_LEDG:ledg|data~5                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_LEDG:ledg|data~4                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_LEDG:ledg|data~3                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_LEDG:ledg|data~2                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_LEDG:ledg|data~0                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|WideOr6~0                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|i_state.001                                                                                                                                                                                                                                                              ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[3]                                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|wr_address                                                                                                                                                                           ; 3       ;
; stopwatch:u0|stopwatch_addr_router_001:addr_router_001|Equal8~5                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_addr_router_001:addr_router_001|Equal0~1                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_addr_router_001:addr_router_001|Equal0~0                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux_001|src_valid~0                                                                                                                                                                                                                                                      ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[9]                                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|Selector24~0                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|WideOr8~0                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|m_next.010000000                                                                                                                                                                                                                                                         ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|Selector25~4                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|active_cs_n                                                                                                                                                                                                                                                              ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|rd_data[39]~2                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|rd_data[26]~0                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|active_rnw                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[15]                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[7]                                                              ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[24]                                                                                                                                                              ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[31]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[30]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[29]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[28]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[27]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[26]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[25]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[24]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[17]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[16]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[23]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[22]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[21]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[20]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[19]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[18]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[13]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[12]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[15]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[14]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[11]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[10]                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[9]                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[8]                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[7]                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[5]                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[4]                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[6]                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[3]                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[2]                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[1]                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_TIMER:timer|internal_counter[0]                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[31]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[30]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[0]                                                                                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|av_ld_byte1_data[7]                                                                                                                                                                                                                                                                    ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[35]                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[25]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[25]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[26]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[27]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[28]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[29]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[30]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_oci_debug:the_stopwatch_CPU_nios2_oci_debug|jtag_break                                                                                                                                                         ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[6]                                                                                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[5]                                                                                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[4]                                                                                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[2]                                                                                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[7]                                                                                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[8]                                                                                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                                                                  ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[13]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[16]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[17]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[18]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[20]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[21]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                                                 ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[16]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[17]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[18]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[19]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[20]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[21]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[22]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[23]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_src2[24]                                                                                                                                                                                                                                                                             ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[30]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[29]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[28]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[27]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[26]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[25]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|d_writedata[24]                                                                                                                                                                                                                                                                        ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[6]                                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[5]                                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[4]                                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[2]                                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[1]                                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[0]                                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[8]                                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[7]                                                                                                                                                                                                                                                                                ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[13]                                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[14]                                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[15]                                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[16]                                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[17]                                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[18]                                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[19]                                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[20]                                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[21]                                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[22]                                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[23]                                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_alu_result[24]                                                                                                                                                                                                                                                                       ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[10]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[11]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[12]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[13]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[14]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[15]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[16]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[17]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[18]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[19]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|F_pc[20]                                                                                                                                                                                                                                                                               ; 3       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[0]                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~5                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~9                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_wr_dst_reg~7                                                                                                                                                                                                                                                                         ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4                                                    ; 2       ;
; stopwatch:u0|stopwatch_ledg_avalon_parallel_port_slave_translator:sw_avalon_parallel_port_slave_translator|altera_merlin_slave_translator:ledg_avalon_parallel_port_slave_translator|read_latency_shift_reg~2                                                                                                         ; 2       ;
; stopwatch:u0|stopwatch_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|stopwatch_SDRAM_CTRL_input_efifo_module:the_stopwatch_SDRAM_CTRL_input_efifo_module|always2~5                                                                                                                                                                            ; 2       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~62                                                                ; 2       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~61                                                                ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[11]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[12]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[13]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[10]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[14]                                                             ; 2       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~60                                                                ; 2       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~57                                                                ; 2       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~56                                                                ; 2       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~55                                                                ; 2       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~54                                                                ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[9]                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[11]                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[12]                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[13]                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[10]                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[15]                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[14]                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[9]                                                       ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[16]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[24]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[8]                                                       ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[8]                                                              ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                        ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[22]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[23]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[9]                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[10]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[7]                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[13]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[15]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[14]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[6]                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[22]                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[21]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[23]                                                             ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                            ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[16]                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[17]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                        ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_oci_debug:the_stopwatch_CPU_nios2_oci_debug|resetlatch                                                                                                                                                         ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[31]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[30]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[28]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[7]                                                       ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|control_register[1]                                                                                                                                                                                                                                                                ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                                                                                                                     ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[19]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[20]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[22]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[19]                                                             ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|jupdate1                                                                                                                                                                                                           ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[15]                                                                                                                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[14]                                                                                                                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[13]                                                                                                                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[12]                                                                                                                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[11]                                                                                                                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[10]                                                                                                                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[9]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[8]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[1]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[0]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[7]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[6]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[5]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[4]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[3]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_h_register[2]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[13]                                                                                                                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[12]                                                                                                                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[15]                                                                                                                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[14]                                                                                                                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[11]                                                                                                                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[10]                                                                                                                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[9]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[8]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[7]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[5]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[4]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[6]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[3]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[2]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[1]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_TIMER:timer|period_l_register[0]                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_oci_debug:the_stopwatch_CPU_nios2_oci_debug|monitor_go                                                                                                                                                         ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[16]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[18]                                                             ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|woverflow~0                                                                                                                                                                                                                                                                ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                        ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|t_ena~0                                                                                                                                                                                                            ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|always2~0                                                                                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|write1                                                                                                                                                                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[33]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[32]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[30]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[26]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[27]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[29]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|MonDReg[25]                                                                                                                                                              ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[6]                                                       ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[6]                                                              ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                                                                                                  ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                                                                                         ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_shift_rot_fill_bit~0                                                                                                                                                                                                                                                                 ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_rf_wr_data[31]~34                                                                                                                                                                                                                                                                    ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|av_ld_byte3_data[7]                                                                                                                                                                                                                                                                    ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|writedata[3]                                                                                                                                                                                                                       ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[20]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[21]                                                             ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                                                                       ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_ienable_reg_nxt~1                                                                                                                                                                                                                                                                    ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[17]                                                             ; 2       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1                                                          ; 2       ;
; stopwatch:u0|stopwatch_sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                            ; 2       ;
; stopwatch:u0|stopwatch_SDRAM_CTRL:sdram_ctrl|za_valid                                                                                                                                                                                                                                                                 ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|alt_jtag_atlantic:stopwatch_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[25]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[33]                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[32]                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[27]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[28]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[34]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[26]                                                             ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[36]~21                                                          ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_sysclk:the_stopwatch_CPU_jtag_debug_module_sysclk|jdo[5]                                                       ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_jtag_debug_module_wrapper:the_stopwatch_CPU_jtag_debug_module_wrapper|stopwatch_CPU_jtag_debug_module_tck:the_stopwatch_CPU_jtag_debug_module_tck|sr[5]                                                              ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[30]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|E_control_rd_data[0]~0                                                                                                                                                                                                                                                                 ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_dst_regnum[2]~6                                                                                                                                                                                                                                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_dst_regnum[1]~5                                                                                                                                                                                                                                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_dst_regnum[3]~3                                                                                                                                                                                                                                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_dst_regnum[4]~2                                                                                                                                                                                                                                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_dst_regnum[0]~1                                                                                                                                                                                                                                                                      ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_ctrl_implicit_dst_eretaddr~1                                                                                                                                                                                                                                                         ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_rf_wr_data[15]~33                                                                                                                                                                                                                                                                    ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|out_data[8]~9                                                                                                                                                                                                ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                  ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                                                                                                                           ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|out_data[9]~8                                                                                                                                                                                                ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                  ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                                                                                                                           ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|out_data[10]~7                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                 ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|W_rf_wr_data[23]~32                                                                                                                                                                                                                                                                    ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                                                                                                                           ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|out_data[12]~6                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                 ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|out_data[13]~5                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                 ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[16]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|out_data[11]~4                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                 ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|out_data[15]~3                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                 ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|out_data[14]~2                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                 ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                                                                                                                          ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[5]                                                                                                                                           ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|D_ctrl_force_src2_zero~2                                                                                                                                                                                                                                                               ; 2       ;
; stopwatch:u0|stopwatch_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                                                                                                                           ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_oci_debug:the_stopwatch_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_oci_debug:the_stopwatch_CPU_nios2_oci_debug|break_on_reset                                                                                                                                                     ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                            ; 2       ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_avalon_reg:the_stopwatch_CPU_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                   ; 2       ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|av_readdata[8]~0                                                                                                                                                                                                                                                           ; 2       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------+--------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                                       ; Location                 ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------+--------------------------+----------------------+-----------------+-----------------+
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_nios2_oci:the_stopwatch_CPU_nios2_oci|stopwatch_CPU_nios2_ocimem:the_stopwatch_CPU_nios2_ocimem|stopwatch_CPU_ociram_sp_ram_module:stopwatch_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bl71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 2    ; stopwatch_CPU_ociram_default_contents.mif ; M4K_X17_Y14, M4K_X17_Y15 ; Don't care           ; Don't care      ; Don't care      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_a_module:stopwatch_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_78g1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; stopwatch_CPU_rf_ram_a.mif                ; M4K_X17_Y11              ; Don't care           ; Don't care      ; Don't care      ;
; stopwatch:u0|stopwatch_CPU:cpu|stopwatch_CPU_register_bank_b_module:stopwatch_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_88g1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; stopwatch_CPU_rf_ram_b.mif                ; M4K_X17_Y12              ; Don't care           ; Don't care      ; Don't care      ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_r:the_stopwatch_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                      ; M4K_X17_Y16              ; Don't care           ; Don't care      ; Don't care      ;
; stopwatch:u0|stopwatch_JTAG_UART:jtag_uart|stopwatch_JTAG_UART_scfifo_w:the_stopwatch_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                      ; M4K_X17_Y10              ; Don't care           ; Don't care      ; Don't care      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------+--------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 4,172 / 54,004 ( 8 % ) ;
; C16 interconnects           ; 40 / 2,100 ( 2 % )     ;
; C4 interconnects            ; 2,411 / 36,000 ( 7 % ) ;
; Direct links                ; 504 / 54,004 ( < 1 % ) ;
; Global clocks               ; 4 / 16 ( 25 % )        ;
; Local interconnects         ; 1,324 / 18,752 ( 7 % ) ;
; R24 interconnects           ; 68 / 1,900 ( 4 % )     ;
; R4 interconnects            ; 2,946 / 46,920 ( 6 % ) ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.97) ; Number of LABs  (Total = 212) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 14                            ;
; 2                                           ; 8                             ;
; 3                                           ; 2                             ;
; 4                                           ; 1                             ;
; 5                                           ; 3                             ;
; 6                                           ; 2                             ;
; 7                                           ; 2                             ;
; 8                                           ; 1                             ;
; 9                                           ; 4                             ;
; 10                                          ; 6                             ;
; 11                                          ; 6                             ;
; 12                                          ; 3                             ;
; 13                                          ; 8                             ;
; 14                                          ; 20                            ;
; 15                                          ; 33                            ;
; 16                                          ; 99                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.38) ; Number of LABs  (Total = 212) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 130                           ;
; 1 Clock                            ; 195                           ;
; 1 Clock enable                     ; 85                            ;
; 1 Sync. clear                      ; 14                            ;
; 1 Sync. load                       ; 31                            ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 41                            ;
; 2 Clocks                           ; 7                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.72) ; Number of LABs  (Total = 212) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 3                             ;
; 2                                            ; 13                            ;
; 3                                            ; 2                             ;
; 4                                            ; 3                             ;
; 5                                            ; 0                             ;
; 6                                            ; 2                             ;
; 7                                            ; 0                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 1                             ;
; 12                                           ; 2                             ;
; 13                                           ; 3                             ;
; 14                                           ; 1                             ;
; 15                                           ; 1                             ;
; 16                                           ; 11                            ;
; 17                                           ; 8                             ;
; 18                                           ; 5                             ;
; 19                                           ; 6                             ;
; 20                                           ; 10                            ;
; 21                                           ; 9                             ;
; 22                                           ; 15                            ;
; 23                                           ; 18                            ;
; 24                                           ; 13                            ;
; 25                                           ; 17                            ;
; 26                                           ; 18                            ;
; 27                                           ; 11                            ;
; 28                                           ; 11                            ;
; 29                                           ; 8                             ;
; 30                                           ; 3                             ;
; 31                                           ; 3                             ;
; 32                                           ; 10                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.28) ; Number of LABs  (Total = 212) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 15                            ;
; 2                                               ; 12                            ;
; 3                                               ; 3                             ;
; 4                                               ; 7                             ;
; 5                                               ; 11                            ;
; 6                                               ; 10                            ;
; 7                                               ; 16                            ;
; 8                                               ; 17                            ;
; 9                                               ; 21                            ;
; 10                                              ; 14                            ;
; 11                                              ; 19                            ;
; 12                                              ; 17                            ;
; 13                                              ; 11                            ;
; 14                                              ; 4                             ;
; 15                                              ; 7                             ;
; 16                                              ; 15                            ;
; 17                                              ; 2                             ;
; 18                                              ; 2                             ;
; 19                                              ; 3                             ;
; 20                                              ; 0                             ;
; 21                                              ; 2                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
; 24                                              ; 0                             ;
; 25                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.43) ; Number of LABs  (Total = 212) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 7                             ;
; 3                                            ; 7                             ;
; 4                                            ; 7                             ;
; 5                                            ; 6                             ;
; 6                                            ; 6                             ;
; 7                                            ; 2                             ;
; 8                                            ; 5                             ;
; 9                                            ; 4                             ;
; 10                                           ; 4                             ;
; 11                                           ; 5                             ;
; 12                                           ; 5                             ;
; 13                                           ; 6                             ;
; 14                                           ; 9                             ;
; 15                                           ; 8                             ;
; 16                                           ; 6                             ;
; 17                                           ; 6                             ;
; 18                                           ; 11                            ;
; 19                                           ; 10                            ;
; 20                                           ; 10                            ;
; 21                                           ; 11                            ;
; 22                                           ; 15                            ;
; 23                                           ; 10                            ;
; 24                                           ; 8                             ;
; 25                                           ; 5                             ;
; 26                                           ; 4                             ;
; 27                                           ; 7                             ;
; 28                                           ; 7                             ;
; 29                                           ; 4                             ;
; 30                                           ; 1                             ;
; 31                                           ; 13                            ;
; 32                                           ; 0                             ;
; 33                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C20F484C7 for design "stopwatch"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System|pll" as Cyclone II PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System|_clk0 port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System|_clk1 port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C15AF484C7 is compatible
    Info (176445): Device EP2C35F484C7 is compatible
    Info (176445): Device EP2C50F484C7 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location C4
    Info (169125): Pin ~nCSO~ is reserved at location C3
    Info (169125): Pin ~LVDS91p/nCEO~ is reserved at location W20
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins
    Info (169086): Pin DRAM_DQ[0] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[1] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[2] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[3] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[4] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[5] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[6] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[7] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[8] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[9] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[10] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[11] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[12] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[13] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[14] not assigned to an exact location on the device
    Info (169086): Pin DRAM_DQ[15] not assigned to an exact location on the device
    Info (169086): Pin DRAM_CLK not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[0] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[1] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[2] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[3] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[4] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[5] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[6] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[7] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[8] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[9] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[10] not assigned to an exact location on the device
    Info (169086): Pin DRAM_ADDR[11] not assigned to an exact location on the device
    Info (169086): Pin DRAM_BA_0 not assigned to an exact location on the device
    Info (169086): Pin DRAM_BA_1 not assigned to an exact location on the device
    Info (169086): Pin DRAM_CAS_N not assigned to an exact location on the device
    Info (169086): Pin DRAM_CKE not assigned to an exact location on the device
    Info (169086): Pin DRAM_CS_N not assigned to an exact location on the device
    Info (169086): Pin DRAM_LDQM not assigned to an exact location on the device
    Info (169086): Pin DRAM_UDQM not assigned to an exact location on the device
    Info (169086): Pin DRAM_RAS_N not assigned to an exact location on the device
    Info (169086): Pin DRAM_WE_N not assigned to an exact location on the device
    Info (169086): Pin LEDG[0] not assigned to an exact location on the device
    Info (169086): Pin LEDG[1] not assigned to an exact location on the device
    Info (169086): Pin LEDG[2] not assigned to an exact location on the device
    Info (169086): Pin LEDG[3] not assigned to an exact location on the device
    Info (169086): Pin LEDG[4] not assigned to an exact location on the device
    Info (169086): Pin LEDG[5] not assigned to an exact location on the device
    Info (169086): Pin LEDG[6] not assigned to an exact location on the device
    Info (169086): Pin LEDG[7] not assigned to an exact location on the device
    Info (169086): Pin LEDR[0] not assigned to an exact location on the device
    Info (169086): Pin LEDR[1] not assigned to an exact location on the device
    Info (169086): Pin LEDR[2] not assigned to an exact location on the device
    Info (169086): Pin LEDR[3] not assigned to an exact location on the device
    Info (169086): Pin LEDR[4] not assigned to an exact location on the device
    Info (169086): Pin LEDR[5] not assigned to an exact location on the device
    Info (169086): Pin LEDR[6] not assigned to an exact location on the device
    Info (169086): Pin LEDR[7] not assigned to an exact location on the device
    Info (169086): Pin LEDR[8] not assigned to an exact location on the device
    Info (169086): Pin LEDR[9] not assigned to an exact location on the device
    Info (169086): Pin HEX0[0] not assigned to an exact location on the device
    Info (169086): Pin HEX0[1] not assigned to an exact location on the device
    Info (169086): Pin HEX0[2] not assigned to an exact location on the device
    Info (169086): Pin HEX0[3] not assigned to an exact location on the device
    Info (169086): Pin HEX0[4] not assigned to an exact location on the device
    Info (169086): Pin HEX0[5] not assigned to an exact location on the device
    Info (169086): Pin HEX0[6] not assigned to an exact location on the device
    Info (169086): Pin HEX1[0] not assigned to an exact location on the device
    Info (169086): Pin HEX1[1] not assigned to an exact location on the device
    Info (169086): Pin HEX1[2] not assigned to an exact location on the device
    Info (169086): Pin HEX1[3] not assigned to an exact location on the device
    Info (169086): Pin HEX1[4] not assigned to an exact location on the device
    Info (169086): Pin HEX1[5] not assigned to an exact location on the device
    Info (169086): Pin HEX1[6] not assigned to an exact location on the device
    Info (169086): Pin HEX2[0] not assigned to an exact location on the device
    Info (169086): Pin HEX2[1] not assigned to an exact location on the device
    Info (169086): Pin HEX2[2] not assigned to an exact location on the device
    Info (169086): Pin HEX2[3] not assigned to an exact location on the device
    Info (169086): Pin HEX2[4] not assigned to an exact location on the device
    Info (169086): Pin HEX2[5] not assigned to an exact location on the device
    Info (169086): Pin HEX2[6] not assigned to an exact location on the device
    Info (169086): Pin HEX3[0] not assigned to an exact location on the device
    Info (169086): Pin HEX3[1] not assigned to an exact location on the device
    Info (169086): Pin HEX3[2] not assigned to an exact location on the device
    Info (169086): Pin HEX3[3] not assigned to an exact location on the device
    Info (169086): Pin HEX3[4] not assigned to an exact location on the device
    Info (169086): Pin HEX3[5] not assigned to an exact location on the device
    Info (169086): Pin HEX3[6] not assigned to an exact location on the device
    Info (169086): Pin CLOCK_50 not assigned to an exact location on the device
    Info (169086): Pin SW[0] not assigned to an exact location on the device
    Info (169086): Pin KEY[0] not assigned to an exact location on the device
    Info (169086): Pin SW[1] not assigned to an exact location on the device
    Info (169086): Pin KEY[1] not assigned to an exact location on the device
    Info (169086): Pin SW[2] not assigned to an exact location on the device
    Info (169086): Pin KEY[2] not assigned to an exact location on the device
    Info (169086): Pin SW[3] not assigned to an exact location on the device
    Info (169086): Pin KEY[3] not assigned to an exact location on the device
    Info (169086): Pin SW[4] not assigned to an exact location on the device
    Info (169086): Pin SW[5] not assigned to an exact location on the device
    Info (169086): Pin SW[6] not assigned to an exact location on the device
    Info (169086): Pin SW[7] not assigned to an exact location on the device
    Info (169086): Pin SW[8] not assigned to an exact location on the device
    Info (169086): Pin SW[9] not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'stopwatch/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'stopwatch/synthesis/submodules/stopwatch_CPU.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pll|DE_Clock_Generator_System|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|pll|DE_Clock_Generator_System|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System|_clk0 (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node stopwatch:u0|stopwatch_PLL:pll|altpll:DE_Clock_Generator_System|_clk1 (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (176235): Finished register packing
    Extra Info (176218): Packed 68 registers into blocks of type I/O
    Extra Info (176220): Created 34 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 3.3V VCCIO, 14 input, 67 output, 16 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  30 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.33 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 84 output pins without output pin load capacitance assignment
    Info (306007): Pin "DRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_BA_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_BA_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_LDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_UDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file D:/INPT/INE2/S1/1re partie/System on chip SoC/SoC_TPs/output_files/stopwatch.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4887 megabytes
    Info: Processing ended: Sun Oct 20 23:54:10 2019
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/INPT/INE2/S1/1re partie/System on chip SoC/SoC_TPs/output_files/stopwatch.fit.smsg.


