match name {
    // ppc
    "llvm.ppc.altivec.dss" => "__builtin_altivec_dss",
    "llvm.ppc.altivec.dssall" => "__builtin_altivec_dssall",
    "llvm.ppc.altivec.dst" => "__builtin_altivec_dst",
    "llvm.ppc.altivec.dstst" => "__builtin_altivec_dstst",
    "llvm.ppc.altivec.dststt" => "__builtin_altivec_dststt",
    "llvm.ppc.altivec.dstt" => "__builtin_altivec_dstt",
    "llvm.ppc.altivec.mfvscr" => "__builtin_altivec_mfvscr",
    "llvm.ppc.altivec.mtvscr" => "__builtin_altivec_mtvscr",
    "llvm.ppc.altivec.vaddcuw" => "__builtin_altivec_vaddcuw",
    "llvm.ppc.altivec.vaddsbs" => "__builtin_altivec_vaddsbs",
    "llvm.ppc.altivec.vaddshs" => "__builtin_altivec_vaddshs",
    "llvm.ppc.altivec.vaddsws" => "__builtin_altivec_vaddsws",
    "llvm.ppc.altivec.vaddubs" => "__builtin_altivec_vaddubs",
    "llvm.ppc.altivec.vadduhs" => "__builtin_altivec_vadduhs",
    "llvm.ppc.altivec.vadduws" => "__builtin_altivec_vadduws",
    "llvm.ppc.altivec.vavgsb" => "__builtin_altivec_vavgsb",
    "llvm.ppc.altivec.vavgsh" => "__builtin_altivec_vavgsh",
    "llvm.ppc.altivec.vavgsw" => "__builtin_altivec_vavgsw",
    "llvm.ppc.altivec.vavgub" => "__builtin_altivec_vavgub",
    "llvm.ppc.altivec.vavguh" => "__builtin_altivec_vavguh",
    "llvm.ppc.altivec.vavguw" => "__builtin_altivec_vavguw",
    "llvm.ppc.altivec.vcfsx" => "__builtin_altivec_vcfsx",
    "llvm.ppc.altivec.vcfux" => "__builtin_altivec_vcfux",
    "llvm.ppc.altivec.vcmpbfp" => "__builtin_altivec_vcmpbfp",
    "llvm.ppc.altivec.vcmpbfp.p" => "__builtin_altivec_vcmpbfp_p",
    "llvm.ppc.altivec.vcmpeqfp" => "__builtin_altivec_vcmpeqfp",
    "llvm.ppc.altivec.vcmpeqfp.p" => "__builtin_altivec_vcmpeqfp_p",
    "llvm.ppc.altivec.vcmpequb" => "__builtin_altivec_vcmpequb",
    "llvm.ppc.altivec.vcmpequb.p" => "__builtin_altivec_vcmpequb_p",
    "llvm.ppc.altivec.vcmpequh" => "__builtin_altivec_vcmpequh",
    "llvm.ppc.altivec.vcmpequh.p" => "__builtin_altivec_vcmpequh_p",
    "llvm.ppc.altivec.vcmpequw" => "__builtin_altivec_vcmpequw",
    "llvm.ppc.altivec.vcmpequw.p" => "__builtin_altivec_vcmpequw_p",
    "llvm.ppc.altivec.vcmpgefp" => "__builtin_altivec_vcmpgefp",
    "llvm.ppc.altivec.vcmpgefp.p" => "__builtin_altivec_vcmpgefp_p",
    "llvm.ppc.altivec.vcmpgtfp" => "__builtin_altivec_vcmpgtfp",
    "llvm.ppc.altivec.vcmpgtfp.p" => "__builtin_altivec_vcmpgtfp_p",
    "llvm.ppc.altivec.vcmpgtsb" => "__builtin_altivec_vcmpgtsb",
    "llvm.ppc.altivec.vcmpgtsb.p" => "__builtin_altivec_vcmpgtsb_p",
    "llvm.ppc.altivec.vcmpgtsh" => "__builtin_altivec_vcmpgtsh",
    "llvm.ppc.altivec.vcmpgtsh.p" => "__builtin_altivec_vcmpgtsh_p",
    "llvm.ppc.altivec.vcmpgtsw" => "__builtin_altivec_vcmpgtsw",
    "llvm.ppc.altivec.vcmpgtsw.p" => "__builtin_altivec_vcmpgtsw_p",
    "llvm.ppc.altivec.vcmpgtub" => "__builtin_altivec_vcmpgtub",
    "llvm.ppc.altivec.vcmpgtub.p" => "__builtin_altivec_vcmpgtub_p",
    "llvm.ppc.altivec.vcmpgtuh" => "__builtin_altivec_vcmpgtuh",
    "llvm.ppc.altivec.vcmpgtuh.p" => "__builtin_altivec_vcmpgtuh_p",
    "llvm.ppc.altivec.vcmpgtuw" => "__builtin_altivec_vcmpgtuw",
    "llvm.ppc.altivec.vcmpgtuw.p" => "__builtin_altivec_vcmpgtuw_p",
    "llvm.ppc.altivec.vctsxs" => "__builtin_altivec_vctsxs",
    "llvm.ppc.altivec.vctuxs" => "__builtin_altivec_vctuxs",
    "llvm.ppc.altivec.vexptefp" => "__builtin_altivec_vexptefp",
    "llvm.ppc.altivec.vlogefp" => "__builtin_altivec_vlogefp",
    "llvm.ppc.altivec.vmaddfp" => "__builtin_altivec_vmaddfp",
    "llvm.ppc.altivec.vmaxfp" => "__builtin_altivec_vmaxfp",
    "llvm.ppc.altivec.vmaxsb" => "__builtin_altivec_vmaxsb",
    "llvm.ppc.altivec.vmaxsh" => "__builtin_altivec_vmaxsh",
    "llvm.ppc.altivec.vmaxsw" => "__builtin_altivec_vmaxsw",
    "llvm.ppc.altivec.vmaxub" => "__builtin_altivec_vmaxub",
    "llvm.ppc.altivec.vmaxuh" => "__builtin_altivec_vmaxuh",
    "llvm.ppc.altivec.vmaxuw" => "__builtin_altivec_vmaxuw",
    "llvm.ppc.altivec.vmhaddshs" => "__builtin_altivec_vmhaddshs",
    "llvm.ppc.altivec.vmhraddshs" => "__builtin_altivec_vmhraddshs",
    "llvm.ppc.altivec.vminfp" => "__builtin_altivec_vminfp",
    "llvm.ppc.altivec.vminsb" => "__builtin_altivec_vminsb",
    "llvm.ppc.altivec.vminsh" => "__builtin_altivec_vminsh",
    "llvm.ppc.altivec.vminsw" => "__builtin_altivec_vminsw",
    "llvm.ppc.altivec.vminub" => "__builtin_altivec_vminub",
    "llvm.ppc.altivec.vminuh" => "__builtin_altivec_vminuh",
    "llvm.ppc.altivec.vminuw" => "__builtin_altivec_vminuw",
    "llvm.ppc.altivec.vmladduhm" => "__builtin_altivec_vmladduhm",
    "llvm.ppc.altivec.vmsummbm" => "__builtin_altivec_vmsummbm",
    "llvm.ppc.altivec.vmsumshm" => "__builtin_altivec_vmsumshm",
    "llvm.ppc.altivec.vmsumshs" => "__builtin_altivec_vmsumshs",
    "llvm.ppc.altivec.vmsumubm" => "__builtin_altivec_vmsumubm",
    "llvm.ppc.altivec.vmsumuhm" => "__builtin_altivec_vmsumuhm",
    "llvm.ppc.altivec.vmsumuhs" => "__builtin_altivec_vmsumuhs",
    "llvm.ppc.altivec.vmulesb" => "__builtin_altivec_vmulesb",
    "llvm.ppc.altivec.vmulesh" => "__builtin_altivec_vmulesh",
    "llvm.ppc.altivec.vmuleub" => "__builtin_altivec_vmuleub",
    "llvm.ppc.altivec.vmuleuh" => "__builtin_altivec_vmuleuh",
    "llvm.ppc.altivec.vmulosb" => "__builtin_altivec_vmulosb",
    "llvm.ppc.altivec.vmulosh" => "__builtin_altivec_vmulosh",
    "llvm.ppc.altivec.vmuloub" => "__builtin_altivec_vmuloub",
    "llvm.ppc.altivec.vmulouh" => "__builtin_altivec_vmulouh",
    "llvm.ppc.altivec.vnmsubfp" => "__builtin_altivec_vnmsubfp",
    "llvm.ppc.altivec.vperm" => "__builtin_altivec_vperm_4si",
    "llvm.ppc.altivec.vpkpx" => "__builtin_altivec_vpkpx",
    "llvm.ppc.altivec.vpkshss" => "__builtin_altivec_vpkshss",
    "llvm.ppc.altivec.vpkshus" => "__builtin_altivec_vpkshus",
    "llvm.ppc.altivec.vpkswss" => "__builtin_altivec_vpkswss",
    "llvm.ppc.altivec.vpkswus" => "__builtin_altivec_vpkswus",
    "llvm.ppc.altivec.vpkuhus" => "__builtin_altivec_vpkuhus",
    "llvm.ppc.altivec.vpkuwus" => "__builtin_altivec_vpkuwus",
    "llvm.ppc.altivec.vrefp" => "__builtin_altivec_vrefp",
    "llvm.ppc.altivec.vrfim" => "__builtin_altivec_vrfim",
    "llvm.ppc.altivec.vrfin" => "__builtin_altivec_vrfin",
    "llvm.ppc.altivec.vrfip" => "__builtin_altivec_vrfip",
    "llvm.ppc.altivec.vrfiz" => "__builtin_altivec_vrfiz",
    "llvm.ppc.altivec.vrlb" => "__builtin_altivec_vrlb",
    "llvm.ppc.altivec.vrlh" => "__builtin_altivec_vrlh",
    "llvm.ppc.altivec.vrlw" => "__builtin_altivec_vrlw",
    "llvm.ppc.altivec.vrsqrtefp" => "__builtin_altivec_vrsqrtefp",
    "llvm.ppc.altivec.vsel" => "__builtin_altivec_vsel_4si",
    "llvm.ppc.altivec.vsl" => "__builtin_altivec_vsl",
    "llvm.ppc.altivec.vslb" => "__builtin_altivec_vslb",
    "llvm.ppc.altivec.vslh" => "__builtin_altivec_vslh",
    "llvm.ppc.altivec.vslo" => "__builtin_altivec_vslo",
    "llvm.ppc.altivec.vslw" => "__builtin_altivec_vslw",
    "llvm.ppc.altivec.vsr" => "__builtin_altivec_vsr",
    "llvm.ppc.altivec.vsrab" => "__builtin_altivec_vsrab",
    "llvm.ppc.altivec.vsrah" => "__builtin_altivec_vsrah",
    "llvm.ppc.altivec.vsraw" => "__builtin_altivec_vsraw",
    "llvm.ppc.altivec.vsrb" => "__builtin_altivec_vsrb",
    "llvm.ppc.altivec.vsrh" => "__builtin_altivec_vsrh",
    "llvm.ppc.altivec.vsro" => "__builtin_altivec_vsro",
    "llvm.ppc.altivec.vsrw" => "__builtin_altivec_vsrw",
    "llvm.ppc.altivec.vsubcuw" => "__builtin_altivec_vsubcuw",
    "llvm.ppc.altivec.vsubsbs" => "__builtin_altivec_vsubsbs",
    "llvm.ppc.altivec.vsubshs" => "__builtin_altivec_vsubshs",
    "llvm.ppc.altivec.vsubsws" => "__builtin_altivec_vsubsws",
    "llvm.ppc.altivec.vsububs" => "__builtin_altivec_vsububs",
    "llvm.ppc.altivec.vsubuhs" => "__builtin_altivec_vsubuhs",
    "llvm.ppc.altivec.vsubuws" => "__builtin_altivec_vsubuws",
    "llvm.ppc.altivec.vsum2sws" => "__builtin_altivec_vsum2sws",
    "llvm.ppc.altivec.vsum4sbs" => "__builtin_altivec_vsum4sbs",
    "llvm.ppc.altivec.vsum4shs" => "__builtin_altivec_vsum4shs",
    "llvm.ppc.altivec.vsum4ubs" => "__builtin_altivec_vsum4ubs",
    "llvm.ppc.altivec.vsumsws" => "__builtin_altivec_vsumsws",
    "llvm.ppc.altivec.vupkhpx" => "__builtin_altivec_vupkhpx",
    "llvm.ppc.altivec.vupkhsb" => "__builtin_altivec_vupkhsb",
    "llvm.ppc.altivec.vupkhsh" => "__builtin_altivec_vupkhsh",
    "llvm.ppc.altivec.vupklpx" => "__builtin_altivec_vupklpx",
    "llvm.ppc.altivec.vupklsb" => "__builtin_altivec_vupklsb",
    "llvm.ppc.altivec.vupklsh" => "__builtin_altivec_vupklsh",
    // hexagon
    "llvm.hexagon.A2.abs" => "__builtin_HEXAGON_A2_abs",
    "llvm.hexagon.A2.absp" => "__builtin_HEXAGON_A2_absp",
    "llvm.hexagon.A2.abssat" => "__builtin_HEXAGON_A2_abssat",
    "llvm.hexagon.A2.add" => "__builtin_HEXAGON_A2_add",
    "llvm.hexagon.A2.addh.h16.hh" => "__builtin_HEXAGON_A2_addh_h16_hh",
    "llvm.hexagon.A2.addh.h16.hl" => "__builtin_HEXAGON_A2_addh_h16_hl",
    "llvm.hexagon.A2.addh.h16.lh" => "__builtin_HEXAGON_A2_addh_h16_lh",
    "llvm.hexagon.A2.addh.h16.ll" => "__builtin_HEXAGON_A2_addh_h16_ll",
    "llvm.hexagon.A2.addh.h16.sat.hh" => "__builtin_HEXAGON_A2_addh_h16_sat_hh",
    "llvm.hexagon.A2.addh.h16.sat.hl" => "__builtin_HEXAGON_A2_addh_h16_sat_hl",
    "llvm.hexagon.A2.addh.h16.sat.lh" => "__builtin_HEXAGON_A2_addh_h16_sat_lh",
    "llvm.hexagon.A2.addh.h16.sat.ll" => "__builtin_HEXAGON_A2_addh_h16_sat_ll",
    "llvm.hexagon.A2.addh.l16.hl" => "__builtin_HEXAGON_A2_addh_l16_hl",
    "llvm.hexagon.A2.addh.l16.ll" => "__builtin_HEXAGON_A2_addh_l16_ll",
    "llvm.hexagon.A2.addh.l16.sat.hl" => "__builtin_HEXAGON_A2_addh_l16_sat_hl",
    "llvm.hexagon.A2.addh.l16.sat.ll" => "__builtin_HEXAGON_A2_addh_l16_sat_ll",
    "llvm.hexagon.A2.addi" => "__builtin_HEXAGON_A2_addi",
    "llvm.hexagon.A2.addp" => "__builtin_HEXAGON_A2_addp",
    "llvm.hexagon.A2.addpsat" => "__builtin_HEXAGON_A2_addpsat",
    "llvm.hexagon.A2.addsat" => "__builtin_HEXAGON_A2_addsat",
    "llvm.hexagon.A2.addsp" => "__builtin_HEXAGON_A2_addsp",
    "llvm.hexagon.A2.and" => "__builtin_HEXAGON_A2_and",
    "llvm.hexagon.A2.andir" => "__builtin_HEXAGON_A2_andir",
    "llvm.hexagon.A2.andp" => "__builtin_HEXAGON_A2_andp",
    "llvm.hexagon.A2.aslh" => "__builtin_HEXAGON_A2_aslh",
    "llvm.hexagon.A2.asrh" => "__builtin_HEXAGON_A2_asrh",
    "llvm.hexagon.A2.combine.hh" => "__builtin_HEXAGON_A2_combine_hh",
    "llvm.hexagon.A2.combine.hl" => "__builtin_HEXAGON_A2_combine_hl",
    "llvm.hexagon.A2.combine.lh" => "__builtin_HEXAGON_A2_combine_lh",
    "llvm.hexagon.A2.combine.ll" => "__builtin_HEXAGON_A2_combine_ll",
    "llvm.hexagon.A2.combineii" => "__builtin_HEXAGON_A2_combineii",
    "llvm.hexagon.A2.combinew" => "__builtin_HEXAGON_A2_combinew",
    "llvm.hexagon.A2.max" => "__builtin_HEXAGON_A2_max",
    "llvm.hexagon.A2.maxp" => "__builtin_HEXAGON_A2_maxp",
    "llvm.hexagon.A2.maxu" => "__builtin_HEXAGON_A2_maxu",
    "llvm.hexagon.A2.maxup" => "__builtin_HEXAGON_A2_maxup",
    "llvm.hexagon.A2.min" => "__builtin_HEXAGON_A2_min",
    "llvm.hexagon.A2.minp" => "__builtin_HEXAGON_A2_minp",
    "llvm.hexagon.A2.minu" => "__builtin_HEXAGON_A2_minu",
    "llvm.hexagon.A2.minup" => "__builtin_HEXAGON_A2_minup",
    "llvm.hexagon.A2.neg" => "__builtin_HEXAGON_A2_neg",
    "llvm.hexagon.A2.negp" => "__builtin_HEXAGON_A2_negp",
    "llvm.hexagon.A2.negsat" => "__builtin_HEXAGON_A2_negsat",
    "llvm.hexagon.A2.not" => "__builtin_HEXAGON_A2_not",
    "llvm.hexagon.A2.notp" => "__builtin_HEXAGON_A2_notp",
    "llvm.hexagon.A2.or" => "__builtin_HEXAGON_A2_or",
    "llvm.hexagon.A2.orir" => "__builtin_HEXAGON_A2_orir",
    "llvm.hexagon.A2.orp" => "__builtin_HEXAGON_A2_orp",
    "llvm.hexagon.A2.roundsat" => "__builtin_HEXAGON_A2_roundsat",
    "llvm.hexagon.A2.sat" => "__builtin_HEXAGON_A2_sat",
    "llvm.hexagon.A2.satb" => "__builtin_HEXAGON_A2_satb",
    "llvm.hexagon.A2.sath" => "__builtin_HEXAGON_A2_sath",
    "llvm.hexagon.A2.satub" => "__builtin_HEXAGON_A2_satub",
    "llvm.hexagon.A2.satuh" => "__builtin_HEXAGON_A2_satuh",
    "llvm.hexagon.A2.sub" => "__builtin_HEXAGON_A2_sub",
    "llvm.hexagon.A2.subh.h16.hh" => "__builtin_HEXAGON_A2_subh_h16_hh",
    "llvm.hexagon.A2.subh.h16.hl" => "__builtin_HEXAGON_A2_subh_h16_hl",
    "llvm.hexagon.A2.subh.h16.lh" => "__builtin_HEXAGON_A2_subh_h16_lh",
    "llvm.hexagon.A2.subh.h16.ll" => "__builtin_HEXAGON_A2_subh_h16_ll",
    "llvm.hexagon.A2.subh.h16.sat.hh" => "__builtin_HEXAGON_A2_subh_h16_sat_hh",
    "llvm.hexagon.A2.subh.h16.sat.hl" => "__builtin_HEXAGON_A2_subh_h16_sat_hl",
    "llvm.hexagon.A2.subh.h16.sat.lh" => "__builtin_HEXAGON_A2_subh_h16_sat_lh",
    "llvm.hexagon.A2.subh.h16.sat.ll" => "__builtin_HEXAGON_A2_subh_h16_sat_ll",
    "llvm.hexagon.A2.subh.l16.hl" => "__builtin_HEXAGON_A2_subh_l16_hl",
    "llvm.hexagon.A2.subh.l16.ll" => "__builtin_HEXAGON_A2_subh_l16_ll",
    "llvm.hexagon.A2.subh.l16.sat.hl" => "__builtin_HEXAGON_A2_subh_l16_sat_hl",
    "llvm.hexagon.A2.subh.l16.sat.ll" => "__builtin_HEXAGON_A2_subh_l16_sat_ll",
    "llvm.hexagon.A2.subp" => "__builtin_HEXAGON_A2_subp",
    "llvm.hexagon.A2.subri" => "__builtin_HEXAGON_A2_subri",
    "llvm.hexagon.A2.subsat" => "__builtin_HEXAGON_A2_subsat",
    "llvm.hexagon.A2.svaddh" => "__builtin_HEXAGON_A2_svaddh",
    "llvm.hexagon.A2.svaddhs" => "__builtin_HEXAGON_A2_svaddhs",
    "llvm.hexagon.A2.svadduhs" => "__builtin_HEXAGON_A2_svadduhs",
    "llvm.hexagon.A2.svavgh" => "__builtin_HEXAGON_A2_svavgh",
    "llvm.hexagon.A2.svavghs" => "__builtin_HEXAGON_A2_svavghs",
    "llvm.hexagon.A2.svnavgh" => "__builtin_HEXAGON_A2_svnavgh",
    "llvm.hexagon.A2.svsubh" => "__builtin_HEXAGON_A2_svsubh",
    "llvm.hexagon.A2.svsubhs" => "__builtin_HEXAGON_A2_svsubhs",
    "llvm.hexagon.A2.svsubuhs" => "__builtin_HEXAGON_A2_svsubuhs",
    "llvm.hexagon.A2.swiz" => "__builtin_HEXAGON_A2_swiz",
    "llvm.hexagon.A2.sxtb" => "__builtin_HEXAGON_A2_sxtb",
    "llvm.hexagon.A2.sxth" => "__builtin_HEXAGON_A2_sxth",
    "llvm.hexagon.A2.sxtw" => "__builtin_HEXAGON_A2_sxtw",
    "llvm.hexagon.A2.tfr" => "__builtin_HEXAGON_A2_tfr",
    "llvm.hexagon.A2.tfrih" => "__builtin_HEXAGON_A2_tfrih",
    "llvm.hexagon.A2.tfril" => "__builtin_HEXAGON_A2_tfril",
    "llvm.hexagon.A2.tfrp" => "__builtin_HEXAGON_A2_tfrp",
    "llvm.hexagon.A2.tfrpi" => "__builtin_HEXAGON_A2_tfrpi",
    "llvm.hexagon.A2.tfrsi" => "__builtin_HEXAGON_A2_tfrsi",
    "llvm.hexagon.A2.vabsh" => "__builtin_HEXAGON_A2_vabsh",
    "llvm.hexagon.A2.vabshsat" => "__builtin_HEXAGON_A2_vabshsat",
    "llvm.hexagon.A2.vabsw" => "__builtin_HEXAGON_A2_vabsw",
    "llvm.hexagon.A2.vabswsat" => "__builtin_HEXAGON_A2_vabswsat",
    "llvm.hexagon.A2.vaddb.map" => "__builtin_HEXAGON_A2_vaddb_map",
    "llvm.hexagon.A2.vaddh" => "__builtin_HEXAGON_A2_vaddh",
    "llvm.hexagon.A2.vaddhs" => "__builtin_HEXAGON_A2_vaddhs",
    "llvm.hexagon.A2.vaddub" => "__builtin_HEXAGON_A2_vaddub",
    "llvm.hexagon.A2.vaddubs" => "__builtin_HEXAGON_A2_vaddubs",
    "llvm.hexagon.A2.vadduhs" => "__builtin_HEXAGON_A2_vadduhs",
    "llvm.hexagon.A2.vaddw" => "__builtin_HEXAGON_A2_vaddw",
    "llvm.hexagon.A2.vaddws" => "__builtin_HEXAGON_A2_vaddws",
    "llvm.hexagon.A2.vavgh" => "__builtin_HEXAGON_A2_vavgh",
    "llvm.hexagon.A2.vavghcr" => "__builtin_HEXAGON_A2_vavghcr",
    "llvm.hexagon.A2.vavghr" => "__builtin_HEXAGON_A2_vavghr",
    "llvm.hexagon.A2.vavgub" => "__builtin_HEXAGON_A2_vavgub",
    "llvm.hexagon.A2.vavgubr" => "__builtin_HEXAGON_A2_vavgubr",
    "llvm.hexagon.A2.vavguh" => "__builtin_HEXAGON_A2_vavguh",
    "llvm.hexagon.A2.vavguhr" => "__builtin_HEXAGON_A2_vavguhr",
    "llvm.hexagon.A2.vavguw" => "__builtin_HEXAGON_A2_vavguw",
    "llvm.hexagon.A2.vavguwr" => "__builtin_HEXAGON_A2_vavguwr",
    "llvm.hexagon.A2.vavgw" => "__builtin_HEXAGON_A2_vavgw",
    "llvm.hexagon.A2.vavgwcr" => "__builtin_HEXAGON_A2_vavgwcr",
    "llvm.hexagon.A2.vavgwr" => "__builtin_HEXAGON_A2_vavgwr",
    "llvm.hexagon.A2.vcmpbeq" => "__builtin_HEXAGON_A2_vcmpbeq",
    "llvm.hexagon.A2.vcmpbgtu" => "__builtin_HEXAGON_A2_vcmpbgtu",
    "llvm.hexagon.A2.vcmpheq" => "__builtin_HEXAGON_A2_vcmpheq",
    "llvm.hexagon.A2.vcmphgt" => "__builtin_HEXAGON_A2_vcmphgt",
    "llvm.hexagon.A2.vcmphgtu" => "__builtin_HEXAGON_A2_vcmphgtu",
    "llvm.hexagon.A2.vcmpweq" => "__builtin_HEXAGON_A2_vcmpweq",
    "llvm.hexagon.A2.vcmpwgt" => "__builtin_HEXAGON_A2_vcmpwgt",
    "llvm.hexagon.A2.vcmpwgtu" => "__builtin_HEXAGON_A2_vcmpwgtu",
    "llvm.hexagon.A2.vconj" => "__builtin_HEXAGON_A2_vconj",
    "llvm.hexagon.A2.vmaxb" => "__builtin_HEXAGON_A2_vmaxb",
    "llvm.hexagon.A2.vmaxh" => "__builtin_HEXAGON_A2_vmaxh",
    "llvm.hexagon.A2.vmaxub" => "__builtin_HEXAGON_A2_vmaxub",
    "llvm.hexagon.A2.vmaxuh" => "__builtin_HEXAGON_A2_vmaxuh",
    "llvm.hexagon.A2.vmaxuw" => "__builtin_HEXAGON_A2_vmaxuw",
    "llvm.hexagon.A2.vmaxw" => "__builtin_HEXAGON_A2_vmaxw",
    "llvm.hexagon.A2.vminb" => "__builtin_HEXAGON_A2_vminb",
    "llvm.hexagon.A2.vminh" => "__builtin_HEXAGON_A2_vminh",
    "llvm.hexagon.A2.vminub" => "__builtin_HEXAGON_A2_vminub",
    "llvm.hexagon.A2.vminuh" => "__builtin_HEXAGON_A2_vminuh",
    "llvm.hexagon.A2.vminuw" => "__builtin_HEXAGON_A2_vminuw",
    "llvm.hexagon.A2.vminw" => "__builtin_HEXAGON_A2_vminw",
    "llvm.hexagon.A2.vnavgh" => "__builtin_HEXAGON_A2_vnavgh",
    "llvm.hexagon.A2.vnavghcr" => "__builtin_HEXAGON_A2_vnavghcr",
    "llvm.hexagon.A2.vnavghr" => "__builtin_HEXAGON_A2_vnavghr",
    "llvm.hexagon.A2.vnavgw" => "__builtin_HEXAGON_A2_vnavgw",
    "llvm.hexagon.A2.vnavgwcr" => "__builtin_HEXAGON_A2_vnavgwcr",
    "llvm.hexagon.A2.vnavgwr" => "__builtin_HEXAGON_A2_vnavgwr",
    "llvm.hexagon.A2.vraddub" => "__builtin_HEXAGON_A2_vraddub",
    "llvm.hexagon.A2.vraddub.acc" => "__builtin_HEXAGON_A2_vraddub_acc",
    "llvm.hexagon.A2.vrsadub" => "__builtin_HEXAGON_A2_vrsadub",
    "llvm.hexagon.A2.vrsadub.acc" => "__builtin_HEXAGON_A2_vrsadub_acc",
    "llvm.hexagon.A2.vsubb.map" => "__builtin_HEXAGON_A2_vsubb_map",
    "llvm.hexagon.A2.vsubh" => "__builtin_HEXAGON_A2_vsubh",
    "llvm.hexagon.A2.vsubhs" => "__builtin_HEXAGON_A2_vsubhs",
    "llvm.hexagon.A2.vsubub" => "__builtin_HEXAGON_A2_vsubub",
    "llvm.hexagon.A2.vsububs" => "__builtin_HEXAGON_A2_vsububs",
    "llvm.hexagon.A2.vsubuhs" => "__builtin_HEXAGON_A2_vsubuhs",
    "llvm.hexagon.A2.vsubw" => "__builtin_HEXAGON_A2_vsubw",
    "llvm.hexagon.A2.vsubws" => "__builtin_HEXAGON_A2_vsubws",
    "llvm.hexagon.A2.xor" => "__builtin_HEXAGON_A2_xor",
    "llvm.hexagon.A2.xorp" => "__builtin_HEXAGON_A2_xorp",
    "llvm.hexagon.A2.zxtb" => "__builtin_HEXAGON_A2_zxtb",
    "llvm.hexagon.A2.zxth" => "__builtin_HEXAGON_A2_zxth",
    "llvm.hexagon.A4.andn" => "__builtin_HEXAGON_A4_andn",
    "llvm.hexagon.A4.andnp" => "__builtin_HEXAGON_A4_andnp",
    "llvm.hexagon.A4.bitsplit" => "__builtin_HEXAGON_A4_bitsplit",
    "llvm.hexagon.A4.bitspliti" => "__builtin_HEXAGON_A4_bitspliti",
    "llvm.hexagon.A4.boundscheck" => "__builtin_HEXAGON_A4_boundscheck",
    "llvm.hexagon.A4.cmpbeq" => "__builtin_HEXAGON_A4_cmpbeq",
    "llvm.hexagon.A4.cmpbeqi" => "__builtin_HEXAGON_A4_cmpbeqi",
    "llvm.hexagon.A4.cmpbgt" => "__builtin_HEXAGON_A4_cmpbgt",
    "llvm.hexagon.A4.cmpbgti" => "__builtin_HEXAGON_A4_cmpbgti",
    "llvm.hexagon.A4.cmpbgtu" => "__builtin_HEXAGON_A4_cmpbgtu",
    "llvm.hexagon.A4.cmpbgtui" => "__builtin_HEXAGON_A4_cmpbgtui",
    "llvm.hexagon.A4.cmpheq" => "__builtin_HEXAGON_A4_cmpheq",
    "llvm.hexagon.A4.cmpheqi" => "__builtin_HEXAGON_A4_cmpheqi",
    "llvm.hexagon.A4.cmphgt" => "__builtin_HEXAGON_A4_cmphgt",
    "llvm.hexagon.A4.cmphgti" => "__builtin_HEXAGON_A4_cmphgti",
    "llvm.hexagon.A4.cmphgtu" => "__builtin_HEXAGON_A4_cmphgtu",
    "llvm.hexagon.A4.cmphgtui" => "__builtin_HEXAGON_A4_cmphgtui",
    "llvm.hexagon.A4.combineir" => "__builtin_HEXAGON_A4_combineir",
    "llvm.hexagon.A4.combineri" => "__builtin_HEXAGON_A4_combineri",
    "llvm.hexagon.A4.cround.ri" => "__builtin_HEXAGON_A4_cround_ri",
    "llvm.hexagon.A4.cround.rr" => "__builtin_HEXAGON_A4_cround_rr",
    "llvm.hexagon.A4.modwrapu" => "__builtin_HEXAGON_A4_modwrapu",
    "llvm.hexagon.A4.orn" => "__builtin_HEXAGON_A4_orn",
    "llvm.hexagon.A4.ornp" => "__builtin_HEXAGON_A4_ornp",
    "llvm.hexagon.A4.rcmpeq" => "__builtin_HEXAGON_A4_rcmpeq",
    "llvm.hexagon.A4.rcmpeqi" => "__builtin_HEXAGON_A4_rcmpeqi",
    "llvm.hexagon.A4.rcmpneq" => "__builtin_HEXAGON_A4_rcmpneq",
    "llvm.hexagon.A4.rcmpneqi" => "__builtin_HEXAGON_A4_rcmpneqi",
    "llvm.hexagon.A4.round.ri" => "__builtin_HEXAGON_A4_round_ri",
    "llvm.hexagon.A4.round.ri.sat" => "__builtin_HEXAGON_A4_round_ri_sat",
    "llvm.hexagon.A4.round.rr" => "__builtin_HEXAGON_A4_round_rr",
    "llvm.hexagon.A4.round.rr.sat" => "__builtin_HEXAGON_A4_round_rr_sat",
    "llvm.hexagon.A4.tlbmatch" => "__builtin_HEXAGON_A4_tlbmatch",
    "llvm.hexagon.A4.vcmpbeq.any" => "__builtin_HEXAGON_A4_vcmpbeq_any",
    "llvm.hexagon.A4.vcmpbeqi" => "__builtin_HEXAGON_A4_vcmpbeqi",
    "llvm.hexagon.A4.vcmpbgt" => "__builtin_HEXAGON_A4_vcmpbgt",
    "llvm.hexagon.A4.vcmpbgti" => "__builtin_HEXAGON_A4_vcmpbgti",
    "llvm.hexagon.A4.vcmpbgtui" => "__builtin_HEXAGON_A4_vcmpbgtui",
    "llvm.hexagon.A4.vcmpheqi" => "__builtin_HEXAGON_A4_vcmpheqi",
    "llvm.hexagon.A4.vcmphgti" => "__builtin_HEXAGON_A4_vcmphgti",
    "llvm.hexagon.A4.vcmphgtui" => "__builtin_HEXAGON_A4_vcmphgtui",
    "llvm.hexagon.A4.vcmpweqi" => "__builtin_HEXAGON_A4_vcmpweqi",
    "llvm.hexagon.A4.vcmpwgti" => "__builtin_HEXAGON_A4_vcmpwgti",
    "llvm.hexagon.A4.vcmpwgtui" => "__builtin_HEXAGON_A4_vcmpwgtui",
    "llvm.hexagon.A4.vrmaxh" => "__builtin_HEXAGON_A4_vrmaxh",
    "llvm.hexagon.A4.vrmaxuh" => "__builtin_HEXAGON_A4_vrmaxuh",
    "llvm.hexagon.A4.vrmaxuw" => "__builtin_HEXAGON_A4_vrmaxuw",
    "llvm.hexagon.A4.vrmaxw" => "__builtin_HEXAGON_A4_vrmaxw",
    "llvm.hexagon.A4.vrminh" => "__builtin_HEXAGON_A4_vrminh",
    "llvm.hexagon.A4.vrminuh" => "__builtin_HEXAGON_A4_vrminuh",
    "llvm.hexagon.A4.vrminuw" => "__builtin_HEXAGON_A4_vrminuw",
    "llvm.hexagon.A4.vrminw" => "__builtin_HEXAGON_A4_vrminw",
    "llvm.hexagon.A5.vaddhubs" => "__builtin_HEXAGON_A5_vaddhubs",
    "llvm.hexagon.C2.all8" => "__builtin_HEXAGON_C2_all8",
    "llvm.hexagon.C2.and" => "__builtin_HEXAGON_C2_and",
    "llvm.hexagon.C2.andn" => "__builtin_HEXAGON_C2_andn",
    "llvm.hexagon.C2.any8" => "__builtin_HEXAGON_C2_any8",
    "llvm.hexagon.C2.bitsclr" => "__builtin_HEXAGON_C2_bitsclr",
    "llvm.hexagon.C2.bitsclri" => "__builtin_HEXAGON_C2_bitsclri",
    "llvm.hexagon.C2.bitsset" => "__builtin_HEXAGON_C2_bitsset",
    "llvm.hexagon.C2.cmpeq" => "__builtin_HEXAGON_C2_cmpeq",
    "llvm.hexagon.C2.cmpeqi" => "__builtin_HEXAGON_C2_cmpeqi",
    "llvm.hexagon.C2.cmpeqp" => "__builtin_HEXAGON_C2_cmpeqp",
    "llvm.hexagon.C2.cmpgei" => "__builtin_HEXAGON_C2_cmpgei",
    "llvm.hexagon.C2.cmpgeui" => "__builtin_HEXAGON_C2_cmpgeui",
    "llvm.hexagon.C2.cmpgt" => "__builtin_HEXAGON_C2_cmpgt",
    "llvm.hexagon.C2.cmpgti" => "__builtin_HEXAGON_C2_cmpgti",
    "llvm.hexagon.C2.cmpgtp" => "__builtin_HEXAGON_C2_cmpgtp",
    "llvm.hexagon.C2.cmpgtu" => "__builtin_HEXAGON_C2_cmpgtu",
    "llvm.hexagon.C2.cmpgtui" => "__builtin_HEXAGON_C2_cmpgtui",
    "llvm.hexagon.C2.cmpgtup" => "__builtin_HEXAGON_C2_cmpgtup",
    "llvm.hexagon.C2.cmplt" => "__builtin_HEXAGON_C2_cmplt",
    "llvm.hexagon.C2.cmpltu" => "__builtin_HEXAGON_C2_cmpltu",
    "llvm.hexagon.C2.mask" => "__builtin_HEXAGON_C2_mask",
    "llvm.hexagon.C2.mux" => "__builtin_HEXAGON_C2_mux",
    "llvm.hexagon.C2.muxii" => "__builtin_HEXAGON_C2_muxii",
    "llvm.hexagon.C2.muxir" => "__builtin_HEXAGON_C2_muxir",
    "llvm.hexagon.C2.muxri" => "__builtin_HEXAGON_C2_muxri",
    "llvm.hexagon.C2.not" => "__builtin_HEXAGON_C2_not",
    "llvm.hexagon.C2.or" => "__builtin_HEXAGON_C2_or",
    "llvm.hexagon.C2.orn" => "__builtin_HEXAGON_C2_orn",
    "llvm.hexagon.C2.pxfer.map" => "__builtin_HEXAGON_C2_pxfer_map",
    "llvm.hexagon.C2.tfrpr" => "__builtin_HEXAGON_C2_tfrpr",
    "llvm.hexagon.C2.tfrrp" => "__builtin_HEXAGON_C2_tfrrp",
    "llvm.hexagon.C2.vitpack" => "__builtin_HEXAGON_C2_vitpack",
    "llvm.hexagon.C2.vmux" => "__builtin_HEXAGON_C2_vmux",
    "llvm.hexagon.C2.xor" => "__builtin_HEXAGON_C2_xor",
    "llvm.hexagon.C4.and.and" => "__builtin_HEXAGON_C4_and_and",
    "llvm.hexagon.C4.and.andn" => "__builtin_HEXAGON_C4_and_andn",
    "llvm.hexagon.C4.and.or" => "__builtin_HEXAGON_C4_and_or",
    "llvm.hexagon.C4.and.orn" => "__builtin_HEXAGON_C4_and_orn",
    "llvm.hexagon.C4.cmplte" => "__builtin_HEXAGON_C4_cmplte",
    "llvm.hexagon.C4.cmpltei" => "__builtin_HEXAGON_C4_cmpltei",
    "llvm.hexagon.C4.cmplteu" => "__builtin_HEXAGON_C4_cmplteu",
    "llvm.hexagon.C4.cmplteui" => "__builtin_HEXAGON_C4_cmplteui",
    "llvm.hexagon.C4.cmpneq" => "__builtin_HEXAGON_C4_cmpneq",
    "llvm.hexagon.C4.cmpneqi" => "__builtin_HEXAGON_C4_cmpneqi",
    "llvm.hexagon.C4.fastcorner9" => "__builtin_HEXAGON_C4_fastcorner9",
    "llvm.hexagon.C4.fastcorner9.not" => "__builtin_HEXAGON_C4_fastcorner9_not",
    "llvm.hexagon.C4.nbitsclr" => "__builtin_HEXAGON_C4_nbitsclr",
    "llvm.hexagon.C4.nbitsclri" => "__builtin_HEXAGON_C4_nbitsclri",
    "llvm.hexagon.C4.nbitsset" => "__builtin_HEXAGON_C4_nbitsset",
    "llvm.hexagon.C4.or.and" => "__builtin_HEXAGON_C4_or_and",
    "llvm.hexagon.C4.or.andn" => "__builtin_HEXAGON_C4_or_andn",
    "llvm.hexagon.C4.or.or" => "__builtin_HEXAGON_C4_or_or",
    "llvm.hexagon.C4.or.orn" => "__builtin_HEXAGON_C4_or_orn",
    "llvm.hexagon.F2.conv.d2df" => "__builtin_HEXAGON_F2_conv_d2df",
    "llvm.hexagon.F2.conv.d2sf" => "__builtin_HEXAGON_F2_conv_d2sf",
    "llvm.hexagon.F2.conv.df2d" => "__builtin_HEXAGON_F2_conv_df2d",
    "llvm.hexagon.F2.conv.df2d.chop" => "__builtin_HEXAGON_F2_conv_df2d_chop",
    "llvm.hexagon.F2.conv.df2sf" => "__builtin_HEXAGON_F2_conv_df2sf",
    "llvm.hexagon.F2.conv.df2ud" => "__builtin_HEXAGON_F2_conv_df2ud",
    "llvm.hexagon.F2.conv.df2ud.chop" => "__builtin_HEXAGON_F2_conv_df2ud_chop",
    "llvm.hexagon.F2.conv.df2uw" => "__builtin_HEXAGON_F2_conv_df2uw",
    "llvm.hexagon.F2.conv.df2uw.chop" => "__builtin_HEXAGON_F2_conv_df2uw_chop",
    "llvm.hexagon.F2.conv.df2w" => "__builtin_HEXAGON_F2_conv_df2w",
    "llvm.hexagon.F2.conv.df2w.chop" => "__builtin_HEXAGON_F2_conv_df2w_chop",
    "llvm.hexagon.F2.conv.sf2d" => "__builtin_HEXAGON_F2_conv_sf2d",
    "llvm.hexagon.F2.conv.sf2d.chop" => "__builtin_HEXAGON_F2_conv_sf2d_chop",
    "llvm.hexagon.F2.conv.sf2df" => "__builtin_HEXAGON_F2_conv_sf2df",
    "llvm.hexagon.F2.conv.sf2ud" => "__builtin_HEXAGON_F2_conv_sf2ud",
    "llvm.hexagon.F2.conv.sf2ud.chop" => "__builtin_HEXAGON_F2_conv_sf2ud_chop",
    "llvm.hexagon.F2.conv.sf2uw" => "__builtin_HEXAGON_F2_conv_sf2uw",
    "llvm.hexagon.F2.conv.sf2uw.chop" => "__builtin_HEXAGON_F2_conv_sf2uw_chop",
    "llvm.hexagon.F2.conv.sf2w" => "__builtin_HEXAGON_F2_conv_sf2w",
    "llvm.hexagon.F2.conv.sf2w.chop" => "__builtin_HEXAGON_F2_conv_sf2w_chop",
    "llvm.hexagon.F2.conv.ud2df" => "__builtin_HEXAGON_F2_conv_ud2df",
    "llvm.hexagon.F2.conv.ud2sf" => "__builtin_HEXAGON_F2_conv_ud2sf",
    "llvm.hexagon.F2.conv.uw2df" => "__builtin_HEXAGON_F2_conv_uw2df",
    "llvm.hexagon.F2.conv.uw2sf" => "__builtin_HEXAGON_F2_conv_uw2sf",
    "llvm.hexagon.F2.conv.w2df" => "__builtin_HEXAGON_F2_conv_w2df",
    "llvm.hexagon.F2.conv.w2sf" => "__builtin_HEXAGON_F2_conv_w2sf",
    "llvm.hexagon.F2.dfadd" => "__builtin_HEXAGON_F2_dfadd",
    "llvm.hexagon.F2.dfclass" => "__builtin_HEXAGON_F2_dfclass",
    "llvm.hexagon.F2.dfcmpeq" => "__builtin_HEXAGON_F2_dfcmpeq",
    "llvm.hexagon.F2.dfcmpge" => "__builtin_HEXAGON_F2_dfcmpge",
    "llvm.hexagon.F2.dfcmpgt" => "__builtin_HEXAGON_F2_dfcmpgt",
    "llvm.hexagon.F2.dfcmpuo" => "__builtin_HEXAGON_F2_dfcmpuo",
    "llvm.hexagon.F2.dffixupd" => "__builtin_HEXAGON_F2_dffixupd",
    "llvm.hexagon.F2.dffixupn" => "__builtin_HEXAGON_F2_dffixupn",
    "llvm.hexagon.F2.dffixupr" => "__builtin_HEXAGON_F2_dffixupr",
    "llvm.hexagon.F2.dffma" => "__builtin_HEXAGON_F2_dffma",
    "llvm.hexagon.F2.dffma.lib" => "__builtin_HEXAGON_F2_dffma_lib",
    "llvm.hexagon.F2.dffma.sc" => "__builtin_HEXAGON_F2_dffma_sc",
    "llvm.hexagon.F2.dffms" => "__builtin_HEXAGON_F2_dffms",
    "llvm.hexagon.F2.dffms.lib" => "__builtin_HEXAGON_F2_dffms_lib",
    "llvm.hexagon.F2.dfimm.n" => "__builtin_HEXAGON_F2_dfimm_n",
    "llvm.hexagon.F2.dfimm.p" => "__builtin_HEXAGON_F2_dfimm_p",
    "llvm.hexagon.F2.dfmax" => "__builtin_HEXAGON_F2_dfmax",
    "llvm.hexagon.F2.dfmin" => "__builtin_HEXAGON_F2_dfmin",
    "llvm.hexagon.F2.dfmpy" => "__builtin_HEXAGON_F2_dfmpy",
    "llvm.hexagon.F2.dfsub" => "__builtin_HEXAGON_F2_dfsub",
    "llvm.hexagon.F2.sfadd" => "__builtin_HEXAGON_F2_sfadd",
    "llvm.hexagon.F2.sfclass" => "__builtin_HEXAGON_F2_sfclass",
    "llvm.hexagon.F2.sfcmpeq" => "__builtin_HEXAGON_F2_sfcmpeq",
    "llvm.hexagon.F2.sfcmpge" => "__builtin_HEXAGON_F2_sfcmpge",
    "llvm.hexagon.F2.sfcmpgt" => "__builtin_HEXAGON_F2_sfcmpgt",
    "llvm.hexagon.F2.sfcmpuo" => "__builtin_HEXAGON_F2_sfcmpuo",
    "llvm.hexagon.F2.sffixupd" => "__builtin_HEXAGON_F2_sffixupd",
    "llvm.hexagon.F2.sffixupn" => "__builtin_HEXAGON_F2_sffixupn",
    "llvm.hexagon.F2.sffixupr" => "__builtin_HEXAGON_F2_sffixupr",
    "llvm.hexagon.F2.sffma" => "__builtin_HEXAGON_F2_sffma",
    "llvm.hexagon.F2.sffma.lib" => "__builtin_HEXAGON_F2_sffma_lib",
    "llvm.hexagon.F2.sffma.sc" => "__builtin_HEXAGON_F2_sffma_sc",
    "llvm.hexagon.F2.sffms" => "__builtin_HEXAGON_F2_sffms",
    "llvm.hexagon.F2.sffms.lib" => "__builtin_HEXAGON_F2_sffms_lib",
    "llvm.hexagon.F2.sfimm.n" => "__builtin_HEXAGON_F2_sfimm_n",
    "llvm.hexagon.F2.sfimm.p" => "__builtin_HEXAGON_F2_sfimm_p",
    "llvm.hexagon.F2.sfmax" => "__builtin_HEXAGON_F2_sfmax",
    "llvm.hexagon.F2.sfmin" => "__builtin_HEXAGON_F2_sfmin",
    "llvm.hexagon.F2.sfmpy" => "__builtin_HEXAGON_F2_sfmpy",
    "llvm.hexagon.F2.sfsub" => "__builtin_HEXAGON_F2_sfsub",
    "llvm.hexagon.M2.acci" => "__builtin_HEXAGON_M2_acci",
    "llvm.hexagon.M2.accii" => "__builtin_HEXAGON_M2_accii",
    "llvm.hexagon.M2.cmaci.s0" => "__builtin_HEXAGON_M2_cmaci_s0",
    "llvm.hexagon.M2.cmacr.s0" => "__builtin_HEXAGON_M2_cmacr_s0",
    "llvm.hexagon.M2.cmacs.s0" => "__builtin_HEXAGON_M2_cmacs_s0",
    "llvm.hexagon.M2.cmacs.s1" => "__builtin_HEXAGON_M2_cmacs_s1",
    "llvm.hexagon.M2.cmacsc.s0" => "__builtin_HEXAGON_M2_cmacsc_s0",
    "llvm.hexagon.M2.cmacsc.s1" => "__builtin_HEXAGON_M2_cmacsc_s1",
    "llvm.hexagon.M2.cmpyi.s0" => "__builtin_HEXAGON_M2_cmpyi_s0",
    "llvm.hexagon.M2.cmpyr.s0" => "__builtin_HEXAGON_M2_cmpyr_s0",
    "llvm.hexagon.M2.cmpyrs.s0" => "__builtin_HEXAGON_M2_cmpyrs_s0",
    "llvm.hexagon.M2.cmpyrs.s1" => "__builtin_HEXAGON_M2_cmpyrs_s1",
    "llvm.hexagon.M2.cmpyrsc.s0" => "__builtin_HEXAGON_M2_cmpyrsc_s0",
    "llvm.hexagon.M2.cmpyrsc.s1" => "__builtin_HEXAGON_M2_cmpyrsc_s1",
    "llvm.hexagon.M2.cmpys.s0" => "__builtin_HEXAGON_M2_cmpys_s0",
    "llvm.hexagon.M2.cmpys.s1" => "__builtin_HEXAGON_M2_cmpys_s1",
    "llvm.hexagon.M2.cmpysc.s0" => "__builtin_HEXAGON_M2_cmpysc_s0",
    "llvm.hexagon.M2.cmpysc.s1" => "__builtin_HEXAGON_M2_cmpysc_s1",
    "llvm.hexagon.M2.cnacs.s0" => "__builtin_HEXAGON_M2_cnacs_s0",
    "llvm.hexagon.M2.cnacs.s1" => "__builtin_HEXAGON_M2_cnacs_s1",
    "llvm.hexagon.M2.cnacsc.s0" => "__builtin_HEXAGON_M2_cnacsc_s0",
    "llvm.hexagon.M2.cnacsc.s1" => "__builtin_HEXAGON_M2_cnacsc_s1",
    "llvm.hexagon.M2.dpmpyss.acc.s0" => "__builtin_HEXAGON_M2_dpmpyss_acc_s0",
    "llvm.hexagon.M2.dpmpyss.nac.s0" => "__builtin_HEXAGON_M2_dpmpyss_nac_s0",
    "llvm.hexagon.M2.dpmpyss.rnd.s0" => "__builtin_HEXAGON_M2_dpmpyss_rnd_s0",
    "llvm.hexagon.M2.dpmpyss.s0" => "__builtin_HEXAGON_M2_dpmpyss_s0",
    "llvm.hexagon.M2.dpmpyuu.acc.s0" => "__builtin_HEXAGON_M2_dpmpyuu_acc_s0",
    "llvm.hexagon.M2.dpmpyuu.nac.s0" => "__builtin_HEXAGON_M2_dpmpyuu_nac_s0",
    "llvm.hexagon.M2.dpmpyuu.s0" => "__builtin_HEXAGON_M2_dpmpyuu_s0",
    "llvm.hexagon.M2.hmmpyh.rs1" => "__builtin_HEXAGON_M2_hmmpyh_rs1",
    "llvm.hexagon.M2.hmmpyh.s1" => "__builtin_HEXAGON_M2_hmmpyh_s1",
    "llvm.hexagon.M2.hmmpyl.rs1" => "__builtin_HEXAGON_M2_hmmpyl_rs1",
    "llvm.hexagon.M2.hmmpyl.s1" => "__builtin_HEXAGON_M2_hmmpyl_s1",
    "llvm.hexagon.M2.maci" => "__builtin_HEXAGON_M2_maci",
    "llvm.hexagon.M2.macsin" => "__builtin_HEXAGON_M2_macsin",
    "llvm.hexagon.M2.macsip" => "__builtin_HEXAGON_M2_macsip",
    "llvm.hexagon.M2.mmachs.rs0" => "__builtin_HEXAGON_M2_mmachs_rs0",
    "llvm.hexagon.M2.mmachs.rs1" => "__builtin_HEXAGON_M2_mmachs_rs1",
    "llvm.hexagon.M2.mmachs.s0" => "__builtin_HEXAGON_M2_mmachs_s0",
    "llvm.hexagon.M2.mmachs.s1" => "__builtin_HEXAGON_M2_mmachs_s1",
    "llvm.hexagon.M2.mmacls.rs0" => "__builtin_HEXAGON_M2_mmacls_rs0",
    "llvm.hexagon.M2.mmacls.rs1" => "__builtin_HEXAGON_M2_mmacls_rs1",
    "llvm.hexagon.M2.mmacls.s0" => "__builtin_HEXAGON_M2_mmacls_s0",
    "llvm.hexagon.M2.mmacls.s1" => "__builtin_HEXAGON_M2_mmacls_s1",
    "llvm.hexagon.M2.mmacuhs.rs0" => "__builtin_HEXAGON_M2_mmacuhs_rs0",
    "llvm.hexagon.M2.mmacuhs.rs1" => "__builtin_HEXAGON_M2_mmacuhs_rs1",
    "llvm.hexagon.M2.mmacuhs.s0" => "__builtin_HEXAGON_M2_mmacuhs_s0",
    "llvm.hexagon.M2.mmacuhs.s1" => "__builtin_HEXAGON_M2_mmacuhs_s1",
    "llvm.hexagon.M2.mmaculs.rs0" => "__builtin_HEXAGON_M2_mmaculs_rs0",
    "llvm.hexagon.M2.mmaculs.rs1" => "__builtin_HEXAGON_M2_mmaculs_rs1",
    "llvm.hexagon.M2.mmaculs.s0" => "__builtin_HEXAGON_M2_mmaculs_s0",
    "llvm.hexagon.M2.mmaculs.s1" => "__builtin_HEXAGON_M2_mmaculs_s1",
    "llvm.hexagon.M2.mmpyh.rs0" => "__builtin_HEXAGON_M2_mmpyh_rs0",
    "llvm.hexagon.M2.mmpyh.rs1" => "__builtin_HEXAGON_M2_mmpyh_rs1",
    "llvm.hexagon.M2.mmpyh.s0" => "__builtin_HEXAGON_M2_mmpyh_s0",
    "llvm.hexagon.M2.mmpyh.s1" => "__builtin_HEXAGON_M2_mmpyh_s1",
    "llvm.hexagon.M2.mmpyl.rs0" => "__builtin_HEXAGON_M2_mmpyl_rs0",
    "llvm.hexagon.M2.mmpyl.rs1" => "__builtin_HEXAGON_M2_mmpyl_rs1",
    "llvm.hexagon.M2.mmpyl.s0" => "__builtin_HEXAGON_M2_mmpyl_s0",
    "llvm.hexagon.M2.mmpyl.s1" => "__builtin_HEXAGON_M2_mmpyl_s1",
    "llvm.hexagon.M2.mmpyuh.rs0" => "__builtin_HEXAGON_M2_mmpyuh_rs0",
    "llvm.hexagon.M2.mmpyuh.rs1" => "__builtin_HEXAGON_M2_mmpyuh_rs1",
    "llvm.hexagon.M2.mmpyuh.s0" => "__builtin_HEXAGON_M2_mmpyuh_s0",
    "llvm.hexagon.M2.mmpyuh.s1" => "__builtin_HEXAGON_M2_mmpyuh_s1",
    "llvm.hexagon.M2.mmpyul.rs0" => "__builtin_HEXAGON_M2_mmpyul_rs0",
    "llvm.hexagon.M2.mmpyul.rs1" => "__builtin_HEXAGON_M2_mmpyul_rs1",
    "llvm.hexagon.M2.mmpyul.s0" => "__builtin_HEXAGON_M2_mmpyul_s0",
    "llvm.hexagon.M2.mmpyul.s1" => "__builtin_HEXAGON_M2_mmpyul_s1",
    "llvm.hexagon.M2.mpy.acc.hh.s0" => "__builtin_HEXAGON_M2_mpy_acc_hh_s0",
    "llvm.hexagon.M2.mpy.acc.hh.s1" => "__builtin_HEXAGON_M2_mpy_acc_hh_s1",
    "llvm.hexagon.M2.mpy.acc.hl.s0" => "__builtin_HEXAGON_M2_mpy_acc_hl_s0",
    "llvm.hexagon.M2.mpy.acc.hl.s1" => "__builtin_HEXAGON_M2_mpy_acc_hl_s1",
    "llvm.hexagon.M2.mpy.acc.lh.s0" => "__builtin_HEXAGON_M2_mpy_acc_lh_s0",
    "llvm.hexagon.M2.mpy.acc.lh.s1" => "__builtin_HEXAGON_M2_mpy_acc_lh_s1",
    "llvm.hexagon.M2.mpy.acc.ll.s0" => "__builtin_HEXAGON_M2_mpy_acc_ll_s0",
    "llvm.hexagon.M2.mpy.acc.ll.s1" => "__builtin_HEXAGON_M2_mpy_acc_ll_s1",
    "llvm.hexagon.M2.mpy.acc.sat.hh.s0" => "__builtin_HEXAGON_M2_mpy_acc_sat_hh_s0",
    "llvm.hexagon.M2.mpy.acc.sat.hh.s1" => "__builtin_HEXAGON_M2_mpy_acc_sat_hh_s1",
    "llvm.hexagon.M2.mpy.acc.sat.hl.s0" => "__builtin_HEXAGON_M2_mpy_acc_sat_hl_s0",
    "llvm.hexagon.M2.mpy.acc.sat.hl.s1" => "__builtin_HEXAGON_M2_mpy_acc_sat_hl_s1",
    "llvm.hexagon.M2.mpy.acc.sat.lh.s0" => "__builtin_HEXAGON_M2_mpy_acc_sat_lh_s0",
    "llvm.hexagon.M2.mpy.acc.sat.lh.s1" => "__builtin_HEXAGON_M2_mpy_acc_sat_lh_s1",
    "llvm.hexagon.M2.mpy.acc.sat.ll.s0" => "__builtin_HEXAGON_M2_mpy_acc_sat_ll_s0",
    "llvm.hexagon.M2.mpy.acc.sat.ll.s1" => "__builtin_HEXAGON_M2_mpy_acc_sat_ll_s1",
    "llvm.hexagon.M2.mpy.hh.s0" => "__builtin_HEXAGON_M2_mpy_hh_s0",
    "llvm.hexagon.M2.mpy.hh.s1" => "__builtin_HEXAGON_M2_mpy_hh_s1",
    "llvm.hexagon.M2.mpy.hl.s0" => "__builtin_HEXAGON_M2_mpy_hl_s0",
    "llvm.hexagon.M2.mpy.hl.s1" => "__builtin_HEXAGON_M2_mpy_hl_s1",
    "llvm.hexagon.M2.mpy.lh.s0" => "__builtin_HEXAGON_M2_mpy_lh_s0",
    "llvm.hexagon.M2.mpy.lh.s1" => "__builtin_HEXAGON_M2_mpy_lh_s1",
    "llvm.hexagon.M2.mpy.ll.s0" => "__builtin_HEXAGON_M2_mpy_ll_s0",
    "llvm.hexagon.M2.mpy.ll.s1" => "__builtin_HEXAGON_M2_mpy_ll_s1",
    "llvm.hexagon.M2.mpy.nac.hh.s0" => "__builtin_HEXAGON_M2_mpy_nac_hh_s0",
    "llvm.hexagon.M2.mpy.nac.hh.s1" => "__builtin_HEXAGON_M2_mpy_nac_hh_s1",
    "llvm.hexagon.M2.mpy.nac.hl.s0" => "__builtin_HEXAGON_M2_mpy_nac_hl_s0",
    "llvm.hexagon.M2.mpy.nac.hl.s1" => "__builtin_HEXAGON_M2_mpy_nac_hl_s1",
    "llvm.hexagon.M2.mpy.nac.lh.s0" => "__builtin_HEXAGON_M2_mpy_nac_lh_s0",
    "llvm.hexagon.M2.mpy.nac.lh.s1" => "__builtin_HEXAGON_M2_mpy_nac_lh_s1",
    "llvm.hexagon.M2.mpy.nac.ll.s0" => "__builtin_HEXAGON_M2_mpy_nac_ll_s0",
    "llvm.hexagon.M2.mpy.nac.ll.s1" => "__builtin_HEXAGON_M2_mpy_nac_ll_s1",
    "llvm.hexagon.M2.mpy.nac.sat.hh.s0" => "__builtin_HEXAGON_M2_mpy_nac_sat_hh_s0",
    "llvm.hexagon.M2.mpy.nac.sat.hh.s1" => "__builtin_HEXAGON_M2_mpy_nac_sat_hh_s1",
    "llvm.hexagon.M2.mpy.nac.sat.hl.s0" => "__builtin_HEXAGON_M2_mpy_nac_sat_hl_s0",
    "llvm.hexagon.M2.mpy.nac.sat.hl.s1" => "__builtin_HEXAGON_M2_mpy_nac_sat_hl_s1",
    "llvm.hexagon.M2.mpy.nac.sat.lh.s0" => "__builtin_HEXAGON_M2_mpy_nac_sat_lh_s0",
    "llvm.hexagon.M2.mpy.nac.sat.lh.s1" => "__builtin_HEXAGON_M2_mpy_nac_sat_lh_s1",
    "llvm.hexagon.M2.mpy.nac.sat.ll.s0" => "__builtin_HEXAGON_M2_mpy_nac_sat_ll_s0",
    "llvm.hexagon.M2.mpy.nac.sat.ll.s1" => "__builtin_HEXAGON_M2_mpy_nac_sat_ll_s1",
    "llvm.hexagon.M2.mpy.rnd.hh.s0" => "__builtin_HEXAGON_M2_mpy_rnd_hh_s0",
    "llvm.hexagon.M2.mpy.rnd.hh.s1" => "__builtin_HEXAGON_M2_mpy_rnd_hh_s1",
    "llvm.hexagon.M2.mpy.rnd.hl.s0" => "__builtin_HEXAGON_M2_mpy_rnd_hl_s0",
    "llvm.hexagon.M2.mpy.rnd.hl.s1" => "__builtin_HEXAGON_M2_mpy_rnd_hl_s1",
    "llvm.hexagon.M2.mpy.rnd.lh.s0" => "__builtin_HEXAGON_M2_mpy_rnd_lh_s0",
    "llvm.hexagon.M2.mpy.rnd.lh.s1" => "__builtin_HEXAGON_M2_mpy_rnd_lh_s1",
    "llvm.hexagon.M2.mpy.rnd.ll.s0" => "__builtin_HEXAGON_M2_mpy_rnd_ll_s0",
    "llvm.hexagon.M2.mpy.rnd.ll.s1" => "__builtin_HEXAGON_M2_mpy_rnd_ll_s1",
    "llvm.hexagon.M2.mpy.sat.hh.s0" => "__builtin_HEXAGON_M2_mpy_sat_hh_s0",
    "llvm.hexagon.M2.mpy.sat.hh.s1" => "__builtin_HEXAGON_M2_mpy_sat_hh_s1",
    "llvm.hexagon.M2.mpy.sat.hl.s0" => "__builtin_HEXAGON_M2_mpy_sat_hl_s0",
    "llvm.hexagon.M2.mpy.sat.hl.s1" => "__builtin_HEXAGON_M2_mpy_sat_hl_s1",
    "llvm.hexagon.M2.mpy.sat.lh.s0" => "__builtin_HEXAGON_M2_mpy_sat_lh_s0",
    "llvm.hexagon.M2.mpy.sat.lh.s1" => "__builtin_HEXAGON_M2_mpy_sat_lh_s1",
    "llvm.hexagon.M2.mpy.sat.ll.s0" => "__builtin_HEXAGON_M2_mpy_sat_ll_s0",
    "llvm.hexagon.M2.mpy.sat.ll.s1" => "__builtin_HEXAGON_M2_mpy_sat_ll_s1",
    "llvm.hexagon.M2.mpy.sat.rnd.hh.s0" => "__builtin_HEXAGON_M2_mpy_sat_rnd_hh_s0",
    "llvm.hexagon.M2.mpy.sat.rnd.hh.s1" => "__builtin_HEXAGON_M2_mpy_sat_rnd_hh_s1",
    "llvm.hexagon.M2.mpy.sat.rnd.hl.s0" => "__builtin_HEXAGON_M2_mpy_sat_rnd_hl_s0",
    "llvm.hexagon.M2.mpy.sat.rnd.hl.s1" => "__builtin_HEXAGON_M2_mpy_sat_rnd_hl_s1",
    "llvm.hexagon.M2.mpy.sat.rnd.lh.s0" => "__builtin_HEXAGON_M2_mpy_sat_rnd_lh_s0",
    "llvm.hexagon.M2.mpy.sat.rnd.lh.s1" => "__builtin_HEXAGON_M2_mpy_sat_rnd_lh_s1",
    "llvm.hexagon.M2.mpy.sat.rnd.ll.s0" => "__builtin_HEXAGON_M2_mpy_sat_rnd_ll_s0",
    "llvm.hexagon.M2.mpy.sat.rnd.ll.s1" => "__builtin_HEXAGON_M2_mpy_sat_rnd_ll_s1",
    "llvm.hexagon.M2.mpy.up" => "__builtin_HEXAGON_M2_mpy_up",
    "llvm.hexagon.M2.mpy.up.s1" => "__builtin_HEXAGON_M2_mpy_up_s1",
    "llvm.hexagon.M2.mpy.up.s1.sat" => "__builtin_HEXAGON_M2_mpy_up_s1_sat",
    "llvm.hexagon.M2.mpyd.acc.hh.s0" => "__builtin_HEXAGON_M2_mpyd_acc_hh_s0",
    "llvm.hexagon.M2.mpyd.acc.hh.s1" => "__builtin_HEXAGON_M2_mpyd_acc_hh_s1",
    "llvm.hexagon.M2.mpyd.acc.hl.s0" => "__builtin_HEXAGON_M2_mpyd_acc_hl_s0",
    "llvm.hexagon.M2.mpyd.acc.hl.s1" => "__builtin_HEXAGON_M2_mpyd_acc_hl_s1",
    "llvm.hexagon.M2.mpyd.acc.lh.s0" => "__builtin_HEXAGON_M2_mpyd_acc_lh_s0",
    "llvm.hexagon.M2.mpyd.acc.lh.s1" => "__builtin_HEXAGON_M2_mpyd_acc_lh_s1",
    "llvm.hexagon.M2.mpyd.acc.ll.s0" => "__builtin_HEXAGON_M2_mpyd_acc_ll_s0",
    "llvm.hexagon.M2.mpyd.acc.ll.s1" => "__builtin_HEXAGON_M2_mpyd_acc_ll_s1",
    "llvm.hexagon.M2.mpyd.hh.s0" => "__builtin_HEXAGON_M2_mpyd_hh_s0",
    "llvm.hexagon.M2.mpyd.hh.s1" => "__builtin_HEXAGON_M2_mpyd_hh_s1",
    "llvm.hexagon.M2.mpyd.hl.s0" => "__builtin_HEXAGON_M2_mpyd_hl_s0",
    "llvm.hexagon.M2.mpyd.hl.s1" => "__builtin_HEXAGON_M2_mpyd_hl_s1",
    "llvm.hexagon.M2.mpyd.lh.s0" => "__builtin_HEXAGON_M2_mpyd_lh_s0",
    "llvm.hexagon.M2.mpyd.lh.s1" => "__builtin_HEXAGON_M2_mpyd_lh_s1",
    "llvm.hexagon.M2.mpyd.ll.s0" => "__builtin_HEXAGON_M2_mpyd_ll_s0",
    "llvm.hexagon.M2.mpyd.ll.s1" => "__builtin_HEXAGON_M2_mpyd_ll_s1",
    "llvm.hexagon.M2.mpyd.nac.hh.s0" => "__builtin_HEXAGON_M2_mpyd_nac_hh_s0",
    "llvm.hexagon.M2.mpyd.nac.hh.s1" => "__builtin_HEXAGON_M2_mpyd_nac_hh_s1",
    "llvm.hexagon.M2.mpyd.nac.hl.s0" => "__builtin_HEXAGON_M2_mpyd_nac_hl_s0",
    "llvm.hexagon.M2.mpyd.nac.hl.s1" => "__builtin_HEXAGON_M2_mpyd_nac_hl_s1",
    "llvm.hexagon.M2.mpyd.nac.lh.s0" => "__builtin_HEXAGON_M2_mpyd_nac_lh_s0",
    "llvm.hexagon.M2.mpyd.nac.lh.s1" => "__builtin_HEXAGON_M2_mpyd_nac_lh_s1",
    "llvm.hexagon.M2.mpyd.nac.ll.s0" => "__builtin_HEXAGON_M2_mpyd_nac_ll_s0",
    "llvm.hexagon.M2.mpyd.nac.ll.s1" => "__builtin_HEXAGON_M2_mpyd_nac_ll_s1",
    "llvm.hexagon.M2.mpyd.rnd.hh.s0" => "__builtin_HEXAGON_M2_mpyd_rnd_hh_s0",
    "llvm.hexagon.M2.mpyd.rnd.hh.s1" => "__builtin_HEXAGON_M2_mpyd_rnd_hh_s1",
    "llvm.hexagon.M2.mpyd.rnd.hl.s0" => "__builtin_HEXAGON_M2_mpyd_rnd_hl_s0",
    "llvm.hexagon.M2.mpyd.rnd.hl.s1" => "__builtin_HEXAGON_M2_mpyd_rnd_hl_s1",
    "llvm.hexagon.M2.mpyd.rnd.lh.s0" => "__builtin_HEXAGON_M2_mpyd_rnd_lh_s0",
    "llvm.hexagon.M2.mpyd.rnd.lh.s1" => "__builtin_HEXAGON_M2_mpyd_rnd_lh_s1",
    "llvm.hexagon.M2.mpyd.rnd.ll.s0" => "__builtin_HEXAGON_M2_mpyd_rnd_ll_s0",
    "llvm.hexagon.M2.mpyd.rnd.ll.s1" => "__builtin_HEXAGON_M2_mpyd_rnd_ll_s1",
    "llvm.hexagon.M2.mpyi" => "__builtin_HEXAGON_M2_mpyi",
    "llvm.hexagon.M2.mpysmi" => "__builtin_HEXAGON_M2_mpysmi",
    "llvm.hexagon.M2.mpysu.up" => "__builtin_HEXAGON_M2_mpysu_up",
    "llvm.hexagon.M2.mpyu.acc.hh.s0" => "__builtin_HEXAGON_M2_mpyu_acc_hh_s0",
    "llvm.hexagon.M2.mpyu.acc.hh.s1" => "__builtin_HEXAGON_M2_mpyu_acc_hh_s1",
    "llvm.hexagon.M2.mpyu.acc.hl.s0" => "__builtin_HEXAGON_M2_mpyu_acc_hl_s0",
    "llvm.hexagon.M2.mpyu.acc.hl.s1" => "__builtin_HEXAGON_M2_mpyu_acc_hl_s1",
    "llvm.hexagon.M2.mpyu.acc.lh.s0" => "__builtin_HEXAGON_M2_mpyu_acc_lh_s0",
    "llvm.hexagon.M2.mpyu.acc.lh.s1" => "__builtin_HEXAGON_M2_mpyu_acc_lh_s1",
    "llvm.hexagon.M2.mpyu.acc.ll.s0" => "__builtin_HEXAGON_M2_mpyu_acc_ll_s0",
    "llvm.hexagon.M2.mpyu.acc.ll.s1" => "__builtin_HEXAGON_M2_mpyu_acc_ll_s1",
    "llvm.hexagon.M2.mpyu.hh.s0" => "__builtin_HEXAGON_M2_mpyu_hh_s0",
    "llvm.hexagon.M2.mpyu.hh.s1" => "__builtin_HEXAGON_M2_mpyu_hh_s1",
    "llvm.hexagon.M2.mpyu.hl.s0" => "__builtin_HEXAGON_M2_mpyu_hl_s0",
    "llvm.hexagon.M2.mpyu.hl.s1" => "__builtin_HEXAGON_M2_mpyu_hl_s1",
    "llvm.hexagon.M2.mpyu.lh.s0" => "__builtin_HEXAGON_M2_mpyu_lh_s0",
    "llvm.hexagon.M2.mpyu.lh.s1" => "__builtin_HEXAGON_M2_mpyu_lh_s1",
    "llvm.hexagon.M2.mpyu.ll.s0" => "__builtin_HEXAGON_M2_mpyu_ll_s0",
    "llvm.hexagon.M2.mpyu.ll.s1" => "__builtin_HEXAGON_M2_mpyu_ll_s1",
    "llvm.hexagon.M2.mpyu.nac.hh.s0" => "__builtin_HEXAGON_M2_mpyu_nac_hh_s0",
    "llvm.hexagon.M2.mpyu.nac.hh.s1" => "__builtin_HEXAGON_M2_mpyu_nac_hh_s1",
    "llvm.hexagon.M2.mpyu.nac.hl.s0" => "__builtin_HEXAGON_M2_mpyu_nac_hl_s0",
    "llvm.hexagon.M2.mpyu.nac.hl.s1" => "__builtin_HEXAGON_M2_mpyu_nac_hl_s1",
    "llvm.hexagon.M2.mpyu.nac.lh.s0" => "__builtin_HEXAGON_M2_mpyu_nac_lh_s0",
    "llvm.hexagon.M2.mpyu.nac.lh.s1" => "__builtin_HEXAGON_M2_mpyu_nac_lh_s1",
    "llvm.hexagon.M2.mpyu.nac.ll.s0" => "__builtin_HEXAGON_M2_mpyu_nac_ll_s0",
    "llvm.hexagon.M2.mpyu.nac.ll.s1" => "__builtin_HEXAGON_M2_mpyu_nac_ll_s1",
    "llvm.hexagon.M2.mpyu.up" => "__builtin_HEXAGON_M2_mpyu_up",
    "llvm.hexagon.M2.mpyud.acc.hh.s0" => "__builtin_HEXAGON_M2_mpyud_acc_hh_s0",
    "llvm.hexagon.M2.mpyud.acc.hh.s1" => "__builtin_HEXAGON_M2_mpyud_acc_hh_s1",
    "llvm.hexagon.M2.mpyud.acc.hl.s0" => "__builtin_HEXAGON_M2_mpyud_acc_hl_s0",
    "llvm.hexagon.M2.mpyud.acc.hl.s1" => "__builtin_HEXAGON_M2_mpyud_acc_hl_s1",
    "llvm.hexagon.M2.mpyud.acc.lh.s0" => "__builtin_HEXAGON_M2_mpyud_acc_lh_s0",
    "llvm.hexagon.M2.mpyud.acc.lh.s1" => "__builtin_HEXAGON_M2_mpyud_acc_lh_s1",
    "llvm.hexagon.M2.mpyud.acc.ll.s0" => "__builtin_HEXAGON_M2_mpyud_acc_ll_s0",
    "llvm.hexagon.M2.mpyud.acc.ll.s1" => "__builtin_HEXAGON_M2_mpyud_acc_ll_s1",
    "llvm.hexagon.M2.mpyud.hh.s0" => "__builtin_HEXAGON_M2_mpyud_hh_s0",
    "llvm.hexagon.M2.mpyud.hh.s1" => "__builtin_HEXAGON_M2_mpyud_hh_s1",
    "llvm.hexagon.M2.mpyud.hl.s0" => "__builtin_HEXAGON_M2_mpyud_hl_s0",
    "llvm.hexagon.M2.mpyud.hl.s1" => "__builtin_HEXAGON_M2_mpyud_hl_s1",
    "llvm.hexagon.M2.mpyud.lh.s0" => "__builtin_HEXAGON_M2_mpyud_lh_s0",
    "llvm.hexagon.M2.mpyud.lh.s1" => "__builtin_HEXAGON_M2_mpyud_lh_s1",
    "llvm.hexagon.M2.mpyud.ll.s0" => "__builtin_HEXAGON_M2_mpyud_ll_s0",
    "llvm.hexagon.M2.mpyud.ll.s1" => "__builtin_HEXAGON_M2_mpyud_ll_s1",
    "llvm.hexagon.M2.mpyud.nac.hh.s0" => "__builtin_HEXAGON_M2_mpyud_nac_hh_s0",
    "llvm.hexagon.M2.mpyud.nac.hh.s1" => "__builtin_HEXAGON_M2_mpyud_nac_hh_s1",
    "llvm.hexagon.M2.mpyud.nac.hl.s0" => "__builtin_HEXAGON_M2_mpyud_nac_hl_s0",
    "llvm.hexagon.M2.mpyud.nac.hl.s1" => "__builtin_HEXAGON_M2_mpyud_nac_hl_s1",
    "llvm.hexagon.M2.mpyud.nac.lh.s0" => "__builtin_HEXAGON_M2_mpyud_nac_lh_s0",
    "llvm.hexagon.M2.mpyud.nac.lh.s1" => "__builtin_HEXAGON_M2_mpyud_nac_lh_s1",
    "llvm.hexagon.M2.mpyud.nac.ll.s0" => "__builtin_HEXAGON_M2_mpyud_nac_ll_s0",
    "llvm.hexagon.M2.mpyud.nac.ll.s1" => "__builtin_HEXAGON_M2_mpyud_nac_ll_s1",
    "llvm.hexagon.M2.mpyui" => "__builtin_HEXAGON_M2_mpyui",
    "llvm.hexagon.M2.nacci" => "__builtin_HEXAGON_M2_nacci",
    "llvm.hexagon.M2.naccii" => "__builtin_HEXAGON_M2_naccii",
    "llvm.hexagon.M2.subacc" => "__builtin_HEXAGON_M2_subacc",
    "llvm.hexagon.M2.vabsdiffh" => "__builtin_HEXAGON_M2_vabsdiffh",
    "llvm.hexagon.M2.vabsdiffw" => "__builtin_HEXAGON_M2_vabsdiffw",
    "llvm.hexagon.M2.vcmac.s0.sat.i" => "__builtin_HEXAGON_M2_vcmac_s0_sat_i",
    "llvm.hexagon.M2.vcmac.s0.sat.r" => "__builtin_HEXAGON_M2_vcmac_s0_sat_r",
    "llvm.hexagon.M2.vcmpy.s0.sat.i" => "__builtin_HEXAGON_M2_vcmpy_s0_sat_i",
    "llvm.hexagon.M2.vcmpy.s0.sat.r" => "__builtin_HEXAGON_M2_vcmpy_s0_sat_r",
    "llvm.hexagon.M2.vcmpy.s1.sat.i" => "__builtin_HEXAGON_M2_vcmpy_s1_sat_i",
    "llvm.hexagon.M2.vcmpy.s1.sat.r" => "__builtin_HEXAGON_M2_vcmpy_s1_sat_r",
    "llvm.hexagon.M2.vdmacs.s0" => "__builtin_HEXAGON_M2_vdmacs_s0",
    "llvm.hexagon.M2.vdmacs.s1" => "__builtin_HEXAGON_M2_vdmacs_s1",
    "llvm.hexagon.M2.vdmpyrs.s0" => "__builtin_HEXAGON_M2_vdmpyrs_s0",
    "llvm.hexagon.M2.vdmpyrs.s1" => "__builtin_HEXAGON_M2_vdmpyrs_s1",
    "llvm.hexagon.M2.vdmpys.s0" => "__builtin_HEXAGON_M2_vdmpys_s0",
    "llvm.hexagon.M2.vdmpys.s1" => "__builtin_HEXAGON_M2_vdmpys_s1",
    "llvm.hexagon.M2.vmac2" => "__builtin_HEXAGON_M2_vmac2",
    "llvm.hexagon.M2.vmac2es" => "__builtin_HEXAGON_M2_vmac2es",
    "llvm.hexagon.M2.vmac2es.s0" => "__builtin_HEXAGON_M2_vmac2es_s0",
    "llvm.hexagon.M2.vmac2es.s1" => "__builtin_HEXAGON_M2_vmac2es_s1",
    "llvm.hexagon.M2.vmac2s.s0" => "__builtin_HEXAGON_M2_vmac2s_s0",
    "llvm.hexagon.M2.vmac2s.s1" => "__builtin_HEXAGON_M2_vmac2s_s1",
    "llvm.hexagon.M2.vmac2su.s0" => "__builtin_HEXAGON_M2_vmac2su_s0",
    "llvm.hexagon.M2.vmac2su.s1" => "__builtin_HEXAGON_M2_vmac2su_s1",
    "llvm.hexagon.M2.vmpy2es.s0" => "__builtin_HEXAGON_M2_vmpy2es_s0",
    "llvm.hexagon.M2.vmpy2es.s1" => "__builtin_HEXAGON_M2_vmpy2es_s1",
    "llvm.hexagon.M2.vmpy2s.s0" => "__builtin_HEXAGON_M2_vmpy2s_s0",
    "llvm.hexagon.M2.vmpy2s.s0pack" => "__builtin_HEXAGON_M2_vmpy2s_s0pack",
    "llvm.hexagon.M2.vmpy2s.s1" => "__builtin_HEXAGON_M2_vmpy2s_s1",
    "llvm.hexagon.M2.vmpy2s.s1pack" => "__builtin_HEXAGON_M2_vmpy2s_s1pack",
    "llvm.hexagon.M2.vmpy2su.s0" => "__builtin_HEXAGON_M2_vmpy2su_s0",
    "llvm.hexagon.M2.vmpy2su.s1" => "__builtin_HEXAGON_M2_vmpy2su_s1",
    "llvm.hexagon.M2.vraddh" => "__builtin_HEXAGON_M2_vraddh",
    "llvm.hexagon.M2.vradduh" => "__builtin_HEXAGON_M2_vradduh",
    "llvm.hexagon.M2.vrcmaci.s0" => "__builtin_HEXAGON_M2_vrcmaci_s0",
    "llvm.hexagon.M2.vrcmaci.s0c" => "__builtin_HEXAGON_M2_vrcmaci_s0c",
    "llvm.hexagon.M2.vrcmacr.s0" => "__builtin_HEXAGON_M2_vrcmacr_s0",
    "llvm.hexagon.M2.vrcmacr.s0c" => "__builtin_HEXAGON_M2_vrcmacr_s0c",
    "llvm.hexagon.M2.vrcmpyi.s0" => "__builtin_HEXAGON_M2_vrcmpyi_s0",
    "llvm.hexagon.M2.vrcmpyi.s0c" => "__builtin_HEXAGON_M2_vrcmpyi_s0c",
    "llvm.hexagon.M2.vrcmpyr.s0" => "__builtin_HEXAGON_M2_vrcmpyr_s0",
    "llvm.hexagon.M2.vrcmpyr.s0c" => "__builtin_HEXAGON_M2_vrcmpyr_s0c",
    "llvm.hexagon.M2.vrcmpys.acc.s1" => "__builtin_HEXAGON_M2_vrcmpys_acc_s1",
    "llvm.hexagon.M2.vrcmpys.s1" => "__builtin_HEXAGON_M2_vrcmpys_s1",
    "llvm.hexagon.M2.vrcmpys.s1rp" => "__builtin_HEXAGON_M2_vrcmpys_s1rp",
    "llvm.hexagon.M2.vrmac.s0" => "__builtin_HEXAGON_M2_vrmac_s0",
    "llvm.hexagon.M2.vrmpy.s0" => "__builtin_HEXAGON_M2_vrmpy_s0",
    "llvm.hexagon.M2.xor.xacc" => "__builtin_HEXAGON_M2_xor_xacc",
    "llvm.hexagon.M4.and.and" => "__builtin_HEXAGON_M4_and_and",
    "llvm.hexagon.M4.and.andn" => "__builtin_HEXAGON_M4_and_andn",
    "llvm.hexagon.M4.and.or" => "__builtin_HEXAGON_M4_and_or",
    "llvm.hexagon.M4.and.xor" => "__builtin_HEXAGON_M4_and_xor",
    "llvm.hexagon.M4.cmpyi.wh" => "__builtin_HEXAGON_M4_cmpyi_wh",
    "llvm.hexagon.M4.cmpyi.whc" => "__builtin_HEXAGON_M4_cmpyi_whc",
    "llvm.hexagon.M4.cmpyr.wh" => "__builtin_HEXAGON_M4_cmpyr_wh",
    "llvm.hexagon.M4.cmpyr.whc" => "__builtin_HEXAGON_M4_cmpyr_whc",
    "llvm.hexagon.M4.mac.up.s1.sat" => "__builtin_HEXAGON_M4_mac_up_s1_sat",
    "llvm.hexagon.M4.mpyri.addi" => "__builtin_HEXAGON_M4_mpyri_addi",
    "llvm.hexagon.M4.mpyri.addr" => "__builtin_HEXAGON_M4_mpyri_addr",
    "llvm.hexagon.M4.mpyri.addr.u2" => "__builtin_HEXAGON_M4_mpyri_addr_u2",
    "llvm.hexagon.M4.mpyrr.addi" => "__builtin_HEXAGON_M4_mpyrr_addi",
    "llvm.hexagon.M4.mpyrr.addr" => "__builtin_HEXAGON_M4_mpyrr_addr",
    "llvm.hexagon.M4.nac.up.s1.sat" => "__builtin_HEXAGON_M4_nac_up_s1_sat",
    "llvm.hexagon.M4.or.and" => "__builtin_HEXAGON_M4_or_and",
    "llvm.hexagon.M4.or.andn" => "__builtin_HEXAGON_M4_or_andn",
    "llvm.hexagon.M4.or.or" => "__builtin_HEXAGON_M4_or_or",
    "llvm.hexagon.M4.or.xor" => "__builtin_HEXAGON_M4_or_xor",
    "llvm.hexagon.M4.pmpyw" => "__builtin_HEXAGON_M4_pmpyw",
    "llvm.hexagon.M4.pmpyw.acc" => "__builtin_HEXAGON_M4_pmpyw_acc",
    "llvm.hexagon.M4.vpmpyh" => "__builtin_HEXAGON_M4_vpmpyh",
    "llvm.hexagon.M4.vpmpyh.acc" => "__builtin_HEXAGON_M4_vpmpyh_acc",
    "llvm.hexagon.M4.vrmpyeh.acc.s0" => "__builtin_HEXAGON_M4_vrmpyeh_acc_s0",
    "llvm.hexagon.M4.vrmpyeh.acc.s1" => "__builtin_HEXAGON_M4_vrmpyeh_acc_s1",
    "llvm.hexagon.M4.vrmpyeh.s0" => "__builtin_HEXAGON_M4_vrmpyeh_s0",
    "llvm.hexagon.M4.vrmpyeh.s1" => "__builtin_HEXAGON_M4_vrmpyeh_s1",
    "llvm.hexagon.M4.vrmpyoh.acc.s0" => "__builtin_HEXAGON_M4_vrmpyoh_acc_s0",
    "llvm.hexagon.M4.vrmpyoh.acc.s1" => "__builtin_HEXAGON_M4_vrmpyoh_acc_s1",
    "llvm.hexagon.M4.vrmpyoh.s0" => "__builtin_HEXAGON_M4_vrmpyoh_s0",
    "llvm.hexagon.M4.vrmpyoh.s1" => "__builtin_HEXAGON_M4_vrmpyoh_s1",
    "llvm.hexagon.M4.xor.and" => "__builtin_HEXAGON_M4_xor_and",
    "llvm.hexagon.M4.xor.andn" => "__builtin_HEXAGON_M4_xor_andn",
    "llvm.hexagon.M4.xor.or" => "__builtin_HEXAGON_M4_xor_or",
    "llvm.hexagon.M4.xor.xacc" => "__builtin_HEXAGON_M4_xor_xacc",
    "llvm.hexagon.M5.vdmacbsu" => "__builtin_HEXAGON_M5_vdmacbsu",
    "llvm.hexagon.M5.vdmpybsu" => "__builtin_HEXAGON_M5_vdmpybsu",
    "llvm.hexagon.M5.vmacbsu" => "__builtin_HEXAGON_M5_vmacbsu",
    "llvm.hexagon.M5.vmacbuu" => "__builtin_HEXAGON_M5_vmacbuu",
    "llvm.hexagon.M5.vmpybsu" => "__builtin_HEXAGON_M5_vmpybsu",
    "llvm.hexagon.M5.vmpybuu" => "__builtin_HEXAGON_M5_vmpybuu",
    "llvm.hexagon.M5.vrmacbsu" => "__builtin_HEXAGON_M5_vrmacbsu",
    "llvm.hexagon.M5.vrmacbuu" => "__builtin_HEXAGON_M5_vrmacbuu",
    "llvm.hexagon.M5.vrmpybsu" => "__builtin_HEXAGON_M5_vrmpybsu",
    "llvm.hexagon.M5.vrmpybuu" => "__builtin_HEXAGON_M5_vrmpybuu",
    "llvm.hexagon.S2.addasl.rrri" => "__builtin_HEXAGON_S2_addasl_rrri",
    "llvm.hexagon.S2.asl.i.p" => "__builtin_HEXAGON_S2_asl_i_p",
    "llvm.hexagon.S2.asl.i.p.acc" => "__builtin_HEXAGON_S2_asl_i_p_acc",
    "llvm.hexagon.S2.asl.i.p.and" => "__builtin_HEXAGON_S2_asl_i_p_and",
    "llvm.hexagon.S2.asl.i.p.nac" => "__builtin_HEXAGON_S2_asl_i_p_nac",
    "llvm.hexagon.S2.asl.i.p.or" => "__builtin_HEXAGON_S2_asl_i_p_or",
    "llvm.hexagon.S2.asl.i.p.xacc" => "__builtin_HEXAGON_S2_asl_i_p_xacc",
    "llvm.hexagon.S2.asl.i.r" => "__builtin_HEXAGON_S2_asl_i_r",
    "llvm.hexagon.S2.asl.i.r.acc" => "__builtin_HEXAGON_S2_asl_i_r_acc",
    "llvm.hexagon.S2.asl.i.r.and" => "__builtin_HEXAGON_S2_asl_i_r_and",
    "llvm.hexagon.S2.asl.i.r.nac" => "__builtin_HEXAGON_S2_asl_i_r_nac",
    "llvm.hexagon.S2.asl.i.r.or" => "__builtin_HEXAGON_S2_asl_i_r_or",
    "llvm.hexagon.S2.asl.i.r.sat" => "__builtin_HEXAGON_S2_asl_i_r_sat",
    "llvm.hexagon.S2.asl.i.r.xacc" => "__builtin_HEXAGON_S2_asl_i_r_xacc",
    "llvm.hexagon.S2.asl.i.vh" => "__builtin_HEXAGON_S2_asl_i_vh",
    "llvm.hexagon.S2.asl.i.vw" => "__builtin_HEXAGON_S2_asl_i_vw",
    "llvm.hexagon.S2.asl.r.p" => "__builtin_HEXAGON_S2_asl_r_p",
    "llvm.hexagon.S2.asl.r.p.acc" => "__builtin_HEXAGON_S2_asl_r_p_acc",
    "llvm.hexagon.S2.asl.r.p.and" => "__builtin_HEXAGON_S2_asl_r_p_and",
    "llvm.hexagon.S2.asl.r.p.nac" => "__builtin_HEXAGON_S2_asl_r_p_nac",
    "llvm.hexagon.S2.asl.r.p.or" => "__builtin_HEXAGON_S2_asl_r_p_or",
    "llvm.hexagon.S2.asl.r.p.xor" => "__builtin_HEXAGON_S2_asl_r_p_xor",
    "llvm.hexagon.S2.asl.r.r" => "__builtin_HEXAGON_S2_asl_r_r",
    "llvm.hexagon.S2.asl.r.r.acc" => "__builtin_HEXAGON_S2_asl_r_r_acc",
    "llvm.hexagon.S2.asl.r.r.and" => "__builtin_HEXAGON_S2_asl_r_r_and",
    "llvm.hexagon.S2.asl.r.r.nac" => "__builtin_HEXAGON_S2_asl_r_r_nac",
    "llvm.hexagon.S2.asl.r.r.or" => "__builtin_HEXAGON_S2_asl_r_r_or",
    "llvm.hexagon.S2.asl.r.r.sat" => "__builtin_HEXAGON_S2_asl_r_r_sat",
    "llvm.hexagon.S2.asl.r.vh" => "__builtin_HEXAGON_S2_asl_r_vh",
    "llvm.hexagon.S2.asl.r.vw" => "__builtin_HEXAGON_S2_asl_r_vw",
    "llvm.hexagon.S2.asr.i.p" => "__builtin_HEXAGON_S2_asr_i_p",
    "llvm.hexagon.S2.asr.i.p.acc" => "__builtin_HEXAGON_S2_asr_i_p_acc",
    "llvm.hexagon.S2.asr.i.p.and" => "__builtin_HEXAGON_S2_asr_i_p_and",
    "llvm.hexagon.S2.asr.i.p.nac" => "__builtin_HEXAGON_S2_asr_i_p_nac",
    "llvm.hexagon.S2.asr.i.p.or" => "__builtin_HEXAGON_S2_asr_i_p_or",
    "llvm.hexagon.S2.asr.i.p.rnd" => "__builtin_HEXAGON_S2_asr_i_p_rnd",
    "llvm.hexagon.S2.asr.i.p.rnd.goodsyntax" => "__builtin_HEXAGON_S2_asr_i_p_rnd_goodsyntax",
    "llvm.hexagon.S2.asr.i.r" => "__builtin_HEXAGON_S2_asr_i_r",
    "llvm.hexagon.S2.asr.i.r.acc" => "__builtin_HEXAGON_S2_asr_i_r_acc",
    "llvm.hexagon.S2.asr.i.r.and" => "__builtin_HEXAGON_S2_asr_i_r_and",
    "llvm.hexagon.S2.asr.i.r.nac" => "__builtin_HEXAGON_S2_asr_i_r_nac",
    "llvm.hexagon.S2.asr.i.r.or" => "__builtin_HEXAGON_S2_asr_i_r_or",
    "llvm.hexagon.S2.asr.i.r.rnd" => "__builtin_HEXAGON_S2_asr_i_r_rnd",
    "llvm.hexagon.S2.asr.i.r.rnd.goodsyntax" => "__builtin_HEXAGON_S2_asr_i_r_rnd_goodsyntax",
    "llvm.hexagon.S2.asr.i.svw.trun" => "__builtin_HEXAGON_S2_asr_i_svw_trun",
    "llvm.hexagon.S2.asr.i.vh" => "__builtin_HEXAGON_S2_asr_i_vh",
    "llvm.hexagon.S2.asr.i.vw" => "__builtin_HEXAGON_S2_asr_i_vw",
    "llvm.hexagon.S2.asr.r.p" => "__builtin_HEXAGON_S2_asr_r_p",
    "llvm.hexagon.S2.asr.r.p.acc" => "__builtin_HEXAGON_S2_asr_r_p_acc",
    "llvm.hexagon.S2.asr.r.p.and" => "__builtin_HEXAGON_S2_asr_r_p_and",
    "llvm.hexagon.S2.asr.r.p.nac" => "__builtin_HEXAGON_S2_asr_r_p_nac",
    "llvm.hexagon.S2.asr.r.p.or" => "__builtin_HEXAGON_S2_asr_r_p_or",
    "llvm.hexagon.S2.asr.r.p.xor" => "__builtin_HEXAGON_S2_asr_r_p_xor",
    "llvm.hexagon.S2.asr.r.r" => "__builtin_HEXAGON_S2_asr_r_r",
    "llvm.hexagon.S2.asr.r.r.acc" => "__builtin_HEXAGON_S2_asr_r_r_acc",
    "llvm.hexagon.S2.asr.r.r.and" => "__builtin_HEXAGON_S2_asr_r_r_and",
    "llvm.hexagon.S2.asr.r.r.nac" => "__builtin_HEXAGON_S2_asr_r_r_nac",
    "llvm.hexagon.S2.asr.r.r.or" => "__builtin_HEXAGON_S2_asr_r_r_or",
    "llvm.hexagon.S2.asr.r.r.sat" => "__builtin_HEXAGON_S2_asr_r_r_sat",
    "llvm.hexagon.S2.asr.r.svw.trun" => "__builtin_HEXAGON_S2_asr_r_svw_trun",
    "llvm.hexagon.S2.asr.r.vh" => "__builtin_HEXAGON_S2_asr_r_vh",
    "llvm.hexagon.S2.asr.r.vw" => "__builtin_HEXAGON_S2_asr_r_vw",
    "llvm.hexagon.S2.brev" => "__builtin_HEXAGON_S2_brev",
    "llvm.hexagon.S2.brevp" => "__builtin_HEXAGON_S2_brevp",
    "llvm.hexagon.S2.cl0" => "__builtin_HEXAGON_S2_cl0",
    "llvm.hexagon.S2.cl0p" => "__builtin_HEXAGON_S2_cl0p",
    "llvm.hexagon.S2.cl1" => "__builtin_HEXAGON_S2_cl1",
    "llvm.hexagon.S2.cl1p" => "__builtin_HEXAGON_S2_cl1p",
    "llvm.hexagon.S2.clb" => "__builtin_HEXAGON_S2_clb",
    "llvm.hexagon.S2.clbnorm" => "__builtin_HEXAGON_S2_clbnorm",
    "llvm.hexagon.S2.clbp" => "__builtin_HEXAGON_S2_clbp",
    "llvm.hexagon.S2.clrbit.i" => "__builtin_HEXAGON_S2_clrbit_i",
    "llvm.hexagon.S2.clrbit.r" => "__builtin_HEXAGON_S2_clrbit_r",
    "llvm.hexagon.S2.ct0" => "__builtin_HEXAGON_S2_ct0",
    "llvm.hexagon.S2.ct0p" => "__builtin_HEXAGON_S2_ct0p",
    "llvm.hexagon.S2.ct1" => "__builtin_HEXAGON_S2_ct1",
    "llvm.hexagon.S2.ct1p" => "__builtin_HEXAGON_S2_ct1p",
    "llvm.hexagon.S2.deinterleave" => "__builtin_HEXAGON_S2_deinterleave",
    "llvm.hexagon.S2.extractu" => "__builtin_HEXAGON_S2_extractu",
    "llvm.hexagon.S2.extractu.rp" => "__builtin_HEXAGON_S2_extractu_rp",
    "llvm.hexagon.S2.extractup" => "__builtin_HEXAGON_S2_extractup",
    "llvm.hexagon.S2.extractup.rp" => "__builtin_HEXAGON_S2_extractup_rp",
    "llvm.hexagon.S2.insert" => "__builtin_HEXAGON_S2_insert",
    "llvm.hexagon.S2.insert.rp" => "__builtin_HEXAGON_S2_insert_rp",
    "llvm.hexagon.S2.insertp" => "__builtin_HEXAGON_S2_insertp",
    "llvm.hexagon.S2.insertp.rp" => "__builtin_HEXAGON_S2_insertp_rp",
    "llvm.hexagon.S2.interleave" => "__builtin_HEXAGON_S2_interleave",
    "llvm.hexagon.S2.lfsp" => "__builtin_HEXAGON_S2_lfsp",
    "llvm.hexagon.S2.lsl.r.p" => "__builtin_HEXAGON_S2_lsl_r_p",
    "llvm.hexagon.S2.lsl.r.p.acc" => "__builtin_HEXAGON_S2_lsl_r_p_acc",
    "llvm.hexagon.S2.lsl.r.p.and" => "__builtin_HEXAGON_S2_lsl_r_p_and",
    "llvm.hexagon.S2.lsl.r.p.nac" => "__builtin_HEXAGON_S2_lsl_r_p_nac",
    "llvm.hexagon.S2.lsl.r.p.or" => "__builtin_HEXAGON_S2_lsl_r_p_or",
    "llvm.hexagon.S2.lsl.r.p.xor" => "__builtin_HEXAGON_S2_lsl_r_p_xor",
    "llvm.hexagon.S2.lsl.r.r" => "__builtin_HEXAGON_S2_lsl_r_r",
    "llvm.hexagon.S2.lsl.r.r.acc" => "__builtin_HEXAGON_S2_lsl_r_r_acc",
    "llvm.hexagon.S2.lsl.r.r.and" => "__builtin_HEXAGON_S2_lsl_r_r_and",
    "llvm.hexagon.S2.lsl.r.r.nac" => "__builtin_HEXAGON_S2_lsl_r_r_nac",
    "llvm.hexagon.S2.lsl.r.r.or" => "__builtin_HEXAGON_S2_lsl_r_r_or",
    "llvm.hexagon.S2.lsl.r.vh" => "__builtin_HEXAGON_S2_lsl_r_vh",
    "llvm.hexagon.S2.lsl.r.vw" => "__builtin_HEXAGON_S2_lsl_r_vw",
    "llvm.hexagon.S2.lsr.i.p" => "__builtin_HEXAGON_S2_lsr_i_p",
    "llvm.hexagon.S2.lsr.i.p.acc" => "__builtin_HEXAGON_S2_lsr_i_p_acc",
    "llvm.hexagon.S2.lsr.i.p.and" => "__builtin_HEXAGON_S2_lsr_i_p_and",
    "llvm.hexagon.S2.lsr.i.p.nac" => "__builtin_HEXAGON_S2_lsr_i_p_nac",
    "llvm.hexagon.S2.lsr.i.p.or" => "__builtin_HEXAGON_S2_lsr_i_p_or",
    "llvm.hexagon.S2.lsr.i.p.xacc" => "__builtin_HEXAGON_S2_lsr_i_p_xacc",
    "llvm.hexagon.S2.lsr.i.r" => "__builtin_HEXAGON_S2_lsr_i_r",
    "llvm.hexagon.S2.lsr.i.r.acc" => "__builtin_HEXAGON_S2_lsr_i_r_acc",
    "llvm.hexagon.S2.lsr.i.r.and" => "__builtin_HEXAGON_S2_lsr_i_r_and",
    "llvm.hexagon.S2.lsr.i.r.nac" => "__builtin_HEXAGON_S2_lsr_i_r_nac",
    "llvm.hexagon.S2.lsr.i.r.or" => "__builtin_HEXAGON_S2_lsr_i_r_or",
    "llvm.hexagon.S2.lsr.i.r.xacc" => "__builtin_HEXAGON_S2_lsr_i_r_xacc",
    "llvm.hexagon.S2.lsr.i.vh" => "__builtin_HEXAGON_S2_lsr_i_vh",
    "llvm.hexagon.S2.lsr.i.vw" => "__builtin_HEXAGON_S2_lsr_i_vw",
    "llvm.hexagon.S2.lsr.r.p" => "__builtin_HEXAGON_S2_lsr_r_p",
    "llvm.hexagon.S2.lsr.r.p.acc" => "__builtin_HEXAGON_S2_lsr_r_p_acc",
    "llvm.hexagon.S2.lsr.r.p.and" => "__builtin_HEXAGON_S2_lsr_r_p_and",
    "llvm.hexagon.S2.lsr.r.p.nac" => "__builtin_HEXAGON_S2_lsr_r_p_nac",
    "llvm.hexagon.S2.lsr.r.p.or" => "__builtin_HEXAGON_S2_lsr_r_p_or",
    "llvm.hexagon.S2.lsr.r.p.xor" => "__builtin_HEXAGON_S2_lsr_r_p_xor",
    "llvm.hexagon.S2.lsr.r.r" => "__builtin_HEXAGON_S2_lsr_r_r",
    "llvm.hexagon.S2.lsr.r.r.acc" => "__builtin_HEXAGON_S2_lsr_r_r_acc",
    "llvm.hexagon.S2.lsr.r.r.and" => "__builtin_HEXAGON_S2_lsr_r_r_and",
    "llvm.hexagon.S2.lsr.r.r.nac" => "__builtin_HEXAGON_S2_lsr_r_r_nac",
    "llvm.hexagon.S2.lsr.r.r.or" => "__builtin_HEXAGON_S2_lsr_r_r_or",
    "llvm.hexagon.S2.lsr.r.vh" => "__builtin_HEXAGON_S2_lsr_r_vh",
    "llvm.hexagon.S2.lsr.r.vw" => "__builtin_HEXAGON_S2_lsr_r_vw",
    "llvm.hexagon.S2.packhl" => "__builtin_HEXAGON_S2_packhl",
    "llvm.hexagon.S2.parityp" => "__builtin_HEXAGON_S2_parityp",
    "llvm.hexagon.S2.setbit.i" => "__builtin_HEXAGON_S2_setbit_i",
    "llvm.hexagon.S2.setbit.r" => "__builtin_HEXAGON_S2_setbit_r",
    "llvm.hexagon.S2.shuffeb" => "__builtin_HEXAGON_S2_shuffeb",
    "llvm.hexagon.S2.shuffeh" => "__builtin_HEXAGON_S2_shuffeh",
    "llvm.hexagon.S2.shuffob" => "__builtin_HEXAGON_S2_shuffob",
    "llvm.hexagon.S2.shuffoh" => "__builtin_HEXAGON_S2_shuffoh",
    "llvm.hexagon.S2.svsathb" => "__builtin_HEXAGON_S2_svsathb",
    "llvm.hexagon.S2.svsathub" => "__builtin_HEXAGON_S2_svsathub",
    "llvm.hexagon.S2.tableidxb.goodsyntax" => "__builtin_HEXAGON_S2_tableidxb_goodsyntax",
    "llvm.hexagon.S2.tableidxd.goodsyntax" => "__builtin_HEXAGON_S2_tableidxd_goodsyntax",
    "llvm.hexagon.S2.tableidxh.goodsyntax" => "__builtin_HEXAGON_S2_tableidxh_goodsyntax",
    "llvm.hexagon.S2.tableidxw.goodsyntax" => "__builtin_HEXAGON_S2_tableidxw_goodsyntax",
    "llvm.hexagon.S2.togglebit.i" => "__builtin_HEXAGON_S2_togglebit_i",
    "llvm.hexagon.S2.togglebit.r" => "__builtin_HEXAGON_S2_togglebit_r",
    "llvm.hexagon.S2.tstbit.i" => "__builtin_HEXAGON_S2_tstbit_i",
    "llvm.hexagon.S2.tstbit.r" => "__builtin_HEXAGON_S2_tstbit_r",
    "llvm.hexagon.S2.valignib" => "__builtin_HEXAGON_S2_valignib",
    "llvm.hexagon.S2.valignrb" => "__builtin_HEXAGON_S2_valignrb",
    "llvm.hexagon.S2.vcnegh" => "__builtin_HEXAGON_S2_vcnegh",
    "llvm.hexagon.S2.vcrotate" => "__builtin_HEXAGON_S2_vcrotate",
    "llvm.hexagon.S2.vrcnegh" => "__builtin_HEXAGON_S2_vrcnegh",
    "llvm.hexagon.S2.vrndpackwh" => "__builtin_HEXAGON_S2_vrndpackwh",
    "llvm.hexagon.S2.vrndpackwhs" => "__builtin_HEXAGON_S2_vrndpackwhs",
    "llvm.hexagon.S2.vsathb" => "__builtin_HEXAGON_S2_vsathb",
    "llvm.hexagon.S2.vsathb.nopack" => "__builtin_HEXAGON_S2_vsathb_nopack",
    "llvm.hexagon.S2.vsathub" => "__builtin_HEXAGON_S2_vsathub",
    "llvm.hexagon.S2.vsathub.nopack" => "__builtin_HEXAGON_S2_vsathub_nopack",
    "llvm.hexagon.S2.vsatwh" => "__builtin_HEXAGON_S2_vsatwh",
    "llvm.hexagon.S2.vsatwh.nopack" => "__builtin_HEXAGON_S2_vsatwh_nopack",
    "llvm.hexagon.S2.vsatwuh" => "__builtin_HEXAGON_S2_vsatwuh",
    "llvm.hexagon.S2.vsatwuh.nopack" => "__builtin_HEXAGON_S2_vsatwuh_nopack",
    "llvm.hexagon.S2.vsplatrb" => "__builtin_HEXAGON_S2_vsplatrb",
    "llvm.hexagon.S2.vsplatrh" => "__builtin_HEXAGON_S2_vsplatrh",
    "llvm.hexagon.S2.vspliceib" => "__builtin_HEXAGON_S2_vspliceib",
    "llvm.hexagon.S2.vsplicerb" => "__builtin_HEXAGON_S2_vsplicerb",
    "llvm.hexagon.S2.vsxtbh" => "__builtin_HEXAGON_S2_vsxtbh",
    "llvm.hexagon.S2.vsxthw" => "__builtin_HEXAGON_S2_vsxthw",
    "llvm.hexagon.S2.vtrunehb" => "__builtin_HEXAGON_S2_vtrunehb",
    "llvm.hexagon.S2.vtrunewh" => "__builtin_HEXAGON_S2_vtrunewh",
    "llvm.hexagon.S2.vtrunohb" => "__builtin_HEXAGON_S2_vtrunohb",
    "llvm.hexagon.S2.vtrunowh" => "__builtin_HEXAGON_S2_vtrunowh",
    "llvm.hexagon.S2.vzxtbh" => "__builtin_HEXAGON_S2_vzxtbh",
    "llvm.hexagon.S2.vzxthw" => "__builtin_HEXAGON_S2_vzxthw",
    "llvm.hexagon.S4.addaddi" => "__builtin_HEXAGON_S4_addaddi",
    "llvm.hexagon.S4.addi.asl.ri" => "__builtin_HEXAGON_S4_addi_asl_ri",
    "llvm.hexagon.S4.addi.lsr.ri" => "__builtin_HEXAGON_S4_addi_lsr_ri",
    "llvm.hexagon.S4.andi.asl.ri" => "__builtin_HEXAGON_S4_andi_asl_ri",
    "llvm.hexagon.S4.andi.lsr.ri" => "__builtin_HEXAGON_S4_andi_lsr_ri",
    "llvm.hexagon.S4.clbaddi" => "__builtin_HEXAGON_S4_clbaddi",
    "llvm.hexagon.S4.clbpaddi" => "__builtin_HEXAGON_S4_clbpaddi",
    "llvm.hexagon.S4.clbpnorm" => "__builtin_HEXAGON_S4_clbpnorm",
    "llvm.hexagon.S4.extract" => "__builtin_HEXAGON_S4_extract",
    "llvm.hexagon.S4.extract.rp" => "__builtin_HEXAGON_S4_extract_rp",
    "llvm.hexagon.S4.extractp" => "__builtin_HEXAGON_S4_extractp",
    "llvm.hexagon.S4.extractp.rp" => "__builtin_HEXAGON_S4_extractp_rp",
    "llvm.hexagon.S4.lsli" => "__builtin_HEXAGON_S4_lsli",
    "llvm.hexagon.S4.ntstbit.i" => "__builtin_HEXAGON_S4_ntstbit_i",
    "llvm.hexagon.S4.ntstbit.r" => "__builtin_HEXAGON_S4_ntstbit_r",
    "llvm.hexagon.S4.or.andi" => "__builtin_HEXAGON_S4_or_andi",
    "llvm.hexagon.S4.or.andix" => "__builtin_HEXAGON_S4_or_andix",
    "llvm.hexagon.S4.or.ori" => "__builtin_HEXAGON_S4_or_ori",
    "llvm.hexagon.S4.ori.asl.ri" => "__builtin_HEXAGON_S4_ori_asl_ri",
    "llvm.hexagon.S4.ori.lsr.ri" => "__builtin_HEXAGON_S4_ori_lsr_ri",
    "llvm.hexagon.S4.parity" => "__builtin_HEXAGON_S4_parity",
    "llvm.hexagon.S4.subaddi" => "__builtin_HEXAGON_S4_subaddi",
    "llvm.hexagon.S4.subi.asl.ri" => "__builtin_HEXAGON_S4_subi_asl_ri",
    "llvm.hexagon.S4.subi.lsr.ri" => "__builtin_HEXAGON_S4_subi_lsr_ri",
    "llvm.hexagon.S4.vrcrotate" => "__builtin_HEXAGON_S4_vrcrotate",
    "llvm.hexagon.S4.vrcrotate.acc" => "__builtin_HEXAGON_S4_vrcrotate_acc",
    "llvm.hexagon.S4.vxaddsubh" => "__builtin_HEXAGON_S4_vxaddsubh",
    "llvm.hexagon.S4.vxaddsubhr" => "__builtin_HEXAGON_S4_vxaddsubhr",
    "llvm.hexagon.S4.vxaddsubw" => "__builtin_HEXAGON_S4_vxaddsubw",
    "llvm.hexagon.S4.vxsubaddh" => "__builtin_HEXAGON_S4_vxsubaddh",
    "llvm.hexagon.S4.vxsubaddhr" => "__builtin_HEXAGON_S4_vxsubaddhr",
    "llvm.hexagon.S4.vxsubaddw" => "__builtin_HEXAGON_S4_vxsubaddw",
    "llvm.hexagon.S5.asrhub.rnd.sat.goodsyntax" => "__builtin_HEXAGON_S5_asrhub_rnd_sat_goodsyntax",
    "llvm.hexagon.S5.asrhub.sat" => "__builtin_HEXAGON_S5_asrhub_sat",
    "llvm.hexagon.S5.popcountp" => "__builtin_HEXAGON_S5_popcountp",
    "llvm.hexagon.S5.vasrhrnd.goodsyntax" => "__builtin_HEXAGON_S5_vasrhrnd_goodsyntax",
    "llvm.hexagon.SI.to.SXTHI.asrh" => "__builtin_SI_to_SXTHI_asrh",
    "llvm.hexagon.circ.ldd" => "__builtin_circ_ldd",
    // aarch64
    "llvm.aarch64.dmb" => "__builtin_arm_dmb",
    "llvm.aarch64.dsb" => "__builtin_arm_dsb",
    "llvm.aarch64.isb" => "__builtin_arm_isb",
    // nvvm
    "llvm.nvvm.abs.i" => "__nvvm_abs_i",
    "llvm.nvvm.abs.ll" => "__nvvm_abs_ll",
    "llvm.nvvm.add.rm.d" => "__nvvm_add_rm_d",
    "llvm.nvvm.add.rm.f" => "__nvvm_add_rm_f",
    "llvm.nvvm.add.rm.ftz.f" => "__nvvm_add_rm_ftz_f",
    "llvm.nvvm.add.rn.d" => "__nvvm_add_rn_d",
    "llvm.nvvm.add.rn.f" => "__nvvm_add_rn_f",
    "llvm.nvvm.add.rn.ftz.f" => "__nvvm_add_rn_ftz_f",
    "llvm.nvvm.add.rp.d" => "__nvvm_add_rp_d",
    "llvm.nvvm.add.rp.f" => "__nvvm_add_rp_f",
    "llvm.nvvm.add.rp.ftz.f" => "__nvvm_add_rp_ftz_f",
    "llvm.nvvm.add.rz.d" => "__nvvm_add_rz_d",
    "llvm.nvvm.add.rz.f" => "__nvvm_add_rz_f",
    "llvm.nvvm.add.rz.ftz.f" => "__nvvm_add_rz_ftz_f",
    "llvm.nvvm.barrier0" => "__nvvm_bar0",
    "llvm.nvvm.barrier0.and" => "__nvvm_bar0_and",
    "llvm.nvvm.barrier0.or" => "__nvvm_bar0_or",
    "llvm.nvvm.barrier0.popc" => "__nvvm_bar0_popc",
    "llvm.nvvm.bitcast.d2ll" => "__nvvm_bitcast_d2ll",
    "llvm.nvvm.bitcast.f2i" => "__nvvm_bitcast_f2i",
    "llvm.nvvm.bitcast.i2f" => "__nvvm_bitcast_i2f",
    "llvm.nvvm.bitcast.ll2d" => "__nvvm_bitcast_ll2d",
    "llvm.nvvm.brev32" => "__nvvm_brev32",
    "llvm.nvvm.brev64" => "__nvvm_brev64",
    "llvm.nvvm.ceil.d" => "__nvvm_ceil_d",
    "llvm.nvvm.ceil.f" => "__nvvm_ceil_f",
    "llvm.nvvm.ceil.ftz.f" => "__nvvm_ceil_ftz_f",
    "llvm.nvvm.clz.i" => "__nvvm_clz_i",
    "llvm.nvvm.clz.ll" => "__nvvm_clz_ll",
    "llvm.nvvm.cos.approx.f" => "__nvvm_cos_approx_f",
    "llvm.nvvm.cos.approx.ftz.f" => "__nvvm_cos_approx_ftz_f",
    "llvm.nvvm.d2f.rm" => "__nvvm_d2f_rm",
    "llvm.nvvm.d2f.rm.ftz" => "__nvvm_d2f_rm_ftz",
    "llvm.nvvm.d2f.rn" => "__nvvm_d2f_rn",
    "llvm.nvvm.d2f.rn.ftz" => "__nvvm_d2f_rn_ftz",
    "llvm.nvvm.d2f.rp" => "__nvvm_d2f_rp",
    "llvm.nvvm.d2f.rp.ftz" => "__nvvm_d2f_rp_ftz",
    "llvm.nvvm.d2f.rz" => "__nvvm_d2f_rz",
    "llvm.nvvm.d2f.rz.ftz" => "__nvvm_d2f_rz_ftz",
    "llvm.nvvm.d2i.hi" => "__nvvm_d2i_hi",
    "llvm.nvvm.d2i.lo" => "__nvvm_d2i_lo",
    "llvm.nvvm.d2i.rm" => "__nvvm_d2i_rm",
    "llvm.nvvm.d2i.rn" => "__nvvm_d2i_rn",
    "llvm.nvvm.d2i.rp" => "__nvvm_d2i_rp",
    "llvm.nvvm.d2i.rz" => "__nvvm_d2i_rz",
    "llvm.nvvm.d2ll.rm" => "__nvvm_d2ll_rm",
    "llvm.nvvm.d2ll.rn" => "__nvvm_d2ll_rn",
    "llvm.nvvm.d2ll.rp" => "__nvvm_d2ll_rp",
    "llvm.nvvm.d2ll.rz" => "__nvvm_d2ll_rz",
    "llvm.nvvm.d2ui.rm" => "__nvvm_d2ui_rm",
    "llvm.nvvm.d2ui.rn" => "__nvvm_d2ui_rn",
    "llvm.nvvm.d2ui.rp" => "__nvvm_d2ui_rp",
    "llvm.nvvm.d2ui.rz" => "__nvvm_d2ui_rz",
    "llvm.nvvm.d2ull.rm" => "__nvvm_d2ull_rm",
    "llvm.nvvm.d2ull.rn" => "__nvvm_d2ull_rn",
    "llvm.nvvm.d2ull.rp" => "__nvvm_d2ull_rp",
    "llvm.nvvm.d2ull.rz" => "__nvvm_d2ull_rz",
    "llvm.nvvm.div.approx.f" => "__nvvm_div_approx_f",
    "llvm.nvvm.div.approx.ftz.f" => "__nvvm_div_approx_ftz_f",
    "llvm.nvvm.div.rm.d" => "__nvvm_div_rm_d",
    "llvm.nvvm.div.rm.f" => "__nvvm_div_rm_f",
    "llvm.nvvm.div.rm.ftz.f" => "__nvvm_div_rm_ftz_f",
    "llvm.nvvm.div.rn.d" => "__nvvm_div_rn_d",
    "llvm.nvvm.div.rn.f" => "__nvvm_div_rn_f",
    "llvm.nvvm.div.rn.ftz.f" => "__nvvm_div_rn_ftz_f",
    "llvm.nvvm.div.rp.d" => "__nvvm_div_rp_d",
    "llvm.nvvm.div.rp.f" => "__nvvm_div_rp_f",
    "llvm.nvvm.div.rp.ftz.f" => "__nvvm_div_rp_ftz_f",
    "llvm.nvvm.div.rz.d" => "__nvvm_div_rz_d",
    "llvm.nvvm.div.rz.f" => "__nvvm_div_rz_f",
    "llvm.nvvm.div.rz.ftz.f" => "__nvvm_div_rz_ftz_f",
    "llvm.nvvm.ex2.approx.d" => "__nvvm_ex2_approx_d",
    "llvm.nvvm.ex2.approx.f" => "__nvvm_ex2_approx_f",
    "llvm.nvvm.ex2.approx.ftz.f" => "__nvvm_ex2_approx_ftz_f",
    "llvm.nvvm.f2h.rn" => "__nvvm_f2h_rn",
    "llvm.nvvm.f2h.rn.ftz" => "__nvvm_f2h_rn_ftz",
    "llvm.nvvm.f2i.rm" => "__nvvm_f2i_rm",
    "llvm.nvvm.f2i.rm.ftz" => "__nvvm_f2i_rm_ftz",
    "llvm.nvvm.f2i.rn" => "__nvvm_f2i_rn",
    "llvm.nvvm.f2i.rn.ftz" => "__nvvm_f2i_rn_ftz",
    "llvm.nvvm.f2i.rp" => "__nvvm_f2i_rp",
    "llvm.nvvm.f2i.rp.ftz" => "__nvvm_f2i_rp_ftz",
    "llvm.nvvm.f2i.rz" => "__nvvm_f2i_rz",
    "llvm.nvvm.f2i.rz.ftz" => "__nvvm_f2i_rz_ftz",
    "llvm.nvvm.f2ll.rm" => "__nvvm_f2ll_rm",
    "llvm.nvvm.f2ll.rm.ftz" => "__nvvm_f2ll_rm_ftz",
    "llvm.nvvm.f2ll.rn" => "__nvvm_f2ll_rn",
    "llvm.nvvm.f2ll.rn.ftz" => "__nvvm_f2ll_rn_ftz",
    "llvm.nvvm.f2ll.rp" => "__nvvm_f2ll_rp",
    "llvm.nvvm.f2ll.rp.ftz" => "__nvvm_f2ll_rp_ftz",
    "llvm.nvvm.f2ll.rz" => "__nvvm_f2ll_rz",
    "llvm.nvvm.f2ll.rz.ftz" => "__nvvm_f2ll_rz_ftz",
    "llvm.nvvm.f2ui.rm" => "__nvvm_f2ui_rm",
    "llvm.nvvm.f2ui.rm.ftz" => "__nvvm_f2ui_rm_ftz",
    "llvm.nvvm.f2ui.rn" => "__nvvm_f2ui_rn",
    "llvm.nvvm.f2ui.rn.ftz" => "__nvvm_f2ui_rn_ftz",
    "llvm.nvvm.f2ui.rp" => "__nvvm_f2ui_rp",
    "llvm.nvvm.f2ui.rp.ftz" => "__nvvm_f2ui_rp_ftz",
    "llvm.nvvm.f2ui.rz" => "__nvvm_f2ui_rz",
    "llvm.nvvm.f2ui.rz.ftz" => "__nvvm_f2ui_rz_ftz",
    "llvm.nvvm.f2ull.rm" => "__nvvm_f2ull_rm",
    "llvm.nvvm.f2ull.rm.ftz" => "__nvvm_f2ull_rm_ftz",
    "llvm.nvvm.f2ull.rn" => "__nvvm_f2ull_rn",
    "llvm.nvvm.f2ull.rn.ftz" => "__nvvm_f2ull_rn_ftz",
    "llvm.nvvm.f2ull.rp" => "__nvvm_f2ull_rp",
    "llvm.nvvm.f2ull.rp.ftz" => "__nvvm_f2ull_rp_ftz",
    "llvm.nvvm.f2ull.rz" => "__nvvm_f2ull_rz",
    "llvm.nvvm.f2ull.rz.ftz" => "__nvvm_f2ull_rz_ftz",
    "llvm.nvvm.fabs.d" => "__nvvm_fabs_d",
    "llvm.nvvm.fabs.f" => "__nvvm_fabs_f",
    "llvm.nvvm.fabs.ftz.f" => "__nvvm_fabs_ftz_f",
    "llvm.nvvm.floor.d" => "__nvvm_floor_d",
    "llvm.nvvm.floor.f" => "__nvvm_floor_f",
    "llvm.nvvm.floor.ftz.f" => "__nvvm_floor_ftz_f",
    "llvm.nvvm.fma.rm.d" => "__nvvm_fma_rm_d",
    "llvm.nvvm.fma.rm.f" => "__nvvm_fma_rm_f",
    "llvm.nvvm.fma.rm.ftz.f" => "__nvvm_fma_rm_ftz_f",
    "llvm.nvvm.fma.rn.d" => "__nvvm_fma_rn_d",
    "llvm.nvvm.fma.rn.f" => "__nvvm_fma_rn_f",
    "llvm.nvvm.fma.rn.ftz.f" => "__nvvm_fma_rn_ftz_f",
    "llvm.nvvm.fma.rp.d" => "__nvvm_fma_rp_d",
    "llvm.nvvm.fma.rp.f" => "__nvvm_fma_rp_f",
    "llvm.nvvm.fma.rp.ftz.f" => "__nvvm_fma_rp_ftz_f",
    "llvm.nvvm.fma.rz.d" => "__nvvm_fma_rz_d",
    "llvm.nvvm.fma.rz.f" => "__nvvm_fma_rz_f",
    "llvm.nvvm.fma.rz.ftz.f" => "__nvvm_fma_rz_ftz_f",
    "llvm.nvvm.fmax.d" => "__nvvm_fmax_d",
    "llvm.nvvm.fmax.f" => "__nvvm_fmax_f",
    "llvm.nvvm.fmax.ftz.f" => "__nvvm_fmax_ftz_f",
    "llvm.nvvm.fmin.d" => "__nvvm_fmin_d",
    "llvm.nvvm.fmin.f" => "__nvvm_fmin_f",
    "llvm.nvvm.fmin.ftz.f" => "__nvvm_fmin_ftz_f",
    "llvm.nvvm.h2f" => "__nvvm_h2f",
    "llvm.nvvm.i2d.rm" => "__nvvm_i2d_rm",
    "llvm.nvvm.i2d.rn" => "__nvvm_i2d_rn",
    "llvm.nvvm.i2d.rp" => "__nvvm_i2d_rp",
    "llvm.nvvm.i2d.rz" => "__nvvm_i2d_rz",
    "llvm.nvvm.i2f.rm" => "__nvvm_i2f_rm",
    "llvm.nvvm.i2f.rn" => "__nvvm_i2f_rn",
    "llvm.nvvm.i2f.rp" => "__nvvm_i2f_rp",
    "llvm.nvvm.i2f.rz" => "__nvvm_i2f_rz",
    "llvm.nvvm.isspacep.const" => "__nvvm_isspacep_const",
    "llvm.nvvm.isspacep.global" => "__nvvm_isspacep_global",
    "llvm.nvvm.isspacep.local" => "__nvvm_isspacep_local",
    "llvm.nvvm.isspacep.shared" => "__nvvm_isspacep_shared",
    "llvm.nvvm.istypep.sampler" => "__nvvm_istypep_sampler",
    "llvm.nvvm.istypep.surface" => "__nvvm_istypep_surface",
    "llvm.nvvm.istypep.texture" => "__nvvm_istypep_texture",
    "llvm.nvvm.lg2.approx.d" => "__nvvm_lg2_approx_d",
    "llvm.nvvm.lg2.approx.f" => "__nvvm_lg2_approx_f",
    "llvm.nvvm.lg2.approx.ftz.f" => "__nvvm_lg2_approx_ftz_f",
    "llvm.nvvm.ll2d.rm" => "__nvvm_ll2d_rm",
    "llvm.nvvm.ll2d.rn" => "__nvvm_ll2d_rn",
    "llvm.nvvm.ll2d.rp" => "__nvvm_ll2d_rp",
    "llvm.nvvm.ll2d.rz" => "__nvvm_ll2d_rz",
    "llvm.nvvm.ll2f.rm" => "__nvvm_ll2f_rm",
    "llvm.nvvm.ll2f.rn" => "__nvvm_ll2f_rn",
    "llvm.nvvm.ll2f.rp" => "__nvvm_ll2f_rp",
    "llvm.nvvm.ll2f.rz" => "__nvvm_ll2f_rz",
    "llvm.nvvm.lohi.i2d" => "__nvvm_lohi_i2d",
    "llvm.nvvm.max.i" => "__nvvm_max_i",
    "llvm.nvvm.max.ll" => "__nvvm_max_ll",
    "llvm.nvvm.max.ui" => "__nvvm_max_ui",
    "llvm.nvvm.max.ull" => "__nvvm_max_ull",
    "llvm.nvvm.membar.cta" => "__nvvm_membar_cta",
    "llvm.nvvm.membar.gl" => "__nvvm_membar_gl",
    "llvm.nvvm.membar.sys" => "__nvvm_membar_sys",
    "llvm.nvvm.min.i" => "__nvvm_min_i",
    "llvm.nvvm.min.ll" => "__nvvm_min_ll",
    "llvm.nvvm.min.ui" => "__nvvm_min_ui",
    "llvm.nvvm.min.ull" => "__nvvm_min_ull",
    "llvm.nvvm.mul.rm.d" => "__nvvm_mul_rm_d",
    "llvm.nvvm.mul.rm.f" => "__nvvm_mul_rm_f",
    "llvm.nvvm.mul.rm.ftz.f" => "__nvvm_mul_rm_ftz_f",
    "llvm.nvvm.mul.rn.d" => "__nvvm_mul_rn_d",
    "llvm.nvvm.mul.rn.f" => "__nvvm_mul_rn_f",
    "llvm.nvvm.mul.rn.ftz.f" => "__nvvm_mul_rn_ftz_f",
    "llvm.nvvm.mul.rp.d" => "__nvvm_mul_rp_d",
    "llvm.nvvm.mul.rp.f" => "__nvvm_mul_rp_f",
    "llvm.nvvm.mul.rp.ftz.f" => "__nvvm_mul_rp_ftz_f",
    "llvm.nvvm.mul.rz.d" => "__nvvm_mul_rz_d",
    "llvm.nvvm.mul.rz.f" => "__nvvm_mul_rz_f",
    "llvm.nvvm.mul.rz.ftz.f" => "__nvvm_mul_rz_ftz_f",
    "llvm.nvvm.mul24.i" => "__nvvm_mul24_i",
    "llvm.nvvm.mul24.ui" => "__nvvm_mul24_ui",
    "llvm.nvvm.mulhi.i" => "__nvvm_mulhi_i",
    "llvm.nvvm.mulhi.ll" => "__nvvm_mulhi_ll",
    "llvm.nvvm.mulhi.ui" => "__nvvm_mulhi_ui",
    "llvm.nvvm.mulhi.ull" => "__nvvm_mulhi_ull",
    "llvm.nvvm.popc.i" => "__nvvm_popc_i",
    "llvm.nvvm.popc.ll" => "__nvvm_popc_ll",
    "llvm.nvvm.prmt" => "__nvvm_prmt",
    "llvm.nvvm.rcp.approx.ftz.d" => "__nvvm_rcp_approx_ftz_d",
    "llvm.nvvm.rcp.rm.d" => "__nvvm_rcp_rm_d",
    "llvm.nvvm.rcp.rm.f" => "__nvvm_rcp_rm_f",
    "llvm.nvvm.rcp.rm.ftz.f" => "__nvvm_rcp_rm_ftz_f",
    "llvm.nvvm.rcp.rn.d" => "__nvvm_rcp_rn_d",
    "llvm.nvvm.rcp.rn.f" => "__nvvm_rcp_rn_f",
    "llvm.nvvm.rcp.rn.ftz.f" => "__nvvm_rcp_rn_ftz_f",
    "llvm.nvvm.rcp.rp.d" => "__nvvm_rcp_rp_d",
    "llvm.nvvm.rcp.rp.f" => "__nvvm_rcp_rp_f",
    "llvm.nvvm.rcp.rp.ftz.f" => "__nvvm_rcp_rp_ftz_f",
    "llvm.nvvm.rcp.rz.d" => "__nvvm_rcp_rz_d",
    "llvm.nvvm.rcp.rz.f" => "__nvvm_rcp_rz_f",
    "llvm.nvvm.rcp.rz.ftz.f" => "__nvvm_rcp_rz_ftz_f",
    "llvm.nvvm.read.ptx.sreg.ctaid.x" => "__nvvm_read_ptx_sreg_ctaid_x",
    "llvm.nvvm.read.ptx.sreg.ctaid.y" => "__nvvm_read_ptx_sreg_ctaid_y",
    "llvm.nvvm.read.ptx.sreg.ctaid.z" => "__nvvm_read_ptx_sreg_ctaid_z",
    "llvm.nvvm.read.ptx.sreg.envreg0" => "__nvvm_read_ptx_sreg_envreg0",
    "llvm.nvvm.read.ptx.sreg.envreg1" => "__nvvm_read_ptx_sreg_envreg1",
    "llvm.nvvm.read.ptx.sreg.envreg10" => "__nvvm_read_ptx_sreg_envreg10",
    "llvm.nvvm.read.ptx.sreg.envreg11" => "__nvvm_read_ptx_sreg_envreg11",
    "llvm.nvvm.read.ptx.sreg.envreg12" => "__nvvm_read_ptx_sreg_envreg12",
    "llvm.nvvm.read.ptx.sreg.envreg13" => "__nvvm_read_ptx_sreg_envreg13",
    "llvm.nvvm.read.ptx.sreg.envreg14" => "__nvvm_read_ptx_sreg_envreg14",
    "llvm.nvvm.read.ptx.sreg.envreg15" => "__nvvm_read_ptx_sreg_envreg15",
    "llvm.nvvm.read.ptx.sreg.envreg16" => "__nvvm_read_ptx_sreg_envreg16",
    "llvm.nvvm.read.ptx.sreg.envreg17" => "__nvvm_read_ptx_sreg_envreg17",
    "llvm.nvvm.read.ptx.sreg.envreg18" => "__nvvm_read_ptx_sreg_envreg18",
    "llvm.nvvm.read.ptx.sreg.envreg19" => "__nvvm_read_ptx_sreg_envreg19",
    "llvm.nvvm.read.ptx.sreg.envreg2" => "__nvvm_read_ptx_sreg_envreg2",
    "llvm.nvvm.read.ptx.sreg.envreg20" => "__nvvm_read_ptx_sreg_envreg20",
    "llvm.nvvm.read.ptx.sreg.envreg21" => "__nvvm_read_ptx_sreg_envreg21",
    "llvm.nvvm.read.ptx.sreg.envreg22" => "__nvvm_read_ptx_sreg_envreg22",
    "llvm.nvvm.read.ptx.sreg.envreg23" => "__nvvm_read_ptx_sreg_envreg23",
    "llvm.nvvm.read.ptx.sreg.envreg24" => "__nvvm_read_ptx_sreg_envreg24",
    "llvm.nvvm.read.ptx.sreg.envreg25" => "__nvvm_read_ptx_sreg_envreg25",
    "llvm.nvvm.read.ptx.sreg.envreg26" => "__nvvm_read_ptx_sreg_envreg26",
    "llvm.nvvm.read.ptx.sreg.envreg27" => "__nvvm_read_ptx_sreg_envreg27",
    "llvm.nvvm.read.ptx.sreg.envreg28" => "__nvvm_read_ptx_sreg_envreg28",
    "llvm.nvvm.read.ptx.sreg.envreg29" => "__nvvm_read_ptx_sreg_envreg29",
    "llvm.nvvm.read.ptx.sreg.envreg3" => "__nvvm_read_ptx_sreg_envreg3",
    "llvm.nvvm.read.ptx.sreg.envreg30" => "__nvvm_read_ptx_sreg_envreg30",
    "llvm.nvvm.read.ptx.sreg.envreg31" => "__nvvm_read_ptx_sreg_envreg31",
    "llvm.nvvm.read.ptx.sreg.envreg4" => "__nvvm_read_ptx_sreg_envreg4",
    "llvm.nvvm.read.ptx.sreg.envreg5" => "__nvvm_read_ptx_sreg_envreg5",
    "llvm.nvvm.read.ptx.sreg.envreg6" => "__nvvm_read_ptx_sreg_envreg6",
    "llvm.nvvm.read.ptx.sreg.envreg7" => "__nvvm_read_ptx_sreg_envreg7",
    "llvm.nvvm.read.ptx.sreg.envreg8" => "__nvvm_read_ptx_sreg_envreg8",
    "llvm.nvvm.read.ptx.sreg.envreg9" => "__nvvm_read_ptx_sreg_envreg9",
    "llvm.nvvm.read.ptx.sreg.nctaid.x" => "__nvvm_read_ptx_sreg_nctaid_x",
    "llvm.nvvm.read.ptx.sreg.nctaid.y" => "__nvvm_read_ptx_sreg_nctaid_y",
    "llvm.nvvm.read.ptx.sreg.nctaid.z" => "__nvvm_read_ptx_sreg_nctaid_z",
    "llvm.nvvm.read.ptx.sreg.ntid.x" => "__nvvm_read_ptx_sreg_ntid_x",
    "llvm.nvvm.read.ptx.sreg.ntid.y" => "__nvvm_read_ptx_sreg_ntid_y",
    "llvm.nvvm.read.ptx.sreg.ntid.z" => "__nvvm_read_ptx_sreg_ntid_z",
    "llvm.nvvm.read.ptx.sreg.tid.x" => "__nvvm_read_ptx_sreg_tid_x",
    "llvm.nvvm.read.ptx.sreg.tid.y" => "__nvvm_read_ptx_sreg_tid_y",
    "llvm.nvvm.read.ptx.sreg.tid.z" => "__nvvm_read_ptx_sreg_tid_z",
    "llvm.nvvm.read.ptx.sreg.warpsize" => "__nvvm_read_ptx_sreg_warpsize",
    "llvm.nvvm.rotate.b32" => "__nvvm_rotate_b32",
    "llvm.nvvm.rotate.b64" => "__nvvm_rotate_b64",
    "llvm.nvvm.rotate.right.b64" => "__nvvm_rotate_right_b64",
    "llvm.nvvm.round.d" => "__nvvm_round_d",
    "llvm.nvvm.round.f" => "__nvvm_round_f",
    "llvm.nvvm.round.ftz.f" => "__nvvm_round_ftz_f",
    "llvm.nvvm.rsqrt.approx.d" => "__nvvm_rsqrt_approx_d",
    "llvm.nvvm.rsqrt.approx.f" => "__nvvm_rsqrt_approx_f",
    "llvm.nvvm.rsqrt.approx.ftz.f" => "__nvvm_rsqrt_approx_ftz_f",
    "llvm.nvvm.sad.i" => "__nvvm_sad_i",
    "llvm.nvvm.sad.ui" => "__nvvm_sad_ui",
    "llvm.nvvm.saturate.d" => "__nvvm_saturate_d",
    "llvm.nvvm.saturate.f" => "__nvvm_saturate_f",
    "llvm.nvvm.saturate.ftz.f" => "__nvvm_saturate_ftz_f",
    "llvm.nvvm.sin.approx.f" => "__nvvm_sin_approx_f",
    "llvm.nvvm.sin.approx.ftz.f" => "__nvvm_sin_approx_ftz_f",
    "llvm.nvvm.sqrt.approx.f" => "__nvvm_sqrt_approx_f",
    "llvm.nvvm.sqrt.approx.ftz.f" => "__nvvm_sqrt_approx_ftz_f",
    "llvm.nvvm.sqrt.f" => "__nvvm_sqrt_f",
    "llvm.nvvm.sqrt.rm.d" => "__nvvm_sqrt_rm_d",
    "llvm.nvvm.sqrt.rm.f" => "__nvvm_sqrt_rm_f",
    "llvm.nvvm.sqrt.rm.ftz.f" => "__nvvm_sqrt_rm_ftz_f",
    "llvm.nvvm.sqrt.rn.d" => "__nvvm_sqrt_rn_d",
    "llvm.nvvm.sqrt.rn.f" => "__nvvm_sqrt_rn_f",
    "llvm.nvvm.sqrt.rn.ftz.f" => "__nvvm_sqrt_rn_ftz_f",
    "llvm.nvvm.sqrt.rp.d" => "__nvvm_sqrt_rp_d",
    "llvm.nvvm.sqrt.rp.f" => "__nvvm_sqrt_rp_f",
    "llvm.nvvm.sqrt.rp.ftz.f" => "__nvvm_sqrt_rp_ftz_f",
    "llvm.nvvm.sqrt.rz.d" => "__nvvm_sqrt_rz_d",
    "llvm.nvvm.sqrt.rz.f" => "__nvvm_sqrt_rz_f",
    "llvm.nvvm.sqrt.rz.ftz.f" => "__nvvm_sqrt_rz_ftz_f",
    "llvm.nvvm.suq.array.size" => "__nvvm_suq_array_size",
    "llvm.nvvm.suq.channel.data.type" => "__nvvm_suq_channel_data_type",
    "llvm.nvvm.suq.channel.order" => "__nvvm_suq_channel_order",
    "llvm.nvvm.suq.depth" => "__nvvm_suq_depth",
    "llvm.nvvm.suq.height" => "__nvvm_suq_height",
    "llvm.nvvm.suq.width" => "__nvvm_suq_width",
    "llvm.nvvm.sust.b.1d.array.i16.clamp" => "__nvvm_sust_b_1d_array_i16_clamp",
    "llvm.nvvm.sust.b.1d.array.i16.trap" => "__nvvm_sust_b_1d_array_i16_trap",
    "llvm.nvvm.sust.b.1d.array.i16.zero" => "__nvvm_sust_b_1d_array_i16_zero",
    "llvm.nvvm.sust.b.1d.array.i32.clamp" => "__nvvm_sust_b_1d_array_i32_clamp",
    "llvm.nvvm.sust.b.1d.array.i32.trap" => "__nvvm_sust_b_1d_array_i32_trap",
    "llvm.nvvm.sust.b.1d.array.i32.zero" => "__nvvm_sust_b_1d_array_i32_zero",
    "llvm.nvvm.sust.b.1d.array.i64.clamp" => "__nvvm_sust_b_1d_array_i64_clamp",
    "llvm.nvvm.sust.b.1d.array.i64.trap" => "__nvvm_sust_b_1d_array_i64_trap",
    "llvm.nvvm.sust.b.1d.array.i64.zero" => "__nvvm_sust_b_1d_array_i64_zero",
    "llvm.nvvm.sust.b.1d.array.i8.clamp" => "__nvvm_sust_b_1d_array_i8_clamp",
    "llvm.nvvm.sust.b.1d.array.i8.trap" => "__nvvm_sust_b_1d_array_i8_trap",
    "llvm.nvvm.sust.b.1d.array.i8.zero" => "__nvvm_sust_b_1d_array_i8_zero",
    "llvm.nvvm.sust.b.1d.array.v2i16.clamp" => "__nvvm_sust_b_1d_array_v2i16_clamp",
    "llvm.nvvm.sust.b.1d.array.v2i16.trap" => "__nvvm_sust_b_1d_array_v2i16_trap",
    "llvm.nvvm.sust.b.1d.array.v2i16.zero" => "__nvvm_sust_b_1d_array_v2i16_zero",
    "llvm.nvvm.sust.b.1d.array.v2i32.clamp" => "__nvvm_sust_b_1d_array_v2i32_clamp",
    "llvm.nvvm.sust.b.1d.array.v2i32.trap" => "__nvvm_sust_b_1d_array_v2i32_trap",
    "llvm.nvvm.sust.b.1d.array.v2i32.zero" => "__nvvm_sust_b_1d_array_v2i32_zero",
    "llvm.nvvm.sust.b.1d.array.v2i64.clamp" => "__nvvm_sust_b_1d_array_v2i64_clamp",
    "llvm.nvvm.sust.b.1d.array.v2i64.trap" => "__nvvm_sust_b_1d_array_v2i64_trap",
    "llvm.nvvm.sust.b.1d.array.v2i64.zero" => "__nvvm_sust_b_1d_array_v2i64_zero",
    "llvm.nvvm.sust.b.1d.array.v2i8.clamp" => "__nvvm_sust_b_1d_array_v2i8_clamp",
    "llvm.nvvm.sust.b.1d.array.v2i8.trap" => "__nvvm_sust_b_1d_array_v2i8_trap",
    "llvm.nvvm.sust.b.1d.array.v2i8.zero" => "__nvvm_sust_b_1d_array_v2i8_zero",
    "llvm.nvvm.sust.b.1d.array.v4i16.clamp" => "__nvvm_sust_b_1d_array_v4i16_clamp",
    "llvm.nvvm.sust.b.1d.array.v4i16.trap" => "__nvvm_sust_b_1d_array_v4i16_trap",
    "llvm.nvvm.sust.b.1d.array.v4i16.zero" => "__nvvm_sust_b_1d_array_v4i16_zero",
    "llvm.nvvm.sust.b.1d.array.v4i32.clamp" => "__nvvm_sust_b_1d_array_v4i32_clamp",
    "llvm.nvvm.sust.b.1d.array.v4i32.trap" => "__nvvm_sust_b_1d_array_v4i32_trap",
    "llvm.nvvm.sust.b.1d.array.v4i32.zero" => "__nvvm_sust_b_1d_array_v4i32_zero",
    "llvm.nvvm.sust.b.1d.array.v4i8.clamp" => "__nvvm_sust_b_1d_array_v4i8_clamp",
    "llvm.nvvm.sust.b.1d.array.v4i8.trap" => "__nvvm_sust_b_1d_array_v4i8_trap",
    "llvm.nvvm.sust.b.1d.array.v4i8.zero" => "__nvvm_sust_b_1d_array_v4i8_zero",
    "llvm.nvvm.sust.b.1d.i16.clamp" => "__nvvm_sust_b_1d_i16_clamp",
    "llvm.nvvm.sust.b.1d.i16.trap" => "__nvvm_sust_b_1d_i16_trap",
    "llvm.nvvm.sust.b.1d.i16.zero" => "__nvvm_sust_b_1d_i16_zero",
    "llvm.nvvm.sust.b.1d.i32.clamp" => "__nvvm_sust_b_1d_i32_clamp",
    "llvm.nvvm.sust.b.1d.i32.trap" => "__nvvm_sust_b_1d_i32_trap",
    "llvm.nvvm.sust.b.1d.i32.zero" => "__nvvm_sust_b_1d_i32_zero",
    "llvm.nvvm.sust.b.1d.i64.clamp" => "__nvvm_sust_b_1d_i64_clamp",
    "llvm.nvvm.sust.b.1d.i64.trap" => "__nvvm_sust_b_1d_i64_trap",
    "llvm.nvvm.sust.b.1d.i64.zero" => "__nvvm_sust_b_1d_i64_zero",
    "llvm.nvvm.sust.b.1d.i8.clamp" => "__nvvm_sust_b_1d_i8_clamp",
    "llvm.nvvm.sust.b.1d.i8.trap" => "__nvvm_sust_b_1d_i8_trap",
    "llvm.nvvm.sust.b.1d.i8.zero" => "__nvvm_sust_b_1d_i8_zero",
    "llvm.nvvm.sust.b.1d.v2i16.clamp" => "__nvvm_sust_b_1d_v2i16_clamp",
    "llvm.nvvm.sust.b.1d.v2i16.trap" => "__nvvm_sust_b_1d_v2i16_trap",
    "llvm.nvvm.sust.b.1d.v2i16.zero" => "__nvvm_sust_b_1d_v2i16_zero",
    "llvm.nvvm.sust.b.1d.v2i32.clamp" => "__nvvm_sust_b_1d_v2i32_clamp",
    "llvm.nvvm.sust.b.1d.v2i32.trap" => "__nvvm_sust_b_1d_v2i32_trap",
    "llvm.nvvm.sust.b.1d.v2i32.zero" => "__nvvm_sust_b_1d_v2i32_zero",
    "llvm.nvvm.sust.b.1d.v2i64.clamp" => "__nvvm_sust_b_1d_v2i64_clamp",
    "llvm.nvvm.sust.b.1d.v2i64.trap" => "__nvvm_sust_b_1d_v2i64_trap",
    "llvm.nvvm.sust.b.1d.v2i64.zero" => "__nvvm_sust_b_1d_v2i64_zero",
    "llvm.nvvm.sust.b.1d.v2i8.clamp" => "__nvvm_sust_b_1d_v2i8_clamp",
    "llvm.nvvm.sust.b.1d.v2i8.trap" => "__nvvm_sust_b_1d_v2i8_trap",
    "llvm.nvvm.sust.b.1d.v2i8.zero" => "__nvvm_sust_b_1d_v2i8_zero",
    "llvm.nvvm.sust.b.1d.v4i16.clamp" => "__nvvm_sust_b_1d_v4i16_clamp",
    "llvm.nvvm.sust.b.1d.v4i16.trap" => "__nvvm_sust_b_1d_v4i16_trap",
    "llvm.nvvm.sust.b.1d.v4i16.zero" => "__nvvm_sust_b_1d_v4i16_zero",
    "llvm.nvvm.sust.b.1d.v4i32.clamp" => "__nvvm_sust_b_1d_v4i32_clamp",
    "llvm.nvvm.sust.b.1d.v4i32.trap" => "__nvvm_sust_b_1d_v4i32_trap",
    "llvm.nvvm.sust.b.1d.v4i32.zero" => "__nvvm_sust_b_1d_v4i32_zero",
    "llvm.nvvm.sust.b.1d.v4i8.clamp" => "__nvvm_sust_b_1d_v4i8_clamp",
    "llvm.nvvm.sust.b.1d.v4i8.trap" => "__nvvm_sust_b_1d_v4i8_trap",
    "llvm.nvvm.sust.b.1d.v4i8.zero" => "__nvvm_sust_b_1d_v4i8_zero",
    "llvm.nvvm.sust.b.2d.array.i16.clamp" => "__nvvm_sust_b_2d_array_i16_clamp",
    "llvm.nvvm.sust.b.2d.array.i16.trap" => "__nvvm_sust_b_2d_array_i16_trap",
    "llvm.nvvm.sust.b.2d.array.i16.zero" => "__nvvm_sust_b_2d_array_i16_zero",
    "llvm.nvvm.sust.b.2d.array.i32.clamp" => "__nvvm_sust_b_2d_array_i32_clamp",
    "llvm.nvvm.sust.b.2d.array.i32.trap" => "__nvvm_sust_b_2d_array_i32_trap",
    "llvm.nvvm.sust.b.2d.array.i32.zero" => "__nvvm_sust_b_2d_array_i32_zero",
    "llvm.nvvm.sust.b.2d.array.i64.clamp" => "__nvvm_sust_b_2d_array_i64_clamp",
    "llvm.nvvm.sust.b.2d.array.i64.trap" => "__nvvm_sust_b_2d_array_i64_trap",
    "llvm.nvvm.sust.b.2d.array.i64.zero" => "__nvvm_sust_b_2d_array_i64_zero",
    "llvm.nvvm.sust.b.2d.array.i8.clamp" => "__nvvm_sust_b_2d_array_i8_clamp",
    "llvm.nvvm.sust.b.2d.array.i8.trap" => "__nvvm_sust_b_2d_array_i8_trap",
    "llvm.nvvm.sust.b.2d.array.i8.zero" => "__nvvm_sust_b_2d_array_i8_zero",
    "llvm.nvvm.sust.b.2d.array.v2i16.clamp" => "__nvvm_sust_b_2d_array_v2i16_clamp",
    "llvm.nvvm.sust.b.2d.array.v2i16.trap" => "__nvvm_sust_b_2d_array_v2i16_trap",
    "llvm.nvvm.sust.b.2d.array.v2i16.zero" => "__nvvm_sust_b_2d_array_v2i16_zero",
    "llvm.nvvm.sust.b.2d.array.v2i32.clamp" => "__nvvm_sust_b_2d_array_v2i32_clamp",
    "llvm.nvvm.sust.b.2d.array.v2i32.trap" => "__nvvm_sust_b_2d_array_v2i32_trap",
    "llvm.nvvm.sust.b.2d.array.v2i32.zero" => "__nvvm_sust_b_2d_array_v2i32_zero",
    "llvm.nvvm.sust.b.2d.array.v2i64.clamp" => "__nvvm_sust_b_2d_array_v2i64_clamp",
    "llvm.nvvm.sust.b.2d.array.v2i64.trap" => "__nvvm_sust_b_2d_array_v2i64_trap",
    "llvm.nvvm.sust.b.2d.array.v2i64.zero" => "__nvvm_sust_b_2d_array_v2i64_zero",
    "llvm.nvvm.sust.b.2d.array.v2i8.clamp" => "__nvvm_sust_b_2d_array_v2i8_clamp",
    "llvm.nvvm.sust.b.2d.array.v2i8.trap" => "__nvvm_sust_b_2d_array_v2i8_trap",
    "llvm.nvvm.sust.b.2d.array.v2i8.zero" => "__nvvm_sust_b_2d_array_v2i8_zero",
    "llvm.nvvm.sust.b.2d.array.v4i16.clamp" => "__nvvm_sust_b_2d_array_v4i16_clamp",
    "llvm.nvvm.sust.b.2d.array.v4i16.trap" => "__nvvm_sust_b_2d_array_v4i16_trap",
    "llvm.nvvm.sust.b.2d.array.v4i16.zero" => "__nvvm_sust_b_2d_array_v4i16_zero",
    "llvm.nvvm.sust.b.2d.array.v4i32.clamp" => "__nvvm_sust_b_2d_array_v4i32_clamp",
    "llvm.nvvm.sust.b.2d.array.v4i32.trap" => "__nvvm_sust_b_2d_array_v4i32_trap",
    "llvm.nvvm.sust.b.2d.array.v4i32.zero" => "__nvvm_sust_b_2d_array_v4i32_zero",
    "llvm.nvvm.sust.b.2d.array.v4i8.clamp" => "__nvvm_sust_b_2d_array_v4i8_clamp",
    "llvm.nvvm.sust.b.2d.array.v4i8.trap" => "__nvvm_sust_b_2d_array_v4i8_trap",
    "llvm.nvvm.sust.b.2d.array.v4i8.zero" => "__nvvm_sust_b_2d_array_v4i8_zero",
    "llvm.nvvm.sust.b.2d.i16.clamp" => "__nvvm_sust_b_2d_i16_clamp",
    "llvm.nvvm.sust.b.2d.i16.trap" => "__nvvm_sust_b_2d_i16_trap",
    "llvm.nvvm.sust.b.2d.i16.zero" => "__nvvm_sust_b_2d_i16_zero",
    "llvm.nvvm.sust.b.2d.i32.clamp" => "__nvvm_sust_b_2d_i32_clamp",
    "llvm.nvvm.sust.b.2d.i32.trap" => "__nvvm_sust_b_2d_i32_trap",
    "llvm.nvvm.sust.b.2d.i32.zero" => "__nvvm_sust_b_2d_i32_zero",
    "llvm.nvvm.sust.b.2d.i64.clamp" => "__nvvm_sust_b_2d_i64_clamp",
    "llvm.nvvm.sust.b.2d.i64.trap" => "__nvvm_sust_b_2d_i64_trap",
    "llvm.nvvm.sust.b.2d.i64.zero" => "__nvvm_sust_b_2d_i64_zero",
    "llvm.nvvm.sust.b.2d.i8.clamp" => "__nvvm_sust_b_2d_i8_clamp",
    "llvm.nvvm.sust.b.2d.i8.trap" => "__nvvm_sust_b_2d_i8_trap",
    "llvm.nvvm.sust.b.2d.i8.zero" => "__nvvm_sust_b_2d_i8_zero",
    "llvm.nvvm.sust.b.2d.v2i16.clamp" => "__nvvm_sust_b_2d_v2i16_clamp",
    "llvm.nvvm.sust.b.2d.v2i16.trap" => "__nvvm_sust_b_2d_v2i16_trap",
    "llvm.nvvm.sust.b.2d.v2i16.zero" => "__nvvm_sust_b_2d_v2i16_zero",
    "llvm.nvvm.sust.b.2d.v2i32.clamp" => "__nvvm_sust_b_2d_v2i32_clamp",
    "llvm.nvvm.sust.b.2d.v2i32.trap" => "__nvvm_sust_b_2d_v2i32_trap",
    "llvm.nvvm.sust.b.2d.v2i32.zero" => "__nvvm_sust_b_2d_v2i32_zero",
    "llvm.nvvm.sust.b.2d.v2i64.clamp" => "__nvvm_sust_b_2d_v2i64_clamp",
    "llvm.nvvm.sust.b.2d.v2i64.trap" => "__nvvm_sust_b_2d_v2i64_trap",
    "llvm.nvvm.sust.b.2d.v2i64.zero" => "__nvvm_sust_b_2d_v2i64_zero",
    "llvm.nvvm.sust.b.2d.v2i8.clamp" => "__nvvm_sust_b_2d_v2i8_clamp",
    "llvm.nvvm.sust.b.2d.v2i8.trap" => "__nvvm_sust_b_2d_v2i8_trap",
    "llvm.nvvm.sust.b.2d.v2i8.zero" => "__nvvm_sust_b_2d_v2i8_zero",
    "llvm.nvvm.sust.b.2d.v4i16.clamp" => "__nvvm_sust_b_2d_v4i16_clamp",
    "llvm.nvvm.sust.b.2d.v4i16.trap" => "__nvvm_sust_b_2d_v4i16_trap",
    "llvm.nvvm.sust.b.2d.v4i16.zero" => "__nvvm_sust_b_2d_v4i16_zero",
    "llvm.nvvm.sust.b.2d.v4i32.clamp" => "__nvvm_sust_b_2d_v4i32_clamp",
    "llvm.nvvm.sust.b.2d.v4i32.trap" => "__nvvm_sust_b_2d_v4i32_trap",
    "llvm.nvvm.sust.b.2d.v4i32.zero" => "__nvvm_sust_b_2d_v4i32_zero",
    "llvm.nvvm.sust.b.2d.v4i8.clamp" => "__nvvm_sust_b_2d_v4i8_clamp",
    "llvm.nvvm.sust.b.2d.v4i8.trap" => "__nvvm_sust_b_2d_v4i8_trap",
    "llvm.nvvm.sust.b.2d.v4i8.zero" => "__nvvm_sust_b_2d_v4i8_zero",
    "llvm.nvvm.sust.b.3d.i16.clamp" => "__nvvm_sust_b_3d_i16_clamp",
    "llvm.nvvm.sust.b.3d.i16.trap" => "__nvvm_sust_b_3d_i16_trap",
    "llvm.nvvm.sust.b.3d.i16.zero" => "__nvvm_sust_b_3d_i16_zero",
    "llvm.nvvm.sust.b.3d.i32.clamp" => "__nvvm_sust_b_3d_i32_clamp",
    "llvm.nvvm.sust.b.3d.i32.trap" => "__nvvm_sust_b_3d_i32_trap",
    "llvm.nvvm.sust.b.3d.i32.zero" => "__nvvm_sust_b_3d_i32_zero",
    "llvm.nvvm.sust.b.3d.i64.clamp" => "__nvvm_sust_b_3d_i64_clamp",
    "llvm.nvvm.sust.b.3d.i64.trap" => "__nvvm_sust_b_3d_i64_trap",
    "llvm.nvvm.sust.b.3d.i64.zero" => "__nvvm_sust_b_3d_i64_zero",
    "llvm.nvvm.sust.b.3d.i8.clamp" => "__nvvm_sust_b_3d_i8_clamp",
    "llvm.nvvm.sust.b.3d.i8.trap" => "__nvvm_sust_b_3d_i8_trap",
    "llvm.nvvm.sust.b.3d.i8.zero" => "__nvvm_sust_b_3d_i8_zero",
    "llvm.nvvm.sust.b.3d.v2i16.clamp" => "__nvvm_sust_b_3d_v2i16_clamp",
    "llvm.nvvm.sust.b.3d.v2i16.trap" => "__nvvm_sust_b_3d_v2i16_trap",
    "llvm.nvvm.sust.b.3d.v2i16.zero" => "__nvvm_sust_b_3d_v2i16_zero",
    "llvm.nvvm.sust.b.3d.v2i32.clamp" => "__nvvm_sust_b_3d_v2i32_clamp",
    "llvm.nvvm.sust.b.3d.v2i32.trap" => "__nvvm_sust_b_3d_v2i32_trap",
    "llvm.nvvm.sust.b.3d.v2i32.zero" => "__nvvm_sust_b_3d_v2i32_zero",
    "llvm.nvvm.sust.b.3d.v2i64.clamp" => "__nvvm_sust_b_3d_v2i64_clamp",
    "llvm.nvvm.sust.b.3d.v2i64.trap" => "__nvvm_sust_b_3d_v2i64_trap",
    "llvm.nvvm.sust.b.3d.v2i64.zero" => "__nvvm_sust_b_3d_v2i64_zero",
    "llvm.nvvm.sust.b.3d.v2i8.clamp" => "__nvvm_sust_b_3d_v2i8_clamp",
    "llvm.nvvm.sust.b.3d.v2i8.trap" => "__nvvm_sust_b_3d_v2i8_trap",
    "llvm.nvvm.sust.b.3d.v2i8.zero" => "__nvvm_sust_b_3d_v2i8_zero",
    "llvm.nvvm.sust.b.3d.v4i16.clamp" => "__nvvm_sust_b_3d_v4i16_clamp",
    "llvm.nvvm.sust.b.3d.v4i16.trap" => "__nvvm_sust_b_3d_v4i16_trap",
    "llvm.nvvm.sust.b.3d.v4i16.zero" => "__nvvm_sust_b_3d_v4i16_zero",
    "llvm.nvvm.sust.b.3d.v4i32.clamp" => "__nvvm_sust_b_3d_v4i32_clamp",
    "llvm.nvvm.sust.b.3d.v4i32.trap" => "__nvvm_sust_b_3d_v4i32_trap",
    "llvm.nvvm.sust.b.3d.v4i32.zero" => "__nvvm_sust_b_3d_v4i32_zero",
    "llvm.nvvm.sust.b.3d.v4i8.clamp" => "__nvvm_sust_b_3d_v4i8_clamp",
    "llvm.nvvm.sust.b.3d.v4i8.trap" => "__nvvm_sust_b_3d_v4i8_trap",
    "llvm.nvvm.sust.b.3d.v4i8.zero" => "__nvvm_sust_b_3d_v4i8_zero",
    "llvm.nvvm.sust.p.1d.array.i16.trap" => "__nvvm_sust_p_1d_array_i16_trap",
    "llvm.nvvm.sust.p.1d.array.i32.trap" => "__nvvm_sust_p_1d_array_i32_trap",
    "llvm.nvvm.sust.p.1d.array.i8.trap" => "__nvvm_sust_p_1d_array_i8_trap",
    "llvm.nvvm.sust.p.1d.array.v2i16.trap" => "__nvvm_sust_p_1d_array_v2i16_trap",
    "llvm.nvvm.sust.p.1d.array.v2i32.trap" => "__nvvm_sust_p_1d_array_v2i32_trap",
    "llvm.nvvm.sust.p.1d.array.v2i8.trap" => "__nvvm_sust_p_1d_array_v2i8_trap",
    "llvm.nvvm.sust.p.1d.array.v4i16.trap" => "__nvvm_sust_p_1d_array_v4i16_trap",
    "llvm.nvvm.sust.p.1d.array.v4i32.trap" => "__nvvm_sust_p_1d_array_v4i32_trap",
    "llvm.nvvm.sust.p.1d.array.v4i8.trap" => "__nvvm_sust_p_1d_array_v4i8_trap",
    "llvm.nvvm.sust.p.1d.i16.trap" => "__nvvm_sust_p_1d_i16_trap",
    "llvm.nvvm.sust.p.1d.i32.trap" => "__nvvm_sust_p_1d_i32_trap",
    "llvm.nvvm.sust.p.1d.i8.trap" => "__nvvm_sust_p_1d_i8_trap",
    "llvm.nvvm.sust.p.1d.v2i16.trap" => "__nvvm_sust_p_1d_v2i16_trap",
    "llvm.nvvm.sust.p.1d.v2i32.trap" => "__nvvm_sust_p_1d_v2i32_trap",
    "llvm.nvvm.sust.p.1d.v2i8.trap" => "__nvvm_sust_p_1d_v2i8_trap",
    "llvm.nvvm.sust.p.1d.v4i16.trap" => "__nvvm_sust_p_1d_v4i16_trap",
    "llvm.nvvm.sust.p.1d.v4i32.trap" => "__nvvm_sust_p_1d_v4i32_trap",
    "llvm.nvvm.sust.p.1d.v4i8.trap" => "__nvvm_sust_p_1d_v4i8_trap",
    "llvm.nvvm.sust.p.2d.array.i16.trap" => "__nvvm_sust_p_2d_array_i16_trap",
    "llvm.nvvm.sust.p.2d.array.i32.trap" => "__nvvm_sust_p_2d_array_i32_trap",
    "llvm.nvvm.sust.p.2d.array.i8.trap" => "__nvvm_sust_p_2d_array_i8_trap",
    "llvm.nvvm.sust.p.2d.array.v2i16.trap" => "__nvvm_sust_p_2d_array_v2i16_trap",
    "llvm.nvvm.sust.p.2d.array.v2i32.trap" => "__nvvm_sust_p_2d_array_v2i32_trap",
    "llvm.nvvm.sust.p.2d.array.v2i8.trap" => "__nvvm_sust_p_2d_array_v2i8_trap",
    "llvm.nvvm.sust.p.2d.array.v4i16.trap" => "__nvvm_sust_p_2d_array_v4i16_trap",
    "llvm.nvvm.sust.p.2d.array.v4i32.trap" => "__nvvm_sust_p_2d_array_v4i32_trap",
    "llvm.nvvm.sust.p.2d.array.v4i8.trap" => "__nvvm_sust_p_2d_array_v4i8_trap",
    "llvm.nvvm.sust.p.2d.i16.trap" => "__nvvm_sust_p_2d_i16_trap",
    "llvm.nvvm.sust.p.2d.i32.trap" => "__nvvm_sust_p_2d_i32_trap",
    "llvm.nvvm.sust.p.2d.i8.trap" => "__nvvm_sust_p_2d_i8_trap",
    "llvm.nvvm.sust.p.2d.v2i16.trap" => "__nvvm_sust_p_2d_v2i16_trap",
    "llvm.nvvm.sust.p.2d.v2i32.trap" => "__nvvm_sust_p_2d_v2i32_trap",
    "llvm.nvvm.sust.p.2d.v2i8.trap" => "__nvvm_sust_p_2d_v2i8_trap",
    "llvm.nvvm.sust.p.2d.v4i16.trap" => "__nvvm_sust_p_2d_v4i16_trap",
    "llvm.nvvm.sust.p.2d.v4i32.trap" => "__nvvm_sust_p_2d_v4i32_trap",
    "llvm.nvvm.sust.p.2d.v4i8.trap" => "__nvvm_sust_p_2d_v4i8_trap",
    "llvm.nvvm.sust.p.3d.i16.trap" => "__nvvm_sust_p_3d_i16_trap",
    "llvm.nvvm.sust.p.3d.i32.trap" => "__nvvm_sust_p_3d_i32_trap",
    "llvm.nvvm.sust.p.3d.i8.trap" => "__nvvm_sust_p_3d_i8_trap",
    "llvm.nvvm.sust.p.3d.v2i16.trap" => "__nvvm_sust_p_3d_v2i16_trap",
    "llvm.nvvm.sust.p.3d.v2i32.trap" => "__nvvm_sust_p_3d_v2i32_trap",
    "llvm.nvvm.sust.p.3d.v2i8.trap" => "__nvvm_sust_p_3d_v2i8_trap",
    "llvm.nvvm.sust.p.3d.v4i16.trap" => "__nvvm_sust_p_3d_v4i16_trap",
    "llvm.nvvm.sust.p.3d.v4i32.trap" => "__nvvm_sust_p_3d_v4i32_trap",
    "llvm.nvvm.sust.p.3d.v4i8.trap" => "__nvvm_sust_p_3d_v4i8_trap",
    "llvm.nvvm.swap.lo.hi.b64" => "__nvvm_swap_lo_hi_b64",
    "llvm.nvvm.trunc.d" => "__nvvm_trunc_d",
    "llvm.nvvm.trunc.f" => "__nvvm_trunc_f",
    "llvm.nvvm.trunc.ftz.f" => "__nvvm_trunc_ftz_f",
    "llvm.nvvm.txq.array.size" => "__nvvm_txq_array_size",
    "llvm.nvvm.txq.channel.data.type" => "__nvvm_txq_channel_data_type",
    "llvm.nvvm.txq.channel.order" => "__nvvm_txq_channel_order",
    "llvm.nvvm.txq.depth" => "__nvvm_txq_depth",
    "llvm.nvvm.txq.height" => "__nvvm_txq_height",
    "llvm.nvvm.txq.num.mipmap.levels" => "__nvvm_txq_num_mipmap_levels",
    "llvm.nvvm.txq.num.samples" => "__nvvm_txq_num_samples",
    "llvm.nvvm.txq.width" => "__nvvm_txq_width",
    "llvm.nvvm.ui2d.rm" => "__nvvm_ui2d_rm",
    "llvm.nvvm.ui2d.rn" => "__nvvm_ui2d_rn",
    "llvm.nvvm.ui2d.rp" => "__nvvm_ui2d_rp",
    "llvm.nvvm.ui2d.rz" => "__nvvm_ui2d_rz",
    "llvm.nvvm.ui2f.rm" => "__nvvm_ui2f_rm",
    "llvm.nvvm.ui2f.rn" => "__nvvm_ui2f_rn",
    "llvm.nvvm.ui2f.rp" => "__nvvm_ui2f_rp",
    "llvm.nvvm.ui2f.rz" => "__nvvm_ui2f_rz",
    "llvm.nvvm.ull2d.rm" => "__nvvm_ull2d_rm",
    "llvm.nvvm.ull2d.rn" => "__nvvm_ull2d_rn",
    "llvm.nvvm.ull2d.rp" => "__nvvm_ull2d_rp",
    "llvm.nvvm.ull2d.rz" => "__nvvm_ull2d_rz",
    "llvm.nvvm.ull2f.rm" => "__nvvm_ull2f_rm",
    "llvm.nvvm.ull2f.rn" => "__nvvm_ull2f_rn",
    "llvm.nvvm.ull2f.rp" => "__nvvm_ull2f_rp",
    "llvm.nvvm.ull2f.rz" => "__nvvm_ull2f_rz",
    // arm
    "llvm.arm.cdp" => "__builtin_arm_cdp",
    "llvm.arm.cdp2" => "__builtin_arm_cdp2",
    "llvm.arm.dmb" => "__builtin_arm_dmb",
    "llvm.arm.dsb" => "__builtin_arm_dsb",
    "llvm.arm.get.fpscr" => "__builtin_arm_get_fpscr",
    "llvm.arm.isb" => "__builtin_arm_isb",
    "llvm.arm.mcr" => "__builtin_arm_mcr",
    "llvm.arm.mcr2" => "__builtin_arm_mcr2",
    "llvm.arm.mcrr" => "__builtin_arm_mcrr",
    "llvm.arm.mcrr2" => "__builtin_arm_mcrr2",
    "llvm.arm.mrc" => "__builtin_arm_mrc",
    "llvm.arm.mrc2" => "__builtin_arm_mrc2",
    "llvm.arm.qadd" => "__builtin_arm_qadd",
    "llvm.arm.qsub" => "__builtin_arm_qsub",
    "llvm.arm.set.fpscr" => "__builtin_arm_set_fpscr",
    "llvm.arm.ssat" => "__builtin_arm_ssat",
    "llvm.arm.thread.pointer" => "__builtin_thread_pointer",
    "llvm.arm.usat" => "__builtin_arm_usat",
    // x86
    "llvm.x86.addcarry.u32" => "__builtin_ia32_addcarry_u32",
    "llvm.x86.addcarry.u64" => "__builtin_ia32_addcarry_u64",
    "llvm.x86.addcarryx.u32" => "__builtin_ia32_addcarryx_u32",
    "llvm.x86.addcarryx.u64" => "__builtin_ia32_addcarryx_u64",
    "llvm.x86.aesni.aesdec" => "__builtin_ia32_aesdec128",
    "llvm.x86.aesni.aesdeclast" => "__builtin_ia32_aesdeclast128",
    "llvm.x86.aesni.aesenc" => "__builtin_ia32_aesenc128",
    "llvm.x86.aesni.aesenclast" => "__builtin_ia32_aesenclast128",
    "llvm.x86.aesni.aesimc" => "__builtin_ia32_aesimc128",
    "llvm.x86.aesni.aeskeygenassist" => "__builtin_ia32_aeskeygenassist128",
    "llvm.x86.avx.addsub.pd.256" => "__builtin_ia32_addsubpd256",
    "llvm.x86.avx.addsub.ps.256" => "__builtin_ia32_addsubps256",
    "llvm.x86.avx.blend.pd.256" => "__builtin_ia32_blendpd256",
    "llvm.x86.avx.blend.ps.256" => "__builtin_ia32_blendps256",
    "llvm.x86.avx.blendv.pd.256" => "__builtin_ia32_blendvpd256",
    "llvm.x86.avx.blendv.ps.256" => "__builtin_ia32_blendvps256",
    "llvm.x86.avx.cmp.pd.256" => "__builtin_ia32_cmppd256",
    "llvm.x86.avx.cmp.ps.256" => "__builtin_ia32_cmpps256",
    "llvm.x86.avx.cvt.pd2.ps.256" => "__builtin_ia32_cvtpd2ps256",
    "llvm.x86.avx.cvt.pd2dq.256" => "__builtin_ia32_cvtpd2dq256",
    "llvm.x86.avx.cvt.ps2.pd.256" => "__builtin_ia32_cvtps2pd256",
    "llvm.x86.avx.cvt.ps2dq.256" => "__builtin_ia32_cvtps2dq256",
    "llvm.x86.avx.cvtdq2.pd.256" => "__builtin_ia32_cvtdq2pd256",
    "llvm.x86.avx.cvtdq2.ps.256" => "__builtin_ia32_cvtdq2ps256",
    "llvm.x86.avx.cvtt.pd2dq.256" => "__builtin_ia32_cvttpd2dq256",
    "llvm.x86.avx.cvtt.ps2dq.256" => "__builtin_ia32_cvttps2dq256",
    "llvm.x86.avx.dp.ps.256" => "__builtin_ia32_dpps256",
    "llvm.x86.avx.hadd.pd.256" => "__builtin_ia32_haddpd256",
    "llvm.x86.avx.hadd.ps.256" => "__builtin_ia32_haddps256",
    "llvm.x86.avx.hsub.pd.256" => "__builtin_ia32_hsubpd256",
    "llvm.x86.avx.hsub.ps.256" => "__builtin_ia32_hsubps256",
    "llvm.x86.avx.ldu.dq.256" => "__builtin_ia32_lddqu256",
    "llvm.x86.avx.maskload.pd" => "__builtin_ia32_maskloadpd",
    "llvm.x86.avx.maskload.pd.256" => "__builtin_ia32_maskloadpd256",
    "llvm.x86.avx.maskload.ps" => "__builtin_ia32_maskloadps",
    "llvm.x86.avx.maskload.ps.256" => "__builtin_ia32_maskloadps256",
    "llvm.x86.avx.maskstore.pd" => "__builtin_ia32_maskstorepd",
    "llvm.x86.avx.maskstore.pd.256" => "__builtin_ia32_maskstorepd256",
    "llvm.x86.avx.maskstore.ps" => "__builtin_ia32_maskstoreps",
    "llvm.x86.avx.maskstore.ps.256" => "__builtin_ia32_maskstoreps256",
    "llvm.x86.avx.max.pd.256" => "__builtin_ia32_maxpd256",
    "llvm.x86.avx.max.ps.256" => "__builtin_ia32_maxps256",
    "llvm.x86.avx.min.pd.256" => "__builtin_ia32_minpd256",
    "llvm.x86.avx.min.ps.256" => "__builtin_ia32_minps256",
    "llvm.x86.avx.movmsk.pd.256" => "__builtin_ia32_movmskpd256",
    "llvm.x86.avx.movmsk.ps.256" => "__builtin_ia32_movmskps256",
    "llvm.x86.avx.ptestc.256" => "__builtin_ia32_ptestc256",
    "llvm.x86.avx.ptestnzc.256" => "__builtin_ia32_ptestnzc256",
    "llvm.x86.avx.ptestz.256" => "__builtin_ia32_ptestz256",
    "llvm.x86.avx.rcp.ps.256" => "__builtin_ia32_rcpps256",
    "llvm.x86.avx.round.pd.256" => "__builtin_ia32_roundpd256",
    "llvm.x86.avx.round.ps.256" => "__builtin_ia32_roundps256",
    "llvm.x86.avx.rsqrt.ps.256" => "__builtin_ia32_rsqrtps256",
    "llvm.x86.avx.sqrt.pd.256" => "__builtin_ia32_sqrtpd256",
    "llvm.x86.avx.sqrt.ps.256" => "__builtin_ia32_sqrtps256",
    "llvm.x86.avx.storeu.dq.256" => "__builtin_ia32_storedqu256",
    "llvm.x86.avx.storeu.pd.256" => "__builtin_ia32_storeupd256",
    "llvm.x86.avx.storeu.ps.256" => "__builtin_ia32_storeups256",
    "llvm.x86.avx.vbroadcastf128.pd.256" => "__builtin_ia32_vbroadcastf128_pd256",
    "llvm.x86.avx.vbroadcastf128.ps.256" => "__builtin_ia32_vbroadcastf128_ps256",
    "llvm.x86.avx.vextractf128.pd.256" => "__builtin_ia32_vextractf128_pd256",
    "llvm.x86.avx.vextractf128.ps.256" => "__builtin_ia32_vextractf128_ps256",
    "llvm.x86.avx.vextractf128.si.256" => "__builtin_ia32_vextractf128_si256",
    "llvm.x86.avx.vinsertf128.pd.256" => "__builtin_ia32_vinsertf128_pd256",
    "llvm.x86.avx.vinsertf128.ps.256" => "__builtin_ia32_vinsertf128_ps256",
    "llvm.x86.avx.vinsertf128.si.256" => "__builtin_ia32_vinsertf128_si256",
    "llvm.x86.avx.vperm2f128.pd.256" => "__builtin_ia32_vperm2f128_pd256",
    "llvm.x86.avx.vperm2f128.ps.256" => "__builtin_ia32_vperm2f128_ps256",
    "llvm.x86.avx.vperm2f128.si.256" => "__builtin_ia32_vperm2f128_si256",
    "llvm.x86.avx.vpermilvar.pd" => "__builtin_ia32_vpermilvarpd",
    "llvm.x86.avx.vpermilvar.pd.256" => "__builtin_ia32_vpermilvarpd256",
    "llvm.x86.avx.vpermilvar.ps" => "__builtin_ia32_vpermilvarps",
    "llvm.x86.avx.vpermilvar.ps.256" => "__builtin_ia32_vpermilvarps256",
    "llvm.x86.avx.vtestc.pd" => "__builtin_ia32_vtestcpd",
    "llvm.x86.avx.vtestc.pd.256" => "__builtin_ia32_vtestcpd256",
    "llvm.x86.avx.vtestc.ps" => "__builtin_ia32_vtestcps",
    "llvm.x86.avx.vtestc.ps.256" => "__builtin_ia32_vtestcps256",
    "llvm.x86.avx.vtestnzc.pd" => "__builtin_ia32_vtestnzcpd",
    "llvm.x86.avx.vtestnzc.pd.256" => "__builtin_ia32_vtestnzcpd256",
    "llvm.x86.avx.vtestnzc.ps" => "__builtin_ia32_vtestnzcps",
    "llvm.x86.avx.vtestnzc.ps.256" => "__builtin_ia32_vtestnzcps256",
    "llvm.x86.avx.vtestz.pd" => "__builtin_ia32_vtestzpd",
    "llvm.x86.avx.vtestz.pd.256" => "__builtin_ia32_vtestzpd256",
    "llvm.x86.avx.vtestz.ps" => "__builtin_ia32_vtestzps",
    "llvm.x86.avx.vtestz.ps.256" => "__builtin_ia32_vtestzps256",
    "llvm.x86.avx.vzeroall" => "__builtin_ia32_vzeroall",
    "llvm.x86.avx.vzeroupper" => "__builtin_ia32_vzeroupper",
    "llvm.x86.avx2.gather.d.d" => "__builtin_ia32_gatherd_d",
    "llvm.x86.avx2.gather.d.d.256" => "__builtin_ia32_gatherd_d256",
    "llvm.x86.avx2.gather.d.pd" => "__builtin_ia32_gatherd_pd",
    "llvm.x86.avx2.gather.d.pd.256" => "__builtin_ia32_gatherd_pd256",
    "llvm.x86.avx2.gather.d.ps" => "__builtin_ia32_gatherd_ps",
    "llvm.x86.avx2.gather.d.ps.256" => "__builtin_ia32_gatherd_ps256",
    "llvm.x86.avx2.gather.d.q" => "__builtin_ia32_gatherd_q",
    "llvm.x86.avx2.gather.d.q.256" => "__builtin_ia32_gatherd_q256",
    "llvm.x86.avx2.gather.q.d" => "__builtin_ia32_gatherq_d",
    "llvm.x86.avx2.gather.q.d.256" => "__builtin_ia32_gatherq_d256",
    "llvm.x86.avx2.gather.q.pd" => "__builtin_ia32_gatherq_pd",
    "llvm.x86.avx2.gather.q.pd.256" => "__builtin_ia32_gatherq_pd256",
    "llvm.x86.avx2.gather.q.ps" => "__builtin_ia32_gatherq_ps",
    "llvm.x86.avx2.gather.q.ps.256" => "__builtin_ia32_gatherq_ps256",
    "llvm.x86.avx2.gather.q.q" => "__builtin_ia32_gatherq_q",
    "llvm.x86.avx2.gather.q.q.256" => "__builtin_ia32_gatherq_q256",
    "llvm.x86.avx2.maskload.d" => "__builtin_ia32_maskloadd",
    "llvm.x86.avx2.maskload.d.256" => "__builtin_ia32_maskloadd256",
    "llvm.x86.avx2.maskload.q" => "__builtin_ia32_maskloadq",
    "llvm.x86.avx2.maskload.q.256" => "__builtin_ia32_maskloadq256",
    "llvm.x86.avx2.maskstore.d" => "__builtin_ia32_maskstored",
    "llvm.x86.avx2.maskstore.d.256" => "__builtin_ia32_maskstored256",
    "llvm.x86.avx2.maskstore.q" => "__builtin_ia32_maskstoreq",
    "llvm.x86.avx2.maskstore.q.256" => "__builtin_ia32_maskstoreq256",
    "llvm.x86.avx2.movntdqa" => "__builtin_ia32_movntdqa256",
    "llvm.x86.avx2.mpsadbw" => "__builtin_ia32_mpsadbw256",
    "llvm.x86.avx2.pabs.b" => "__builtin_ia32_pabsb256",
    "llvm.x86.avx2.pabs.d" => "__builtin_ia32_pabsd256",
    "llvm.x86.avx2.pabs.w" => "__builtin_ia32_pabsw256",
    "llvm.x86.avx2.packssdw" => "__builtin_ia32_packssdw256",
    "llvm.x86.avx2.packsswb" => "__builtin_ia32_packsswb256",
    "llvm.x86.avx2.packusdw" => "__builtin_ia32_packusdw256",
    "llvm.x86.avx2.packuswb" => "__builtin_ia32_packuswb256",
    "llvm.x86.avx2.padds.b" => "__builtin_ia32_paddsb256",
    "llvm.x86.avx2.padds.w" => "__builtin_ia32_paddsw256",
    "llvm.x86.avx2.paddus.b" => "__builtin_ia32_paddusb256",
    "llvm.x86.avx2.paddus.w" => "__builtin_ia32_paddusw256",
    "llvm.x86.avx2.pavg.b" => "__builtin_ia32_pavgb256",
    "llvm.x86.avx2.pavg.w" => "__builtin_ia32_pavgw256",
    "llvm.x86.avx2.pblendd.128" => "__builtin_ia32_pblendd128",
    "llvm.x86.avx2.pblendd.256" => "__builtin_ia32_pblendd256",
    "llvm.x86.avx2.pblendvb" => "__builtin_ia32_pblendvb256",
    "llvm.x86.avx2.pblendw" => "__builtin_ia32_pblendw256",
    "llvm.x86.avx2.pbroadcastb.128" => "__builtin_ia32_pbroadcastb128",
    "llvm.x86.avx2.pbroadcastb.256" => "__builtin_ia32_pbroadcastb256",
    "llvm.x86.avx2.pbroadcastd.128" => "__builtin_ia32_pbroadcastd128",
    "llvm.x86.avx2.pbroadcastd.256" => "__builtin_ia32_pbroadcastd256",
    "llvm.x86.avx2.pbroadcastq.128" => "__builtin_ia32_pbroadcastq128",
    "llvm.x86.avx2.pbroadcastq.256" => "__builtin_ia32_pbroadcastq256",
    "llvm.x86.avx2.pbroadcastw.128" => "__builtin_ia32_pbroadcastw128",
    "llvm.x86.avx2.pbroadcastw.256" => "__builtin_ia32_pbroadcastw256",
    "llvm.x86.avx2.permd" => "__builtin_ia32_permvarsi256",
    "llvm.x86.avx2.permps" => "__builtin_ia32_permvarsf256",
    "llvm.x86.avx2.phadd.d" => "__builtin_ia32_phaddd256",
    "llvm.x86.avx2.phadd.sw" => "__builtin_ia32_phaddsw256",
    "llvm.x86.avx2.phadd.w" => "__builtin_ia32_phaddw256",
    "llvm.x86.avx2.phsub.d" => "__builtin_ia32_phsubd256",
    "llvm.x86.avx2.phsub.sw" => "__builtin_ia32_phsubsw256",
    "llvm.x86.avx2.phsub.w" => "__builtin_ia32_phsubw256",
    "llvm.x86.avx2.pmadd.ub.sw" => "__builtin_ia32_pmaddubsw256",
    "llvm.x86.avx2.pmadd.wd" => "__builtin_ia32_pmaddwd256",
    "llvm.x86.avx2.pmaxs.b" => "__builtin_ia32_pmaxsb256",
    "llvm.x86.avx2.pmaxs.d" => "__builtin_ia32_pmaxsd256",
    "llvm.x86.avx2.pmaxs.w" => "__builtin_ia32_pmaxsw256",
    "llvm.x86.avx2.pmaxu.b" => "__builtin_ia32_pmaxub256",
    "llvm.x86.avx2.pmaxu.d" => "__builtin_ia32_pmaxud256",
    "llvm.x86.avx2.pmaxu.w" => "__builtin_ia32_pmaxuw256",
    "llvm.x86.avx2.pmins.b" => "__builtin_ia32_pminsb256",
    "llvm.x86.avx2.pmins.d" => "__builtin_ia32_pminsd256",
    "llvm.x86.avx2.pmins.w" => "__builtin_ia32_pminsw256",
    "llvm.x86.avx2.pminu.b" => "__builtin_ia32_pminub256",
    "llvm.x86.avx2.pminu.d" => "__builtin_ia32_pminud256",
    "llvm.x86.avx2.pminu.w" => "__builtin_ia32_pminuw256",
    "llvm.x86.avx2.pmovmskb" => "__builtin_ia32_pmovmskb256",
    "llvm.x86.avx2.pmovsxbd" => "__builtin_ia32_pmovsxbd256",
    "llvm.x86.avx2.pmovsxbq" => "__builtin_ia32_pmovsxbq256",
    "llvm.x86.avx2.pmovsxbw" => "__builtin_ia32_pmovsxbw256",
    "llvm.x86.avx2.pmovsxdq" => "__builtin_ia32_pmovsxdq256",
    "llvm.x86.avx2.pmovsxwd" => "__builtin_ia32_pmovsxwd256",
    "llvm.x86.avx2.pmovsxwq" => "__builtin_ia32_pmovsxwq256",
    "llvm.x86.avx2.pmovzxbd" => "__builtin_ia32_pmovzxbd256",
    "llvm.x86.avx2.pmovzxbq" => "__builtin_ia32_pmovzxbq256",
    "llvm.x86.avx2.pmovzxbw" => "__builtin_ia32_pmovzxbw256",
    "llvm.x86.avx2.pmovzxdq" => "__builtin_ia32_pmovzxdq256",
    "llvm.x86.avx2.pmovzxwd" => "__builtin_ia32_pmovzxwd256",
    "llvm.x86.avx2.pmovzxwq" => "__builtin_ia32_pmovzxwq256",
    "llvm.x86.avx2.pmul.dq" => "__builtin_ia32_pmuldq256",
    "llvm.x86.avx2.pmul.hr.sw" => "__builtin_ia32_pmulhrsw256",
    "llvm.x86.avx2.pmulh.w" => "__builtin_ia32_pmulhw256",
    "llvm.x86.avx2.pmulhu.w" => "__builtin_ia32_pmulhuw256",
    "llvm.x86.avx2.pmulu.dq" => "__builtin_ia32_pmuludq256",
    "llvm.x86.avx2.psad.bw" => "__builtin_ia32_psadbw256",
    "llvm.x86.avx2.pshuf.b" => "__builtin_ia32_pshufb256",
    "llvm.x86.avx2.psign.b" => "__builtin_ia32_psignb256",
    "llvm.x86.avx2.psign.d" => "__builtin_ia32_psignd256",
    "llvm.x86.avx2.psign.w" => "__builtin_ia32_psignw256",
    "llvm.x86.avx2.psll.d" => "__builtin_ia32_pslld256",
    "llvm.x86.avx2.psll.dq" => "__builtin_ia32_pslldqi256",
    "llvm.x86.avx2.psll.dq.bs" => "__builtin_ia32_pslldqi256_byteshift",
    "llvm.x86.avx2.psll.q" => "__builtin_ia32_psllq256",
    "llvm.x86.avx2.psll.w" => "__builtin_ia32_psllw256",
    "llvm.x86.avx2.pslli.d" => "__builtin_ia32_pslldi256",
    "llvm.x86.avx2.pslli.q" => "__builtin_ia32_psllqi256",
    "llvm.x86.avx2.pslli.w" => "__builtin_ia32_psllwi256",
    "llvm.x86.avx2.psllv.d" => "__builtin_ia32_psllv4si",
    "llvm.x86.avx2.psllv.d.256" => "__builtin_ia32_psllv8si",
    "llvm.x86.avx2.psllv.q" => "__builtin_ia32_psllv2di",
    "llvm.x86.avx2.psllv.q.256" => "__builtin_ia32_psllv4di",
    "llvm.x86.avx2.psra.d" => "__builtin_ia32_psrad256",
    "llvm.x86.avx2.psra.w" => "__builtin_ia32_psraw256",
    "llvm.x86.avx2.psrai.d" => "__builtin_ia32_psradi256",
    "llvm.x86.avx2.psrai.w" => "__builtin_ia32_psrawi256",
    "llvm.x86.avx2.psrav.d" => "__builtin_ia32_psrav4si",
    "llvm.x86.avx2.psrav.d.256" => "__builtin_ia32_psrav8si",
    "llvm.x86.avx2.psrl.d" => "__builtin_ia32_psrld256",
    "llvm.x86.avx2.psrl.dq" => "__builtin_ia32_psrldqi256",
    "llvm.x86.avx2.psrl.dq.bs" => "__builtin_ia32_psrldqi256_byteshift",
    "llvm.x86.avx2.psrl.q" => "__builtin_ia32_psrlq256",
    "llvm.x86.avx2.psrl.w" => "__builtin_ia32_psrlw256",
    "llvm.x86.avx2.psrli.d" => "__builtin_ia32_psrldi256",
    "llvm.x86.avx2.psrli.q" => "__builtin_ia32_psrlqi256",
    "llvm.x86.avx2.psrli.w" => "__builtin_ia32_psrlwi256",
    "llvm.x86.avx2.psrlv.d" => "__builtin_ia32_psrlv4si",
    "llvm.x86.avx2.psrlv.d.256" => "__builtin_ia32_psrlv8si",
    "llvm.x86.avx2.psrlv.q" => "__builtin_ia32_psrlv2di",
    "llvm.x86.avx2.psrlv.q.256" => "__builtin_ia32_psrlv4di",
    "llvm.x86.avx2.psubs.b" => "__builtin_ia32_psubsb256",
    "llvm.x86.avx2.psubs.w" => "__builtin_ia32_psubsw256",
    "llvm.x86.avx2.psubus.b" => "__builtin_ia32_psubusb256",
    "llvm.x86.avx2.psubus.w" => "__builtin_ia32_psubusw256",
    "llvm.x86.avx2.vbroadcast.sd.pd.256" => "__builtin_ia32_vbroadcastsd_pd256",
    "llvm.x86.avx2.vbroadcast.ss.ps" => "__builtin_ia32_vbroadcastss_ps",
    "llvm.x86.avx2.vbroadcast.ss.ps.256" => "__builtin_ia32_vbroadcastss_ps256",
    "llvm.x86.avx2.vextracti128" => "__builtin_ia32_extract128i256",
    "llvm.x86.avx2.vinserti128" => "__builtin_ia32_insert128i256",
    "llvm.x86.avx2.vperm2i128" => "__builtin_ia32_permti256",
    "llvm.x86.avx512.cvtsd2usi" => "__builtin_ia32_cvtsd2usi",
    "llvm.x86.avx512.cvtsd2usi64" => "__builtin_ia32_cvtsd2usi64",
    "llvm.x86.avx512.cvtss2usi" => "__builtin_ia32_cvtss2usi",
    "llvm.x86.avx512.cvtss2usi64" => "__builtin_ia32_cvtss2usi64",
    "llvm.x86.avx512.cvttsd2usi" => "__builtin_ia32_cvttsd2usi",
    "llvm.x86.avx512.cvttsd2usi64" => "__builtin_ia32_cvttsd2usi64",
    "llvm.x86.avx512.cvttss2usi" => "__builtin_ia32_cvttss2usi",
    "llvm.x86.avx512.cvttss2usi64" => "__builtin_ia32_cvttss2usi64",
    "llvm.x86.avx512.cvtusi2sd" => "__builtin_ia32_cvtusi2sd",
    "llvm.x86.avx512.cvtusi2ss" => "__builtin_ia32_cvtusi2ss",
    "llvm.x86.avx512.cvtusi642sd" => "__builtin_ia32_cvtusi642sd",
    "llvm.x86.avx512.cvtusi642ss" => "__builtin_ia32_cvtusi642ss",
    "llvm.x86.avx512.gather.dpd.512" => "__builtin_ia32_gathersiv8df",
    "llvm.x86.avx512.gather.dpi.512" => "__builtin_ia32_gathersiv16si",
    "llvm.x86.avx512.gather.dpq.512" => "__builtin_ia32_gathersiv8di",
    "llvm.x86.avx512.gather.dps.512" => "__builtin_ia32_gathersiv16sf",
    "llvm.x86.avx512.gather.qpd.512" => "__builtin_ia32_gatherdiv8df",
    "llvm.x86.avx512.gather.qpi.512" => "__builtin_ia32_gatherdiv16si",
    "llvm.x86.avx512.gather.qpq.512" => "__builtin_ia32_gatherdiv8di",
    "llvm.x86.avx512.gather.qps.512" => "__builtin_ia32_gatherdiv16sf",
    "llvm.x86.avx512.gatherpf.dpd.512" => "__builtin_ia32_gatherpfdpd",
    "llvm.x86.avx512.gatherpf.dps.512" => "__builtin_ia32_gatherpfdps",
    "llvm.x86.avx512.gatherpf.qpd.512" => "__builtin_ia32_gatherpfqpd",
    "llvm.x86.avx512.gatherpf.qps.512" => "__builtin_ia32_gatherpfqps",
    "llvm.x86.avx512.kand.w" => "__builtin_ia32_kandhi",
    "llvm.x86.avx512.kandn.w" => "__builtin_ia32_kandnhi",
    "llvm.x86.avx512.knot.w" => "__builtin_ia32_knothi",
    "llvm.x86.avx512.kor.w" => "__builtin_ia32_korhi",
    "llvm.x86.avx512.kortestc.w" => "__builtin_ia32_kortestchi",
    "llvm.x86.avx512.kortestz.w" => "__builtin_ia32_kortestzhi",
    "llvm.x86.avx512.kunpck.bw" => "__builtin_ia32_kunpckhi",
    "llvm.x86.avx512.kxnor.w" => "__builtin_ia32_kxnorhi",
    "llvm.x86.avx512.kxor.w" => "__builtin_ia32_kxorhi",
    "llvm.x86.avx512.mask.blend.d.512" => "__builtin_ia32_blendmd_512_mask",
    "llvm.x86.avx512.mask.blend.pd.512" => "__builtin_ia32_blendmpd_512_mask",
    "llvm.x86.avx512.mask.blend.ps.512" => "__builtin_ia32_blendmps_512_mask",
    "llvm.x86.avx512.mask.blend.q.512" => "__builtin_ia32_blendmq_512_mask",
    "llvm.x86.avx512.mask.cmp.pd.512" => "__builtin_ia32_cmppd512_mask",
    "llvm.x86.avx512.mask.cmp.ps.512" => "__builtin_ia32_cmpps512_mask",
    "llvm.x86.avx512.mask.conflict.d.512" => "__builtin_ia32_vpconflictsi_512_mask",
    "llvm.x86.avx512.mask.conflict.q.512" => "__builtin_ia32_vpconflictdi_512_mask",
    "llvm.x86.avx512.mask.cvtdq2pd.512" => "__builtin_ia32_cvtdq2pd512_mask",
    "llvm.x86.avx512.mask.cvtdq2ps.512" => "__builtin_ia32_cvtdq2ps512_mask",
    "llvm.x86.avx512.mask.cvtpd2dq.512" => "__builtin_ia32_cvtpd2dq512_mask",
    "llvm.x86.avx512.mask.cvtpd2ps.512" => "__builtin_ia32_cvtpd2ps512_mask",
    "llvm.x86.avx512.mask.cvtpd2udq.512" => "__builtin_ia32_cvtpd2udq512_mask",
    "llvm.x86.avx512.mask.cvtps2dq.512" => "__builtin_ia32_cvtps2dq512_mask",
    "llvm.x86.avx512.mask.cvtps2udq.512" => "__builtin_ia32_cvtps2udq512_mask",
    "llvm.x86.avx512.mask.cvttpd2dq.512" => "__builtin_ia32_cvttpd2dq512_mask",
    "llvm.x86.avx512.mask.cvttpd2udq.512" => "__builtin_ia32_cvttpd2udq512_mask",
    "llvm.x86.avx512.mask.cvttps2dq.512" => "__builtin_ia32_cvttps2dq512_mask",
    "llvm.x86.avx512.mask.cvttps2udq.512" => "__builtin_ia32_cvttps2udq512_mask",
    "llvm.x86.avx512.mask.cvtudq2pd.512" => "__builtin_ia32_cvtudq2pd512_mask",
    "llvm.x86.avx512.mask.cvtudq2ps.512" => "__builtin_ia32_cvtudq2ps512_mask",
    "llvm.x86.avx512.mask.loadu.d.512" => "__builtin_ia32_loaddqusi512_mask",
    "llvm.x86.avx512.mask.loadu.pd.512" => "__builtin_ia32_loadupd512_mask",
    "llvm.x86.avx512.mask.loadu.ps.512" => "__builtin_ia32_loadups512_mask",
    "llvm.x86.avx512.mask.loadu.q.512" => "__builtin_ia32_loaddqudi512_mask",
    "llvm.x86.avx512.mask.lzcnt.d.512" => "__builtin_ia32_vplzcntd_512_mask",
    "llvm.x86.avx512.mask.lzcnt.q.512" => "__builtin_ia32_vplzcntq_512_mask",
    "llvm.x86.avx512.mask.max.pd.512" => "__builtin_ia32_maxpd512_mask",
    "llvm.x86.avx512.mask.max.ps.512" => "__builtin_ia32_maxps512_mask",
    "llvm.x86.avx512.mask.min.pd.512" => "__builtin_ia32_minpd512_mask",
    "llvm.x86.avx512.mask.min.ps.512" => "__builtin_ia32_minps512_mask",
    "llvm.x86.avx512.mask.pabs.d.512" => "__builtin_ia32_pabsd512_mask",
    "llvm.x86.avx512.mask.pabs.q.512" => "__builtin_ia32_pabsq512_mask",
    "llvm.x86.avx512.mask.pand.d.512" => "__builtin_ia32_pandd512_mask",
    "llvm.x86.avx512.mask.pand.q.512" => "__builtin_ia32_pandq512_mask",
    "llvm.x86.avx512.mask.pbroadcast.d.gpr.512" => "__builtin_ia32_pbroadcastd512_gpr_mask",
    "llvm.x86.avx512.mask.pbroadcast.q.gpr.512" => "__builtin_ia32_pbroadcastq512_gpr_mask",
    "llvm.x86.avx512.mask.pbroadcast.q.mem.512" => "__builtin_ia32_pbroadcastq512_mem_mask",
    "llvm.x86.avx512.mask.pcmpeq.b.128" => "__builtin_ia32_pcmpeqb128_mask",
    "llvm.x86.avx512.mask.pcmpeq.b.256" => "__builtin_ia32_pcmpeqb256_mask",
    "llvm.x86.avx512.mask.pcmpeq.b.512" => "__builtin_ia32_pcmpeqb512_mask",
    "llvm.x86.avx512.mask.pcmpeq.d.128" => "__builtin_ia32_pcmpeqd128_mask",
    "llvm.x86.avx512.mask.pcmpeq.d.256" => "__builtin_ia32_pcmpeqd256_mask",
    "llvm.x86.avx512.mask.pcmpeq.d.512" => "__builtin_ia32_pcmpeqd512_mask",
    "llvm.x86.avx512.mask.pcmpeq.q.128" => "__builtin_ia32_pcmpeqq128_mask",
    "llvm.x86.avx512.mask.pcmpeq.q.256" => "__builtin_ia32_pcmpeqq256_mask",
    "llvm.x86.avx512.mask.pcmpeq.q.512" => "__builtin_ia32_pcmpeqq512_mask",
    "llvm.x86.avx512.mask.pcmpeq.w.128" => "__builtin_ia32_pcmpeqw128_mask",
    "llvm.x86.avx512.mask.pcmpeq.w.256" => "__builtin_ia32_pcmpeqw256_mask",
    "llvm.x86.avx512.mask.pcmpeq.w.512" => "__builtin_ia32_pcmpeqw512_mask",
    "llvm.x86.avx512.mask.pcmpgt.b.128" => "__builtin_ia32_pcmpgtb128_mask",
    "llvm.x86.avx512.mask.pcmpgt.b.256" => "__builtin_ia32_pcmpgtb256_mask",
    "llvm.x86.avx512.mask.pcmpgt.b.512" => "__builtin_ia32_pcmpgtb512_mask",
    "llvm.x86.avx512.mask.pcmpgt.d.128" => "__builtin_ia32_pcmpgtd128_mask",
    "llvm.x86.avx512.mask.pcmpgt.d.256" => "__builtin_ia32_pcmpgtd256_mask",
    "llvm.x86.avx512.mask.pcmpgt.d.512" => "__builtin_ia32_pcmpgtd512_mask",
    "llvm.x86.avx512.mask.pcmpgt.q.128" => "__builtin_ia32_pcmpgtq128_mask",
    "llvm.x86.avx512.mask.pcmpgt.q.256" => "__builtin_ia32_pcmpgtq256_mask",
    "llvm.x86.avx512.mask.pcmpgt.q.512" => "__builtin_ia32_pcmpgtq512_mask",
    "llvm.x86.avx512.mask.pcmpgt.w.128" => "__builtin_ia32_pcmpgtw128_mask",
    "llvm.x86.avx512.mask.pcmpgt.w.256" => "__builtin_ia32_pcmpgtw256_mask",
    "llvm.x86.avx512.mask.pcmpgt.w.512" => "__builtin_ia32_pcmpgtw512_mask",
    "llvm.x86.avx512.mask.pmaxs.d.512" => "__builtin_ia32_pmaxsd512_mask",
    "llvm.x86.avx512.mask.pmaxs.q.512" => "__builtin_ia32_pmaxsq512_mask",
    "llvm.x86.avx512.mask.pmaxu.d.512" => "__builtin_ia32_pmaxud512_mask",
    "llvm.x86.avx512.mask.pmaxu.q.512" => "__builtin_ia32_pmaxuq512_mask",
    "llvm.x86.avx512.mask.pmins.d.512" => "__builtin_ia32_pminsd512_mask",
    "llvm.x86.avx512.mask.pmins.q.512" => "__builtin_ia32_pminsq512_mask",
    "llvm.x86.avx512.mask.pminu.d.512" => "__builtin_ia32_pminud512_mask",
    "llvm.x86.avx512.mask.pminu.q.512" => "__builtin_ia32_pminuq512_mask",
    "llvm.x86.avx512.mask.pmul.dq.512" => "__builtin_ia32_pmuldq512_mask",
    "llvm.x86.avx512.mask.pmulu.dq.512" => "__builtin_ia32_pmuludq512_mask",
    "llvm.x86.avx512.mask.ptestm.d.512" => "__builtin_ia32_ptestmd512",
    "llvm.x86.avx512.mask.ptestm.q.512" => "__builtin_ia32_ptestmq512",
    "llvm.x86.avx512.mask.rndscale.pd.512" => "__builtin_ia32_rndscalepd_mask",
    "llvm.x86.avx512.mask.rndscale.ps.512" => "__builtin_ia32_rndscaleps_mask",
    "llvm.x86.avx512.mask.store.ss" => "__builtin_ia32_storess_mask",
    "llvm.x86.avx512.mask.storeu.d.512" => "__builtin_ia32_storedqusi512_mask",
    "llvm.x86.avx512.mask.storeu.pd.512" => "__builtin_ia32_storeupd512_mask",
    "llvm.x86.avx512.mask.storeu.ps.512" => "__builtin_ia32_storeups512_mask",
    "llvm.x86.avx512.mask.storeu.q.512" => "__builtin_ia32_storedqudi512_mask",
    "llvm.x86.avx512.mask.valign.d.512" => "__builtin_ia32_alignd512_mask",
    "llvm.x86.avx512.mask.valign.q.512" => "__builtin_ia32_alignq512_mask",
    "llvm.x86.avx512.mask.vcvtph2ps.512" => "__builtin_ia32_vcvtph2ps512_mask",
    "llvm.x86.avx512.mask.vcvtps2ph.512" => "__builtin_ia32_vcvtps2ph512_mask",
    "llvm.x86.avx512.mask.vpermt.d.512" => "__builtin_ia32_vpermt2vard512_mask",
    "llvm.x86.avx512.mask.vpermt.pd.512" => "__builtin_ia32_vpermt2varpd512_mask",
    "llvm.x86.avx512.mask.vpermt.ps.512" => "__builtin_ia32_vpermt2varps512_mask",
    "llvm.x86.avx512.mask.vpermt.q.512" => "__builtin_ia32_vpermt2varq512_mask",
    "llvm.x86.avx512.movntdqa" => "__builtin_ia32_movntdqa512",
    "llvm.x86.avx512.pbroadcastd.512" => "__builtin_ia32_pbroadcastd512",
    "llvm.x86.avx512.pbroadcastq.512" => "__builtin_ia32_pbroadcastq512",
    "llvm.x86.avx512.pmovzxbd" => "__builtin_ia32_pmovzxbd512",
    "llvm.x86.avx512.pmovzxbq" => "__builtin_ia32_pmovzxbq512",
    "llvm.x86.avx512.pmovzxdq" => "__builtin_ia32_pmovzxdq512",
    "llvm.x86.avx512.pmovzxwd" => "__builtin_ia32_pmovzxwd512",
    "llvm.x86.avx512.pmovzxwq" => "__builtin_ia32_pmovzxwq512",
    "llvm.x86.avx512.psll.dq" => "__builtin_ia32_pslldqi512",
    "llvm.x86.avx512.psll.dq.bs" => "__builtin_ia32_pslldqi512_byteshift",
    "llvm.x86.avx512.psrl.dq" => "__builtin_ia32_psrldqi512",
    "llvm.x86.avx512.psrl.dq.bs" => "__builtin_ia32_psrldqi512_byteshift",
    "llvm.x86.avx512.rcp14.pd.512" => "__builtin_ia32_rcp14pd512_mask",
    "llvm.x86.avx512.rcp14.ps.512" => "__builtin_ia32_rcp14ps512_mask",
    "llvm.x86.avx512.rcp14.sd" => "__builtin_ia32_rcp14sd_mask",
    "llvm.x86.avx512.rcp14.ss" => "__builtin_ia32_rcp14ss_mask",
    "llvm.x86.avx512.rcp28.pd" => "__builtin_ia32_rcp28pd_mask",
    "llvm.x86.avx512.rcp28.ps" => "__builtin_ia32_rcp28ps_mask",
    "llvm.x86.avx512.rcp28.sd" => "__builtin_ia32_rcp28sd_mask",
    "llvm.x86.avx512.rcp28.ss" => "__builtin_ia32_rcp28ss_mask",
    "llvm.x86.avx512.rndscale.sd" => "__builtin_ia32_rndscalesd",
    "llvm.x86.avx512.rndscale.ss" => "__builtin_ia32_rndscaless",
    "llvm.x86.avx512.rsqrt14.pd.512" => "__builtin_ia32_rsqrt14pd512_mask",
    "llvm.x86.avx512.rsqrt14.ps.512" => "__builtin_ia32_rsqrt14ps512_mask",
    "llvm.x86.avx512.rsqrt14.sd" => "__builtin_ia32_rsqrt14sd_mask",
    "llvm.x86.avx512.rsqrt14.ss" => "__builtin_ia32_rsqrt14ss_mask",
    "llvm.x86.avx512.rsqrt28.pd" => "__builtin_ia32_rsqrt28pd_mask",
    "llvm.x86.avx512.rsqrt28.ps" => "__builtin_ia32_rsqrt28ps_mask",
    "llvm.x86.avx512.rsqrt28.sd" => "__builtin_ia32_rsqrt28sd_mask",
    "llvm.x86.avx512.rsqrt28.ss" => "__builtin_ia32_rsqrt28ss_mask",
    "llvm.x86.avx512.scatter.dpd.512" => "__builtin_ia32_scattersiv8df",
    "llvm.x86.avx512.scatter.dpi.512" => "__builtin_ia32_scattersiv16si",
    "llvm.x86.avx512.scatter.dpq.512" => "__builtin_ia32_scattersiv8di",
    "llvm.x86.avx512.scatter.dps.512" => "__builtin_ia32_scattersiv16sf",
    "llvm.x86.avx512.scatter.qpd.512" => "__builtin_ia32_scatterdiv8df",
    "llvm.x86.avx512.scatter.qpi.512" => "__builtin_ia32_scatterdiv16si",
    "llvm.x86.avx512.scatter.qpq.512" => "__builtin_ia32_scatterdiv8di",
    "llvm.x86.avx512.scatter.qps.512" => "__builtin_ia32_scatterdiv16sf",
    "llvm.x86.avx512.scatterpf.dpd.512" => "__builtin_ia32_scatterpfdpd",
    "llvm.x86.avx512.scatterpf.dps.512" => "__builtin_ia32_scatterpfdps",
    "llvm.x86.avx512.scatterpf.qpd.512" => "__builtin_ia32_scatterpfqpd",
    "llvm.x86.avx512.scatterpf.qps.512" => "__builtin_ia32_scatterpfqps",
    "llvm.x86.avx512.sqrt.pd.512" => "__builtin_ia32_sqrtpd512_mask",
    "llvm.x86.avx512.sqrt.ps.512" => "__builtin_ia32_sqrtps512_mask",
    "llvm.x86.avx512.sqrt.sd" => "__builtin_ia32_sqrtrndsd",
    "llvm.x86.avx512.sqrt.ss" => "__builtin_ia32_sqrtrndss",
    "llvm.x86.avx512.vbroadcast.sd.512" => "__builtin_ia32_vbroadcastsd512",
    "llvm.x86.avx512.vbroadcast.sd.pd.512" => "__builtin_ia32_vbroadcastsd_pd512",
    "llvm.x86.avx512.vbroadcast.ss.512" => "__builtin_ia32_vbroadcastss512",
    "llvm.x86.avx512.vbroadcast.ss.ps.512" => "__builtin_ia32_vbroadcastss_ps512",
    "llvm.x86.bmi.bextr.32" => "__builtin_ia32_bextr_u32",
    "llvm.x86.bmi.bextr.64" => "__builtin_ia32_bextr_u64",
    "llvm.x86.bmi.bzhi.32" => "__builtin_ia32_bzhi_si",
    "llvm.x86.bmi.bzhi.64" => "__builtin_ia32_bzhi_di",
    "llvm.x86.bmi.pdep.32" => "__builtin_ia32_pdep_si",
    "llvm.x86.bmi.pdep.64" => "__builtin_ia32_pdep_di",
    "llvm.x86.bmi.pext.32" => "__builtin_ia32_pext_si",
    "llvm.x86.bmi.pext.64" => "__builtin_ia32_pext_di",
    "llvm.x86.fma.mask.vfmadd.pd.512" => "__builtin_ia32_vfmaddpd512_mask",
    "llvm.x86.fma.mask.vfmadd.ps.512" => "__builtin_ia32_vfmaddps512_mask",
    "llvm.x86.fma.mask.vfmaddsub.pd.512" => "__builtin_ia32_vfmaddsubpd512_mask",
    "llvm.x86.fma.mask.vfmaddsub.ps.512" => "__builtin_ia32_vfmaddsubps512_mask",
    "llvm.x86.fma.mask.vfmsub.pd.512" => "__builtin_ia32_vfmsubpd512_mask",
    "llvm.x86.fma.mask.vfmsub.ps.512" => "__builtin_ia32_vfmsubps512_mask",
    "llvm.x86.fma.mask.vfmsubadd.pd.512" => "__builtin_ia32_vfmsubaddpd512_mask",
    "llvm.x86.fma.mask.vfmsubadd.ps.512" => "__builtin_ia32_vfmsubaddps512_mask",
    "llvm.x86.fma.mask.vfnmadd.pd.512" => "__builtin_ia32_vfnmaddpd512_mask",
    "llvm.x86.fma.mask.vfnmadd.ps.512" => "__builtin_ia32_vfnmaddps512_mask",
    "llvm.x86.fma.mask.vfnmsub.pd.512" => "__builtin_ia32_vfnmsubpd512_mask",
    "llvm.x86.fma.mask.vfnmsub.ps.512" => "__builtin_ia32_vfnmsubps512_mask",
    "llvm.x86.fma.vfmadd.pd" => "__builtin_ia32_vfmaddpd",
    "llvm.x86.fma.vfmadd.pd.256" => "__builtin_ia32_vfmaddpd256",
    "llvm.x86.fma.vfmadd.ps" => "__builtin_ia32_vfmaddps",
    "llvm.x86.fma.vfmadd.ps.256" => "__builtin_ia32_vfmaddps256",
    "llvm.x86.fma.vfmadd.sd" => "__builtin_ia32_vfmaddsd",
    "llvm.x86.fma.vfmadd.ss" => "__builtin_ia32_vfmaddss",
    "llvm.x86.fma.vfmaddsub.pd" => "__builtin_ia32_vfmaddsubpd",
    "llvm.x86.fma.vfmaddsub.pd.256" => "__builtin_ia32_vfmaddsubpd256",
    "llvm.x86.fma.vfmaddsub.ps" => "__builtin_ia32_vfmaddsubps",
    "llvm.x86.fma.vfmaddsub.ps.256" => "__builtin_ia32_vfmaddsubps256",
    "llvm.x86.fma.vfmsub.pd" => "__builtin_ia32_vfmsubpd",
    "llvm.x86.fma.vfmsub.pd.256" => "__builtin_ia32_vfmsubpd256",
    "llvm.x86.fma.vfmsub.ps" => "__builtin_ia32_vfmsubps",
    "llvm.x86.fma.vfmsub.ps.256" => "__builtin_ia32_vfmsubps256",
    "llvm.x86.fma.vfmsub.sd" => "__builtin_ia32_vfmsubsd",
    "llvm.x86.fma.vfmsub.ss" => "__builtin_ia32_vfmsubss",
    "llvm.x86.fma.vfmsubadd.pd" => "__builtin_ia32_vfmsubaddpd",
    "llvm.x86.fma.vfmsubadd.pd.256" => "__builtin_ia32_vfmsubaddpd256",
    "llvm.x86.fma.vfmsubadd.ps" => "__builtin_ia32_vfmsubaddps",
    "llvm.x86.fma.vfmsubadd.ps.256" => "__builtin_ia32_vfmsubaddps256",
    "llvm.x86.fma.vfnmadd.pd" => "__builtin_ia32_vfnmaddpd",
    "llvm.x86.fma.vfnmadd.pd.256" => "__builtin_ia32_vfnmaddpd256",
    "llvm.x86.fma.vfnmadd.ps" => "__builtin_ia32_vfnmaddps",
    "llvm.x86.fma.vfnmadd.ps.256" => "__builtin_ia32_vfnmaddps256",
    "llvm.x86.fma.vfnmadd.sd" => "__builtin_ia32_vfnmaddsd",
    "llvm.x86.fma.vfnmadd.ss" => "__builtin_ia32_vfnmaddss",
    "llvm.x86.fma.vfnmsub.pd" => "__builtin_ia32_vfnmsubpd",
    "llvm.x86.fma.vfnmsub.pd.256" => "__builtin_ia32_vfnmsubpd256",
    "llvm.x86.fma.vfnmsub.ps" => "__builtin_ia32_vfnmsubps",
    "llvm.x86.fma.vfnmsub.ps.256" => "__builtin_ia32_vfnmsubps256",
    "llvm.x86.fma.vfnmsub.sd" => "__builtin_ia32_vfnmsubsd",
    "llvm.x86.fma.vfnmsub.ss" => "__builtin_ia32_vfnmsubss",
    "llvm.x86.mmx.emms" => "__builtin_ia32_emms",
    "llvm.x86.mmx.femms" => "__builtin_ia32_femms",
    "llvm.x86.pclmulqdq" => "__builtin_ia32_pclmulqdq128",
    "llvm.x86.rdfsbase.32" => "__builtin_ia32_rdfsbase32",
    "llvm.x86.rdfsbase.64" => "__builtin_ia32_rdfsbase64",
    "llvm.x86.rdgsbase.32" => "__builtin_ia32_rdgsbase32",
    "llvm.x86.rdgsbase.64" => "__builtin_ia32_rdgsbase64",
    "llvm.x86.rdpmc" => "__builtin_ia32_rdpmc",
    "llvm.x86.rdtsc" => "__builtin_ia32_rdtsc",
    "llvm.x86.rdtscp" => "__builtin_ia32_rdtscp",
    "llvm.x86.sha1msg1" => "__builtin_ia32_sha1msg1",
    "llvm.x86.sha1msg2" => "__builtin_ia32_sha1msg2",
    "llvm.x86.sha1nexte" => "__builtin_ia32_sha1nexte",
    "llvm.x86.sha1rnds4" => "__builtin_ia32_sha1rnds4",
    "llvm.x86.sha256msg1" => "__builtin_ia32_sha256msg1",
    "llvm.x86.sha256msg2" => "__builtin_ia32_sha256msg2",
    "llvm.x86.sha256rnds2" => "__builtin_ia32_sha256rnds2",
    "llvm.x86.sse.add.ss" => "__builtin_ia32_addss",
    "llvm.x86.sse.cmp.ps" => "__builtin_ia32_cmpps",
    "llvm.x86.sse.cmp.ss" => "__builtin_ia32_cmpss",
    "llvm.x86.sse.comieq.ss" => "__builtin_ia32_comieq",
    "llvm.x86.sse.comige.ss" => "__builtin_ia32_comige",
    "llvm.x86.sse.comigt.ss" => "__builtin_ia32_comigt",
    "llvm.x86.sse.comile.ss" => "__builtin_ia32_comile",
    "llvm.x86.sse.comilt.ss" => "__builtin_ia32_comilt",
    "llvm.x86.sse.comineq.ss" => "__builtin_ia32_comineq",
    "llvm.x86.sse.cvtsi2ss" => "__builtin_ia32_cvtsi2ss",
    "llvm.x86.sse.cvtsi642ss" => "__builtin_ia32_cvtsi642ss",
    "llvm.x86.sse.cvtss2si" => "__builtin_ia32_cvtss2si",
    "llvm.x86.sse.cvtss2si64" => "__builtin_ia32_cvtss2si64",
    "llvm.x86.sse.cvttss2si" => "__builtin_ia32_cvttss2si",
    "llvm.x86.sse.cvttss2si64" => "__builtin_ia32_cvttss2si64",
    "llvm.x86.sse.div.ss" => "__builtin_ia32_divss",
    "llvm.x86.sse.max.ps" => "__builtin_ia32_maxps",
    "llvm.x86.sse.max.ss" => "__builtin_ia32_maxss",
    "llvm.x86.sse.min.ps" => "__builtin_ia32_minps",
    "llvm.x86.sse.min.ss" => "__builtin_ia32_minss",
    "llvm.x86.sse.movmsk.ps" => "__builtin_ia32_movmskps",
    "llvm.x86.sse.mul.ss" => "__builtin_ia32_mulss",
    "llvm.x86.sse.rcp.ps" => "__builtin_ia32_rcpps",
    "llvm.x86.sse.rcp.ss" => "__builtin_ia32_rcpss",
    "llvm.x86.sse.rsqrt.ps" => "__builtin_ia32_rsqrtps",
    "llvm.x86.sse.rsqrt.ss" => "__builtin_ia32_rsqrtss",
    "llvm.x86.sse.sfence" => "__builtin_ia32_sfence",
    "llvm.x86.sse.sqrt.ps" => "__builtin_ia32_sqrtps",
    "llvm.x86.sse.sqrt.ss" => "__builtin_ia32_sqrtss",
    "llvm.x86.sse.storeu.ps" => "__builtin_ia32_storeups",
    "llvm.x86.sse.sub.ss" => "__builtin_ia32_subss",
    "llvm.x86.sse.ucomieq.ss" => "__builtin_ia32_ucomieq",
    "llvm.x86.sse.ucomige.ss" => "__builtin_ia32_ucomige",
    "llvm.x86.sse.ucomigt.ss" => "__builtin_ia32_ucomigt",
    "llvm.x86.sse.ucomile.ss" => "__builtin_ia32_ucomile",
    "llvm.x86.sse.ucomilt.ss" => "__builtin_ia32_ucomilt",
    "llvm.x86.sse.ucomineq.ss" => "__builtin_ia32_ucomineq",
    "llvm.x86.sse2.add.sd" => "__builtin_ia32_addsd",
    "llvm.x86.sse2.clflush" => "__builtin_ia32_clflush",
    "llvm.x86.sse2.cmp.pd" => "__builtin_ia32_cmppd",
    "llvm.x86.sse2.cmp.sd" => "__builtin_ia32_cmpsd",
    "llvm.x86.sse2.comieq.sd" => "__builtin_ia32_comisdeq",
    "llvm.x86.sse2.comige.sd" => "__builtin_ia32_comisdge",
    "llvm.x86.sse2.comigt.sd" => "__builtin_ia32_comisdgt",
    "llvm.x86.sse2.comile.sd" => "__builtin_ia32_comisdle",
    "llvm.x86.sse2.comilt.sd" => "__builtin_ia32_comisdlt",
    "llvm.x86.sse2.comineq.sd" => "__builtin_ia32_comisdneq",
    "llvm.x86.sse2.cvtdq2pd" => "__builtin_ia32_cvtdq2pd",
    "llvm.x86.sse2.cvtdq2ps" => "__builtin_ia32_cvtdq2ps",
    "llvm.x86.sse2.cvtpd2dq" => "__builtin_ia32_cvtpd2dq",
    "llvm.x86.sse2.cvtpd2ps" => "__builtin_ia32_cvtpd2ps",
    "llvm.x86.sse2.cvtps2dq" => "__builtin_ia32_cvtps2dq",
    "llvm.x86.sse2.cvtps2pd" => "__builtin_ia32_cvtps2pd",
    "llvm.x86.sse2.cvtsd2si" => "__builtin_ia32_cvtsd2si",
    "llvm.x86.sse2.cvtsd2si64" => "__builtin_ia32_cvtsd2si64",
    "llvm.x86.sse2.cvtsd2ss" => "__builtin_ia32_cvtsd2ss",
    "llvm.x86.sse2.cvtsi2sd" => "__builtin_ia32_cvtsi2sd",
    "llvm.x86.sse2.cvtsi642sd" => "__builtin_ia32_cvtsi642sd",
    "llvm.x86.sse2.cvtss2sd" => "__builtin_ia32_cvtss2sd",
    "llvm.x86.sse2.cvttpd2dq" => "__builtin_ia32_cvttpd2dq",
    "llvm.x86.sse2.cvttps2dq" => "__builtin_ia32_cvttps2dq",
    "llvm.x86.sse2.cvttsd2si" => "__builtin_ia32_cvttsd2si",
    "llvm.x86.sse2.cvttsd2si64" => "__builtin_ia32_cvttsd2si64",
    "llvm.x86.sse2.div.sd" => "__builtin_ia32_divsd",
    "llvm.x86.sse2.lfence" => "__builtin_ia32_lfence",
    "llvm.x86.sse2.maskmov.dqu" => "__builtin_ia32_maskmovdqu",
    "llvm.x86.sse2.max.pd" => "__builtin_ia32_maxpd",
    "llvm.x86.sse2.max.sd" => "__builtin_ia32_maxsd",
    "llvm.x86.sse2.mfence" => "__builtin_ia32_mfence",
    "llvm.x86.sse2.min.pd" => "__builtin_ia32_minpd",
    "llvm.x86.sse2.min.sd" => "__builtin_ia32_minsd",
    "llvm.x86.sse2.movmsk.pd" => "__builtin_ia32_movmskpd",
    "llvm.x86.sse2.mul.sd" => "__builtin_ia32_mulsd",
    "llvm.x86.sse2.packssdw.128" => "__builtin_ia32_packssdw128",
    "llvm.x86.sse2.packsswb.128" => "__builtin_ia32_packsswb128",
    "llvm.x86.sse2.packuswb.128" => "__builtin_ia32_packuswb128",
    "llvm.x86.sse2.padds.b" => "__builtin_ia32_paddsb128",
    "llvm.x86.sse2.padds.w" => "__builtin_ia32_paddsw128",
    "llvm.x86.sse2.paddus.b" => "__builtin_ia32_paddusb128",
    "llvm.x86.sse2.paddus.w" => "__builtin_ia32_paddusw128",
    "llvm.x86.sse2.pause" => "__builtin_ia32_pause",
    "llvm.x86.sse2.pavg.b" => "__builtin_ia32_pavgb128",
    "llvm.x86.sse2.pavg.w" => "__builtin_ia32_pavgw128",
    "llvm.x86.sse2.pmadd.wd" => "__builtin_ia32_pmaddwd128",
    "llvm.x86.sse2.pmaxs.w" => "__builtin_ia32_pmaxsw128",
    "llvm.x86.sse2.pmaxu.b" => "__builtin_ia32_pmaxub128",
    "llvm.x86.sse2.pmins.w" => "__builtin_ia32_pminsw128",
    "llvm.x86.sse2.pminu.b" => "__builtin_ia32_pminub128",
    "llvm.x86.sse2.pmovmskb.128" => "__builtin_ia32_pmovmskb128",
    "llvm.x86.sse2.pmulh.w" => "__builtin_ia32_pmulhw128",
    "llvm.x86.sse2.pmulhu.w" => "__builtin_ia32_pmulhuw128",
    "llvm.x86.sse2.pmulu.dq" => "__builtin_ia32_pmuludq128",
    "llvm.x86.sse2.psad.bw" => "__builtin_ia32_psadbw128",
    "llvm.x86.sse2.pshuf.d" => "__builtin_ia32_pshufd",
    "llvm.x86.sse2.pshufh.w" => "__builtin_ia32_pshufhw",
    "llvm.x86.sse2.pshufl.w" => "__builtin_ia32_pshuflw",
    "llvm.x86.sse2.psll.d" => "__builtin_ia32_pslld128",
    "llvm.x86.sse2.psll.dq" => "__builtin_ia32_pslldqi128",
    "llvm.x86.sse2.psll.dq.bs" => "__builtin_ia32_pslldqi128_byteshift",
    "llvm.x86.sse2.psll.q" => "__builtin_ia32_psllq128",
    "llvm.x86.sse2.psll.w" => "__builtin_ia32_psllw128",
    "llvm.x86.sse2.pslli.d" => "__builtin_ia32_pslldi128",
    "llvm.x86.sse2.pslli.q" => "__builtin_ia32_psllqi128",
    "llvm.x86.sse2.pslli.w" => "__builtin_ia32_psllwi128",
    "llvm.x86.sse2.psra.d" => "__builtin_ia32_psrad128",
    "llvm.x86.sse2.psra.w" => "__builtin_ia32_psraw128",
    "llvm.x86.sse2.psrai.d" => "__builtin_ia32_psradi128",
    "llvm.x86.sse2.psrai.w" => "__builtin_ia32_psrawi128",
    "llvm.x86.sse2.psrl.d" => "__builtin_ia32_psrld128",
    "llvm.x86.sse2.psrl.dq" => "__builtin_ia32_psrldqi128",
    "llvm.x86.sse2.psrl.dq.bs" => "__builtin_ia32_psrldqi128_byteshift",
    "llvm.x86.sse2.psrl.q" => "__builtin_ia32_psrlq128",
    "llvm.x86.sse2.psrl.w" => "__builtin_ia32_psrlw128",
    "llvm.x86.sse2.psrli.d" => "__builtin_ia32_psrldi128",
    "llvm.x86.sse2.psrli.q" => "__builtin_ia32_psrlqi128",
    "llvm.x86.sse2.psrli.w" => "__builtin_ia32_psrlwi128",
    "llvm.x86.sse2.psubs.b" => "__builtin_ia32_psubsb128",
    "llvm.x86.sse2.psubs.w" => "__builtin_ia32_psubsw128",
    "llvm.x86.sse2.psubus.b" => "__builtin_ia32_psubusb128",
    "llvm.x86.sse2.psubus.w" => "__builtin_ia32_psubusw128",
    "llvm.x86.sse2.sqrt.pd" => "__builtin_ia32_sqrtpd",
    "llvm.x86.sse2.sqrt.sd" => "__builtin_ia32_sqrtsd",
    "llvm.x86.sse2.storel.dq" => "__builtin_ia32_storelv4si",
    "llvm.x86.sse2.storeu.dq" => "__builtin_ia32_storedqu",
    "llvm.x86.sse2.storeu.pd" => "__builtin_ia32_storeupd",
    "llvm.x86.sse2.sub.sd" => "__builtin_ia32_subsd",
    "llvm.x86.sse2.ucomieq.sd" => "__builtin_ia32_ucomisdeq",
    "llvm.x86.sse2.ucomige.sd" => "__builtin_ia32_ucomisdge",
    "llvm.x86.sse2.ucomigt.sd" => "__builtin_ia32_ucomisdgt",
    "llvm.x86.sse2.ucomile.sd" => "__builtin_ia32_ucomisdle",
    "llvm.x86.sse2.ucomilt.sd" => "__builtin_ia32_ucomisdlt",
    "llvm.x86.sse2.ucomineq.sd" => "__builtin_ia32_ucomisdneq",
    "llvm.x86.sse3.addsub.pd" => "__builtin_ia32_addsubpd",
    "llvm.x86.sse3.addsub.ps" => "__builtin_ia32_addsubps",
    "llvm.x86.sse3.hadd.pd" => "__builtin_ia32_haddpd",
    "llvm.x86.sse3.hadd.ps" => "__builtin_ia32_haddps",
    "llvm.x86.sse3.hsub.pd" => "__builtin_ia32_hsubpd",
    "llvm.x86.sse3.hsub.ps" => "__builtin_ia32_hsubps",
    "llvm.x86.sse3.ldu.dq" => "__builtin_ia32_lddqu",
    "llvm.x86.sse3.monitor" => "__builtin_ia32_monitor",
    "llvm.x86.sse3.mwait" => "__builtin_ia32_mwait",
    "llvm.x86.sse41.blendpd" => "__builtin_ia32_blendpd",
    "llvm.x86.sse41.blendps" => "__builtin_ia32_blendps",
    "llvm.x86.sse41.blendvpd" => "__builtin_ia32_blendvpd",
    "llvm.x86.sse41.blendvps" => "__builtin_ia32_blendvps",
    "llvm.x86.sse41.dppd" => "__builtin_ia32_dppd",
    "llvm.x86.sse41.dpps" => "__builtin_ia32_dpps",
    "llvm.x86.sse41.extractps" => "__builtin_ia32_extractps128",
    "llvm.x86.sse41.insertps" => "__builtin_ia32_insertps128",
    "llvm.x86.sse41.movntdqa" => "__builtin_ia32_movntdqa",
    "llvm.x86.sse41.mpsadbw" => "__builtin_ia32_mpsadbw128",
    "llvm.x86.sse41.packusdw" => "__builtin_ia32_packusdw128",
    "llvm.x86.sse41.pblendvb" => "__builtin_ia32_pblendvb128",
    "llvm.x86.sse41.pblendw" => "__builtin_ia32_pblendw128",
    "llvm.x86.sse41.phminposuw" => "__builtin_ia32_phminposuw128",
    "llvm.x86.sse41.pmaxsb" => "__builtin_ia32_pmaxsb128",
    "llvm.x86.sse41.pmaxsd" => "__builtin_ia32_pmaxsd128",
    "llvm.x86.sse41.pmaxud" => "__builtin_ia32_pmaxud128",
    "llvm.x86.sse41.pmaxuw" => "__builtin_ia32_pmaxuw128",
    "llvm.x86.sse41.pminsb" => "__builtin_ia32_pminsb128",
    "llvm.x86.sse41.pminsd" => "__builtin_ia32_pminsd128",
    "llvm.x86.sse41.pminud" => "__builtin_ia32_pminud128",
    "llvm.x86.sse41.pminuw" => "__builtin_ia32_pminuw128",
    "llvm.x86.sse41.pmovsxbd" => "__builtin_ia32_pmovsxbd128",
    "llvm.x86.sse41.pmovsxbq" => "__builtin_ia32_pmovsxbq128",
    "llvm.x86.sse41.pmovsxbw" => "__builtin_ia32_pmovsxbw128",
    "llvm.x86.sse41.pmovsxdq" => "__builtin_ia32_pmovsxdq128",
    "llvm.x86.sse41.pmovsxwd" => "__builtin_ia32_pmovsxwd128",
    "llvm.x86.sse41.pmovsxwq" => "__builtin_ia32_pmovsxwq128",
    "llvm.x86.sse41.pmovzxbd" => "__builtin_ia32_pmovzxbd128",
    "llvm.x86.sse41.pmovzxbq" => "__builtin_ia32_pmovzxbq128",
    "llvm.x86.sse41.pmovzxbw" => "__builtin_ia32_pmovzxbw128",
    "llvm.x86.sse41.pmovzxdq" => "__builtin_ia32_pmovzxdq128",
    "llvm.x86.sse41.pmovzxwd" => "__builtin_ia32_pmovzxwd128",
    "llvm.x86.sse41.pmovzxwq" => "__builtin_ia32_pmovzxwq128",
    "llvm.x86.sse41.pmuldq" => "__builtin_ia32_pmuldq128",
    "llvm.x86.sse41.ptestc" => "__builtin_ia32_ptestc128",
    "llvm.x86.sse41.ptestnzc" => "__builtin_ia32_ptestnzc128",
    "llvm.x86.sse41.ptestz" => "__builtin_ia32_ptestz128",
    "llvm.x86.sse41.round.pd" => "__builtin_ia32_roundpd",
    "llvm.x86.sse41.round.ps" => "__builtin_ia32_roundps",
    "llvm.x86.sse41.round.sd" => "__builtin_ia32_roundsd",
    "llvm.x86.sse41.round.ss" => "__builtin_ia32_roundss",
    "llvm.x86.sse42.crc32.32.16" => "__builtin_ia32_crc32hi",
    "llvm.x86.sse42.crc32.32.32" => "__builtin_ia32_crc32si",
    "llvm.x86.sse42.crc32.32.8" => "__builtin_ia32_crc32qi",
    "llvm.x86.sse42.crc32.64.64" => "__builtin_ia32_crc32di",
    "llvm.x86.sse42.pcmpestri128" => "__builtin_ia32_pcmpestri128",
    "llvm.x86.sse42.pcmpestria128" => "__builtin_ia32_pcmpestria128",
    "llvm.x86.sse42.pcmpestric128" => "__builtin_ia32_pcmpestric128",
    "llvm.x86.sse42.pcmpestrio128" => "__builtin_ia32_pcmpestrio128",
    "llvm.x86.sse42.pcmpestris128" => "__builtin_ia32_pcmpestris128",
    "llvm.x86.sse42.pcmpestriz128" => "__builtin_ia32_pcmpestriz128",
    "llvm.x86.sse42.pcmpestrm128" => "__builtin_ia32_pcmpestrm128",
    "llvm.x86.sse42.pcmpistri128" => "__builtin_ia32_pcmpistri128",
    "llvm.x86.sse42.pcmpistria128" => "__builtin_ia32_pcmpistria128",
    "llvm.x86.sse42.pcmpistric128" => "__builtin_ia32_pcmpistric128",
    "llvm.x86.sse42.pcmpistrio128" => "__builtin_ia32_pcmpistrio128",
    "llvm.x86.sse42.pcmpistris128" => "__builtin_ia32_pcmpistris128",
    "llvm.x86.sse42.pcmpistriz128" => "__builtin_ia32_pcmpistriz128",
    "llvm.x86.sse42.pcmpistrm128" => "__builtin_ia32_pcmpistrm128",
    "llvm.x86.sse4a.extrq" => "__builtin_ia32_extrq",
    "llvm.x86.sse4a.extrqi" => "__builtin_ia32_extrqi",
    "llvm.x86.sse4a.insertq" => "__builtin_ia32_insertq",
    "llvm.x86.sse4a.insertqi" => "__builtin_ia32_insertqi",
    "llvm.x86.sse4a.movnt.sd" => "__builtin_ia32_movntsd",
    "llvm.x86.sse4a.movnt.ss" => "__builtin_ia32_movntss",
    "llvm.x86.ssse3.pabs.b.128" => "__builtin_ia32_pabsb128",
    "llvm.x86.ssse3.pabs.d.128" => "__builtin_ia32_pabsd128",
    "llvm.x86.ssse3.pabs.w.128" => "__builtin_ia32_pabsw128",
    "llvm.x86.ssse3.phadd.d.128" => "__builtin_ia32_phaddd128",
    "llvm.x86.ssse3.phadd.sw.128" => "__builtin_ia32_phaddsw128",
    "llvm.x86.ssse3.phadd.w.128" => "__builtin_ia32_phaddw128",
    "llvm.x86.ssse3.phsub.d.128" => "__builtin_ia32_phsubd128",
    "llvm.x86.ssse3.phsub.sw.128" => "__builtin_ia32_phsubsw128",
    "llvm.x86.ssse3.phsub.w.128" => "__builtin_ia32_phsubw128",
    "llvm.x86.ssse3.pmadd.ub.sw.128" => "__builtin_ia32_pmaddubsw128",
    "llvm.x86.ssse3.pmul.hr.sw.128" => "__builtin_ia32_pmulhrsw128",
    "llvm.x86.ssse3.pshuf.b.128" => "__builtin_ia32_pshufb128",
    "llvm.x86.ssse3.psign.b.128" => "__builtin_ia32_psignb128",
    "llvm.x86.ssse3.psign.d.128" => "__builtin_ia32_psignd128",
    "llvm.x86.ssse3.psign.w.128" => "__builtin_ia32_psignw128",
    "llvm.x86.subborrow.u32" => "__builtin_ia32_subborrow_u32",
    "llvm.x86.subborrow.u64" => "__builtin_ia32_subborrow_u64",
    "llvm.x86.tbm.bextri.u32" => "__builtin_ia32_bextri_u32",
    "llvm.x86.tbm.bextri.u64" => "__builtin_ia32_bextri_u64",
    "llvm.x86.vcvtph2ps.128" => "__builtin_ia32_vcvtph2ps",
    "llvm.x86.vcvtph2ps.256" => "__builtin_ia32_vcvtph2ps256",
    "llvm.x86.vcvtps2ph.128" => "__builtin_ia32_vcvtps2ph",
    "llvm.x86.vcvtps2ph.256" => "__builtin_ia32_vcvtps2ph256",
    "llvm.x86.wrfsbase.32" => "__builtin_ia32_wrfsbase32",
    "llvm.x86.wrfsbase.64" => "__builtin_ia32_wrfsbase64",
    "llvm.x86.wrgsbase.32" => "__builtin_ia32_wrgsbase32",
    "llvm.x86.wrgsbase.64" => "__builtin_ia32_wrgsbase64",
    "llvm.x86.xabort" => "__builtin_ia32_xabort",
    "llvm.x86.xbegin" => "__builtin_ia32_xbegin",
    "llvm.x86.xend" => "__builtin_ia32_xend",
    "llvm.x86.xop.vfrcz.pd" => "__builtin_ia32_vfrczpd",
    "llvm.x86.xop.vfrcz.pd.256" => "__builtin_ia32_vfrczpd256",
    "llvm.x86.xop.vfrcz.ps" => "__builtin_ia32_vfrczps",
    "llvm.x86.xop.vfrcz.ps.256" => "__builtin_ia32_vfrczps256",
    "llvm.x86.xop.vfrcz.sd" => "__builtin_ia32_vfrczsd",
    "llvm.x86.xop.vfrcz.ss" => "__builtin_ia32_vfrczss",
    "llvm.x86.xop.vpcmov" => "__builtin_ia32_vpcmov",
    "llvm.x86.xop.vpcmov.256" => "__builtin_ia32_vpcmov_256",
    "llvm.x86.xop.vpcomb" => "__builtin_ia32_vpcomb",
    "llvm.x86.xop.vpcomd" => "__builtin_ia32_vpcomd",
    "llvm.x86.xop.vpcomq" => "__builtin_ia32_vpcomq",
    "llvm.x86.xop.vpcomub" => "__builtin_ia32_vpcomub",
    "llvm.x86.xop.vpcomud" => "__builtin_ia32_vpcomud",
    "llvm.x86.xop.vpcomuq" => "__builtin_ia32_vpcomuq",
    "llvm.x86.xop.vpcomuw" => "__builtin_ia32_vpcomuw",
    "llvm.x86.xop.vpcomw" => "__builtin_ia32_vpcomw",
    "llvm.x86.xop.vpermil2pd" => "__builtin_ia32_vpermil2pd",
    "llvm.x86.xop.vpermil2pd.256" => "__builtin_ia32_vpermil2pd256",
    "llvm.x86.xop.vpermil2ps" => "__builtin_ia32_vpermil2ps",
    "llvm.x86.xop.vpermil2ps.256" => "__builtin_ia32_vpermil2ps256",
    "llvm.x86.xop.vphaddbd" => "__builtin_ia32_vphaddbd",
    "llvm.x86.xop.vphaddbq" => "__builtin_ia32_vphaddbq",
    "llvm.x86.xop.vphaddbw" => "__builtin_ia32_vphaddbw",
    "llvm.x86.xop.vphadddq" => "__builtin_ia32_vphadddq",
    "llvm.x86.xop.vphaddubd" => "__builtin_ia32_vphaddubd",
    "llvm.x86.xop.vphaddubq" => "__builtin_ia32_vphaddubq",
    "llvm.x86.xop.vphaddubw" => "__builtin_ia32_vphaddubw",
    "llvm.x86.xop.vphaddudq" => "__builtin_ia32_vphaddudq",
    "llvm.x86.xop.vphadduwd" => "__builtin_ia32_vphadduwd",
    "llvm.x86.xop.vphadduwq" => "__builtin_ia32_vphadduwq",
    "llvm.x86.xop.vphaddwd" => "__builtin_ia32_vphaddwd",
    "llvm.x86.xop.vphaddwq" => "__builtin_ia32_vphaddwq",
    "llvm.x86.xop.vphsubbw" => "__builtin_ia32_vphsubbw",
    "llvm.x86.xop.vphsubdq" => "__builtin_ia32_vphsubdq",
    "llvm.x86.xop.vphsubwd" => "__builtin_ia32_vphsubwd",
    "llvm.x86.xop.vpmacsdd" => "__builtin_ia32_vpmacsdd",
    "llvm.x86.xop.vpmacsdqh" => "__builtin_ia32_vpmacsdqh",
    "llvm.x86.xop.vpmacsdql" => "__builtin_ia32_vpmacsdql",
    "llvm.x86.xop.vpmacssdd" => "__builtin_ia32_vpmacssdd",
    "llvm.x86.xop.vpmacssdqh" => "__builtin_ia32_vpmacssdqh",
    "llvm.x86.xop.vpmacssdql" => "__builtin_ia32_vpmacssdql",
    "llvm.x86.xop.vpmacsswd" => "__builtin_ia32_vpmacsswd",
    "llvm.x86.xop.vpmacssww" => "__builtin_ia32_vpmacssww",
    "llvm.x86.xop.vpmacswd" => "__builtin_ia32_vpmacswd",
    "llvm.x86.xop.vpmacsww" => "__builtin_ia32_vpmacsww",
    "llvm.x86.xop.vpmadcsswd" => "__builtin_ia32_vpmadcsswd",
    "llvm.x86.xop.vpmadcswd" => "__builtin_ia32_vpmadcswd",
    "llvm.x86.xop.vpperm" => "__builtin_ia32_vpperm",
    "llvm.x86.xop.vprotb" => "__builtin_ia32_vprotb",
    "llvm.x86.xop.vprotbi" => "__builtin_ia32_vprotbi",
    "llvm.x86.xop.vprotd" => "__builtin_ia32_vprotd",
    "llvm.x86.xop.vprotdi" => "__builtin_ia32_vprotdi",
    "llvm.x86.xop.vprotq" => "__builtin_ia32_vprotq",
    "llvm.x86.xop.vprotqi" => "__builtin_ia32_vprotqi",
    "llvm.x86.xop.vprotw" => "__builtin_ia32_vprotw",
    "llvm.x86.xop.vprotwi" => "__builtin_ia32_vprotwi",
    "llvm.x86.xop.vpshab" => "__builtin_ia32_vpshab",
    "llvm.x86.xop.vpshad" => "__builtin_ia32_vpshad",
    "llvm.x86.xop.vpshaq" => "__builtin_ia32_vpshaq",
    "llvm.x86.xop.vpshaw" => "__builtin_ia32_vpshaw",
    "llvm.x86.xop.vpshlb" => "__builtin_ia32_vpshlb",
    "llvm.x86.xop.vpshld" => "__builtin_ia32_vpshld",
    "llvm.x86.xop.vpshlq" => "__builtin_ia32_vpshlq",
    "llvm.x86.xop.vpshlw" => "__builtin_ia32_vpshlw",
    "llvm.x86.xtest" => "__builtin_ia32_xtest",
    // AMDGPU
    "llvm.AMDGPU.div.fixup.f32" => "__builtin_amdgpu_div_fixup",
    "llvm.AMDGPU.div.fixup.f64" => "__builtin_amdgpu_div_fixup",
    "llvm.AMDGPU.div.fixup.v2f64" => "__builtin_amdgpu_div_fixup",
    "llvm.AMDGPU.div.fixup.v4f32" => "__builtin_amdgpu_div_fixup",
    "llvm.AMDGPU.div.fmas.f32" => "__builtin_amdgpu_div_fmas",
    "llvm.AMDGPU.div.fmas.f64" => "__builtin_amdgpu_div_fmas",
    "llvm.AMDGPU.div.fmas.v2f64" => "__builtin_amdgpu_div_fmas",
    "llvm.AMDGPU.div.fmas.v4f32" => "__builtin_amdgpu_div_fmas",
    "llvm.AMDGPU.ldexp.f32" => "__builtin_amdgpu_ldexp",
    "llvm.AMDGPU.ldexp.f64" => "__builtin_amdgpu_ldexp",
    "llvm.AMDGPU.ldexp.v2f64" => "__builtin_amdgpu_ldexp",
    "llvm.AMDGPU.ldexp.v4f32" => "__builtin_amdgpu_ldexp",
    "llvm.AMDGPU.rcp.f32" => "__builtin_amdgpu_rcp",
    "llvm.AMDGPU.rcp.f64" => "__builtin_amdgpu_rcp",
    "llvm.AMDGPU.rcp.v2f64" => "__builtin_amdgpu_rcp",
    "llvm.AMDGPU.rcp.v4f32" => "__builtin_amdgpu_rcp",
    "llvm.AMDGPU.rsq.clamped.f32" => "__builtin_amdgpu_rsq_clamped",
    "llvm.AMDGPU.rsq.clamped.f64" => "__builtin_amdgpu_rsq_clamped",
    "llvm.AMDGPU.rsq.clamped.v2f64" => "__builtin_amdgpu_rsq_clamped",
    "llvm.AMDGPU.rsq.clamped.v4f32" => "__builtin_amdgpu_rsq_clamped",
    "llvm.AMDGPU.rsq.f32" => "__builtin_amdgpu_rsq",
    "llvm.AMDGPU.rsq.f64" => "__builtin_amdgpu_rsq",
    "llvm.AMDGPU.rsq.v2f64" => "__builtin_amdgpu_rsq",
    "llvm.AMDGPU.rsq.v4f32" => "__builtin_amdgpu_rsq",
    "llvm.AMDGPU.trig.preop.f32" => "__builtin_amdgpu_trig_preop",
    "llvm.AMDGPU.trig.preop.f64" => "__builtin_amdgpu_trig_preop",
    "llvm.AMDGPU.trig.preop.v2f64" => "__builtin_amdgpu_trig_preop",
    "llvm.AMDGPU.trig.preop.v4f32" => "__builtin_amdgpu_trig_preop",
    // mips
    "llvm.mips.add.a.b" => "__builtin_msa_add_a_b",
    "llvm.mips.add.a.d" => "__builtin_msa_add_a_d",
    "llvm.mips.add.a.h" => "__builtin_msa_add_a_h",
    "llvm.mips.add.a.w" => "__builtin_msa_add_a_w",
    "llvm.mips.adds.a.b" => "__builtin_msa_adds_a_b",
    "llvm.mips.adds.a.d" => "__builtin_msa_adds_a_d",
    "llvm.mips.adds.a.h" => "__builtin_msa_adds_a_h",
    "llvm.mips.adds.a.w" => "__builtin_msa_adds_a_w",
    "llvm.mips.adds.s.b" => "__builtin_msa_adds_s_b",
    "llvm.mips.adds.s.d" => "__builtin_msa_adds_s_d",
    "llvm.mips.adds.s.h" => "__builtin_msa_adds_s_h",
    "llvm.mips.adds.s.w" => "__builtin_msa_adds_s_w",
    "llvm.mips.adds.u.b" => "__builtin_msa_adds_u_b",
    "llvm.mips.adds.u.d" => "__builtin_msa_adds_u_d",
    "llvm.mips.adds.u.h" => "__builtin_msa_adds_u_h",
    "llvm.mips.adds.u.w" => "__builtin_msa_adds_u_w",
    "llvm.mips.addsc" => "__builtin_mips_addsc",
    "llvm.mips.addu.ph" => "__builtin_mips_addu_ph",
    "llvm.mips.addu.qb" => "__builtin_mips_addu_qb",
    "llvm.mips.addu.s.ph" => "__builtin_mips_addu_s_ph",
    "llvm.mips.addu.s.qb" => "__builtin_mips_addu_s_qb",
    "llvm.mips.adduh.qb" => "__builtin_mips_adduh_qb",
    "llvm.mips.adduh.r.qb" => "__builtin_mips_adduh_r_qb",
    "llvm.mips.addv.b" => "__builtin_msa_addv_b",
    "llvm.mips.addv.d" => "__builtin_msa_addv_d",
    "llvm.mips.addv.h" => "__builtin_msa_addv_h",
    "llvm.mips.addv.w" => "__builtin_msa_addv_w",
    "llvm.mips.addvi.b" => "__builtin_msa_addvi_b",
    "llvm.mips.addvi.d" => "__builtin_msa_addvi_d",
    "llvm.mips.addvi.h" => "__builtin_msa_addvi_h",
    "llvm.mips.addvi.w" => "__builtin_msa_addvi_w",
    "llvm.mips.addwc" => "__builtin_mips_addwc",
    "llvm.mips.and.v" => "__builtin_msa_and_v",
    "llvm.mips.andi.b" => "__builtin_msa_andi_b",
    "llvm.mips.append" => "__builtin_mips_append",
    "llvm.mips.asub.s.b" => "__builtin_msa_asub_s_b",
    "llvm.mips.asub.s.d" => "__builtin_msa_asub_s_d",
    "llvm.mips.asub.s.h" => "__builtin_msa_asub_s_h",
    "llvm.mips.asub.s.w" => "__builtin_msa_asub_s_w",
    "llvm.mips.asub.u.b" => "__builtin_msa_asub_u_b",
    "llvm.mips.asub.u.d" => "__builtin_msa_asub_u_d",
    "llvm.mips.asub.u.h" => "__builtin_msa_asub_u_h",
    "llvm.mips.asub.u.w" => "__builtin_msa_asub_u_w",
    "llvm.mips.ave.s.b" => "__builtin_msa_ave_s_b",
    "llvm.mips.ave.s.d" => "__builtin_msa_ave_s_d",
    "llvm.mips.ave.s.h" => "__builtin_msa_ave_s_h",
    "llvm.mips.ave.s.w" => "__builtin_msa_ave_s_w",
    "llvm.mips.ave.u.b" => "__builtin_msa_ave_u_b",
    "llvm.mips.ave.u.d" => "__builtin_msa_ave_u_d",
    "llvm.mips.ave.u.h" => "__builtin_msa_ave_u_h",
    "llvm.mips.ave.u.w" => "__builtin_msa_ave_u_w",
    "llvm.mips.aver.s.b" => "__builtin_msa_aver_s_b",
    "llvm.mips.aver.s.d" => "__builtin_msa_aver_s_d",
    "llvm.mips.aver.s.h" => "__builtin_msa_aver_s_h",
    "llvm.mips.aver.s.w" => "__builtin_msa_aver_s_w",
    "llvm.mips.aver.u.b" => "__builtin_msa_aver_u_b",
    "llvm.mips.aver.u.d" => "__builtin_msa_aver_u_d",
    "llvm.mips.aver.u.h" => "__builtin_msa_aver_u_h",
    "llvm.mips.aver.u.w" => "__builtin_msa_aver_u_w",
    "llvm.mips.balign" => "__builtin_mips_balign",
    "llvm.mips.bclr.b" => "__builtin_msa_bclr_b",
    "llvm.mips.bclr.d" => "__builtin_msa_bclr_d",
    "llvm.mips.bclr.h" => "__builtin_msa_bclr_h",
    "llvm.mips.bclr.w" => "__builtin_msa_bclr_w",
    "llvm.mips.bclri.b" => "__builtin_msa_bclri_b",
    "llvm.mips.bclri.d" => "__builtin_msa_bclri_d",
    "llvm.mips.bclri.h" => "__builtin_msa_bclri_h",
    "llvm.mips.bclri.w" => "__builtin_msa_bclri_w",
    "llvm.mips.binsl.b" => "__builtin_msa_binsl_b",
    "llvm.mips.binsl.d" => "__builtin_msa_binsl_d",
    "llvm.mips.binsl.h" => "__builtin_msa_binsl_h",
    "llvm.mips.binsl.w" => "__builtin_msa_binsl_w",
    "llvm.mips.binsli.b" => "__builtin_msa_binsli_b",
    "llvm.mips.binsli.d" => "__builtin_msa_binsli_d",
    "llvm.mips.binsli.h" => "__builtin_msa_binsli_h",
    "llvm.mips.binsli.w" => "__builtin_msa_binsli_w",
    "llvm.mips.binsr.b" => "__builtin_msa_binsr_b",
    "llvm.mips.binsr.d" => "__builtin_msa_binsr_d",
    "llvm.mips.binsr.h" => "__builtin_msa_binsr_h",
    "llvm.mips.binsr.w" => "__builtin_msa_binsr_w",
    "llvm.mips.binsri.b" => "__builtin_msa_binsri_b",
    "llvm.mips.binsri.d" => "__builtin_msa_binsri_d",
    "llvm.mips.binsri.h" => "__builtin_msa_binsri_h",
    "llvm.mips.binsri.w" => "__builtin_msa_binsri_w",
    "llvm.mips.bitrev" => "__builtin_mips_bitrev",
    "llvm.mips.bmnz.v" => "__builtin_msa_bmnz_v",
    "llvm.mips.bmnzi.b" => "__builtin_msa_bmnzi_b",
    "llvm.mips.bmz.v" => "__builtin_msa_bmz_v",
    "llvm.mips.bmzi.b" => "__builtin_msa_bmzi_b",
    "llvm.mips.bneg.b" => "__builtin_msa_bneg_b",
    "llvm.mips.bneg.d" => "__builtin_msa_bneg_d",
    "llvm.mips.bneg.h" => "__builtin_msa_bneg_h",
    "llvm.mips.bneg.w" => "__builtin_msa_bneg_w",
    "llvm.mips.bnegi.b" => "__builtin_msa_bnegi_b",
    "llvm.mips.bnegi.d" => "__builtin_msa_bnegi_d",
    "llvm.mips.bnegi.h" => "__builtin_msa_bnegi_h",
    "llvm.mips.bnegi.w" => "__builtin_msa_bnegi_w",
    "llvm.mips.bnz.b" => "__builtin_msa_bnz_b",
    "llvm.mips.bnz.d" => "__builtin_msa_bnz_d",
    "llvm.mips.bnz.h" => "__builtin_msa_bnz_h",
    "llvm.mips.bnz.v" => "__builtin_msa_bnz_v",
    "llvm.mips.bnz.w" => "__builtin_msa_bnz_w",
    "llvm.mips.bposge32" => "__builtin_mips_bposge32",
    "llvm.mips.bsel.v" => "__builtin_msa_bsel_v",
    "llvm.mips.bseli.b" => "__builtin_msa_bseli_b",
    "llvm.mips.bset.b" => "__builtin_msa_bset_b",
    "llvm.mips.bset.d" => "__builtin_msa_bset_d",
    "llvm.mips.bset.h" => "__builtin_msa_bset_h",
    "llvm.mips.bset.w" => "__builtin_msa_bset_w",
    "llvm.mips.bseti.b" => "__builtin_msa_bseti_b",
    "llvm.mips.bseti.d" => "__builtin_msa_bseti_d",
    "llvm.mips.bseti.h" => "__builtin_msa_bseti_h",
    "llvm.mips.bseti.w" => "__builtin_msa_bseti_w",
    "llvm.mips.bz.b" => "__builtin_msa_bz_b",
    "llvm.mips.bz.d" => "__builtin_msa_bz_d",
    "llvm.mips.bz.h" => "__builtin_msa_bz_h",
    "llvm.mips.bz.v" => "__builtin_msa_bz_v",
    "llvm.mips.bz.w" => "__builtin_msa_bz_w",
    "llvm.mips.ceq.b" => "__builtin_msa_ceq_b",
    "llvm.mips.ceq.d" => "__builtin_msa_ceq_d",
    "llvm.mips.ceq.h" => "__builtin_msa_ceq_h",
    "llvm.mips.ceq.w" => "__builtin_msa_ceq_w",
    "llvm.mips.ceqi.b" => "__builtin_msa_ceqi_b",
    "llvm.mips.ceqi.d" => "__builtin_msa_ceqi_d",
    "llvm.mips.ceqi.h" => "__builtin_msa_ceqi_h",
    "llvm.mips.ceqi.w" => "__builtin_msa_ceqi_w",
    "llvm.mips.cfcmsa" => "__builtin_msa_cfcmsa",
    "llvm.mips.cle.s.b" => "__builtin_msa_cle_s_b",
    "llvm.mips.cle.s.d" => "__builtin_msa_cle_s_d",
    "llvm.mips.cle.s.h" => "__builtin_msa_cle_s_h",
    "llvm.mips.cle.s.w" => "__builtin_msa_cle_s_w",
    "llvm.mips.cle.u.b" => "__builtin_msa_cle_u_b",
    "llvm.mips.cle.u.d" => "__builtin_msa_cle_u_d",
    "llvm.mips.cle.u.h" => "__builtin_msa_cle_u_h",
    "llvm.mips.cle.u.w" => "__builtin_msa_cle_u_w",
    "llvm.mips.clei.s.b" => "__builtin_msa_clei_s_b",
    "llvm.mips.clei.s.d" => "__builtin_msa_clei_s_d",
    "llvm.mips.clei.s.h" => "__builtin_msa_clei_s_h",
    "llvm.mips.clei.s.w" => "__builtin_msa_clei_s_w",
    "llvm.mips.clei.u.b" => "__builtin_msa_clei_u_b",
    "llvm.mips.clei.u.d" => "__builtin_msa_clei_u_d",
    "llvm.mips.clei.u.h" => "__builtin_msa_clei_u_h",
    "llvm.mips.clei.u.w" => "__builtin_msa_clei_u_w",
    "llvm.mips.clt.s.b" => "__builtin_msa_clt_s_b",
    "llvm.mips.clt.s.d" => "__builtin_msa_clt_s_d",
    "llvm.mips.clt.s.h" => "__builtin_msa_clt_s_h",
    "llvm.mips.clt.s.w" => "__builtin_msa_clt_s_w",
    "llvm.mips.clt.u.b" => "__builtin_msa_clt_u_b",
    "llvm.mips.clt.u.d" => "__builtin_msa_clt_u_d",
    "llvm.mips.clt.u.h" => "__builtin_msa_clt_u_h",
    "llvm.mips.clt.u.w" => "__builtin_msa_clt_u_w",
    "llvm.mips.clti.s.b" => "__builtin_msa_clti_s_b",
    "llvm.mips.clti.s.d" => "__builtin_msa_clti_s_d",
    "llvm.mips.clti.s.h" => "__builtin_msa_clti_s_h",
    "llvm.mips.clti.s.w" => "__builtin_msa_clti_s_w",
    "llvm.mips.clti.u.b" => "__builtin_msa_clti_u_b",
    "llvm.mips.clti.u.d" => "__builtin_msa_clti_u_d",
    "llvm.mips.clti.u.h" => "__builtin_msa_clti_u_h",
    "llvm.mips.clti.u.w" => "__builtin_msa_clti_u_w",
    "llvm.mips.cmpgdu.eq.qb" => "__builtin_mips_cmpgdu_eq_qb",
    "llvm.mips.cmpgdu.le.qb" => "__builtin_mips_cmpgdu_le_qb",
    "llvm.mips.cmpgdu.lt.qb" => "__builtin_mips_cmpgdu_lt_qb",
    "llvm.mips.cmpgu.eq.qb" => "__builtin_mips_cmpgu_eq_qb",
    "llvm.mips.cmpgu.le.qb" => "__builtin_mips_cmpgu_le_qb",
    "llvm.mips.cmpgu.lt.qb" => "__builtin_mips_cmpgu_lt_qb",
    "llvm.mips.cmpu.eq.qb" => "__builtin_mips_cmpu_eq_qb",
    "llvm.mips.cmpu.le.qb" => "__builtin_mips_cmpu_le_qb",
    "llvm.mips.cmpu.lt.qb" => "__builtin_mips_cmpu_lt_qb",
    "llvm.mips.copy.s.b" => "__builtin_msa_copy_s_b",
    "llvm.mips.copy.s.d" => "__builtin_msa_copy_s_d",
    "llvm.mips.copy.s.h" => "__builtin_msa_copy_s_h",
    "llvm.mips.copy.s.w" => "__builtin_msa_copy_s_w",
    "llvm.mips.copy.u.b" => "__builtin_msa_copy_u_b",
    "llvm.mips.copy.u.d" => "__builtin_msa_copy_u_d",
    "llvm.mips.copy.u.h" => "__builtin_msa_copy_u_h",
    "llvm.mips.copy.u.w" => "__builtin_msa_copy_u_w",
    "llvm.mips.ctcmsa" => "__builtin_msa_ctcmsa",
    "llvm.mips.div.s.b" => "__builtin_msa_div_s_b",
    "llvm.mips.div.s.d" => "__builtin_msa_div_s_d",
    "llvm.mips.div.s.h" => "__builtin_msa_div_s_h",
    "llvm.mips.div.s.w" => "__builtin_msa_div_s_w",
    "llvm.mips.div.u.b" => "__builtin_msa_div_u_b",
    "llvm.mips.div.u.d" => "__builtin_msa_div_u_d",
    "llvm.mips.div.u.h" => "__builtin_msa_div_u_h",
    "llvm.mips.div.u.w" => "__builtin_msa_div_u_w",
    "llvm.mips.dlsa" => "__builtin_mips_dlsa",
    "llvm.mips.dotp.s.d" => "__builtin_msa_dotp_s_d",
    "llvm.mips.dotp.s.h" => "__builtin_msa_dotp_s_h",
    "llvm.mips.dotp.s.w" => "__builtin_msa_dotp_s_w",
    "llvm.mips.dotp.u.d" => "__builtin_msa_dotp_u_d",
    "llvm.mips.dotp.u.h" => "__builtin_msa_dotp_u_h",
    "llvm.mips.dotp.u.w" => "__builtin_msa_dotp_u_w",
    "llvm.mips.dpa.w.ph" => "__builtin_mips_dpa_w_ph",
    "llvm.mips.dpadd.s.d" => "__builtin_msa_dpadd_s_d",
    "llvm.mips.dpadd.s.h" => "__builtin_msa_dpadd_s_h",
    "llvm.mips.dpadd.s.w" => "__builtin_msa_dpadd_s_w",
    "llvm.mips.dpadd.u.d" => "__builtin_msa_dpadd_u_d",
    "llvm.mips.dpadd.u.h" => "__builtin_msa_dpadd_u_h",
    "llvm.mips.dpadd.u.w" => "__builtin_msa_dpadd_u_w",
    "llvm.mips.dpau.h.qbl" => "__builtin_mips_dpau_h_qbl",
    "llvm.mips.dpau.h.qbr" => "__builtin_mips_dpau_h_qbr",
    "llvm.mips.dpax.w.ph" => "__builtin_mips_dpax_w_ph",
    "llvm.mips.dps.w.ph" => "__builtin_mips_dps_w_ph",
    "llvm.mips.dpsu.h.qbl" => "__builtin_mips_dpsu_h_qbl",
    "llvm.mips.dpsu.h.qbr" => "__builtin_mips_dpsu_h_qbr",
    "llvm.mips.dpsub.s.d" => "__builtin_msa_dpsub_s_d",
    "llvm.mips.dpsub.s.h" => "__builtin_msa_dpsub_s_h",
    "llvm.mips.dpsub.s.w" => "__builtin_msa_dpsub_s_w",
    "llvm.mips.dpsub.u.d" => "__builtin_msa_dpsub_u_d",
    "llvm.mips.dpsub.u.h" => "__builtin_msa_dpsub_u_h",
    "llvm.mips.dpsub.u.w" => "__builtin_msa_dpsub_u_w",
    "llvm.mips.dpsx.w.ph" => "__builtin_mips_dpsx_w_ph",
    "llvm.mips.extp" => "__builtin_mips_extp",
    "llvm.mips.extpdp" => "__builtin_mips_extpdp",
    "llvm.mips.extr.r.w" => "__builtin_mips_extr_r_w",
    "llvm.mips.extr.rs.w" => "__builtin_mips_extr_rs_w",
    "llvm.mips.extr.s.h" => "__builtin_mips_extr_s_h",
    "llvm.mips.extr.w" => "__builtin_mips_extr_w",
    "llvm.mips.fadd.d" => "__builtin_msa_fadd_d",
    "llvm.mips.fadd.w" => "__builtin_msa_fadd_w",
    "llvm.mips.fcaf.d" => "__builtin_msa_fcaf_d",
    "llvm.mips.fcaf.w" => "__builtin_msa_fcaf_w",
    "llvm.mips.fceq.d" => "__builtin_msa_fceq_d",
    "llvm.mips.fceq.w" => "__builtin_msa_fceq_w",
    "llvm.mips.fclass.d" => "__builtin_msa_fclass_d",
    "llvm.mips.fclass.w" => "__builtin_msa_fclass_w",
    "llvm.mips.fcle.d" => "__builtin_msa_fcle_d",
    "llvm.mips.fcle.w" => "__builtin_msa_fcle_w",
    "llvm.mips.fclt.d" => "__builtin_msa_fclt_d",
    "llvm.mips.fclt.w" => "__builtin_msa_fclt_w",
    "llvm.mips.fcne.d" => "__builtin_msa_fcne_d",
    "llvm.mips.fcne.w" => "__builtin_msa_fcne_w",
    "llvm.mips.fcor.d" => "__builtin_msa_fcor_d",
    "llvm.mips.fcor.w" => "__builtin_msa_fcor_w",
    "llvm.mips.fcueq.d" => "__builtin_msa_fcueq_d",
    "llvm.mips.fcueq.w" => "__builtin_msa_fcueq_w",
    "llvm.mips.fcule.d" => "__builtin_msa_fcule_d",
    "llvm.mips.fcule.w" => "__builtin_msa_fcule_w",
    "llvm.mips.fcult.d" => "__builtin_msa_fcult_d",
    "llvm.mips.fcult.w" => "__builtin_msa_fcult_w",
    "llvm.mips.fcun.d" => "__builtin_msa_fcun_d",
    "llvm.mips.fcun.w" => "__builtin_msa_fcun_w",
    "llvm.mips.fcune.d" => "__builtin_msa_fcune_d",
    "llvm.mips.fcune.w" => "__builtin_msa_fcune_w",
    "llvm.mips.fdiv.d" => "__builtin_msa_fdiv_d",
    "llvm.mips.fdiv.w" => "__builtin_msa_fdiv_w",
    "llvm.mips.fexdo.w" => "__builtin_msa_fexdo_w",
    "llvm.mips.fexp2.d" => "__builtin_msa_fexp2_d",
    "llvm.mips.fexp2.w" => "__builtin_msa_fexp2_w",
    "llvm.mips.fexupl.d" => "__builtin_msa_fexupl_d",
    "llvm.mips.fexupr.d" => "__builtin_msa_fexupr_d",
    "llvm.mips.ffint.s.d" => "__builtin_msa_ffint_s_d",
    "llvm.mips.ffint.s.w" => "__builtin_msa_ffint_s_w",
    "llvm.mips.ffint.u.d" => "__builtin_msa_ffint_u_d",
    "llvm.mips.ffint.u.w" => "__builtin_msa_ffint_u_w",
    "llvm.mips.ffql.d" => "__builtin_msa_ffql_d",
    "llvm.mips.ffql.w" => "__builtin_msa_ffql_w",
    "llvm.mips.ffqr.d" => "__builtin_msa_ffqr_d",
    "llvm.mips.ffqr.w" => "__builtin_msa_ffqr_w",
    "llvm.mips.fill.b" => "__builtin_msa_fill_b",
    "llvm.mips.fill.d" => "__builtin_msa_fill_d",
    "llvm.mips.fill.h" => "__builtin_msa_fill_h",
    "llvm.mips.fill.w" => "__builtin_msa_fill_w",
    "llvm.mips.flog2.d" => "__builtin_msa_flog2_d",
    "llvm.mips.flog2.w" => "__builtin_msa_flog2_w",
    "llvm.mips.fmadd.d" => "__builtin_msa_fmadd_d",
    "llvm.mips.fmadd.w" => "__builtin_msa_fmadd_w",
    "llvm.mips.fmax.a.d" => "__builtin_msa_fmax_a_d",
    "llvm.mips.fmax.a.w" => "__builtin_msa_fmax_a_w",
    "llvm.mips.fmax.d" => "__builtin_msa_fmax_d",
    "llvm.mips.fmax.w" => "__builtin_msa_fmax_w",
    "llvm.mips.fmin.a.d" => "__builtin_msa_fmin_a_d",
    "llvm.mips.fmin.a.w" => "__builtin_msa_fmin_a_w",
    "llvm.mips.fmin.d" => "__builtin_msa_fmin_d",
    "llvm.mips.fmin.w" => "__builtin_msa_fmin_w",
    "llvm.mips.fmsub.d" => "__builtin_msa_fmsub_d",
    "llvm.mips.fmsub.w" => "__builtin_msa_fmsub_w",
    "llvm.mips.fmul.d" => "__builtin_msa_fmul_d",
    "llvm.mips.fmul.w" => "__builtin_msa_fmul_w",
    "llvm.mips.frcp.d" => "__builtin_msa_frcp_d",
    "llvm.mips.frcp.w" => "__builtin_msa_frcp_w",
    "llvm.mips.frint.d" => "__builtin_msa_frint_d",
    "llvm.mips.frint.w" => "__builtin_msa_frint_w",
    "llvm.mips.frsqrt.d" => "__builtin_msa_frsqrt_d",
    "llvm.mips.frsqrt.w" => "__builtin_msa_frsqrt_w",
    "llvm.mips.fsaf.d" => "__builtin_msa_fsaf_d",
    "llvm.mips.fsaf.w" => "__builtin_msa_fsaf_w",
    "llvm.mips.fseq.d" => "__builtin_msa_fseq_d",
    "llvm.mips.fseq.w" => "__builtin_msa_fseq_w",
    "llvm.mips.fsle.d" => "__builtin_msa_fsle_d",
    "llvm.mips.fsle.w" => "__builtin_msa_fsle_w",
    "llvm.mips.fslt.d" => "__builtin_msa_fslt_d",
    "llvm.mips.fslt.w" => "__builtin_msa_fslt_w",
    "llvm.mips.fsne.d" => "__builtin_msa_fsne_d",
    "llvm.mips.fsne.w" => "__builtin_msa_fsne_w",
    "llvm.mips.fsor.d" => "__builtin_msa_fsor_d",
    "llvm.mips.fsor.w" => "__builtin_msa_fsor_w",
    "llvm.mips.fsqrt.d" => "__builtin_msa_fsqrt_d",
    "llvm.mips.fsqrt.w" => "__builtin_msa_fsqrt_w",
    "llvm.mips.fsub.d" => "__builtin_msa_fsub_d",
    "llvm.mips.fsub.w" => "__builtin_msa_fsub_w",
    "llvm.mips.fsueq.d" => "__builtin_msa_fsueq_d",
    "llvm.mips.fsueq.w" => "__builtin_msa_fsueq_w",
    "llvm.mips.fsule.d" => "__builtin_msa_fsule_d",
    "llvm.mips.fsule.w" => "__builtin_msa_fsule_w",
    "llvm.mips.fsult.d" => "__builtin_msa_fsult_d",
    "llvm.mips.fsult.w" => "__builtin_msa_fsult_w",
    "llvm.mips.fsun.d" => "__builtin_msa_fsun_d",
    "llvm.mips.fsun.w" => "__builtin_msa_fsun_w",
    "llvm.mips.fsune.d" => "__builtin_msa_fsune_d",
    "llvm.mips.fsune.w" => "__builtin_msa_fsune_w",
    "llvm.mips.ftint.s.d" => "__builtin_msa_ftint_s_d",
    "llvm.mips.ftint.s.w" => "__builtin_msa_ftint_s_w",
    "llvm.mips.ftint.u.d" => "__builtin_msa_ftint_u_d",
    "llvm.mips.ftint.u.w" => "__builtin_msa_ftint_u_w",
    "llvm.mips.ftq.h" => "__builtin_msa_ftq_h",
    "llvm.mips.ftq.w" => "__builtin_msa_ftq_w",
    "llvm.mips.ftrunc.s.d" => "__builtin_msa_ftrunc_s_d",
    "llvm.mips.ftrunc.s.w" => "__builtin_msa_ftrunc_s_w",
    "llvm.mips.ftrunc.u.d" => "__builtin_msa_ftrunc_u_d",
    "llvm.mips.ftrunc.u.w" => "__builtin_msa_ftrunc_u_w",
    "llvm.mips.hadd.s.d" => "__builtin_msa_hadd_s_d",
    "llvm.mips.hadd.s.h" => "__builtin_msa_hadd_s_h",
    "llvm.mips.hadd.s.w" => "__builtin_msa_hadd_s_w",
    "llvm.mips.hadd.u.d" => "__builtin_msa_hadd_u_d",
    "llvm.mips.hadd.u.h" => "__builtin_msa_hadd_u_h",
    "llvm.mips.hadd.u.w" => "__builtin_msa_hadd_u_w",
    "llvm.mips.hsub.s.d" => "__builtin_msa_hsub_s_d",
    "llvm.mips.hsub.s.h" => "__builtin_msa_hsub_s_h",
    "llvm.mips.hsub.s.w" => "__builtin_msa_hsub_s_w",
    "llvm.mips.hsub.u.d" => "__builtin_msa_hsub_u_d",
    "llvm.mips.hsub.u.h" => "__builtin_msa_hsub_u_h",
    "llvm.mips.hsub.u.w" => "__builtin_msa_hsub_u_w",
    "llvm.mips.ilvev.b" => "__builtin_msa_ilvev_b",
    "llvm.mips.ilvev.d" => "__builtin_msa_ilvev_d",
    "llvm.mips.ilvev.h" => "__builtin_msa_ilvev_h",
    "llvm.mips.ilvev.w" => "__builtin_msa_ilvev_w",
    "llvm.mips.ilvl.b" => "__builtin_msa_ilvl_b",
    "llvm.mips.ilvl.d" => "__builtin_msa_ilvl_d",
    "llvm.mips.ilvl.h" => "__builtin_msa_ilvl_h",
    "llvm.mips.ilvl.w" => "__builtin_msa_ilvl_w",
    "llvm.mips.ilvod.b" => "__builtin_msa_ilvod_b",
    "llvm.mips.ilvod.d" => "__builtin_msa_ilvod_d",
    "llvm.mips.ilvod.h" => "__builtin_msa_ilvod_h",
    "llvm.mips.ilvod.w" => "__builtin_msa_ilvod_w",
    "llvm.mips.ilvr.b" => "__builtin_msa_ilvr_b",
    "llvm.mips.ilvr.d" => "__builtin_msa_ilvr_d",
    "llvm.mips.ilvr.h" => "__builtin_msa_ilvr_h",
    "llvm.mips.ilvr.w" => "__builtin_msa_ilvr_w",
    "llvm.mips.insert.b" => "__builtin_msa_insert_b",
    "llvm.mips.insert.d" => "__builtin_msa_insert_d",
    "llvm.mips.insert.h" => "__builtin_msa_insert_h",
    "llvm.mips.insert.w" => "__builtin_msa_insert_w",
    "llvm.mips.insv" => "__builtin_mips_insv",
    "llvm.mips.insve.b" => "__builtin_msa_insve_b",
    "llvm.mips.insve.d" => "__builtin_msa_insve_d",
    "llvm.mips.insve.h" => "__builtin_msa_insve_h",
    "llvm.mips.insve.w" => "__builtin_msa_insve_w",
    "llvm.mips.lbux" => "__builtin_mips_lbux",
    "llvm.mips.ld.b" => "__builtin_msa_ld_b",
    "llvm.mips.ld.d" => "__builtin_msa_ld_d",
    "llvm.mips.ld.h" => "__builtin_msa_ld_h",
    "llvm.mips.ld.w" => "__builtin_msa_ld_w",
    "llvm.mips.ldi.b" => "__builtin_msa_ldi_b",
    "llvm.mips.ldi.d" => "__builtin_msa_ldi_d",
    "llvm.mips.ldi.h" => "__builtin_msa_ldi_h",
    "llvm.mips.ldi.w" => "__builtin_msa_ldi_w",
    "llvm.mips.lhx" => "__builtin_mips_lhx",
    "llvm.mips.lsa" => "__builtin_mips_lsa",
    "llvm.mips.lwx" => "__builtin_mips_lwx",
    "llvm.mips.madd" => "__builtin_mips_madd",
    "llvm.mips.madd.q.h" => "__builtin_msa_madd_q_h",
    "llvm.mips.madd.q.w" => "__builtin_msa_madd_q_w",
    "llvm.mips.maddr.q.h" => "__builtin_msa_maddr_q_h",
    "llvm.mips.maddr.q.w" => "__builtin_msa_maddr_q_w",
    "llvm.mips.maddu" => "__builtin_mips_maddu",
    "llvm.mips.maddv.b" => "__builtin_msa_maddv_b",
    "llvm.mips.maddv.d" => "__builtin_msa_maddv_d",
    "llvm.mips.maddv.h" => "__builtin_msa_maddv_h",
    "llvm.mips.maddv.w" => "__builtin_msa_maddv_w",
    "llvm.mips.max.a.b" => "__builtin_msa_max_a_b",
    "llvm.mips.max.a.d" => "__builtin_msa_max_a_d",
    "llvm.mips.max.a.h" => "__builtin_msa_max_a_h",
    "llvm.mips.max.a.w" => "__builtin_msa_max_a_w",
    "llvm.mips.max.s.b" => "__builtin_msa_max_s_b",
    "llvm.mips.max.s.d" => "__builtin_msa_max_s_d",
    "llvm.mips.max.s.h" => "__builtin_msa_max_s_h",
    "llvm.mips.max.s.w" => "__builtin_msa_max_s_w",
    "llvm.mips.max.u.b" => "__builtin_msa_max_u_b",
    "llvm.mips.max.u.d" => "__builtin_msa_max_u_d",
    "llvm.mips.max.u.h" => "__builtin_msa_max_u_h",
    "llvm.mips.max.u.w" => "__builtin_msa_max_u_w",
    "llvm.mips.maxi.s.b" => "__builtin_msa_maxi_s_b",
    "llvm.mips.maxi.s.d" => "__builtin_msa_maxi_s_d",
    "llvm.mips.maxi.s.h" => "__builtin_msa_maxi_s_h",
    "llvm.mips.maxi.s.w" => "__builtin_msa_maxi_s_w",
    "llvm.mips.maxi.u.b" => "__builtin_msa_maxi_u_b",
    "llvm.mips.maxi.u.d" => "__builtin_msa_maxi_u_d",
    "llvm.mips.maxi.u.h" => "__builtin_msa_maxi_u_h",
    "llvm.mips.maxi.u.w" => "__builtin_msa_maxi_u_w",
    "llvm.mips.min.a.b" => "__builtin_msa_min_a_b",
    "llvm.mips.min.a.d" => "__builtin_msa_min_a_d",
    "llvm.mips.min.a.h" => "__builtin_msa_min_a_h",
    "llvm.mips.min.a.w" => "__builtin_msa_min_a_w",
    "llvm.mips.min.s.b" => "__builtin_msa_min_s_b",
    "llvm.mips.min.s.d" => "__builtin_msa_min_s_d",
    "llvm.mips.min.s.h" => "__builtin_msa_min_s_h",
    "llvm.mips.min.s.w" => "__builtin_msa_min_s_w",
    "llvm.mips.min.u.b" => "__builtin_msa_min_u_b",
    "llvm.mips.min.u.d" => "__builtin_msa_min_u_d",
    "llvm.mips.min.u.h" => "__builtin_msa_min_u_h",
    "llvm.mips.min.u.w" => "__builtin_msa_min_u_w",
    "llvm.mips.mini.s.b" => "__builtin_msa_mini_s_b",
    "llvm.mips.mini.s.d" => "__builtin_msa_mini_s_d",
    "llvm.mips.mini.s.h" => "__builtin_msa_mini_s_h",
    "llvm.mips.mini.s.w" => "__builtin_msa_mini_s_w",
    "llvm.mips.mini.u.b" => "__builtin_msa_mini_u_b",
    "llvm.mips.mini.u.d" => "__builtin_msa_mini_u_d",
    "llvm.mips.mini.u.h" => "__builtin_msa_mini_u_h",
    "llvm.mips.mini.u.w" => "__builtin_msa_mini_u_w",
    "llvm.mips.mod.s.b" => "__builtin_msa_mod_s_b",
    "llvm.mips.mod.s.d" => "__builtin_msa_mod_s_d",
    "llvm.mips.mod.s.h" => "__builtin_msa_mod_s_h",
    "llvm.mips.mod.s.w" => "__builtin_msa_mod_s_w",
    "llvm.mips.mod.u.b" => "__builtin_msa_mod_u_b",
    "llvm.mips.mod.u.d" => "__builtin_msa_mod_u_d",
    "llvm.mips.mod.u.h" => "__builtin_msa_mod_u_h",
    "llvm.mips.mod.u.w" => "__builtin_msa_mod_u_w",
    "llvm.mips.modsub" => "__builtin_mips_modsub",
    "llvm.mips.move.v" => "__builtin_msa_move_v",
    "llvm.mips.msub" => "__builtin_mips_msub",
    "llvm.mips.msub.q.h" => "__builtin_msa_msub_q_h",
    "llvm.mips.msub.q.w" => "__builtin_msa_msub_q_w",
    "llvm.mips.msubr.q.h" => "__builtin_msa_msubr_q_h",
    "llvm.mips.msubr.q.w" => "__builtin_msa_msubr_q_w",
    "llvm.mips.msubu" => "__builtin_mips_msubu",
    "llvm.mips.msubv.b" => "__builtin_msa_msubv_b",
    "llvm.mips.msubv.d" => "__builtin_msa_msubv_d",
    "llvm.mips.msubv.h" => "__builtin_msa_msubv_h",
    "llvm.mips.msubv.w" => "__builtin_msa_msubv_w",
    "llvm.mips.mthlip" => "__builtin_mips_mthlip",
    "llvm.mips.mul.ph" => "__builtin_mips_mul_ph",
    "llvm.mips.mul.q.h" => "__builtin_msa_mul_q_h",
    "llvm.mips.mul.q.w" => "__builtin_msa_mul_q_w",
    "llvm.mips.mul.s.ph" => "__builtin_mips_mul_s_ph",
    "llvm.mips.mulr.q.h" => "__builtin_msa_mulr_q_h",
    "llvm.mips.mulr.q.w" => "__builtin_msa_mulr_q_w",
    "llvm.mips.mulsa.w.ph" => "__builtin_mips_mulsa_w_ph",
    "llvm.mips.mult" => "__builtin_mips_mult",
    "llvm.mips.multu" => "__builtin_mips_multu",
    "llvm.mips.mulv.b" => "__builtin_msa_mulv_b",
    "llvm.mips.mulv.d" => "__builtin_msa_mulv_d",
    "llvm.mips.mulv.h" => "__builtin_msa_mulv_h",
    "llvm.mips.mulv.w" => "__builtin_msa_mulv_w",
    "llvm.mips.nloc.b" => "__builtin_msa_nloc_b",
    "llvm.mips.nloc.d" => "__builtin_msa_nloc_d",
    "llvm.mips.nloc.h" => "__builtin_msa_nloc_h",
    "llvm.mips.nloc.w" => "__builtin_msa_nloc_w",
    "llvm.mips.nlzc.b" => "__builtin_msa_nlzc_b",
    "llvm.mips.nlzc.d" => "__builtin_msa_nlzc_d",
    "llvm.mips.nlzc.h" => "__builtin_msa_nlzc_h",
    "llvm.mips.nlzc.w" => "__builtin_msa_nlzc_w",
    "llvm.mips.nor.v" => "__builtin_msa_nor_v",
    "llvm.mips.nori.b" => "__builtin_msa_nori_b",
    "llvm.mips.or.v" => "__builtin_msa_or_v",
    "llvm.mips.ori.b" => "__builtin_msa_ori_b",
    "llvm.mips.pckev.b" => "__builtin_msa_pckev_b",
    "llvm.mips.pckev.d" => "__builtin_msa_pckev_d",
    "llvm.mips.pckev.h" => "__builtin_msa_pckev_h",
    "llvm.mips.pckev.w" => "__builtin_msa_pckev_w",
    "llvm.mips.pckod.b" => "__builtin_msa_pckod_b",
    "llvm.mips.pckod.d" => "__builtin_msa_pckod_d",
    "llvm.mips.pckod.h" => "__builtin_msa_pckod_h",
    "llvm.mips.pckod.w" => "__builtin_msa_pckod_w",
    "llvm.mips.pcnt.b" => "__builtin_msa_pcnt_b",
    "llvm.mips.pcnt.d" => "__builtin_msa_pcnt_d",
    "llvm.mips.pcnt.h" => "__builtin_msa_pcnt_h",
    "llvm.mips.pcnt.w" => "__builtin_msa_pcnt_w",
    "llvm.mips.pick.qb" => "__builtin_mips_pick_qb",
    "llvm.mips.precr.qb.ph" => "__builtin_mips_precr_qb_ph",
    "llvm.mips.precr.sra.ph.w" => "__builtin_mips_precr_sra_ph_w",
    "llvm.mips.precr.sra.r.ph.w" => "__builtin_mips_precr_sra_r_ph_w",
    "llvm.mips.prepend" => "__builtin_mips_prepend",
    "llvm.mips.raddu.w.qb" => "__builtin_mips_raddu_w_qb",
    "llvm.mips.rddsp" => "__builtin_mips_rddsp",
    "llvm.mips.repl.qb" => "__builtin_mips_repl_qb",
    "llvm.mips.sat.s.b" => "__builtin_msa_sat_s_b",
    "llvm.mips.sat.s.d" => "__builtin_msa_sat_s_d",
    "llvm.mips.sat.s.h" => "__builtin_msa_sat_s_h",
    "llvm.mips.sat.s.w" => "__builtin_msa_sat_s_w",
    "llvm.mips.sat.u.b" => "__builtin_msa_sat_u_b",
    "llvm.mips.sat.u.d" => "__builtin_msa_sat_u_d",
    "llvm.mips.sat.u.h" => "__builtin_msa_sat_u_h",
    "llvm.mips.sat.u.w" => "__builtin_msa_sat_u_w",
    "llvm.mips.shf.b" => "__builtin_msa_shf_b",
    "llvm.mips.shf.h" => "__builtin_msa_shf_h",
    "llvm.mips.shf.w" => "__builtin_msa_shf_w",
    "llvm.mips.shilo" => "__builtin_mips_shilo",
    "llvm.mips.shll.qb" => "__builtin_mips_shll_qb",
    "llvm.mips.shra.qb" => "__builtin_mips_shra_qb",
    "llvm.mips.shra.r.qb" => "__builtin_mips_shra_r_qb",
    "llvm.mips.shrl.ph" => "__builtin_mips_shrl_ph",
    "llvm.mips.shrl.qb" => "__builtin_mips_shrl_qb",
    "llvm.mips.sld.b" => "__builtin_msa_sld_b",
    "llvm.mips.sld.d" => "__builtin_msa_sld_d",
    "llvm.mips.sld.h" => "__builtin_msa_sld_h",
    "llvm.mips.sld.w" => "__builtin_msa_sld_w",
    "llvm.mips.sldi.b" => "__builtin_msa_sldi_b",
    "llvm.mips.sldi.d" => "__builtin_msa_sldi_d",
    "llvm.mips.sldi.h" => "__builtin_msa_sldi_h",
    "llvm.mips.sldi.w" => "__builtin_msa_sldi_w",
    "llvm.mips.sll.b" => "__builtin_msa_sll_b",
    "llvm.mips.sll.d" => "__builtin_msa_sll_d",
    "llvm.mips.sll.h" => "__builtin_msa_sll_h",
    "llvm.mips.sll.w" => "__builtin_msa_sll_w",
    "llvm.mips.slli.b" => "__builtin_msa_slli_b",
    "llvm.mips.slli.d" => "__builtin_msa_slli_d",
    "llvm.mips.slli.h" => "__builtin_msa_slli_h",
    "llvm.mips.slli.w" => "__builtin_msa_slli_w",
    "llvm.mips.splat.b" => "__builtin_msa_splat_b",
    "llvm.mips.splat.d" => "__builtin_msa_splat_d",
    "llvm.mips.splat.h" => "__builtin_msa_splat_h",
    "llvm.mips.splat.w" => "__builtin_msa_splat_w",
    "llvm.mips.splati.b" => "__builtin_msa_splati_b",
    "llvm.mips.splati.d" => "__builtin_msa_splati_d",
    "llvm.mips.splati.h" => "__builtin_msa_splati_h",
    "llvm.mips.splati.w" => "__builtin_msa_splati_w",
    "llvm.mips.sra.b" => "__builtin_msa_sra_b",
    "llvm.mips.sra.d" => "__builtin_msa_sra_d",
    "llvm.mips.sra.h" => "__builtin_msa_sra_h",
    "llvm.mips.sra.w" => "__builtin_msa_sra_w",
    "llvm.mips.srai.b" => "__builtin_msa_srai_b",
    "llvm.mips.srai.d" => "__builtin_msa_srai_d",
    "llvm.mips.srai.h" => "__builtin_msa_srai_h",
    "llvm.mips.srai.w" => "__builtin_msa_srai_w",
    "llvm.mips.srar.b" => "__builtin_msa_srar_b",
    "llvm.mips.srar.d" => "__builtin_msa_srar_d",
    "llvm.mips.srar.h" => "__builtin_msa_srar_h",
    "llvm.mips.srar.w" => "__builtin_msa_srar_w",
    "llvm.mips.srari.b" => "__builtin_msa_srari_b",
    "llvm.mips.srari.d" => "__builtin_msa_srari_d",
    "llvm.mips.srari.h" => "__builtin_msa_srari_h",
    "llvm.mips.srari.w" => "__builtin_msa_srari_w",
    "llvm.mips.srl.b" => "__builtin_msa_srl_b",
    "llvm.mips.srl.d" => "__builtin_msa_srl_d",
    "llvm.mips.srl.h" => "__builtin_msa_srl_h",
    "llvm.mips.srl.w" => "__builtin_msa_srl_w",
    "llvm.mips.srli.b" => "__builtin_msa_srli_b",
    "llvm.mips.srli.d" => "__builtin_msa_srli_d",
    "llvm.mips.srli.h" => "__builtin_msa_srli_h",
    "llvm.mips.srli.w" => "__builtin_msa_srli_w",
    "llvm.mips.srlr.b" => "__builtin_msa_srlr_b",
    "llvm.mips.srlr.d" => "__builtin_msa_srlr_d",
    "llvm.mips.srlr.h" => "__builtin_msa_srlr_h",
    "llvm.mips.srlr.w" => "__builtin_msa_srlr_w",
    "llvm.mips.srlri.b" => "__builtin_msa_srlri_b",
    "llvm.mips.srlri.d" => "__builtin_msa_srlri_d",
    "llvm.mips.srlri.h" => "__builtin_msa_srlri_h",
    "llvm.mips.srlri.w" => "__builtin_msa_srlri_w",
    "llvm.mips.st.b" => "__builtin_msa_st_b",
    "llvm.mips.st.d" => "__builtin_msa_st_d",
    "llvm.mips.st.h" => "__builtin_msa_st_h",
    "llvm.mips.st.w" => "__builtin_msa_st_w",
    "llvm.mips.subs.s.b" => "__builtin_msa_subs_s_b",
    "llvm.mips.subs.s.d" => "__builtin_msa_subs_s_d",
    "llvm.mips.subs.s.h" => "__builtin_msa_subs_s_h",
    "llvm.mips.subs.s.w" => "__builtin_msa_subs_s_w",
    "llvm.mips.subs.u.b" => "__builtin_msa_subs_u_b",
    "llvm.mips.subs.u.d" => "__builtin_msa_subs_u_d",
    "llvm.mips.subs.u.h" => "__builtin_msa_subs_u_h",
    "llvm.mips.subs.u.w" => "__builtin_msa_subs_u_w",
    "llvm.mips.subsus.u.b" => "__builtin_msa_subsus_u_b",
    "llvm.mips.subsus.u.d" => "__builtin_msa_subsus_u_d",
    "llvm.mips.subsus.u.h" => "__builtin_msa_subsus_u_h",
    "llvm.mips.subsus.u.w" => "__builtin_msa_subsus_u_w",
    "llvm.mips.subsuu.s.b" => "__builtin_msa_subsuu_s_b",
    "llvm.mips.subsuu.s.d" => "__builtin_msa_subsuu_s_d",
    "llvm.mips.subsuu.s.h" => "__builtin_msa_subsuu_s_h",
    "llvm.mips.subsuu.s.w" => "__builtin_msa_subsuu_s_w",
    "llvm.mips.subu.ph" => "__builtin_mips_subu_ph",
    "llvm.mips.subu.qb" => "__builtin_mips_subu_qb",
    "llvm.mips.subu.s.ph" => "__builtin_mips_subu_s_ph",
    "llvm.mips.subu.s.qb" => "__builtin_mips_subu_s_qb",
    "llvm.mips.subuh.qb" => "__builtin_mips_subuh_qb",
    "llvm.mips.subuh.r.qb" => "__builtin_mips_subuh_r_qb",
    "llvm.mips.subv.b" => "__builtin_msa_subv_b",
    "llvm.mips.subv.d" => "__builtin_msa_subv_d",
    "llvm.mips.subv.h" => "__builtin_msa_subv_h",
    "llvm.mips.subv.w" => "__builtin_msa_subv_w",
    "llvm.mips.subvi.b" => "__builtin_msa_subvi_b",
    "llvm.mips.subvi.d" => "__builtin_msa_subvi_d",
    "llvm.mips.subvi.h" => "__builtin_msa_subvi_h",
    "llvm.mips.subvi.w" => "__builtin_msa_subvi_w",
    "llvm.mips.vshf.b" => "__builtin_msa_vshf_b",
    "llvm.mips.vshf.d" => "__builtin_msa_vshf_d",
    "llvm.mips.vshf.h" => "__builtin_msa_vshf_h",
    "llvm.mips.vshf.w" => "__builtin_msa_vshf_w",
    "llvm.mips.wrdsp" => "__builtin_mips_wrdsp",
    "llvm.mips.xor.v" => "__builtin_msa_xor_v",
    "llvm.mips.xori.b" => "__builtin_msa_xori_b",
    // xcore
    "llvm.xcore.bitrev" => "__builtin_bitrev",
    "llvm.xcore.getid" => "__builtin_getid",
    "llvm.xcore.getps" => "__builtin_getps",
    "llvm.xcore.setps" => "__builtin_setps",
    // ptx
    "llvm.ptx.bar.sync" => "__builtin_ptx_bar_sync",
    "llvm.ptx.read.clock" => "__builtin_ptx_read_clock",
    "llvm.ptx.read.clock64" => "__builtin_ptx_read_clock64",
    "llvm.ptx.read.gridid" => "__builtin_ptx_read_gridid",
    "llvm.ptx.read.laneid" => "__builtin_ptx_read_laneid",
    "llvm.ptx.read.lanemask.eq" => "__builtin_ptx_read_lanemask_eq",
    "llvm.ptx.read.lanemask.ge" => "__builtin_ptx_read_lanemask_ge",
    "llvm.ptx.read.lanemask.gt" => "__builtin_ptx_read_lanemask_gt",
    "llvm.ptx.read.lanemask.le" => "__builtin_ptx_read_lanemask_le",
    "llvm.ptx.read.lanemask.lt" => "__builtin_ptx_read_lanemask_lt",
    "llvm.ptx.read.nsmid" => "__builtin_ptx_read_nsmid",
    "llvm.ptx.read.nwarpid" => "__builtin_ptx_read_nwarpid",
    "llvm.ptx.read.pm0" => "__builtin_ptx_read_pm0",
    "llvm.ptx.read.pm1" => "__builtin_ptx_read_pm1",
    "llvm.ptx.read.pm2" => "__builtin_ptx_read_pm2",
    "llvm.ptx.read.pm3" => "__builtin_ptx_read_pm3",
    "llvm.ptx.read.smid" => "__builtin_ptx_read_smid",
    "llvm.ptx.read.warpid" => "__builtin_ptx_read_warpid",
    // cuda
    "llvm.cuda.syncthreads" => "__syncthreads",
_ => unimplemented!("***** unsupported LLVM intrinsic {}", name),
}
