Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Oct 11 00:41:18 2021
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file lab3_2_timing_summary_routed.rpt -pb lab3_2_timing_summary_routed.pb -rpx lab3_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: cd/counter_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.453        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.453        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.923ns (75.631%)  route 0.620ns (24.369%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.630     5.151    cd/clk
    SLICE_X1Y16          FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.620     6.227    cd/counter_reg_n_0_[1]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    cd/counter_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    cd/counter_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    cd/counter_reg[8]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    cd/counter_reg[12]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  cd/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    cd/counter_reg[16]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  cd/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    cd/counter_reg[20]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.694 r  cd/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.694    cd/counter_reg[24]_i_1_n_7
    SLICE_X1Y22          FDRE                                         r  cd/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.846    cd/clk
    SLICE_X1Y22          FDRE                                         r  cd/counter_reg[24]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.062    15.147    cd/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.920ns (75.602%)  route 0.620ns (24.398%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.630     5.151    cd/clk
    SLICE_X1Y16          FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.620     6.227    cd/counter_reg_n_0_[1]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    cd/counter_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    cd/counter_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    cd/counter_reg[8]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    cd/counter_reg[12]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  cd/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    cd/counter_reg[16]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.691 r  cd/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.691    cd/counter_reg[20]_i_1_n_6
    SLICE_X1Y21          FDRE                                         r  cd/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.848    cd/clk
    SLICE_X1Y21          FDRE                                         r  cd/counter_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    cd/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.899ns (75.398%)  route 0.620ns (24.602%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.630     5.151    cd/clk
    SLICE_X1Y16          FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.620     6.227    cd/counter_reg_n_0_[1]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    cd/counter_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    cd/counter_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    cd/counter_reg[8]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    cd/counter_reg[12]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  cd/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    cd/counter_reg[16]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.670 r  cd/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.670    cd/counter_reg[20]_i_1_n_4
    SLICE_X1Y21          FDRE                                         r  cd/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.848    cd/clk
    SLICE_X1Y21          FDRE                                         r  cd/counter_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    cd/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.825ns (74.654%)  route 0.620ns (25.346%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.630     5.151    cd/clk
    SLICE_X1Y16          FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.620     6.227    cd/counter_reg_n_0_[1]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    cd/counter_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    cd/counter_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    cd/counter_reg[8]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    cd/counter_reg[12]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  cd/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    cd/counter_reg[16]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.596 r  cd/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.596    cd/counter_reg[20]_i_1_n_5
    SLICE_X1Y21          FDRE                                         r  cd/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.848    cd/clk
    SLICE_X1Y21          FDRE                                         r  cd/counter_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    cd/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.809ns (74.487%)  route 0.620ns (25.513%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.630     5.151    cd/clk
    SLICE_X1Y16          FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.620     6.227    cd/counter_reg_n_0_[1]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    cd/counter_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    cd/counter_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    cd/counter_reg[8]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    cd/counter_reg[12]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  cd/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    cd/counter_reg[16]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.580 r  cd/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.580    cd/counter_reg[20]_i_1_n_7
    SLICE_X1Y21          FDRE                                         r  cd/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.848    cd/clk
    SLICE_X1Y21          FDRE                                         r  cd/counter_reg[20]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    cd/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.573ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.806ns (74.455%)  route 0.620ns (25.545%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.630     5.151    cd/clk
    SLICE_X1Y16          FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.620     6.227    cd/counter_reg_n_0_[1]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    cd/counter_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    cd/counter_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    cd/counter_reg[8]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    cd/counter_reg[12]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.577 r  cd/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.577    cd/counter_reg[16]_i_1_n_6
    SLICE_X1Y20          FDRE                                         r  cd/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    cd/clk
    SLICE_X1Y20          FDRE                                         r  cd/counter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    cd/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  7.573    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 1.785ns (74.232%)  route 0.620ns (25.768%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.630     5.151    cd/clk
    SLICE_X1Y16          FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.620     6.227    cd/counter_reg_n_0_[1]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    cd/counter_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    cd/counter_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    cd/counter_reg[8]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    cd/counter_reg[12]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.556 r  cd/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.556    cd/counter_reg[16]_i_1_n_4
    SLICE_X1Y20          FDRE                                         r  cd/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    cd/clk
    SLICE_X1Y20          FDRE                                         r  cd/counter_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    cd/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.711ns (73.414%)  route 0.620ns (26.586%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.630     5.151    cd/clk
    SLICE_X1Y16          FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.620     6.227    cd/counter_reg_n_0_[1]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    cd/counter_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    cd/counter_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    cd/counter_reg[8]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    cd/counter_reg[12]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.482 r  cd/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.482    cd/counter_reg[16]_i_1_n_5
    SLICE_X1Y20          FDRE                                         r  cd/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    cd/clk
    SLICE_X1Y20          FDRE                                         r  cd/counter_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    cd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  7.668    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.695ns (73.230%)  route 0.620ns (26.770%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.630     5.151    cd/clk
    SLICE_X1Y16          FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.620     6.227    cd/counter_reg_n_0_[1]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    cd/counter_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    cd/counter_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    cd/counter_reg[8]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.243    cd/counter_reg[12]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.466 r  cd/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.466    cd/counter_reg[16]_i_1_n_7
    SLICE_X1Y20          FDRE                                         r  cd/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    cd/clk
    SLICE_X1Y20          FDRE                                         r  cd/counter_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    cd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.687ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 1.692ns (73.195%)  route 0.620ns (26.805%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.630     5.151    cd/clk
    SLICE_X1Y16          FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.620     6.227    cd/counter_reg_n_0_[1]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.901 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.901    cd/counter_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.015 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    cd/counter_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    cd/counter_reg[8]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.463 r  cd/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.463    cd/counter_reg[12]_i_1_n_6
    SLICE_X1Y19          FDRE                                         r  cd/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    cd/clk
    SLICE_X1Y19          FDRE                                         r  cd/counter_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    cd/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  7.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.471    cd/clk
    SLICE_X1Y18          FDRE                                         r  cd/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cd/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.720    cd/counter_reg_n_0_[11]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  cd/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    cd/counter_reg[8]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  cd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.984    cd/clk
    SLICE_X1Y18          FDRE                                         r  cd/counter_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    cd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.470    cd/clk
    SLICE_X1Y19          FDRE                                         r  cd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  cd/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.719    cd/counter_reg_n_0_[15]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  cd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    cd/counter_reg[12]_i_1_n_4
    SLICE_X1Y19          FDRE                                         r  cd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.983    cd/clk
    SLICE_X1Y19          FDRE                                         r  cd/counter_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    cd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    cd/clk
    SLICE_X1Y21          FDRE                                         r  cd/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cd/counter_reg[23]/Q
                         net (fo=1, routed)           0.108     1.717    cd/counter_reg_n_0_[23]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  cd/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    cd/counter_reg[20]_i_1_n_4
    SLICE_X1Y21          FDRE                                         r  cd/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    cd/clk
    SLICE_X1Y21          FDRE                                         r  cd/counter_reg[23]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    cd/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.473    cd/clk
    SLICE_X1Y16          FDRE                                         r  cd/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cd/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.722    cd/counter_reg_n_0_[3]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  cd/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    cd/counter_reg[0]_i_1_n_4
    SLICE_X1Y16          FDRE                                         r  cd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     1.986    cd/clk
    SLICE_X1Y16          FDRE                                         r  cd/counter_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    cd/clk
    SLICE_X1Y17          FDRE                                         r  cd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cd/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.721    cd/counter_reg_n_0_[7]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  cd/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    cd/counter_reg[4]_i_1_n_4
    SLICE_X1Y17          FDRE                                         r  cd/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.985    cd/clk
    SLICE_X1Y17          FDRE                                         r  cd/counter_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    cd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cd/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.469    cd/clk
    SLICE_X1Y20          FDRE                                         r  cd/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cd/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.718    cd/counter_reg_n_0_[19]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  cd/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    cd/counter_reg[16]_i_1_n_4
    SLICE_X1Y20          FDRE                                         r  cd/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.982    cd/clk
    SLICE_X1Y20          FDRE                                         r  cd/counter_reg[19]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    cd/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.470    cd/clk
    SLICE_X1Y19          FDRE                                         r  cd/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  cd/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.716    cd/counter_reg_n_0_[12]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  cd/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    cd/counter_reg[12]_i_1_n_7
    SLICE_X1Y19          FDRE                                         r  cd/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.983    cd/clk
    SLICE_X1Y19          FDRE                                         r  cd/counter_reg[12]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    cd/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    cd/clk
    SLICE_X1Y21          FDRE                                         r  cd/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cd/counter_reg[20]/Q
                         net (fo=1, routed)           0.105     1.714    cd/counter_reg_n_0_[20]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  cd/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    cd/counter_reg[20]_i_1_n_7
    SLICE_X1Y21          FDRE                                         r  cd/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    cd/clk
    SLICE_X1Y21          FDRE                                         r  cd/counter_reg[20]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    cd/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.471    cd/clk
    SLICE_X1Y18          FDRE                                         r  cd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cd/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.717    cd/counter_reg_n_0_[8]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  cd/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    cd/counter_reg[8]_i_1_n_7
    SLICE_X1Y18          FDRE                                         r  cd/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     1.984    cd/clk
    SLICE_X1Y18          FDRE                                         r  cd/counter_reg[8]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    cd/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.472    cd/clk
    SLICE_X1Y17          FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cd/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.718    cd/counter_reg_n_0_[4]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  cd/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    cd/counter_reg[4]_i_1_n_7
    SLICE_X1Y17          FDRE                                         r  cd/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.985    cd/clk
    SLICE_X1Y17          FDRE                                         r  cd/counter_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    cd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    cd/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    cd/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    cd/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    cd/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    cd/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    cd/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    cd/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    cd/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    cd/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    cd/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    cd/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    cd/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    cd/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    cd/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    cd/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    cd/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    cd/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    cd/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    cd/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    cd/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    cd/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    cd/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    cd/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    cd/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    cd/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    cd/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    cd/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    cd/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    cd/counter_reg[4]/C



