{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@154:164@HdlIdDef", "  reg               trigger_adc_b;\n\n  reg               trigger_a;\n  reg               trigger_b;\n\n  reg               trigger_out_mixed;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n  reg               data_valid_b_r;\n"], "Clone Blocks": [["hdl/library/axi_adc_trigger/axi_adc_trigger.v@152:162", "\n  reg               trigger_adc_a;\n  reg               trigger_adc_b;\n\n  reg               trigger_a;\n  reg               trigger_b;\n\n  reg               trigger_out_mixed;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@157:167", "  reg               trigger_b;\n\n  reg               trigger_out_mixed;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n  reg               data_valid_b_r;\n\n  reg     [31:0]    trigger_delay_counter;\n  reg               triggered;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@156:166", "  reg               trigger_a;\n  reg               trigger_b;\n\n  reg               trigger_out_mixed;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n  reg               data_valid_b_r;\n\n  reg     [31:0]    trigger_delay_counter;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@159:169", "  reg               trigger_out_mixed;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n  reg               data_valid_b_r;\n\n  reg     [31:0]    trigger_delay_counter;\n  reg               triggered;\n\n  // signal name changes\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@151:161", "  reg               trigger_pin_b;\n\n  reg               trigger_adc_a;\n  reg               trigger_adc_b;\n\n  reg               trigger_a;\n  reg               trigger_b;\n\n  reg               trigger_out_mixed;\n\n  reg     [14:0]    data_a_r;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@158:168", "\n  reg               trigger_out_mixed;\n\n  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n  reg               data_valid_b_r;\n\n  reg     [31:0]    trigger_delay_counter;\n  reg               triggered;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@161:171", "  reg     [14:0]    data_a_r;\n  reg     [14:0]    data_b_r;\n  reg               data_valid_a_r;\n  reg               data_valid_b_r;\n\n  reg     [31:0]    trigger_delay_counter;\n  reg               triggered;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"]], "Diff Content": {"Delete": [], "Add": [[159, "  reg               up_triggered;\n"], [159, "  reg               up_triggered_d1;\n"], [159, "  reg               up_triggered_d2;\n"], [159, "  reg               up_triggered_set;\n"], [159, "  reg               up_triggered_reset;\n"], [159, "  reg               up_triggered_reset_d1;\n"], [159, "  reg               up_triggered_reset_d2;\n"]]}}