m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/RMAP_Codec_Dev/Development/Testbench
Esgfl_signal_filter_latch_top
Z0 w1634883282
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Signal_Filter_Latch/Development/Testbench
Z5 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Signal_Filter_Latch/Development/Signal_Filter_Latch/sgfl_signal_filter_latch_top.vhd
Z6 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Signal_Filter_Latch/Development/Signal_Filter_Latch/sgfl_signal_filter_latch_top.vhd
l0
L15
VlDB`g:TUO]FeiFXL17WjI2
!s100 Ib=Te82kXF>2Nmd7c2][M1
Z7 OV;C;10.5b;63
32
Z8 !s110 1634883793
!i10b 1
Z9 !s108 1634883793.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Signal_Filter_Latch/Development/Signal_Filter_Latch/sgfl_signal_filter_latch_top.vhd|
Z11 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Signal_Filter_Latch/Development/Signal_Filter_Latch/sgfl_signal_filter_latch_top.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 28 sgfl_signal_filter_latch_top 0 22 lDB`g:TUO]FeiFXL17WjI2
l51
L25
Vlz:6AccEn=LS=EKnCJ6Bm3
!s100 kHRCFlIgEachWJOgId47U2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etestbench_top
Z15 w1634884004
R1
R2
R3
R4
Z16 8D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Signal_Filter_Latch/Development/Testbench/testbench_top.vhd
Z17 FD:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Signal_Filter_Latch/Development/Testbench/testbench_top.vhd
l0
L5
V8PLe2HbY:2XZhzjO2JGIG0
!s100 G?5U7^R@6KQZzZA7M_nJY1
R7
32
Z18 !s110 1634884006
!i10b 1
Z19 !s108 1634884006.000000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Signal_Filter_Latch/Development/Testbench/testbench_top.vhd|
Z21 !s107 D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Signal_Filter_Latch/Development/Testbench/testbench_top.vhd|
!i113 1
R12
R13
Artl
R14
R1
R2
R3
Z22 DEx4 work 13 testbench_top 0 22 8PLe2HbY:2XZhzjO2JGIG0
l24
L8
Vag5^EDELG3dPQ`Q_89lQX1
!s100 5:mS>i4:j9iL2@ozm1cc43
R7
32
R18
!i10b 1
R19
R20
R21
!i113 1
R12
R13
