INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anany/Downloads/da-408/da-408/argmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module argmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anany/ayush_final/ayush_final.srcs/sources_1/new/bram_loader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_loader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anany/Downloads/da-408/da-408/flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anany/Downloads/da-408/da-408/fully_connected1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fully_connected1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anany/Downloads/da-408/da-408/fully_connected2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fully_connected2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anany/Downloads/da-408/da-408/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anany/Downloads/da-408/da-408/top_nn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_nn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anany/Downloads/da-408/da-408/loader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_nn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anany/ayush_final/ayush_final.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
