$date
	Sun Oct 23 04:20:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#430336
b10 !
1"
#430338
b10 &
b10 %
1$
#430339
0"
#430342
b1 &
1#
b1 %
#430346
b0 &
b0 %
0#
0$
#1503927
b10100 !
1"
#1503930
b10100 &
b10100 %
1$
#1503931
0"
#1503934
b1010 &
b1010 %
#1503938
b101 &
b101 %
#1503942
b10000 &
b10000 %
#1503946
b1000 &
b1000 %
#1503950
b100 &
b100 %
#1503954
b10 &
b10 %
#1503958
b1 &
1#
b1 %
#1503962
b0 &
b0 %
0#
0$
#2441059
b11010 !
1"
#2441062
b11010 &
b11010 %
1$
#2441063
0"
#2441066
b1101 &
b1101 %
#2441070
b101000 &
b101000 %
#2441074
b10100 &
b10100 %
#2441078
b1010 &
b1010 %
#2441082
b101 &
b101 %
#2441086
b10000 &
b10000 %
#2441090
b1000 &
b1000 %
#2441094
b100 &
b100 %
#2441098
b10 &
b10 %
#2441102
b1 &
1#
b1 %
#2441106
b0 &
b0 %
0#
0$
#4500012
