// Physical memory layout 物理内存分布图

#define UART0 0x10000000L

#define VIRTIO0 0x10001000


#define KERNBASE 0X80000000L
#define PHYSTOP KERNBASE+128*1024*1024

#define TRAMPOLINE (MAXVA - PGSIZE)
#define TRAPFRAME (TRAMPOLINE - PGSIZE)