{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744671252643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744671252644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 17:54:12 2025 " "Processing started: Mon Apr 14 17:54:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744671252644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744671252644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Phase_2 -c Phase_2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Phase_2 -c Phase_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744671252644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1744671253046 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Phase_2.vho F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ModelSim/ simulation " "Generated file Phase_2.vho in folder \"F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ModelSim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1744671253229 ""}
{ "Info" "IWSC_START_SIM_TCL_FILE_ALL_NODES" "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ModelSim/Phase_2_dump_all_vcd_nodes.tcl " "Writing VCD Dump Commands for all nodes to F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ModelSim/Phase_2_dump_all_vcd_nodes.tcl" {  } {  } 0 204020 "Writing VCD Dump Commands for all nodes to %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744671253231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744671253266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 17:54:13 2025 " "Processing ended: Mon Apr 14 17:54:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744671253266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744671253266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744671253266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1744671253266 ""}
