Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Morteza/Desktop/Projects/ama_cache/testbench_isim_beh.exe -prj C:/Users/Morteza/Desktop/Projects/ama_cache/testbench_beh.prj testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Morteza/Desktop/Projects/ama_cache/ama_ram.vhd" into library work
Parsing VHDL file "C:/Users/Morteza/Desktop/Projects/ama_cache/ama_cache.vhd" into library work
Parsing VHDL file "C:/Users/Morteza/Desktop/Projects/ama_cache/ama_cache_ram.vhd" into library work
Parsing VHDL file "C:/Users/Morteza/Desktop/Projects/ama_cache/ama_cache_ram_bench_test.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:960 - "C:/Users/Morteza/Desktop/Projects/ama_cache/ama_cache.vhd" Line 69: Expression has incompatible type
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ama_cache [ama_cache_default]
Compiling architecture behavioral of entity ama_ram [ama_ram_default]
Compiling architecture behavioral of entity ama_cache_ram [ama_cache_ram_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Users/Morteza/Desktop/Projects/ama_cache/testbench_isim_beh.exe
Fuse Memory Usage: 36872 KB
Fuse CPU Usage: 936 ms
