#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fd182f04840 .scope module, "test" "test" 2 7;
 .timescale -9 -12;
P_0x600000dc4000 .param/l "ADD_W" 0 2 11, +C4<00000000000000000000000000000100>;
P_0x600000dc4040 .param/l "DATA_W" 0 2 9, +C4<00000000000000000000000000001000>;
P_0x600000dc4080 .param/l "L" 0 2 10, +C4<00000000000000000000000000001010>;
v0x600000ac46c0_0 .var "clk", 0 0;
v0x600000ac4750_0 .var "din", 7 0;
v0x600000ac47e0_0 .net "dout", 7 0, v0x600000ac41b0_0;  1 drivers
v0x600000ac4870_0 .net "empty", 0 0, v0x600000ac4240_0;  1 drivers
v0x600000ac4900_0 .net "full", 0 0, v0x600000ac42d0_0;  1 drivers
v0x600000ac4990_0 .var "rd_en", 0 0;
v0x600000ac4a20_0 .var "rst", 0 0;
v0x600000ac4ab0_0 .var "wr_en", 0 0;
S_0x7fd182f049b0 .scope module, "fifo0" "fifo" 2 26, 3 6 0, S_0x7fd182f04840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "din";
    .port_info 5 /OUTPUT 8 "dout";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x600000dc40c0 .param/l "ADD_W" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x600000dc4100 .param/l "DATA_W" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x600000dc4140 .param/l "L" 0 3 7, +C4<00000000000000000000000000001010>;
v0x600000ac4000_0 .net "clk", 0 0, v0x600000ac46c0_0;  1 drivers
v0x600000ac4090_0 .var "count", 4 0;
v0x600000ac4120_0 .net "din", 7 0, v0x600000ac4750_0;  1 drivers
v0x600000ac41b0_0 .var "dout", 7 0;
v0x600000ac4240_0 .var "empty", 0 0;
v0x600000ac42d0_0 .var "full", 0 0;
v0x600000ac4360 .array "mem", 0 9, 7 0;
v0x600000ac43f0_0 .net "rd_en", 0 0, v0x600000ac4990_0;  1 drivers
v0x600000ac4480_0 .var "rd_ptr", 3 0;
v0x600000ac4510_0 .net "rst", 0 0, v0x600000ac4a20_0;  1 drivers
v0x600000ac45a0_0 .net "wr_en", 0 0, v0x600000ac4ab0_0;  1 drivers
v0x600000ac4630_0 .var "wrt_ptr", 3 0;
E_0x600002dc0480 .event posedge, v0x600000ac4510_0, v0x600000ac4000_0;
    .scope S_0x7fd182f049b0;
T_0 ;
    %wait E_0x600002dc0480;
    %load/vec4 v0x600000ac4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ac42d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ac4240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000ac4090_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000ac4630_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000ac4480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000ac45a0_0;
    %load/vec4 v0x600000ac42d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x600000ac4120_0;
    %load/vec4 v0x600000ac4630_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000ac4360, 0, 4;
    %load/vec4 v0x600000ac4630_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600000ac4630_0, 0;
    %load/vec4 v0x600000ac4090_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600000ac4090_0, 0;
    %vpi_call 3 45 "$display", "writing mem[", v0x600000ac4630_0, "]: ", v0x600000ac4120_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x600000ac43f0_0;
    %load/vec4 v0x600000ac4240_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x600000ac4480_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x600000ac4360, 4;
    %assign/vec4 v0x600000ac41b0_0, 0;
    %load/vec4 v0x600000ac4480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600000ac4480_0, 0;
    %load/vec4 v0x600000ac4090_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x600000ac4090_0, 0;
T_0.4 ;
    %load/vec4 v0x600000ac4090_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %pad/s 1;
    %assign/vec4 v0x600000ac42d0_0, 0;
    %load/vec4 v0x600000ac4090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000ac4240_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd182f04840;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ac46c0_0, 0, 1;
T_1.0 ;
    %delay 2000, 0;
    %load/vec4 v0x600000ac46c0_0;
    %nor/r;
    %store/vec4 v0x600000ac46c0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x7fd182f04840;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ac4a20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ac4a20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ac4ab0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000ac4750_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x600000ac4750_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600000ac4750_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ac4ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ac4990_0, 0, 1;
    %vpi_call 2 62 "$monitor", "dout: %d", v0x600000ac47e0_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "fifo.v";
