# spi_uvm
SPI Master-Slave Testbench Description:  This repository offers a Verilog testbench for verifying SPI master and slave communication. It includes a random transaction generator, scoreboard, and models for both master and slave.  Getting Started: License: MIT
