Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 21 12:13:03 2023
| Host         : DESKTOP-DI2J504 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clock_btn (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: reset_of_clk10M_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trymips0/if_id0/id_inst_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 128 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.074        0.000                      0                 4706        0.121        0.000                      0                 4706        0.000        0.000                       0                  1748  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_11M0592             {0.000 45.211}     90.422          11.059          
clk_50M                 {0.000 3.000}      20.000          50.000          
  clk_out1_pll_example  {0.000 8.333}      16.667          60.000          
  clkfbout_pll_example  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                   0.000        0.000                       0                     1  
  clk_out1_pll_example        0.074        0.000                      0                 4643        0.121        0.000                      0                 4643        7.479        0.000                       0                  1744  
  clkfbout_pll_example                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_pll_example  clk_out1_pll_example       13.635        0.000                      0                   63        0.435        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 3.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         17.000      14.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         17.000      14.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         3.000       0.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         3.000       0.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ext_ram_data[22]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        10.466ns  (logic 4.080ns (38.984%)  route 6.386ns (61.016%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT6=1 OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 12.563 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        2.250     2.360    trymips0/ex_mem0/rst
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.105     2.465 r  trymips0/ex_mem0/ram_ce_o_INST_0/O
                         net (fo=13, routed)          0.147     2.612    trymips0/ex_mem0/reset_of_clk10M_reg
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.105     2.717 r  trymips0/ex_mem0/is_ext_ram_INST_0/O
                         net (fo=71, routed)          0.530     3.247    sram_ctrl_double_try_0/is_ext_ram
    SLICE_X1Y65          LUT2 (Prop_lut2_I0_O)        0.105     3.352 f  sram_ctrl_double_try_0/ext_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          2.990     6.342    sram_ctrl_double_try_0/ext_ram_data_IOBUF[22]_inst/T
    Y15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.305     9.648 r  sram_ctrl_double_try_0/ext_ram_data_IOBUF[22]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.648    ext_ram_data[22]
    Y15                                                               r  ext_ram_data[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    12.818    
                         clock uncertainty           -0.096    12.722    
                         output delay                -3.000     9.722    
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ext_ram_data[21]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        10.460ns  (logic 4.083ns (39.035%)  route 6.377ns (60.965%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT6=1 OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 12.563 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        2.250     2.360    trymips0/ex_mem0/rst
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.105     2.465 r  trymips0/ex_mem0/ram_ce_o_INST_0/O
                         net (fo=13, routed)          0.147     2.612    trymips0/ex_mem0/reset_of_clk10M_reg
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.105     2.717 r  trymips0/ex_mem0/is_ext_ram_INST_0/O
                         net (fo=71, routed)          0.530     3.247    sram_ctrl_double_try_0/is_ext_ram
    SLICE_X1Y65          LUT2 (Prop_lut2_I0_O)        0.105     3.352 f  sram_ctrl_double_try_0/ext_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          2.981     6.333    sram_ctrl_double_try_0/ext_ram_data_IOBUF[21]_inst/T
    AC16                 OBUFT (TriStatE_obuft_T_O)
                                                      3.308     9.642 r  sram_ctrl_double_try_0/ext_ram_data_IOBUF[21]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.642    ext_ram_data[21]
    AC16                                                              r  ext_ram_data[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    12.818    
                         clock uncertainty           -0.096    12.722    
                         output delay                -3.000     9.722    
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ext_ram_data[24]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        10.427ns  (logic 4.095ns (39.272%)  route 6.332ns (60.728%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT6=1 OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 12.563 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        2.250     2.360    trymips0/ex_mem0/rst
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.105     2.465 r  trymips0/ex_mem0/ram_ce_o_INST_0/O
                         net (fo=13, routed)          0.147     2.612    trymips0/ex_mem0/reset_of_clk10M_reg
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.105     2.717 r  trymips0/ex_mem0/is_ext_ram_INST_0/O
                         net (fo=71, routed)          0.530     3.247    sram_ctrl_double_try_0/is_ext_ram
    SLICE_X1Y65          LUT2 (Prop_lut2_I0_O)        0.105     3.352 f  sram_ctrl_double_try_0/ext_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          2.936     6.289    sram_ctrl_double_try_0/ext_ram_data_IOBUF[24]_inst/T
    AD17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.320     9.609 r  sram_ctrl_double_try_0/ext_ram_data_IOBUF[24]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.609    ext_ram_data[24]
    AD17                                                              r  ext_ram_data[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    12.818    
                         clock uncertainty           -0.096    12.722    
                         output delay                -3.000     9.722    
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ext_ram_data[18]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        10.413ns  (logic 4.079ns (39.170%)  route 6.334ns (60.830%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT6=1 OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 12.563 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        2.250     2.360    trymips0/ex_mem0/rst
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.105     2.465 r  trymips0/ex_mem0/ram_ce_o_INST_0/O
                         net (fo=13, routed)          0.147     2.612    trymips0/ex_mem0/reset_of_clk10M_reg
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.105     2.717 r  trymips0/ex_mem0/is_ext_ram_INST_0/O
                         net (fo=71, routed)          0.530     3.247    sram_ctrl_double_try_0/is_ext_ram
    SLICE_X1Y65          LUT2 (Prop_lut2_I0_O)        0.105     3.352 f  sram_ctrl_double_try_0/ext_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          2.938     6.291    sram_ctrl_double_try_0/ext_ram_data_IOBUF[18]_inst/T
    AB17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.304     9.595 r  sram_ctrl_double_try_0/ext_ram_data_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.595    ext_ram_data[18]
    AB17                                                              r  ext_ram_data[18] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    12.818    
                         clock uncertainty           -0.096    12.722    
                         output delay                -3.000     9.722    
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ext_ram_data[16]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 4.073ns (39.341%)  route 6.281ns (60.659%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT6=1 OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 12.563 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        2.250     2.360    trymips0/ex_mem0/rst
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.105     2.465 r  trymips0/ex_mem0/ram_ce_o_INST_0/O
                         net (fo=13, routed)          0.147     2.612    trymips0/ex_mem0/reset_of_clk10M_reg
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.105     2.717 r  trymips0/ex_mem0/is_ext_ram_INST_0/O
                         net (fo=71, routed)          0.530     3.247    sram_ctrl_double_try_0/is_ext_ram
    SLICE_X1Y65          LUT2 (Prop_lut2_I0_O)        0.105     3.352 f  sram_ctrl_double_try_0/ext_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          2.885     6.237    sram_ctrl_double_try_0/ext_ram_data_IOBUF[16]_inst/T
    AB16                 OBUFT (TriStatE_obuft_T_O)
                                                      3.298     9.536 r  sram_ctrl_double_try_0/ext_ram_data_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.536    ext_ram_data[16]
    AB16                                                              r  ext_ram_data[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    12.818    
                         clock uncertainty           -0.096    12.722    
                         output delay                -3.000     9.722    
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            base_ram_data[3]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        10.319ns  (logic 4.107ns (39.797%)  route 6.212ns (60.203%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT6=1 OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 12.563 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        2.250     2.360    trymips0/ex_mem0/rst
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.105     2.465 r  trymips0/ex_mem0/ram_ce_o_INST_0/O
                         net (fo=13, routed)          0.469     2.935    trymips0/ex_mem0/reset_of_clk10M_reg
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.105     3.040 r  trymips0/ex_mem0/is_base_ram_INST_0/O
                         net (fo=96, routed)          0.200     3.240    sram_ctrl_double_try_0/is_base_ram
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.105     3.345 f  sram_ctrl_double_try_0/base_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          2.824     6.169    sram_ctrl_double_try_0/base_ram_data_IOBUF[3]_inst/T
    M25                  OBUFT (TriStatE_obuft_T_O)
                                                      3.332     9.501 r  sram_ctrl_double_try_0/base_ram_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.501    base_ram_data[3]
    M25                                                               r  base_ram_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    12.818    
                         clock uncertainty           -0.096    12.722    
                         output delay                -3.000     9.722    
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ext_ram_data[25]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        10.315ns  (logic 4.090ns (39.657%)  route 6.224ns (60.343%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT6=1 OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 12.563 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        2.250     2.360    trymips0/ex_mem0/rst
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.105     2.465 r  trymips0/ex_mem0/ram_ce_o_INST_0/O
                         net (fo=13, routed)          0.147     2.612    trymips0/ex_mem0/reset_of_clk10M_reg
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.105     2.717 r  trymips0/ex_mem0/is_ext_ram_INST_0/O
                         net (fo=71, routed)          0.530     3.247    sram_ctrl_double_try_0/is_ext_ram
    SLICE_X1Y65          LUT2 (Prop_lut2_I0_O)        0.105     3.352 f  sram_ctrl_double_try_0/ext_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          2.828     6.181    sram_ctrl_double_try_0/ext_ram_data_IOBUF[25]_inst/T
    AC17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.315     9.496 r  sram_ctrl_double_try_0/ext_ram_data_IOBUF[25]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.496    ext_ram_data[25]
    AC17                                                              r  ext_ram_data[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    12.818    
                         clock uncertainty           -0.096    12.722    
                         output delay                -3.000     9.722    
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ext_ram_data[4]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        10.309ns  (logic 4.151ns (40.267%)  route 6.158ns (59.733%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 12.563 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        2.250     2.360    trymips0/ex_mem0/rst
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.105     2.465 r  trymips0/ex_mem0/ram_ce_o_INST_0/O
                         net (fo=13, routed)          0.739     3.204    trymips0/ex_mem0/reset_of_clk10M_reg
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.105     3.309 r  trymips0/ex_mem0/ram_data_o[4]_INST_0/O
                         net (fo=3, routed)           2.700     6.009    sram_ctrl_double_try_0/ext_ram_data_IOBUF[4]_inst/I
    AF22                 OBUFT (Prop_obuft_I_O)       3.481     9.491 r  sram_ctrl_double_try_0/ext_ram_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.491    ext_ram_data[4]
    AF22                                                              r  ext_ram_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    12.818    
                         clock uncertainty           -0.096    12.722    
                         output delay                -3.000     9.722    
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            base_ram_data[1]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        10.308ns  (logic 4.101ns (39.783%)  route 6.207ns (60.217%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT6=1 OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 12.563 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        2.250     2.360    trymips0/ex_mem0/rst
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.105     2.465 r  trymips0/ex_mem0/ram_ce_o_INST_0/O
                         net (fo=13, routed)          0.469     2.935    trymips0/ex_mem0/reset_of_clk10M_reg
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.105     3.040 r  trymips0/ex_mem0/is_base_ram_INST_0/O
                         net (fo=96, routed)          0.200     3.240    sram_ctrl_double_try_0/is_base_ram
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.105     3.345 f  sram_ctrl_double_try_0/base_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          2.819     6.164    sram_ctrl_double_try_0/base_ram_data_IOBUF[1]_inst/T
    L25                  OBUFT (TriStatE_obuft_T_O)
                                                      3.326     9.490 r  sram_ctrl_double_try_0/base_ram_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.490    base_ram_data[1]
    L25                                                               r  base_ram_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    12.818    
                         clock uncertainty           -0.096    12.722    
                         output delay                -3.000     9.722    
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            base_ram_data[30]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        10.308ns  (logic 4.096ns (39.740%)  route 6.212ns (60.260%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT6=1 OBUFT=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 12.563 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        2.250     2.360    trymips0/ex_mem0/rst
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.105     2.465 r  trymips0/ex_mem0/ram_ce_o_INST_0/O
                         net (fo=13, routed)          0.469     2.935    trymips0/ex_mem0/reset_of_clk10M_reg
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.105     3.040 r  trymips0/ex_mem0/is_base_ram_INST_0/O
                         net (fo=96, routed)          0.200     3.240    sram_ctrl_double_try_0/is_base_ram
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.105     3.345 f  sram_ctrl_double_try_0/base_ram_data_IOBUF[31]_inst_i_2/O
                         net (fo=32, routed)          2.823     6.168    sram_ctrl_double_try_0/base_ram_data_IOBUF[30]_inst/T
    M24                  OBUFT (TriStatE_obuft_T_O)
                                                      3.321     9.490 r  sram_ctrl_double_try_0/base_ram_data_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.490    base_ram_data[30]
    M24                                                               r  base_ram_data[30] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255    12.818    
                         clock uncertainty           -0.096    12.722    
                         output delay                -3.000     9.722    
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  0.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.696    -0.618    sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X19Y98         FDPE                                         r  sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.422    sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X19Y98         FDPE                                         r  sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.972    -0.857    sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X19Y98         FDPE                                         r  sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                         clock pessimism              0.239    -0.618    
    SLICE_X19Y98         FDPE (Hold_fdpe_C_D)         0.075    -0.543    sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.652    -0.663    sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X7Y114         FDPE                                         r  sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDPE (Prop_fdpe_C_Q)         0.141    -0.522 r  sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.467    sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X7Y114         FDPE                                         r  sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.925    -0.904    sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X7Y114         FDPE                                         r  sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                         clock pessimism              0.241    -0.663    
    SLICE_X7Y114         FDPE (Hold_fdpe_C_D)         0.075    -0.588    sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sram_ctrl_double_try_0/baseram_finish_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            trymips0/pc_reg0/baseram_finish_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.682    -0.632    sram_ctrl_double_try_0/clk
    SLICE_X11Y75         FDRE                                         r  sram_ctrl_double_try_0/baseram_finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  sram_ctrl_double_try_0/baseram_finish_reg/Q
                         net (fo=2, routed)           0.067    -0.425    trymips0/pc_reg0/baseram_finish
    SLICE_X11Y75         FDRE                                         r  trymips0/pc_reg0/baseram_finish_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.956    -0.873    trymips0/pc_reg0/clk
    SLICE_X11Y75         FDRE                                         r  trymips0/pc_reg0/baseram_finish_delay_reg/C
                         clock pessimism              0.241    -0.632    
    SLICE_X11Y75         FDRE (Hold_fdre_C_D)         0.075    -0.557    trymips0/pc_reg0/baseram_finish_delay_reg
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 trymips0/if_id0/id_pc_delay_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            trymips0/if_id0/id_pc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.593%)  route 0.098ns (34.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.721    -0.593    trymips0/if_id0/clk
    SLICE_X1Y84          FDRE                                         r  trymips0/if_id0/id_pc_delay_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  trymips0/if_id0/id_pc_delay_reg[18]/Q
                         net (fo=1, routed)           0.098    -0.355    trymips0/if_id0/id_pc_delay_reg_n_0_[18]
    SLICE_X2Y84          LUT4 (Prop_lut4_I0_O)        0.045    -0.310 r  trymips0/if_id0/id_pc[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    trymips0/if_id0/id_pc[18]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  trymips0/if_id0/id_pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.996    -0.833    trymips0/if_id0/clk
    SLICE_X2Y84          FDRE                                         r  trymips0/if_id0/id_pc_reg[18]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.121    -0.458    trymips0/if_id0/id_pc_reg[18]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 trymips0/pc_reg0/pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            trymips0/if_id0/id_pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.486%)  route 0.098ns (34.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.721    -0.593    trymips0/pc_reg0/clk
    SLICE_X3Y84          FDRE                                         r  trymips0/pc_reg0/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  trymips0/pc_reg0/pc_reg[13]/Q
                         net (fo=3, routed)           0.098    -0.354    trymips0/if_id0/Q[13]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.045    -0.309 r  trymips0/if_id0/id_pc[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    trymips0/if_id0/id_pc[13]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  trymips0/if_id0/id_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.996    -0.833    trymips0/if_id0/clk
    SLICE_X2Y84          FDRE                                         r  trymips0/if_id0/id_pc_reg[13]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120    -0.460    trymips0/if_id0/id_pc_reg[13]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 trymips0/if_id0/cnt_ext_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            trymips0/if_id0/cnt_ext_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.187%)  route 0.099ns (34.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.695    -0.619    trymips0/if_id0/clk
    SLICE_X9Y93          FDRE                                         r  trymips0/if_id0/cnt_ext_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  trymips0/if_id0/cnt_ext_o_reg[0]/Q
                         net (fo=6, routed)           0.099    -0.379    trymips0/if_id0/cnt_ext_o_reg_n_0_[0]
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.334 r  trymips0/if_id0/cnt_ext_r_i_1/O
                         net (fo=1, routed)           0.000    -0.334    trymips0/if_id0/cnt_ext_r_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  trymips0/if_id0/cnt_ext_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.972    -0.857    trymips0/if_id0/clk
    SLICE_X8Y93          FDRE                                         r  trymips0/if_id0/cnt_ext_r_reg/C
                         clock pessimism              0.251    -0.606    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.120    -0.486    trymips0/if_id0/cnt_ext_r_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 trymips0/if_id0/id_inst_delay_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            trymips0/if_id0/id_inst_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.868%)  route 0.049ns (19.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.723    -0.591    trymips0/if_id0/clk
    SLICE_X2Y88          FDRE                                         r  trymips0/if_id0/id_inst_delay_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  trymips0/if_id0/id_inst_delay_reg[13]/Q
                         net (fo=1, routed)           0.049    -0.378    trymips0/if_id0/id_inst_delay_reg_n_0_[13]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.045    -0.333 r  trymips0/if_id0/id_inst[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    trymips0/if_id0/id_inst[13]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  trymips0/if_id0/id_inst_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.000    -0.829    trymips0/if_id0/clk
    SLICE_X3Y88          FDRE                                         r  trymips0/if_id0/id_inst_reg[13]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.092    -0.486    trymips0/if_id0/id_inst_reg[13]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 trymips0/if_id0/id_inst_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            trymips0/if_id0/id_inst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.247%)  route 0.051ns (19.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.694    -0.620    trymips0/if_id0/clk
    SLICE_X8Y92          FDRE                                         r  trymips0/if_id0/id_inst_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  trymips0/if_id0/id_inst_delay_reg[5]/Q
                         net (fo=1, routed)           0.051    -0.405    trymips0/if_id0/id_inst_delay_reg_n_0_[5]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.360 r  trymips0/if_id0/id_inst[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    trymips0/if_id0/id_inst[5]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  trymips0/if_id0/id_inst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.971    -0.858    trymips0/if_id0/clk
    SLICE_X9Y92          FDRE                                         r  trymips0/if_id0/id_inst_reg[5]/C
                         clock pessimism              0.251    -0.607    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.092    -0.515    trymips0/if_id0/id_inst_reg[5]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 trymips0/if_id0/id_inst_delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            trymips0/if_id0/id_inst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.663%)  route 0.085ns (31.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.720    -0.594    trymips0/if_id0/clk
    SLICE_X4Y89          FDRE                                         r  trymips0/if_id0/id_inst_delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  trymips0/if_id0/id_inst_delay_reg[14]/Q
                         net (fo=1, routed)           0.085    -0.368    trymips0/if_id0/id_inst_delay_reg_n_0_[14]
    SLICE_X5Y89          LUT4 (Prop_lut4_I0_O)        0.045    -0.323 r  trymips0/if_id0/id_inst[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    trymips0/if_id0/id_inst[14]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  trymips0/if_id0/id_inst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.998    -0.831    trymips0/if_id0/clk
    SLICE_X5Y89          FDRE                                         r  trymips0/if_id0/id_inst_reg[14]/C
                         clock pessimism              0.250    -0.581    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.091    -0.490    trymips0/if_id0/id_inst_reg[14]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 trymips0/if_id0/id_pc_delay_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            trymips0/if_id0/id_pc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.079%)  route 0.109ns (36.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.720    -0.594    trymips0/if_id0/clk
    SLICE_X3Y83          FDRE                                         r  trymips0/if_id0/id_pc_delay_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  trymips0/if_id0/id_pc_delay_reg[20]/Q
                         net (fo=1, routed)           0.109    -0.345    trymips0/if_id0/id_pc_delay_reg_n_0_[20]
    SLICE_X7Y83          LUT4 (Prop_lut4_I0_O)        0.045    -0.300 r  trymips0/if_id0/id_pc[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    trymips0/if_id0/id_pc[20]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  trymips0/if_id0/id_pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.993    -0.836    trymips0/if_id0/clk
    SLICE_X7Y83          FDRE                                         r  trymips0/if_id0/id_pc_reg[20]/C
                         clock pessimism              0.277    -0.559    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.092    -0.467    trymips0/if_id0/id_pc_reg[20]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_example
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.170         16.667      14.497     RAMB36_X2Y16     sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         16.667      14.497     RAMB36_X2Y16     sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.170         16.667      14.497     RAMB36_X0Y19     sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         16.667      14.497     RAMB36_X0Y19     sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.170         16.667      14.497     RAMB36_X0Y17     sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         16.667      14.497     RAMB36_X0Y17     sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.170         16.667      14.497     RAMB36_X1Y19     sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         16.667      14.497     RAMB36_X1Y19     sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.170         16.667      14.497     RAMB36_X2Y15     sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         16.667      14.497     RAMB36_X2Y15     sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X6Y113     sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X6Y113     sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X18Y97     sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X18Y97     sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y69     trymips0/regfile1/regs_reg[27][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y69     trymips0/regfile1/regs_reg[28][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y80     trymips0/regfile1/regs_reg[16][16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y80     trymips0/regfile1/regs_reg[16][19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y80     trymips0/regfile1/regs_reg[16][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X38Y80     trymips0/regfile1/regs_reg[16][22]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X6Y113     sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X6Y113     sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X18Y97     sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X18Y97     sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X22Y90     trymips0/mem_wb0/wb_wd_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X24Y65     trymips0/regfile1/regs_reg[11][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X24Y65     trymips0/regfile1/regs_reg[11][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y83     trymips0/regfile1/regs_reg[12][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y83     trymips0/regfile1/regs_reg[12][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X28Y86     trymips0/regfile1/regs_reg[26][28]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       13.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.635ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/ext_ram_ce_n_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.460ns (16.388%)  route 2.347ns (83.612%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 15.713 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        1.879     1.988    sram_ctrl_double_try_0/rst
    SLICE_X0Y73          FDCE                                         f  sram_ctrl_double_try_0/ext_ram_ce_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.050    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.127 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.586    15.713    sram_ctrl_double_try_0/clk
    SLICE_X0Y73          FDCE                                         r  sram_ctrl_double_try_0/ext_ram_ce_n_reg/C
                         clock pessimism              0.337    16.050    
                         clock uncertainty           -0.096    15.954    
    SLICE_X0Y73          FDCE (Recov_fdce_C_CLR)     -0.331    15.623    sram_ctrl_double_try_0/ext_ram_ce_n_reg
  -------------------------------------------------------------------
                         required time                         15.624    
                         arrival time                          -1.988    
  -------------------------------------------------------------------
                         slack                                 13.635    

Slack (MET) :             13.649ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/ext_ram_addr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.460ns (16.473%)  route 2.332ns (83.527%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 15.712 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        1.864     1.974    sram_ctrl_double_try_0/rst
    SLICE_X0Y75          FDCE                                         f  sram_ctrl_double_try_0/ext_ram_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.050    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.127 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.585    15.712    sram_ctrl_double_try_0/clk
    SLICE_X0Y75          FDCE                                         r  sram_ctrl_double_try_0/ext_ram_addr_reg[0]/C
                         clock pessimism              0.337    16.049    
                         clock uncertainty           -0.096    15.953    
    SLICE_X0Y75          FDCE (Recov_fdce_C_CLR)     -0.331    15.622    sram_ctrl_double_try_0/ext_ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.623    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                 13.649    

Slack (MET) :             13.649ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/ext_ram_be_n_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.460ns (16.473%)  route 2.332ns (83.527%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 15.712 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        1.864     1.974    sram_ctrl_double_try_0/rst
    SLICE_X0Y75          FDCE                                         f  sram_ctrl_double_try_0/ext_ram_be_n_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.050    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.127 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.585    15.712    sram_ctrl_double_try_0/clk
    SLICE_X0Y75          FDCE                                         r  sram_ctrl_double_try_0/ext_ram_be_n_reg[0]/C
                         clock pessimism              0.337    16.049    
                         clock uncertainty           -0.096    15.953    
    SLICE_X0Y75          FDCE (Recov_fdce_C_CLR)     -0.331    15.622    sram_ctrl_double_try_0/ext_ram_be_n_reg[0]
  -------------------------------------------------------------------
                         required time                         15.623    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                 13.649    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/ext_ram_addr_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.460ns (16.527%)  route 2.323ns (83.473%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 15.712 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        1.855     1.965    sram_ctrl_double_try_0/rst
    SLICE_X0Y74          FDCE                                         f  sram_ctrl_double_try_0/ext_ram_addr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.050    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.127 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.585    15.712    sram_ctrl_double_try_0/clk
    SLICE_X0Y74          FDCE                                         r  sram_ctrl_double_try_0/ext_ram_addr_reg[19]/C
                         clock pessimism              0.337    16.049    
                         clock uncertainty           -0.096    15.953    
    SLICE_X0Y74          FDCE (Recov_fdce_C_CLR)     -0.331    15.622    sram_ctrl_double_try_0/ext_ram_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         15.623    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/ext_ram_addr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.460ns (16.527%)  route 2.323ns (83.473%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 15.712 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        1.855     1.965    sram_ctrl_double_try_0/rst
    SLICE_X0Y74          FDCE                                         f  sram_ctrl_double_try_0/ext_ram_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.050    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.127 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.585    15.712    sram_ctrl_double_try_0/clk
    SLICE_X0Y74          FDCE                                         r  sram_ctrl_double_try_0/ext_ram_addr_reg[2]/C
                         clock pessimism              0.337    16.049    
                         clock uncertainty           -0.096    15.953    
    SLICE_X0Y74          FDCE (Recov_fdce_C_CLR)     -0.331    15.622    sram_ctrl_double_try_0/ext_ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.623    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/ext_ram_addr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.460ns (16.527%)  route 2.323ns (83.473%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 15.712 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        1.855     1.965    sram_ctrl_double_try_0/rst
    SLICE_X0Y74          FDCE                                         f  sram_ctrl_double_try_0/ext_ram_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.050    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.127 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.585    15.712    sram_ctrl_double_try_0/clk
    SLICE_X0Y74          FDCE                                         r  sram_ctrl_double_try_0/ext_ram_addr_reg[3]/C
                         clock pessimism              0.337    16.049    
                         clock uncertainty           -0.096    15.953    
    SLICE_X0Y74          FDCE (Recov_fdce_C_CLR)     -0.331    15.622    sram_ctrl_double_try_0/ext_ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.623    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/ext_ram_be_n_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.460ns (16.527%)  route 2.323ns (83.473%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 15.712 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        1.855     1.965    sram_ctrl_double_try_0/rst
    SLICE_X0Y74          FDCE                                         f  sram_ctrl_double_try_0/ext_ram_be_n_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.050    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.127 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.585    15.712    sram_ctrl_double_try_0/clk
    SLICE_X0Y74          FDCE                                         r  sram_ctrl_double_try_0/ext_ram_be_n_reg[2]/C
                         clock pessimism              0.337    16.049    
                         clock uncertainty           -0.096    15.953    
    SLICE_X0Y74          FDCE (Recov_fdce_C_CLR)     -0.331    15.622    sram_ctrl_double_try_0/ext_ram_be_n_reg[2]
  -------------------------------------------------------------------
                         required time                         15.623    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/ext_ram_addr_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.460ns (16.509%)  route 2.326ns (83.491%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 15.715 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        1.858     1.968    sram_ctrl_double_try_0/rst
    SLICE_X0Y72          FDCE                                         f  sram_ctrl_double_try_0/ext_ram_addr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.050    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.127 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.588    15.715    sram_ctrl_double_try_0/clk
    SLICE_X0Y72          FDCE                                         r  sram_ctrl_double_try_0/ext_ram_addr_reg[17]/C
                         clock pessimism              0.337    16.052    
                         clock uncertainty           -0.096    15.956    
    SLICE_X0Y72          FDCE (Recov_fdce_C_CLR)     -0.331    15.625    sram_ctrl_double_try_0/ext_ram_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         15.626    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/ext_ram_addr_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.460ns (16.509%)  route 2.326ns (83.491%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 15.715 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        1.858     1.968    sram_ctrl_double_try_0/rst
    SLICE_X0Y72          FDCE                                         f  sram_ctrl_double_try_0/ext_ram_addr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.050    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.127 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.588    15.715    sram_ctrl_double_try_0/clk
    SLICE_X0Y72          FDCE                                         r  sram_ctrl_double_try_0/ext_ram_addr_reg[18]/C
                         clock pessimism              0.337    16.052    
                         clock uncertainty           -0.096    15.956    
    SLICE_X0Y72          FDCE (Recov_fdce_C_CLR)     -0.331    15.625    sram_ctrl_double_try_0/ext_ram_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         15.626    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/ext_ram_addr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.460ns (16.509%)  route 2.326ns (83.491%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 15.715 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.391    -0.818    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.379    -0.439 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.468     0.029    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.110 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        1.858     1.968    sram_ctrl_double_try_0/rst
    SLICE_X0Y72          FDCE                                         f  sram_ctrl_double_try_0/ext_ram_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     16.667    16.667 r  
    K21                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    17.995 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    18.998    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    12.563 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    14.050    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    14.127 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        1.588    15.715    sram_ctrl_double_try_0/clk
    SLICE_X0Y72          FDCE                                         r  sram_ctrl_double_try_0/ext_ram_addr_reg[4]/C
                         clock pessimism              0.337    16.052    
                         clock uncertainty           -0.096    15.956    
    SLICE_X0Y72          FDCE (Recov_fdce_C_CLR)     -0.331    15.625    sram_ctrl_double_try_0/ext_ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.626    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                 13.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.696    -0.618    sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X19Y98         FDPE                                         r  sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDPE (Prop_fdpe_C_Q)         0.128    -0.490 f  sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.174    -0.316    sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X19Y97         FDPE                                         f  sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.972    -0.857    sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X19Y97         FDPE                                         r  sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X19Y97         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.751    sram_ctrl_double_try_0/read/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.652    -0.663    sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X7Y114         FDPE                                         r  sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDPE (Prop_fdpe_C_Q)         0.128    -0.535 f  sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.174    -0.361    sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X7Y113         FDPE                                         f  sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.925    -0.904    sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X7Y113         FDPE                                         r  sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism              0.256    -0.648    
    SLICE_X7Y113         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.797    sram_ctrl_double_try_0/trance/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/base_ram_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.167ns (14.603%)  route 0.977ns (85.397%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.568    -0.747    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.141    -0.606 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.206    -0.400    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.374 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        0.770     0.397    sram_ctrl_double_try_0/rst
    SLICE_X6Y78          FDCE                                         f  sram_ctrl_double_try_0/base_ram_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.988    -0.841    sram_ctrl_double_try_0/clk
    SLICE_X6Y78          FDCE                                         r  sram_ctrl_double_try_0/base_ram_addr_reg[2]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X6Y78          FDCE (Remov_fdce_C_CLR)     -0.067    -0.399    sram_ctrl_double_try_0/base_ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/base_ram_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.167ns (14.603%)  route 0.977ns (85.397%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.568    -0.747    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.141    -0.606 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.206    -0.400    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.374 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        0.770     0.397    sram_ctrl_double_try_0/rst
    SLICE_X6Y78          FDCE                                         f  sram_ctrl_double_try_0/base_ram_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.988    -0.841    sram_ctrl_double_try_0/clk
    SLICE_X6Y78          FDCE                                         r  sram_ctrl_double_try_0/base_ram_addr_reg[4]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X6Y78          FDCE (Remov_fdce_C_CLR)     -0.067    -0.399    sram_ctrl_double_try_0/base_ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/base_ram_addr_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.167ns (14.565%)  route 0.980ns (85.435%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.568    -0.747    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.141    -0.606 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.206    -0.400    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.374 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        0.773     0.400    sram_ctrl_double_try_0/rst
    SLICE_X2Y78          FDCE                                         f  sram_ctrl_double_try_0/base_ram_addr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.990    -0.839    sram_ctrl_double_try_0/clk
    SLICE_X2Y78          FDCE                                         r  sram_ctrl_double_try_0/base_ram_addr_reg[17]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X2Y78          FDCE (Remov_fdce_C_CLR)     -0.067    -0.397    sram_ctrl_double_try_0/base_ram_addr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/mem_sel_n_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.167ns (14.553%)  route 0.981ns (85.447%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.568    -0.747    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.141    -0.606 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.206    -0.400    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.374 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        0.774     0.401    sram_ctrl_double_try_0/rst
    SLICE_X2Y70          FDCE                                         f  sram_ctrl_double_try_0/mem_sel_n_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.991    -0.838    sram_ctrl_double_try_0/clk
    SLICE_X2Y70          FDCE                                         r  sram_ctrl_double_try_0/mem_sel_n_delay_reg[0]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X2Y70          FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    sram_ctrl_double_try_0/mem_sel_n_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/mem_sel_n_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.167ns (14.553%)  route 0.981ns (85.447%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.568    -0.747    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.141    -0.606 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.206    -0.400    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.374 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        0.774     0.401    sram_ctrl_double_try_0/rst
    SLICE_X2Y70          FDCE                                         f  sram_ctrl_double_try_0/mem_sel_n_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.991    -0.838    sram_ctrl_double_try_0/clk
    SLICE_X2Y70          FDCE                                         r  sram_ctrl_double_try_0/mem_sel_n_delay_reg[3]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X2Y70          FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    sram_ctrl_double_try_0/mem_sel_n_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/base_ram_addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.167ns (14.476%)  route 0.987ns (85.524%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.568    -0.747    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.141    -0.606 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.206    -0.400    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.374 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        0.780     0.407    sram_ctrl_double_try_0/rst
    SLICE_X6Y79          FDCE                                         f  sram_ctrl_double_try_0/base_ram_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.989    -0.840    sram_ctrl_double_try_0/clk
    SLICE_X6Y79          FDCE                                         r  sram_ctrl_double_try_0/base_ram_addr_reg[1]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X6Y79          FDCE (Remov_fdce_C_CLR)     -0.067    -0.398    sram_ctrl_double_try_0/base_ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/mem_sel_n_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.167ns (14.451%)  route 0.989ns (85.549%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.568    -0.747    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.141    -0.606 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.206    -0.400    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.374 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        0.782     0.409    sram_ctrl_double_try_0/rst
    SLICE_X2Y71          FDCE                                         f  sram_ctrl_double_try_0/mem_sel_n_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.990    -0.839    sram_ctrl_double_try_0/clk
    SLICE_X2Y71          FDCE                                         r  sram_ctrl_double_try_0/mem_sel_n_delay_reg[1]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X2Y71          FDCE (Remov_fdce_C_CLR)     -0.067    -0.397    sram_ctrl_double_try_0/mem_sel_n_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sram_ctrl_double_try_0/base_ram_addr_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.167ns (14.426%)  route 0.991ns (85.574%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.568    -0.747    clk_10M
    SLICE_X85Y146        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDPE (Prop_fdpe_C_Q)         0.141    -0.606 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.206    -0.400    reset_of_clk10M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.374 f  reset_of_clk10M_BUFG_inst/O
                         net (fo=1486, routed)        0.784     0.411    sram_ctrl_double_try_0/rst
    SLICE_X2Y80          FDCE                                         f  sram_ctrl_double_try_0/base_ram_addr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=1742, routed)        0.992    -0.837    sram_ctrl_double_try_0/clk
    SLICE_X2Y80          FDCE                                         r  sram_ctrl_double_try_0/base_ram_addr_reg[18]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X2Y80          FDCE (Remov_fdce_C_CLR)     -0.067    -0.395    sram_ctrl_double_try_0/base_ram_addr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.806    





