{
	"$schema": "https://raw.githubusercontent.com/martinring/tmlanguage/master/tmlanguage.json",
	"name": "Verilog",
	"patterns": [
		{
			"include": "#keywords"
		},
		{
			"include": "#strings"
		}
	],
	"repository": {
		"keywords": {
			"patterns": [{
                "name": "keyword.control.define.clock.verilog",
                "match": "(?<=(^|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))(neg|pos)?edge(?=($|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))"
            },
            {
                "name": "keyword.control.define.net.verilog",
                "match": "(?<=(^|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))(scalar|vector)ed(?=($|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))"
            },
            {
                "name": "keyword.control.define.parameter.verilog", 
                "match": "(?<=(^|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))(event|parameter|(def|spec)param)(?=($|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))"
            },
            {
                "name": "keyword.control.define.port.verilog",
                "match": "(?<=(^|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))(inout|(in|out)put)(?=($|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))"
            },
            {
                "name": "keyword.control.define.process.verilog",
                "match": "(?<=(^|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))(always|initial)(?=($|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))"
            },
            {
                "name": "keyword.control.define.register.verilog",
                "match": "(?<=(^|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))(integer|real(time)?|time|reg)(?=($|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))"
            },
            {
                "name": "keyword.control.define.strength.verilog",
                "match": "(?<=(^|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))((highz|pull|strong|weak)[01]|large|medium|small)(?=($|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))"
            },
            {
                "name": "keyword.control.define.switch.nettype.verilog",
                "match": "(?<=(^|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))(r?[cnp]mos|(tri|supply)[01]|tri(and|or|reg)?|w(and|or|ire))(?=($|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))"
            },
            {
                "name": "keyword.other.action.assignment.verilog",
                "match": "(?<=(^|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))((de)?assign|force|release)(?=($|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))"
            },
            {
                "name": "keyword.other.action.block.verilog",
                "match": "(?<=(^|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))(case[xz]|begin|(end)?(case|function|module|primitive|specify|table|task)|end|fork|join|macromodule)(?=($|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))"
            },
            {
                "name": "keyword.other.action.condition.verilog",
                "match": "(?<=(^|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))(default|disable|else|for(ever)?|if(none)?|repeat|wait|while)(?=($|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))"
            },
            {
                "name": "keyword.other.action.gate.verilog",
                "match": "(?<=(^|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))(n?and|(buf|not|r?tran)(if[01])?|pull(down|up)|x?n?or)(?=($|\\s|[()\\[\\]{},:;@#'$?!~|^+\\-*/%&=><]))"
            }]
		},
		"strings": {
			"name": "string.quoted.double.verilog",
			"begin": "\"",
			"end": "\"",
			"patterns": [
				{
					"name": "constant.character.escape.verilog",
					"match": "\\\\."
				}
			]
		}
	},
	"scopeName": "source.v"
}