<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>I:\Gowin\mini_star\exp5_seq_det\impl\gwsynthesis\Seq_Det.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>I:\Gowin\mini_star\exp5_seq_det\src\top_seq_det.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.7.03Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri May 14 10:20:40 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>186</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>185</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>clk_1khz</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>div_clk/flag_s6/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>193.451(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_1khz</td>
<td>100.000(MHz)</td>
<td>292.428(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1khz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1khz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.831</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/btn_deb_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.137</td>
</tr>
<tr>
<td>2</td>
<td>5.462</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/Q</td>
<td>key_control/btn_deb_key/btn_deb_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.506</td>
</tr>
<tr>
<td>3</td>
<td>5.526</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/Q</td>
<td>key_control/btn_deb_key/time_cnt_12_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.442</td>
</tr>
<tr>
<td>4</td>
<td>5.526</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/Q</td>
<td>key_control/btn_deb_key/time_cnt_13_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.442</td>
</tr>
<tr>
<td>5</td>
<td>5.526</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/Q</td>
<td>key_control/btn_deb_key/time_cnt_14_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.442</td>
</tr>
<tr>
<td>6</td>
<td>5.526</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/Q</td>
<td>key_control/btn_deb_key/time_cnt_15_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.442</td>
</tr>
<tr>
<td>7</td>
<td>5.526</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/Q</td>
<td>key_control/btn_deb_key/time_cnt_16_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.442</td>
</tr>
<tr>
<td>8</td>
<td>5.526</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/Q</td>
<td>key_control/btn_deb_key/time_cnt_17_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.442</td>
</tr>
<tr>
<td>9</td>
<td>5.540</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_19_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.428</td>
</tr>
<tr>
<td>10</td>
<td>5.540</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_18_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.428</td>
</tr>
<tr>
<td>11</td>
<td>5.747</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.220</td>
</tr>
<tr>
<td>12</td>
<td>5.747</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.220</td>
</tr>
<tr>
<td>13</td>
<td>5.747</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.220</td>
</tr>
<tr>
<td>14</td>
<td>5.747</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_4_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.220</td>
</tr>
<tr>
<td>15</td>
<td>5.747</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_5_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.220</td>
</tr>
<tr>
<td>16</td>
<td>5.747</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_12_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.220</td>
</tr>
<tr>
<td>17</td>
<td>5.747</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_13_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.220</td>
</tr>
<tr>
<td>18</td>
<td>5.747</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.220</td>
</tr>
<tr>
<td>19</td>
<td>5.747</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_15_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.220</td>
</tr>
<tr>
<td>20</td>
<td>5.747</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_16_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.220</td>
</tr>
<tr>
<td>21</td>
<td>5.747</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_17_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.220</td>
</tr>
<tr>
<td>22</td>
<td>5.769</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/Q</td>
<td>key_control/btn_deb_key/btn_deb_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.198</td>
</tr>
<tr>
<td>23</td>
<td>5.801</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_6_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.167</td>
</tr>
<tr>
<td>24</td>
<td>5.801</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_7_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.167</td>
</tr>
<tr>
<td>25</td>
<td>5.801</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_8_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.167</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>div_clk/cnt_0_s0/Q</td>
<td>div_clk/cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>key_control/btn_deb_det/time_cnt_0_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>key_control/btn_deb_key/time_cnt_0_s0/Q</td>
<td>key_control/btn_deb_key/time_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.525</td>
<td>key_control/key_8_flag_s2/Q</td>
<td>key_control/key_8_flag_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>5</td>
<td>0.527</td>
<td>sel_1_s0/Q</td>
<td>sel_1_s0/D</td>
<td>clk_1khz:[R]</td>
<td>clk_1khz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.527</td>
</tr>
<tr>
<td>6</td>
<td>0.541</td>
<td>div_clk/cnt_3_s0/Q</td>
<td>div_clk/cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>7</td>
<td>0.541</td>
<td>div_clk/cnt_7_s0/Q</td>
<td>div_clk/cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>8</td>
<td>0.541</td>
<td>div_clk/cnt_9_s0/Q</td>
<td>div_clk/cnt_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>9</td>
<td>0.541</td>
<td>div_clk/cnt_13_s0/Q</td>
<td>div_clk/cnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>10</td>
<td>0.541</td>
<td>key_control/btn_deb_det/time_cnt_2_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>11</td>
<td>0.541</td>
<td>key_control/btn_deb_det/time_cnt_6_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>12</td>
<td>0.541</td>
<td>key_control/btn_deb_det/time_cnt_8_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>13</td>
<td>0.541</td>
<td>key_control/btn_deb_det/time_cnt_12_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>14</td>
<td>0.541</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>15</td>
<td>0.541</td>
<td>key_control/btn_deb_det/time_cnt_18_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>16</td>
<td>0.541</td>
<td>key_control/btn_deb_key/time_cnt_2_s0/Q</td>
<td>key_control/btn_deb_key/time_cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>17</td>
<td>0.541</td>
<td>key_control/btn_deb_key/time_cnt_6_s0/Q</td>
<td>key_control/btn_deb_key/time_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>18</td>
<td>0.541</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/Q</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>19</td>
<td>0.541</td>
<td>key_control/btn_deb_key/time_cnt_12_s0/Q</td>
<td>key_control/btn_deb_key/time_cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>20</td>
<td>0.541</td>
<td>key_control/btn_deb_key/time_cnt_14_s0/Q</td>
<td>key_control/btn_deb_key/time_cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>21</td>
<td>0.541</td>
<td>key_control/btn_deb_key/time_cnt_18_s0/Q</td>
<td>key_control/btn_deb_key/time_cnt_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>22</td>
<td>0.632</td>
<td>key_control/btn_deb_det/time_cnt_1_s0/Q</td>
<td>key_control/btn_deb_det/time_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.632</td>
</tr>
<tr>
<td>23</td>
<td>0.632</td>
<td>key_control/btn_deb_key/time_cnt_1_s0/Q</td>
<td>key_control/btn_deb_key/time_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.632</td>
</tr>
<tr>
<td>24</td>
<td>0.661</td>
<td>key_control/key_flag_0_s2/Q</td>
<td>key_control/key_flag_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.661</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>div_clk/cnt_4_s0/Q</td>
<td>div_clk/cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.621</td>
<td>4.547</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_1khz</td>
<td>sel_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.621</td>
<td>4.547</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_1khz</td>
<td>sel_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.621</td>
<td>4.547</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_1khz</td>
<td>dig_3_s3</td>
</tr>
<tr>
<td>4</td>
<td>3.621</td>
<td>4.547</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_1khz</td>
<td>smg_2_s2</td>
</tr>
<tr>
<td>5</td>
<td>3.621</td>
<td>4.547</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_1khz</td>
<td>smg_1_s2</td>
</tr>
<tr>
<td>6</td>
<td>3.621</td>
<td>4.547</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_1khz</td>
<td>smg_0_s2</td>
</tr>
<tr>
<td>7</td>
<td>3.621</td>
<td>4.547</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_1khz</td>
<td>dig_2_s2</td>
</tr>
<tr>
<td>8</td>
<td>3.621</td>
<td>4.547</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_1khz</td>
<td>smg_6_s2</td>
</tr>
<tr>
<td>9</td>
<td>3.621</td>
<td>4.547</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_1khz</td>
<td>smg_4_s2</td>
</tr>
<tr>
<td>10</td>
<td>3.621</td>
<td>4.547</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_1khz</td>
<td>smg_3_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/btn_deb_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>5.888</td>
<td>1.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT5[B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/btn_deb_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT5[B]</td>
<td>key_control/btn_deb_det/btn_deb_0_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT5[B]</td>
<td>key_control/btn_deb_det/btn_deb_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 45.956%; route: 2.437, 47.433%; tC2Q: 0.340, 6.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/btn_deb_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>key_control/btn_deb_key/n17_s6/I1</td>
</tr>
<tr>
<td>2.156</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s6/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>key_control/btn_deb_key/n17_s1/I2</td>
</tr>
<tr>
<td>3.279</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s1/F</td>
</tr>
<tr>
<td>3.589</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>key_control/btn_deb_key/n17_s0/I0</td>
</tr>
<tr>
<td>4.053</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s0/F</td>
</tr>
<tr>
<td>5.257</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/btn_deb_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>key_control/btn_deb_key/btn_deb_1_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>key_control/btn_deb_key/btn_deb_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.038, 45.220%; route: 2.129, 47.243%; tC2Q: 0.340, 7.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/time_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>key_control/btn_deb_key/n17_s6/I1</td>
</tr>
<tr>
<td>2.156</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s6/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>key_control/btn_deb_key/n17_s1/I2</td>
</tr>
<tr>
<td>3.279</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s1/F</td>
</tr>
<tr>
<td>3.589</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>key_control/btn_deb_key/n17_s0/I0</td>
</tr>
<tr>
<td>4.053</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s0/F</td>
</tr>
<tr>
<td>5.193</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>key_control/btn_deb_key/time_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>key_control/btn_deb_key/time_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.038, 45.873%; route: 2.065, 46.482%; tC2Q: 0.340, 7.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/time_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>key_control/btn_deb_key/n17_s6/I1</td>
</tr>
<tr>
<td>2.156</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s6/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>key_control/btn_deb_key/n17_s1/I2</td>
</tr>
<tr>
<td>3.279</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s1/F</td>
</tr>
<tr>
<td>3.589</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>key_control/btn_deb_key/n17_s0/I0</td>
</tr>
<tr>
<td>4.053</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s0/F</td>
</tr>
<tr>
<td>5.193</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td>key_control/btn_deb_key/time_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[0][B]</td>
<td>key_control/btn_deb_key/time_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.038, 45.873%; route: 2.065, 46.482%; tC2Q: 0.340, 7.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>key_control/btn_deb_key/n17_s6/I1</td>
</tr>
<tr>
<td>2.156</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s6/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>key_control/btn_deb_key/n17_s1/I2</td>
</tr>
<tr>
<td>3.279</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s1/F</td>
</tr>
<tr>
<td>3.589</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>key_control/btn_deb_key/n17_s0/I0</td>
</tr>
<tr>
<td>4.053</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s0/F</td>
</tr>
<tr>
<td>5.193</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.038, 45.873%; route: 2.065, 46.482%; tC2Q: 0.340, 7.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/time_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>key_control/btn_deb_key/n17_s6/I1</td>
</tr>
<tr>
<td>2.156</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s6/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>key_control/btn_deb_key/n17_s1/I2</td>
</tr>
<tr>
<td>3.279</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s1/F</td>
</tr>
<tr>
<td>3.589</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>key_control/btn_deb_key/n17_s0/I0</td>
</tr>
<tr>
<td>4.053</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s0/F</td>
</tr>
<tr>
<td>5.193</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td>key_control/btn_deb_key/time_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[1][B]</td>
<td>key_control/btn_deb_key/time_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.038, 45.873%; route: 2.065, 46.482%; tC2Q: 0.340, 7.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/time_cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>key_control/btn_deb_key/n17_s6/I1</td>
</tr>
<tr>
<td>2.156</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s6/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>key_control/btn_deb_key/n17_s1/I2</td>
</tr>
<tr>
<td>3.279</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s1/F</td>
</tr>
<tr>
<td>3.589</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>key_control/btn_deb_key/n17_s0/I0</td>
</tr>
<tr>
<td>4.053</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s0/F</td>
</tr>
<tr>
<td>5.193</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td>key_control/btn_deb_key/time_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[2][A]</td>
<td>key_control/btn_deb_key/time_cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.038, 45.873%; route: 2.065, 46.482%; tC2Q: 0.340, 7.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/time_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>key_control/btn_deb_key/n17_s6/I1</td>
</tr>
<tr>
<td>2.156</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s6/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>key_control/btn_deb_key/n17_s1/I2</td>
</tr>
<tr>
<td>3.279</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s1/F</td>
</tr>
<tr>
<td>3.589</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>key_control/btn_deb_key/n17_s0/I0</td>
</tr>
<tr>
<td>4.053</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s0/F</td>
</tr>
<tr>
<td>5.193</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>key_control/btn_deb_key/time_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>key_control/btn_deb_key/time_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.038, 45.873%; route: 2.065, 46.482%; tC2Q: 0.340, 7.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>key_control/btn_deb_det/time_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>key_control/btn_deb_det/time_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 53.313%; route: 1.728, 39.018%; tC2Q: 0.340, 7.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>5.179</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 53.313%; route: 1.728, 39.018%; tC2Q: 0.340, 7.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>key_control/btn_deb_det/time_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>key_control/btn_deb_det/time_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 55.937%; route: 1.520, 36.016%; tC2Q: 0.340, 8.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 55.937%; route: 1.520, 36.016%; tC2Q: 0.340, 8.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>key_control/btn_deb_det/time_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>key_control/btn_deb_det/time_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 55.937%; route: 1.520, 36.016%; tC2Q: 0.340, 8.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>key_control/btn_deb_det/time_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>key_control/btn_deb_det/time_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 55.937%; route: 1.520, 36.016%; tC2Q: 0.340, 8.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>key_control/btn_deb_det/time_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>key_control/btn_deb_det/time_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 55.937%; route: 1.520, 36.016%; tC2Q: 0.340, 8.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 55.937%; route: 1.520, 36.016%; tC2Q: 0.340, 8.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>key_control/btn_deb_det/time_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>key_control/btn_deb_det/time_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 55.937%; route: 1.520, 36.016%; tC2Q: 0.340, 8.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 55.937%; route: 1.520, 36.016%; tC2Q: 0.340, 8.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>key_control/btn_deb_det/time_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>key_control/btn_deb_det/time_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 55.937%; route: 1.520, 36.016%; tC2Q: 0.340, 8.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>key_control/btn_deb_det/time_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>key_control/btn_deb_det/time_cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 55.937%; route: 1.520, 36.016%; tC2Q: 0.340, 8.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>4.971</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>key_control/btn_deb_det/time_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>key_control/btn_deb_det/time_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 55.937%; route: 1.520, 36.016%; tC2Q: 0.340, 8.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/btn_deb_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>key_control/btn_deb_key/n17_s6/I1</td>
</tr>
<tr>
<td>2.156</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s6/F</td>
</tr>
<tr>
<td>2.519</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>key_control/btn_deb_key/n17_s1/I2</td>
</tr>
<tr>
<td>3.279</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s1/F</td>
</tr>
<tr>
<td>3.589</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>key_control/btn_deb_key/n17_s0/I0</td>
</tr>
<tr>
<td>4.053</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n17_s0/F</td>
</tr>
<tr>
<td>4.949</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/btn_deb_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[B]</td>
<td>key_control/btn_deb_key/btn_deb_0_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[B]</td>
<td>key_control/btn_deb_key/btn_deb_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.038, 48.536%; route: 1.821, 43.375%; tC2Q: 0.340, 8.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 56.659%; route: 1.466, 35.191%; tC2Q: 0.340, 8.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>key_control/btn_deb_det/time_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>key_control/btn_deb_det/time_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 56.659%; route: 1.466, 35.191%; tC2Q: 0.340, 8.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>key_control/btn_deb_det/n17_s5/I0</td>
</tr>
<tr>
<td>2.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s5/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>key_control/btn_deb_det/n17_s1/I1</td>
</tr>
<tr>
<td>3.252</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s1/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>key_control/btn_deb_det/n17_s0/I0</td>
</tr>
<tr>
<td>4.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n17_s0/F</td>
</tr>
<tr>
<td>4.917</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.750</td>
<td>0.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>10.718</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.361, 56.659%; route: 1.466, 35.191%; tC2Q: 0.340, 8.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 96.946%; route: 0.023, 3.054%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>div_clk/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>div_clk/n31_s2/I</td>
</tr>
<tr>
<td>1.168</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">div_clk/n31_s2/O</td>
</tr>
<tr>
<td>1.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>div_clk/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>div_clk/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>key_control/btn_deb_det/n38_s2/I</td>
</tr>
<tr>
<td>1.168</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n38_s2/O</td>
</tr>
<tr>
<td>1.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/time_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>key_control/btn_deb_key/n38_s2/I</td>
</tr>
<tr>
<td>1.168</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n38_s2/O</td>
</tr>
<tr>
<td>1.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/key_8_flag_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/key_8_flag_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>key_control/key_8_flag_s2/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">key_control/key_8_flag_s2/Q</td>
</tr>
<tr>
<td>0.894</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>key_control/n8_s3/I0</td>
</tr>
<tr>
<td>1.169</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">key_control/n8_s3/F</td>
</tr>
<tr>
<td>1.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">key_control/key_8_flag_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>key_control/key_8_flag_s2/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>key_control/key_8_flag_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>sel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1khz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R11C12[0][A]</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>sel_1_s0/CLK</td>
</tr>
<tr>
<td>0.896</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">sel_1_s0/Q</td>
</tr>
<tr>
<td>0.901</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>n17_s3/I1</td>
</tr>
<tr>
<td>1.176</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">n17_s3/F</td>
</tr>
<tr>
<td>1.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">sel_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R11C12[0][A]</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>sel_1_s0/CLK</td>
</tr>
<tr>
<td>0.649</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>sel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.649, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.303%; route: 0.004, 0.830%; tC2Q: 0.247, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.649, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>div_clk/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_3_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[1][A]</td>
<td>div_clk/n28_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">div_clk/n28_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>div_clk/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>div_clk/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>div_clk/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_7_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>div_clk/n24_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">div_clk/n24_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>div_clk/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>div_clk/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>div_clk/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_9_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>div_clk/n22_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">div_clk/n22_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>div_clk/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>div_clk/cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>div_clk/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_13_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>div_clk/n18_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">div_clk/n18_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">div_clk/cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>div_clk/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>div_clk/cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_2_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td>key_control/btn_deb_det/n36_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n36_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_6_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td>key_control/btn_deb_det/n32_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n32_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_8_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C20[1][A]</td>
<td>key_control/btn_deb_det/n30_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n30_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_12_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C21[0][A]</td>
<td>key_control/btn_deb_det/n26_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n26_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/n24_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n24_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>key_control/btn_deb_det/time_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_18_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td>key_control/btn_deb_det/n20_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n20_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>key_control/btn_deb_det/time_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/time_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_2_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C25[1][A]</td>
<td>key_control/btn_deb_key/n36_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n36_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/time_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>key_control/btn_deb_key/time_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_6_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>key_control/btn_deb_key/n32_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n32_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>key_control/btn_deb_key/time_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>key_control/btn_deb_key/time_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/time_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_8_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>key_control/btn_deb_key/n30_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n30_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/time_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>key_control/btn_deb_key/time_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_12_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>key_control/btn_deb_key/n26_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n26_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>key_control/btn_deb_key/time_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>key_control/btn_deb_key/time_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/time_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_14_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>key_control/btn_deb_key/n24_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n24_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>key_control/btn_deb_key/time_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/time_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>key_control/btn_deb_key/time_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_18_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>key_control/btn_deb_key/n20_s/I1</td>
</tr>
<tr>
<td>1.185</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n20_s/SUM</td>
</tr>
<tr>
<td>1.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>key_control/btn_deb_key/time_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>key_control/btn_deb_key/time_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_det/time_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_det/time_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>key_control/btn_deb_det/time_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_1_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C19[0][B]</td>
<td>key_control/btn_deb_det/n37_s/I0</td>
</tr>
<tr>
<td>1.276</td>
<td>0.383</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_det/n37_s/SUM</td>
</tr>
<tr>
<td>1.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_det/time_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>key_control/btn_deb_det/time_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>key_control/btn_deb_det/time_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.383, 60.631%; route: 0.002, 0.277%; tC2Q: 0.247, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/btn_deb_key/time_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/btn_deb_key/time_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>key_control/btn_deb_key/time_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C25[0][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_1_s0/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C25[0][B]</td>
<td>key_control/btn_deb_key/n37_s/I0</td>
</tr>
<tr>
<td>1.276</td>
<td>0.383</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td style=" background: #97FFFF;">key_control/btn_deb_key/n37_s/SUM</td>
</tr>
<tr>
<td>1.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td style=" font-weight:bold;">key_control/btn_deb_key/time_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>key_control/btn_deb_key/time_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>key_control/btn_deb_key/time_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.383, 60.631%; route: 0.002, 0.277%; tC2Q: 0.247, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_control/key_flag_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_control/key_flag_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>key_control/key_flag_0_s2/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">key_control/key_flag_0_s2/Q</td>
</tr>
<tr>
<td>0.893</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>key_control/n24_s3/I0</td>
</tr>
<tr>
<td>1.305</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td style=" background: #97FFFF;">key_control/n24_s3/F</td>
</tr>
<tr>
<td>1.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">key_control/key_flag_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>key_control/key_flag_0_s2/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>key_control/key_flag_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 62.353%; route: 0.002, 0.265%; tC2Q: 0.247, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_clk/cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_clk/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>div_clk/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.891</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C14[1][B]</td>
<td style=" font-weight:bold;">div_clk/cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.062</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[1][B]</td>
<td>div_clk/n27_s/I1</td>
</tr>
<tr>
<td>1.354</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" background: #97FFFF;">div_clk/n27_s/SUM</td>
</tr>
<tr>
<td>1.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" font-weight:bold;">div_clk/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.644</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>div_clk/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.644</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>div_clk/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 41.102%; route: 0.171, 24.124%; tC2Q: 0.247, 34.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 97.171%; route: 0.018, 2.829%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sel_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>6.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>sel_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>10.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>sel_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sel_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>6.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>sel_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>10.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>sel_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dig_3_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>6.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>dig_3_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>10.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>dig_3_s3/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>smg_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>6.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>smg_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>10.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>smg_2_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>smg_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>6.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>smg_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>10.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>smg_1_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>smg_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>6.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>smg_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>10.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>smg_0_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dig_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>6.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>dig_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>10.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>dig_2_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>smg_6_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>6.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>smg_6_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>10.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>smg_6_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>smg_4_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>6.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>smg_4_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>10.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>smg_4_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>smg_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>6.102</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>smg_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>10.649</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>smg_3_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>77</td>
<td>clk_d</td>
<td>4.831</td>
<td>0.030</td>
</tr>
<tr>
<td>22</td>
<td>n17_3</td>
<td>5.462</td>
<td>1.574</td>
</tr>
<tr>
<td>21</td>
<td>n17_3</td>
<td>4.831</td>
<td>2.055</td>
</tr>
<tr>
<td>16</td>
<td>n15_3</td>
<td>5.955</td>
<td>1.326</td>
</tr>
<tr>
<td>13</td>
<td>clk_1khz</td>
<td>6.580</td>
<td>1.102</td>
</tr>
<tr>
<td>11</td>
<td>sel[0]</td>
<td>6.580</td>
<td>0.394</td>
</tr>
<tr>
<td>10</td>
<td>sel[1]</td>
<td>6.934</td>
<td>0.607</td>
</tr>
<tr>
<td>6</td>
<td>key_det_led_d</td>
<td>8.038</td>
<td>1.330</td>
</tr>
<tr>
<td>5</td>
<td>key_8_flag_6</td>
<td>7.354</td>
<td>0.967</td>
</tr>
<tr>
<td>4</td>
<td>data_Z[0]</td>
<td>6.538</td>
<td>0.618</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C27</td>
<td>30.56%</td>
</tr>
<tr>
<td>R11C14</td>
<td>29.17%</td>
</tr>
<tr>
<td>R9C22</td>
<td>25.00%</td>
</tr>
<tr>
<td>R11C23</td>
<td>22.22%</td>
</tr>
<tr>
<td>R11C15</td>
<td>20.83%</td>
</tr>
<tr>
<td>R11C26</td>
<td>19.44%</td>
</tr>
<tr>
<td>R11C21</td>
<td>19.44%</td>
</tr>
<tr>
<td>R11C20</td>
<td>18.06%</td>
</tr>
<tr>
<td>R11C22</td>
<td>16.67%</td>
</tr>
<tr>
<td>R11C19</td>
<td>16.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
