Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 15:26:52 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_125/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.081        0.000                      0                 1599        0.002        0.000                      0                 1599        2.101        0.000                       0                  1600  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.376}        4.753           210.393         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.081        0.000                      0                 1599        0.002        0.000                      0                 1599        2.101        0.000                       0                  1600  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 demux/sel_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.376ns period=4.753ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.376ns period=4.753ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.753ns  (vclock rise@4.753ns - vclock rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 1.977ns (43.298%)  route 2.589ns (56.702%))
  Logic Levels:           17  (CARRY8=9 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 6.479 - 4.753 ) 
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.235ns (routing 0.171ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.155ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1599, routed)        1.235     2.181    demux/CLK
    SLICE_X125Y474       FDSE                                         r  demux/sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y474       FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.259 r  demux/sel_reg[4]/Q
                         net (fo=37, routed)          0.256     2.515    demux/sel[4]
    SLICE_X126Y473       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.168     2.683 r  demux/sel_reg[8]_i_6/O[6]
                         net (fo=37, routed)          0.192     2.875    p_1_in[7]
    SLICE_X126Y469       LUT3 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.138     3.013 r  sel[8]_i_234/O
                         net (fo=2, routed)           0.136     3.149    sel[8]_i_234_n_0
    SLICE_X126Y469       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.238 r  sel[8]_i_241/O
                         net (fo=1, routed)           0.011     3.249    demux/sel[8]_i_196_0[1]
    SLICE_X126Y469       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.404 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, routed)           0.026     3.430    demux/sel_reg[8]_i_200_n_0
    SLICE_X126Y470       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.507 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=30, routed)          0.234     3.741    demux_n_9
    SLICE_X124Y471       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     3.845 r  sel[8]_i_101/O
                         net (fo=17, routed)          0.261     4.106    demux/sel[8]_i_64[1]
    SLICE_X124Y469       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.180     4.286 r  demux/sel_reg[8]_i_81/O[5]
                         net (fo=2, routed)           0.249     4.535    demux_n_86
    SLICE_X125Y470       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     4.674 r  sel[8]_i_36/O
                         net (fo=2, routed)           0.192     4.866    sel[8]_i_36_n_0
    SLICE_X125Y470       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     4.966 r  sel[8]_i_44/O
                         net (fo=1, routed)           0.016     4.982    demux/sel[8]_i_28_0[1]
    SLICE_X125Y470       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.172 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.198    demux/sel_reg[8]_i_20_n_0
    SLICE_X125Y471       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.254 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.362     5.616    demux/O[0]
    SLICE_X124Y472       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.820 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.247     6.067    demux_n_106
    SLICE_X125Y472       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     6.106 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.015     6.121    demux/sel_reg[6]_0[6]
    SLICE_X125Y472       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.238 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.264    demux/sel_reg[8]_i_4_n_0
    SLICE_X125Y473       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.320 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.144     6.464    demux/sel_reg[8]_i_3_n_15
    SLICE_X125Y474       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     6.516 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.146     6.662    demux/sel[4]_i_2_n_0
    SLICE_X124Y473       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     6.697 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.050     6.747    demux/sel20_in[2]
    SLICE_X124Y473       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.753     4.753 r  
    AP13                                              0.000     4.753 r  clk (IN)
                         net (fo=0)                   0.000     4.753    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.098 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.098    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.098 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.385    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.409 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1599, routed)        1.070     6.479    demux/CLK
    SLICE_X124Y473       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.361     6.839    
                         clock uncertainty           -0.035     6.804    
    SLICE_X124Y473       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.829    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                  0.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 demux/genblk1[188].z_reg[188][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.376ns period=4.753ns})
  Destination:            genblk1[188].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.376ns period=4.753ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.060ns (34.884%)  route 0.112ns (65.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      1.057ns (routing 0.155ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.171ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1599, routed)        1.057     1.713    demux/CLK
    SLICE_X126Y501       FDRE                                         r  demux/genblk1[188].z_reg[188][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y501       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.773 r  demux/genblk1[188].z_reg[188][3]/Q
                         net (fo=1, routed)           0.112     1.885    genblk1[188].reg_in/D[3]
    SLICE_X124Y502       FDRE                                         r  genblk1[188].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1599, routed)        1.234     2.180    genblk1[188].reg_in/CLK
    SLICE_X124Y502       FDRE                                         r  genblk1[188].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.360     1.821    
    SLICE_X124Y502       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.883    genblk1[188].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.002    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.376 }
Period(ns):         4.753
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.753       3.463      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.376       2.101      SLICE_X121Y494  genblk1[111].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.376       2.101      SLICE_X122Y494  genblk1[111].reg_in/reg_out_reg[7]/C



