#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct 25 13:52:39 2021
# Process ID: 11160
# Current directory: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2280 C:\Users\Ali\Documents\Online Lectures\Computer Architechture Lab\LAB 4\Vivado harcoded values\project_1.xpr
# Log file: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/vivado.log
# Journal file: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 842.988 ; gain = 147.766
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 970.746 ; gain = 105.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:125]
INFO: [Synth 8-6157] synthesizing module 'Instruction_fetch' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:266]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_fetch' (1#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:255]
WARNING: [Synth 8-350] instance 'B1' of module 'Instruction_fetch' requires 8 connections, but only 7 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:156]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:349]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:363]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:357]
WARNING: [Synth 8-3848] Net MemWrite in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:350]
WARNING: [Synth 8-3848] Net ResultSrc in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:350]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (2#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:349]
WARNING: [Synth 8-350] instance 'B2' of module 'Control_Unit' requires 12 connections, but only 9 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:160]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:489]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:493]
INFO: [Synth 8-6155] done synthesizing module 'extend' (3#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:489]
INFO: [Synth 8-6157] synthesizing module 'address_generator' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:197]
INFO: [Synth 8-6155] done synthesizing module 'address_generator' (4#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:197]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:233]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:237]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (5#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:233]
INFO: [Synth 8-6157] synthesizing module 'ALU_2nd_operand_mux' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:511]
INFO: [Synth 8-6155] done synthesizing module 'ALU_2nd_operand_mux' (6#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:511]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:324]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:324]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:428]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:446]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:428]
WARNING: [Synth 8-350] instance 'B8' of module 'ALU' requires 7 connections, but only 6 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:184]
INFO: [Synth 8-6157] synthesizing module 'Return_Result' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:542]
INFO: [Synth 8-6155] done synthesizing module 'Return_Result' (9#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:542]
WARNING: [Synth 8-689] width (4) of port connection 'Result' does not match port width (32) of module 'Return_Result' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:186]
WARNING: [Synth 8-3848] Net alu_z in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:129]
WARNING: [Synth 8-3848] Net LED_out in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:130]
INFO: [Synth 8-6155] done synthesizing module 'main' (10#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:125]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port MemWrite
WARNING: [Synth 8-3331] design Control_Unit has unconnected port ResultSrc
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[6]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[5]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[4]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[3]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[2]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[1]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[0]
WARNING: [Synth 8-3331] design main has unconnected port alu_z
WARNING: [Synth 8-3331] design main has unconnected port LED_out[6]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[5]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[4]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[3]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[2]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[1]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1012.707 ; gain = 147.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1012.707 ; gain = 147.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1012.707 ; gain = 147.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1353.512 ; gain = 488.043
30 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1353.512 ; gain = 488.043
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out[6]} {LED_out[5]} {LED_out[4]} {LED_out[3]} {LED_out[2]} {LED_out[1]} {LED_out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Result[3]} {Result[2]} {Result[1]} {Result[0]}]]
place_ports {LED_out[6]} T10
set_property package_pin "" [get_ports [list  {LED_out[4]}]]
place_ports {LED_out[5]} R10
place_ports {LED_out[4]} K16
place_ports {LED_out[3]} K13
place_ports {LED_out[2]} P15
place_ports {LED_out[1]} T11
place_ports {LED_out[0]} L18
set_property package_pin "" [get_ports [list  {Result[3]}]]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1407.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_module' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:523]
	Parameter DIVISOR bound to: 28'b0000000000011000011010100000 
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (1#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:523]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:125]
INFO: [Synth 8-6157] synthesizing module 'Instruction_fetch' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:266]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_fetch' (2#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:255]
WARNING: [Synth 8-350] instance 'B1' of module 'Instruction_fetch' requires 8 connections, but only 7 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:156]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:349]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:363]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:357]
WARNING: [Synth 8-3848] Net MemWrite in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:350]
WARNING: [Synth 8-3848] Net ResultSrc in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:350]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (3#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:349]
WARNING: [Synth 8-350] instance 'B2' of module 'Control_Unit' requires 12 connections, but only 9 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:160]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:489]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:493]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:489]
INFO: [Synth 8-6157] synthesizing module 'address_generator' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:197]
INFO: [Synth 8-6155] done synthesizing module 'address_generator' (5#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:197]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:233]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:237]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (6#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:233]
INFO: [Synth 8-6157] synthesizing module 'ALU_2nd_operand_mux' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:511]
INFO: [Synth 8-6155] done synthesizing module 'ALU_2nd_operand_mux' (7#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:511]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:324]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:324]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:428]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:446]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:428]
WARNING: [Synth 8-350] instance 'B8' of module 'ALU' requires 7 connections, but only 6 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:184]
INFO: [Synth 8-6157] synthesizing module 'Return_Result' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:542]
INFO: [Synth 8-6155] done synthesizing module 'Return_Result' (10#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:542]
WARNING: [Synth 8-689] width (4) of port connection 'Result' does not match port width (32) of module 'Return_Result' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:186]
WARNING: [Synth 8-3848] Net alu_z in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:129]
WARNING: [Synth 8-3848] Net LED_out in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:130]
INFO: [Synth 8-6155] done synthesizing module 'main' (11#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:125]
WARNING: [Synth 8-689] width (8) of port connection 'Result' does not match port width (4) of module 'main' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:40]
WARNING: [Synth 8-350] instance 'nolabel_line40' of module 'main' requires 5 connections, but only 3 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:70]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:95]
WARNING: [Synth 8-3848] Net alu_z in module/entity main_module does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'main_module' (12#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:23]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port MemWrite
WARNING: [Synth 8-3331] design Control_Unit has unconnected port ResultSrc
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[6]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[5]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[4]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[3]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[2]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[1]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[0]
WARNING: [Synth 8-3331] design main has unconnected port alu_z
WARNING: [Synth 8-3331] design main has unconnected port LED_out[6]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[5]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[4]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[3]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[2]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[1]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[0]
WARNING: [Synth 8-3331] design main_module has unconnected port alu_z
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1413.145 ; gain = 6.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1413.645 ; gain = 6.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1413.645 ; gain = 6.633
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1426.238 ; gain = 19.227
set_property IOSTANDARD LVCMOS33 [get_ports [list {Anode_Activate[7]} {Anode_Activate[6]} {Anode_Activate[5]} {Anode_Activate[4]} {Anode_Activate[3]} {Anode_Activate[2]} {Anode_Activate[1]} {Anode_Activate[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out[6]} {LED_out[5]} {LED_out[4]} {LED_out[3]} {LED_out[2]} {LED_out[1]} {LED_out[0]}]]
place_ports {Anode_Activate[7]} U13
place_ports {Anode_Activate[6]} K2
place_ports {Anode_Activate[5]} T14
place_ports {Anode_Activate[4]} P14
place_ports {Anode_Activate[3]} J14
place_ports {Anode_Activate[2]} T9
place_ports {Anode_Activate[1]} J18
place_ports {Anode_Activate[0]} J17
place_ports {LED_out[6]} T10
place_ports {LED_out[5]} R10
place_ports {LED_out[4]} K16
place_ports {LED_out[3]} K13
place_ports {LED_out[2]} P15
place_ports {LED_out[1]} T11
place_ports {LED_out[0]} L18
place_ports clk E3
reset_run synth_1
file mkdir {C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new}
close [ open {C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc}}
set_property target_constrs_file {C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc} [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -jobs 2
[Mon Oct 25 14:29:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/synth_1/runme.log
[Mon Oct 25 14:29:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list alu_z]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 2
[Mon Oct 25 14:31:55 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Oct 25 14:34:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ali/Documents/Online -notrace
couldn't read file "C:/Users/Ali/Documents/Online": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 25 14:42:48 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1426.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source testbench.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1426.238 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_module' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:523]
	Parameter DIVISOR bound to: 28'b0000000000011000011010100000 
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (1#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:523]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:125]
INFO: [Synth 8-6157] synthesizing module 'Instruction_fetch' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:266]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_fetch' (2#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:255]
WARNING: [Synth 8-350] instance 'B1' of module 'Instruction_fetch' requires 8 connections, but only 7 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:156]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:349]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:363]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:357]
WARNING: [Synth 8-3848] Net MemWrite in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:350]
WARNING: [Synth 8-3848] Net ResultSrc in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:350]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (3#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:349]
WARNING: [Synth 8-350] instance 'B2' of module 'Control_Unit' requires 12 connections, but only 9 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:160]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:489]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:493]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:489]
INFO: [Synth 8-6157] synthesizing module 'address_generator' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:197]
INFO: [Synth 8-6155] done synthesizing module 'address_generator' (5#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:197]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:233]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:237]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (6#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:233]
INFO: [Synth 8-6157] synthesizing module 'ALU_2nd_operand_mux' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:511]
INFO: [Synth 8-6155] done synthesizing module 'ALU_2nd_operand_mux' (7#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:511]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:324]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:324]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:428]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:446]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:428]
WARNING: [Synth 8-350] instance 'B8' of module 'ALU' requires 7 connections, but only 6 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:184]
INFO: [Synth 8-6157] synthesizing module 'Return_Result' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:542]
INFO: [Synth 8-6155] done synthesizing module 'Return_Result' (10#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:542]
WARNING: [Synth 8-689] width (4) of port connection 'Result' does not match port width (32) of module 'Return_Result' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:186]
WARNING: [Synth 8-3848] Net alu_z in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:129]
WARNING: [Synth 8-3848] Net LED_out in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:130]
INFO: [Synth 8-6155] done synthesizing module 'main' (11#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:125]
WARNING: [Synth 8-689] width (8) of port connection 'Result' does not match port width (4) of module 'main' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:40]
WARNING: [Synth 8-350] instance 'nolabel_line40' of module 'main' requires 5 connections, but only 3 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:70]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:95]
INFO: [Synth 8-6155] done synthesizing module 'main_module' (12#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:23]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port MemWrite
WARNING: [Synth 8-3331] design Control_Unit has unconnected port ResultSrc
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[6]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[5]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[4]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[3]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[2]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[1]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[0]
WARNING: [Synth 8-3331] design main has unconnected port alu_z
WARNING: [Synth 8-3331] design main has unconnected port LED_out[6]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[5]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[4]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[3]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[2]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[1]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1453.594 ; gain = 27.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1453.594 ; gain = 27.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1453.594 ; gain = 27.355
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'alu_z'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1467.195 ; gain = 40.957
place_ports rst N17
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/synth_1

save_constraints
launch_runs impl_1 -jobs 2
[Mon Oct 25 14:44:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/synth_1/runme.log
[Mon Oct 25 14:44:23 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Oct 25 14:47:18 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3248A
set_property PROGRAM.FILE {C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/impl_1/main_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/impl_1/main_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <clkdiv> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <main> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3248A
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <clkdiv> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <main> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:39]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <main> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 7 for port LED_out [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:40]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2064.719 ; gain = 2.367
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port LED_out [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:40]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2066.895 ; gain = 0.465
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port LED_out [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:40]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:186]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.527 ; gain = 0.195
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:79]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2076.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:79]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2076.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port LED_out [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:40]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2076.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port LED_out [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:40]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port Result [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2076.281 ; gain = 0.098
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2115.293 ; gain = 39.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_module' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:528]
	Parameter DIVISOR bound to: 28'b0000000000011000011010100000 
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (1#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:528]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:125]
INFO: [Synth 8-6157] synthesizing module 'Instruction_fetch' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:271]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_fetch' (2#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:260]
WARNING: [Synth 8-350] instance 'B1' of module 'Instruction_fetch' requires 8 connections, but only 7 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:156]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:354]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:368]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:362]
WARNING: [Synth 8-3848] Net MemWrite in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:355]
WARNING: [Synth 8-3848] Net ResultSrc in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:355]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (3#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:354]
WARNING: [Synth 8-350] instance 'B2' of module 'Control_Unit' requires 12 connections, but only 9 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:160]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:494]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:498]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:494]
INFO: [Synth 8-6157] synthesizing module 'address_generator' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:197]
INFO: [Synth 8-6155] done synthesizing module 'address_generator' (5#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:197]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:238]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:242]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (6#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:238]
INFO: [Synth 8-6157] synthesizing module 'ALU_2nd_operand_mux' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:516]
INFO: [Synth 8-6155] done synthesizing module 'ALU_2nd_operand_mux' (7#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:516]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:329]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:329]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:433]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:451]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:433]
WARNING: [Synth 8-350] instance 'B8' of module 'ALU' requires 7 connections, but only 6 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:184]
INFO: [Synth 8-6157] synthesizing module 'Return_Result' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:547]
INFO: [Synth 8-6155] done synthesizing module 'Return_Result' (10#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:547]
WARNING: [Synth 8-689] width (4) of port connection 'Result' does not match port width (8) of module 'Return_Result' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:186]
WARNING: [Synth 8-3848] Net alu_z in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:129]
WARNING: [Synth 8-3848] Net LED_out in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:130]
INFO: [Synth 8-6155] done synthesizing module 'main' (11#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:125]
WARNING: [Synth 8-689] width (8) of port connection 'Result' does not match port width (4) of module 'main' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:40]
WARNING: [Synth 8-350] instance 'f4' of module 'main' requires 5 connections, but only 3 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:70]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:95]
INFO: [Synth 8-6155] done synthesizing module 'main_module' (12#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:23]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[31]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[30]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[29]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[28]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[27]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[26]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[25]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[24]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[23]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[22]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[21]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[20]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[19]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[18]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[17]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[16]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[15]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[14]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[13]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[12]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[11]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[10]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[9]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[8]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port MemWrite
WARNING: [Synth 8-3331] design Control_Unit has unconnected port ResultSrc
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[6]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[5]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[4]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[3]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[2]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[1]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[0]
WARNING: [Synth 8-3331] design main has unconnected port alu_z
WARNING: [Synth 8-3331] design main has unconnected port LED_out[6]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[5]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[4]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[3]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[2]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[1]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2152.754 ; gain = 76.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2152.754 ; gain = 76.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2152.754 ; gain = 76.473
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'alu_z'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2172.059 ; gain = 95.777
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Finished Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port LED_out [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2201.582 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2201.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_module' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:528]
	Parameter DIVISOR bound to: 28'b0000000000011000011010100000 
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (1#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:528]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:125]
INFO: [Synth 8-6157] synthesizing module 'Instruction_fetch' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:271]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_fetch' (2#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:260]
WARNING: [Synth 8-350] instance 'B1' of module 'Instruction_fetch' requires 8 connections, but only 7 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:156]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:354]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:368]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:362]
WARNING: [Synth 8-3848] Net MemWrite in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:355]
WARNING: [Synth 8-3848] Net ResultSrc in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:355]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (3#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:354]
WARNING: [Synth 8-350] instance 'B2' of module 'Control_Unit' requires 12 connections, but only 9 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:160]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:494]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:498]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:494]
INFO: [Synth 8-6157] synthesizing module 'address_generator' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:197]
INFO: [Synth 8-6155] done synthesizing module 'address_generator' (5#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:197]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:238]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:242]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (6#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:238]
INFO: [Synth 8-6157] synthesizing module 'ALU_2nd_operand_mux' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:516]
INFO: [Synth 8-6155] done synthesizing module 'ALU_2nd_operand_mux' (7#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:516]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:329]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:329]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:433]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:451]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:433]
WARNING: [Synth 8-350] instance 'B8' of module 'ALU' requires 7 connections, but only 6 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:184]
INFO: [Synth 8-6157] synthesizing module 'Return_Result' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:547]
INFO: [Synth 8-6155] done synthesizing module 'Return_Result' (10#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:547]
WARNING: [Synth 8-3848] Net alu_z in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:129]
WARNING: [Synth 8-3848] Net LED_out in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:130]
INFO: [Synth 8-6155] done synthesizing module 'main' (11#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:125]
WARNING: [Synth 8-350] instance 'f4' of module 'main' requires 5 connections, but only 3 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:70]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:95]
INFO: [Synth 8-6155] done synthesizing module 'main_module' (12#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:23]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[31]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[30]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[29]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[28]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[27]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[26]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[25]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[24]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[23]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[22]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[21]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[20]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[19]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[18]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[17]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[16]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[15]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[14]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[13]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[12]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[11]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[10]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[9]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[8]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port MemWrite
WARNING: [Synth 8-3331] design Control_Unit has unconnected port ResultSrc
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[6]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[5]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[4]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[3]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[2]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[1]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[0]
WARNING: [Synth 8-3331] design main has unconnected port alu_z
WARNING: [Synth 8-3331] design main has unconnected port LED_out[6]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[5]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[4]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[3]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[2]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[1]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2201.582 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2201.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2201.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Finished Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2249.766 ; gain = 48.184
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port LED_out [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2249.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port LED_out [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2249.766 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port LED_out [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2249.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port LED_out [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2249.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2249.766 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2249.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_module' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:125]
INFO: [Synth 8-6157] synthesizing module 'Instruction_fetch' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:271]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_fetch' (1#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:260]
WARNING: [Synth 8-350] instance 'B1' of module 'Instruction_fetch' requires 8 connections, but only 7 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:156]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:354]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:368]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:362]
WARNING: [Synth 8-3848] Net MemWrite in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:355]
WARNING: [Synth 8-3848] Net ResultSrc in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:355]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (2#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:354]
WARNING: [Synth 8-350] instance 'B2' of module 'Control_Unit' requires 12 connections, but only 9 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:160]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:494]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:498]
INFO: [Synth 8-6155] done synthesizing module 'extend' (3#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:494]
INFO: [Synth 8-6157] synthesizing module 'address_generator' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:197]
INFO: [Synth 8-6155] done synthesizing module 'address_generator' (4#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:197]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:238]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:242]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (5#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:238]
INFO: [Synth 8-6157] synthesizing module 'ALU_2nd_operand_mux' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:516]
INFO: [Synth 8-6155] done synthesizing module 'ALU_2nd_operand_mux' (6#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:516]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:329]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:329]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:433]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:451]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:433]
WARNING: [Synth 8-350] instance 'B8' of module 'ALU' requires 7 connections, but only 6 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:184]
INFO: [Synth 8-6157] synthesizing module 'Return_Result' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:547]
INFO: [Synth 8-6155] done synthesizing module 'Return_Result' (9#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:547]
WARNING: [Synth 8-3848] Net alu_z in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:129]
WARNING: [Synth 8-3848] Net LED_out in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:130]
INFO: [Synth 8-6155] done synthesizing module 'main' (10#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:125]
WARNING: [Synth 8-350] instance 'f4' of module 'main' requires 5 connections, but only 3 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:70]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:95]
INFO: [Synth 8-6155] done synthesizing module 'main_module' (11#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:23]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[31]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[30]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[29]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[28]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[27]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[26]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[25]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[24]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[23]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[22]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[21]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[20]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[19]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[18]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[17]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[16]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[15]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[14]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[13]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[12]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[11]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[10]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[9]
WARNING: [Synth 8-3331] design Return_Result has unconnected port Port_A[8]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port MemWrite
WARNING: [Synth 8-3331] design Control_Unit has unconnected port ResultSrc
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[6]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[5]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[4]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[3]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[2]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[1]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[0]
WARNING: [Synth 8-3331] design main has unconnected port alu_z
WARNING: [Synth 8-3331] design main has unconnected port LED_out[6]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[5]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[4]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[3]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[2]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[1]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2249.766 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2249.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2249.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Finished Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.285 ; gain = 7.520
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port LED_out [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.285 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port LED_out [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.285 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.285 ; gain = 0.000
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2257.285 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.285 ; gain = 0.000
run 10 ms
run 10 ms
run 10 ms
run 10 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.285 ; gain = 0.000
run 10 ms
run 10 ms
run 10 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2257.285 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.285 ; gain = 0.000
run 10 ms
run 10 ms
run 10 ms
run 10 s
run: Time (s): cpu = 00:00:50 ; elapsed = 00:00:44 . Memory (MB): peak = 2257.285 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.285 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Oct 25 15:47:30 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/synth_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3248A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module ALU_2nd_operand_mux
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module Return_Result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d69221c9815f4f1ca8c9a52385972f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port LED_out [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sim_1/new/Testbench.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.address_generator
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.ALU_2nd_operand_mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Return_Result
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2257.285 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2257.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_module' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:123]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:225]
INFO: [Synth 8-6157] synthesizing module 'Instruction_fetch' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:360]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:371]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_fetch' (1#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:360]
WARNING: [Synth 8-350] instance 'B1' of module 'Instruction_fetch' requires 8 connections, but only 7 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:256]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:454]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:468]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:462]
WARNING: [Synth 8-3848] Net MemWrite in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:455]
WARNING: [Synth 8-3848] Net ResultSrc in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:455]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (2#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:454]
WARNING: [Synth 8-350] instance 'B2' of module 'Control_Unit' requires 12 connections, but only 9 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:260]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:594]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:598]
INFO: [Synth 8-6155] done synthesizing module 'extend' (3#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:594]
INFO: [Synth 8-6157] synthesizing module 'address_generator' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:297]
INFO: [Synth 8-6155] done synthesizing module 'address_generator' (4#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:297]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:338]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:342]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (5#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:338]
INFO: [Synth 8-6157] synthesizing module 'ALU_2nd_operand_mux' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:616]
INFO: [Synth 8-6155] done synthesizing module 'ALU_2nd_operand_mux' (6#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:616]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:429]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:429]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:533]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:551]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:533]
WARNING: [Synth 8-350] instance 'B8' of module 'ALU' requires 7 connections, but only 6 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:284]
INFO: [Synth 8-6157] synthesizing module 'Return_Result' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:647]
INFO: [Synth 8-6155] done synthesizing module 'Return_Result' (9#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:647]
WARNING: [Synth 8-3848] Net alu_z in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:229]
WARNING: [Synth 8-3848] Net LED_out in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:230]
INFO: [Synth 8-6155] done synthesizing module 'main' (10#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:225]
WARNING: [Synth 8-350] instance 'my_main' of module 'main' requires 5 connections, but only 3 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:131]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:170]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:195]
WARNING: [Synth 8-3848] Net alu_z in module/entity main_module does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:125]
INFO: [Synth 8-6155] done synthesizing module 'main_module' (11#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:123]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port MemWrite
WARNING: [Synth 8-3331] design Control_Unit has unconnected port ResultSrc
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[6]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[5]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[4]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[3]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[2]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[1]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[0]
WARNING: [Synth 8-3331] design main has unconnected port alu_z
WARNING: [Synth 8-3331] design main has unconnected port LED_out[6]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[5]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[4]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[3]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[2]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[1]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[0]
WARNING: [Synth 8-3331] design main_module has unconnected port alu_z
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2257.285 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2257.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2257.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Finished Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2278.055 ; gain = 20.770
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Oct 25 15:55:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/synth_1/runme.log
[Mon Oct 25 15:55:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Mon Oct 25 15:58:29 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list alu_z]]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2278.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_module' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:123]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:225]
INFO: [Synth 8-6157] synthesizing module 'Instruction_fetch' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:360]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:371]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_fetch' (1#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:360]
WARNING: [Synth 8-350] instance 'B1' of module 'Instruction_fetch' requires 8 connections, but only 7 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:256]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:454]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:468]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:462]
WARNING: [Synth 8-3848] Net MemWrite in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:455]
WARNING: [Synth 8-3848] Net ResultSrc in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:455]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (2#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:454]
WARNING: [Synth 8-350] instance 'B2' of module 'Control_Unit' requires 12 connections, but only 9 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:260]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:594]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:598]
INFO: [Synth 8-6155] done synthesizing module 'extend' (3#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:594]
INFO: [Synth 8-6157] synthesizing module 'address_generator' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:297]
INFO: [Synth 8-6155] done synthesizing module 'address_generator' (4#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:297]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:338]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:342]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (5#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:338]
INFO: [Synth 8-6157] synthesizing module 'ALU_2nd_operand_mux' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:616]
INFO: [Synth 8-6155] done synthesizing module 'ALU_2nd_operand_mux' (6#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:616]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:429]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:429]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:533]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:551]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:533]
WARNING: [Synth 8-350] instance 'B8' of module 'ALU' requires 7 connections, but only 6 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:284]
INFO: [Synth 8-6157] synthesizing module 'Return_Result' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:647]
INFO: [Synth 8-6155] done synthesizing module 'Return_Result' (9#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:647]
WARNING: [Synth 8-3848] Net alu_z in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:229]
WARNING: [Synth 8-3848] Net LED_out in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:230]
INFO: [Synth 8-6155] done synthesizing module 'main' (10#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:225]
WARNING: [Synth 8-350] instance 'my_main' of module 'main' requires 5 connections, but only 3 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:131]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:170]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:195]
INFO: [Synth 8-6155] done synthesizing module 'main_module' (11#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:123]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port MemWrite
WARNING: [Synth 8-3331] design Control_Unit has unconnected port ResultSrc
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[6]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[5]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[4]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[3]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[2]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[1]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[0]
WARNING: [Synth 8-3331] design main has unconnected port alu_z
WARNING: [Synth 8-3331] design main has unconnected port LED_out[6]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[5]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[4]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[3]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[2]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[1]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2278.055 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2278.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2278.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Finished Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2284.727 ; gain = 6.672
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Oct 25 15:59:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/synth_1/runme.log
[Mon Oct 25 15:59:56 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3248A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3248A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3248A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3248A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.runs/impl_1/main_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3248A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 25 16:05:04 2021...
