

================================================================
== Vivado HLS Report for 'Loop_Col_DCT_Loop_pr'
================================================================
* Date:           Wed Apr 20 16:15:29 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.40|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  121|  121|  121|  121|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop     |  120|  120|        15|          -|          -|     8|    no    |
        | + DCT_Outer_Loop  |   12|   12|         6|          1|          1|     8|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      8|      -|      -|
|Expression       |        -|      -|    155|    133|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        0|      -|    127|     16|
|Multiplexer      |        -|      -|      -|     72|
|Register         |        -|      -|    737|     64|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      8|   1019|    285|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     10|      2|      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +----------------------------+----------------------+--------------+
    |          Instance          |        Module        |  Expression  |
    +----------------------------+----------------------+--------------+
    |dct_mac_muladd_16dEe_x_U18  |dct_mac_muladd_16dEe  | i0 + i1 * i2 |
    |dct_mac_muladd_16dEe_x_U20  |dct_mac_muladd_16dEe  | i0 + i1 * i2 |
    |dct_mac_muladd_16dEe_x_U21  |dct_mac_muladd_16dEe  | i0 + i1 * i2 |
    |dct_mac_muladd_16dEe_x_U22  |dct_mac_muladd_16dEe  | i0 + i1 * i2 |
    |dct_mac_muladd_16eOg_x_U19  |dct_mac_muladd_16eOg  | i0 + i1 * i2 |
    |dct_mul_mul_16s_1cud_x_U15  |dct_mul_mul_16s_1cud  |    i0 * i1   |
    |dct_mul_mul_16s_1cud_x_U16  |dct_mul_mul_16s_1cud  |    i0 * i1   |
    |dct_mul_mul_16s_1cud_x_U17  |dct_mul_mul_16s_1cud  |    i0 * i1   |
    +----------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |dct_coeff_table_U  |Loop_Row_DCT_Loopbkb  |        0|  127|  16|     8|  127|     1|         1016|
    +-------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |Total              |                      |        0|  127|  16|     8|  127|     1|         1016|
    +-------------------+----------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |i_fu_173_p2              |     +    |      0|  17|   9|           4|           1|
    |k_fu_202_p2              |     +    |      0|  17|   9|           4|           1|
    |tmp3_fu_418_p2           |     +    |      0|  92|  34|          29|          29|
    |tmp_6_fu_217_p2          |     +    |      0|  29|  13|           8|           8|
    |tmp_9_i_fu_426_p2        |     +    |      0|   0|  29|          29|          29|
    |tmp_fu_422_p2            |     +    |      0|   0|  29|          29|          29|
    |tmp_5_fu_167_p2          |   icmp   |      0|   0|   2|           4|           5|
    |tmp_i_fu_196_p2          |   icmp   |      0|   0|   2|           4|           5|
    |ap_block_state1          |    or    |      0|   0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|   2|           1|           2|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0| 155| 133|         114|         112|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5  |   9|          2|    1|          2|
    |i_2_i_reg_145            |   9|          2|    4|          8|
    |k_i_reg_156              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         15|   12|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_11_i_reg_569  |  16|   0|   16|          0|
    |ap_reg_pp0_iter2_tmp_12_i_reg_574  |  16|   0|   16|          0|
    |ap_reg_pp0_iter2_tmp_15_i_reg_589  |  16|   0|   16|          0|
    |ap_reg_pp0_iter2_tmp_16_i_reg_594  |  16|   0|   16|          0|
    |ap_reg_pp0_iter2_tmp_6_i_reg_549   |  16|   0|   16|          0|
    |ap_reg_pp0_iter2_tmp_7_i_reg_554   |  16|   0|   16|          0|
    |col_inbuf_addr_reg_515             |   3|   0|    3|          0|
    |i_2_i_reg_145                      |   4|   0|    4|          0|
    |i_reg_505                          |   4|   0|    4|          0|
    |k_i_reg_156                        |   4|   0|    4|          0|
    |tmp1_reg_639                       |  29|   0|   29|          0|
    |tmp2_reg_644                       |  29|   0|   29|          0|
    |tmp3_reg_649                       |  29|   0|   29|          0|
    |tmp5_reg_634                       |  29|   0|   29|          0|
    |tmp_10_i_reg_564                   |  16|   0|   16|          0|
    |tmp_11_i_reg_569                   |  16|   0|   16|          0|
    |tmp_12_i_reg_574                   |  16|   0|   16|          0|
    |tmp_13_i_reg_579                   |  16|   0|   16|          0|
    |tmp_14_i_reg_584                   |  16|   0|   16|          0|
    |tmp_15_i_reg_589                   |  16|   0|   16|          0|
    |tmp_16_i_reg_594                   |  16|   0|   16|          0|
    |tmp_17_i_reg_599                   |  16|   0|   16|          0|
    |tmp_18_i_reg_604                   |  16|   0|   16|          0|
    |tmp_19_cast_reg_510                |   4|   0|    8|          4|
    |tmp_1_i_reg_654                    |  16|   0|   16|          0|
    |tmp_20_i_reg_614                   |  16|   0|   16|          0|
    |tmp_2_reg_609                      |  15|   0|   15|          0|
    |tmp_3_2_i_reg_624                  |  29|   0|   29|          0|
    |tmp_3_4_i_reg_629                  |  29|   0|   29|          0|
    |tmp_3_i_reg_619                    |  29|   0|   29|          0|
    |tmp_51_reg_539                     |  16|   0|   16|          0|
    |tmp_52_reg_544                     |  16|   0|   16|          0|
    |tmp_6_i_reg_549                    |  16|   0|   16|          0|
    |tmp_6_reg_529                      |   8|   0|    8|          0|
    |tmp_7_i_reg_554                    |  16|   0|   16|          0|
    |tmp_8_i_reg_559                    |  16|   0|   16|          0|
    |tmp_i_reg_520                      |   1|   0|    1|          0|
    |tmp_6_reg_529                      |  64|  32|    8|          0|
    |tmp_i_reg_520                      |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 737|  64|  622|          4|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_done                | out |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|col_inbuf_address0     | out |    3|  ap_memory |       col_inbuf      |     array    |
|col_inbuf_ce0          | out |    1|  ap_memory |       col_inbuf      |     array    |
|col_inbuf_q0           |  in |  128|  ap_memory |       col_inbuf      |     array    |
|col_outbuf_i_address0  | out |    6|  ap_memory |     col_outbuf_i     |     array    |
|col_outbuf_i_ce0       | out |    1|  ap_memory |     col_outbuf_i     |     array    |
|col_outbuf_i_we0       | out |    1|  ap_memory |     col_outbuf_i     |     array    |
|col_outbuf_i_d0        | out |   16|  ap_memory |     col_outbuf_i     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

