INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.srcs/sources_1/new/CXK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CXK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.srcs/sources_1/new/Expander.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expander
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.srcs/sources_1/new/PCctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.srcs/sources_1/new/led_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.srcs/sources_1/new/seg_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.srcs/sources_1/new/main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.srcs/sim_1/new/empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module empty
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/materials/Pico/VivadoSaving/CPU/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
