// extra memory base address
// extra memory is SRAM if running from DDR or DDR if running from SRAM
#define EXTRA_BASE (1 << IOB_SOC_E)

// boot controller base address
#define BOOTCTR_BASE (1 << IOB_SOC_B)
