Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 08deeb49691b48cea773850ad0abb475 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot sim_sccb1_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.sim_sccb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "sim_sccb1_time_impl.sdf", for root module "sim_sccb1/top1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "sim_sccb1_time_impl.sdf", for root module "sim_sccb1/top1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.cam_reg_config
Compiling module xil_defaultlib.clk_div
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.sccb_interface
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_sccb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_sccb1_time_impl
