Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Oct 31 11:01:39 2023
| Host         : Albertine running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test1_timing_summary_routed.rpt -pb test1_timing_summary_routed.pb -rpx test1_timing_summary_routed.rpx -warn_on_violation
| Design       : test1
| Device       : 7a12t-cpg238
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (8)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: i_A (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            o_data1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.028ns  (logic 2.643ns (65.628%)  route 1.384ns (34.372%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           LDCE                         0.000     0.000 r  data1_reg[0]/G
    SLICE_X0Y7           LDCE (EnToQ_ldce_G_Q)        0.423     0.423 r  data1_reg[0]/Q
                         net (fo=1, routed)           1.384     1.807    o_data1_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         2.220     4.028 r  o_data1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.028    o_data1[0]
    P17                                                               r  o_data1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            o_data1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.005ns  (logic 2.652ns (66.221%)  route 1.353ns (33.779%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          LDCE                         0.000     0.000 r  data1_reg[2]/G
    SLICE_X0Y10          LDCE (EnToQ_ldce_G_Q)        0.423     0.423 r  data1_reg[2]/Q
                         net (fo=1, routed)           1.353     1.776    o_data1_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         2.229     4.005 r  o_data1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.005    o_data1[2]
    U19                                                               r  o_data1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            o_data1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.991ns  (logic 2.645ns (66.267%)  route 1.346ns (33.733%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          LDCE                         0.000     0.000 r  data1_reg[1]/G
    SLICE_X0Y10          LDCE (EnToQ_ldce_G_Q)        0.423     0.423 r  data1_reg[1]/Q
                         net (fo=1, routed)           1.346     1.769    o_data1_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         2.222     3.991 r  o_data1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.991    o_data1[1]
    V19                                                               r  o_data1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            o_data1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.990ns  (logic 2.637ns (66.095%)  route 1.353ns (33.905%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          LDCE                         0.000     0.000 r  data1_reg[4]/G
    SLICE_X0Y12          LDCE (EnToQ_ldce_G_Q)        0.423     0.423 r  data1_reg[4]/Q
                         net (fo=1, routed)           1.353     1.776    o_data1_OBUF[4]
    R19                  OBUF (Prop_obuf_I_O)         2.214     3.990 r  o_data1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.990    o_data1[4]
    R19                                                               r  o_data1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            o_data1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.988ns  (logic 2.641ns (66.240%)  route 1.346ns (33.760%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          LDCE                         0.000     0.000 r  data1_reg[6]/G
    SLICE_X0Y15          LDCE (EnToQ_ldce_G_Q)        0.423     0.423 r  data1_reg[6]/Q
                         net (fo=1, routed)           1.346     1.769    o_data1_OBUF[6]
    N17                  OBUF (Prop_obuf_I_O)         2.218     3.988 r  o_data1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.988    o_data1[6]
    N17                                                               r  o_data1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            o_data1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.986ns  (logic 2.640ns (66.225%)  route 1.346ns (33.775%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          LDCE                         0.000     0.000 r  data1_reg[3]/G
    SLICE_X0Y12          LDCE (EnToQ_ldce_G_Q)        0.423     0.423 r  data1_reg[3]/Q
                         net (fo=1, routed)           1.346     1.769    o_data1_OBUF[3]
    T19                  OBUF (Prop_obuf_I_O)         2.217     3.986 r  o_data1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.986    o_data1[3]
    T19                                                               r  o_data1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            o_data1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.870ns  (logic 2.637ns (68.139%)  route 1.233ns (31.861%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          LDCE                         0.000     0.000 r  data1_reg[5]/G
    SLICE_X0Y17          LDCE (EnToQ_ldce_G_Q)        0.423     0.423 r  data1_reg[5]/Q
                         net (fo=1, routed)           1.233     1.656    o_data1_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         2.214     3.870 r  o_data1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.870    o_data1[5]
    P18                                                               r  o_data1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            o_data1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.835ns  (logic 2.632ns (68.618%)  route 1.204ns (31.382%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          LDCE                         0.000     0.000 r  data1_reg[7]/G
    SLICE_X0Y21          LDCE (EnToQ_ldce_G_Q)        0.423     0.423 r  data1_reg[7]/Q
                         net (fo=1, routed)           1.204     1.627    o_data1_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         2.209     3.835 r  o_data1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.835    o_data1[7]
    P19                                                               r  o_data1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            o_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.835ns  (logic 2.640ns (68.836%)  route 1.195ns (31.164%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  data_reg[6]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.417     0.417 r  data_reg[6]/Q
                         net (fo=1, routed)           1.195     1.612    o_data_OBUF[6]
    T17                  OBUF (Prop_obuf_I_O)         2.223     3.835 r  o_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.835    o_data[6]
    T17                                                               r  o_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            o_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.833ns  (logic 2.637ns (68.816%)  route 1.195ns (31.184%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           LDCE                         0.000     0.000 r  data_reg[2]/G
    SLICE_X0Y9           LDCE (EnToQ_ldce_G_Q)        0.417     0.417 r  data_reg[2]/Q
                         net (fo=1, routed)           1.195     1.612    o_data_OBUF[2]
    W17                  OBUF (Prop_obuf_I_O)         2.220     3.833 r  o_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.833    o_data[2]
    W17                                                               r  o_data[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_data[7]
                            (input port)
  Destination:            data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.151ns (26.685%)  route 0.414ns (73.315%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_data[7] (IN)
                         net (fo=0)                   0.000     0.000    i_data[7]
    V17                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  i_data_IBUF[7]_inst/O
                         net (fo=2, routed)           0.414     0.565    i_data_IBUF[7]
    SLICE_X1Y15          LDCE                                         r  data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data[0]
                            (input port)
  Destination:            data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.150ns (26.091%)  route 0.424ns (73.909%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  i_data[0] (IN)
                         net (fo=0)                   0.000     0.000    i_data[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.150     0.150 r  i_data_IBUF[0]_inst/O
                         net (fo=2, routed)           0.424     0.573    i_data_IBUF[0]
    SLICE_X1Y7           LDCE                                         r  data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data[0]
                            (input port)
  Destination:            data1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.150ns (25.887%)  route 0.428ns (74.113%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  i_data[0] (IN)
                         net (fo=0)                   0.000     0.000    i_data[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.150     0.150 r  i_data_IBUF[0]_inst/O
                         net (fo=2, routed)           0.428     0.578    i_data_IBUF[0]
    SLICE_X0Y7           LDCE                                         r  data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data[5]
                            (input port)
  Destination:            data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.147ns (25.208%)  route 0.437ns (74.792%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  i_data[5] (IN)
                         net (fo=0)                   0.000     0.000    i_data[5]
    U16                  IBUF (Prop_ibuf_I_O)         0.147     0.147 r  i_data_IBUF[5]_inst/O
                         net (fo=2, routed)           0.437     0.584    i_data_IBUF[5]
    SLICE_X0Y13          LDCE                                         r  data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data[3]
                            (input port)
  Destination:            data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.159ns (26.718%)  route 0.437ns (73.282%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i_data[3] (IN)
                         net (fo=0)                   0.000     0.000    i_data[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.159     0.159 r  i_data_IBUF[3]_inst/O
                         net (fo=2, routed)           0.437     0.596    i_data_IBUF[3]
    SLICE_X0Y11          LDCE                                         r  data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data[1]
                            (input port)
  Destination:            data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.161ns (26.971%)  route 0.437ns (73.029%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  i_data[1] (IN)
                         net (fo=0)                   0.000     0.000    i_data[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  i_data_IBUF[1]_inst/O
                         net (fo=2, routed)           0.437     0.598    i_data_IBUF[1]
    SLICE_X0Y9           LDCE                                         r  data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data[6]
                            (input port)
  Destination:            data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.150ns (24.001%)  route 0.476ns (75.999%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  i_data[6] (IN)
                         net (fo=0)                   0.000     0.000    i_data[6]
    U15                  IBUF (Prop_ibuf_I_O)         0.150     0.150 r  i_data_IBUF[6]_inst/O
                         net (fo=2, routed)           0.476     0.627    i_data_IBUF[6]
    SLICE_X0Y13          LDCE                                         r  data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data[4]
                            (input port)
  Destination:            data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.153ns (24.286%)  route 0.476ns (75.714%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  i_data[4] (IN)
                         net (fo=0)                   0.000     0.000    i_data[4]
    V14                  IBUF (Prop_ibuf_I_O)         0.153     0.153 r  i_data_IBUF[4]_inst/O
                         net (fo=2, routed)           0.476     0.629    i_data_IBUF[4]
    SLICE_X0Y11          LDCE                                         r  data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data[2]
                            (input port)
  Destination:            data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.161ns (25.239%)  route 0.476ns (74.761%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  i_data[2] (IN)
                         net (fo=0)                   0.000     0.000    i_data[2]
    W15                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  i_data_IBUF[2]_inst/O
                         net (fo=2, routed)           0.476     0.637    i_data_IBUF[2]
    SLICE_X0Y9           LDCE                                         r  data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_data[3]
                            (input port)
  Destination:            data1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.159ns (24.531%)  route 0.490ns (75.469%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i_data[3] (IN)
                         net (fo=0)                   0.000     0.000    i_data[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.159     0.159 r  i_data_IBUF[3]_inst/O
                         net (fo=2, routed)           0.490     0.649    i_data_IBUF[3]
    SLICE_X0Y12          LDCE                                         r  data1_reg[3]/D
  -------------------------------------------------------------------    -------------------





