;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	CMP @1, @7
	CMP 12, @101
	SUB 421, 1
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SPL 0, <-742
	SLT 611, 60
	SLT 611, 60
	SLT 611, 60
	SUB @171, 163
	DAT #611, #60
	DAT #611, #60
	SPL 421, 1
	SUB @171, 163
	SUB 12, @10
	ADD 210, 30
	ADD #129, 109
	MOV 611, 60
	CMP 12, @10
	SPL -9, @-12
	SUB @1, @7
	DAT #611, #60
	SUB @171, 163
	SUB @1, @7
	SUB @1, @7
	SUB @171, 163
	ADD #129, 109
	ADD #129, 109
	SLT #129, 109
	SPL -9, @-12
	SUB @1, @7
	MOV 210, 30
	SPL -9, @-12
	CMP @1, @7
	DJN -1, @-20
	CMP @1, @7
	MOV 210, 30
	DJN -1, @-60
	CMP #121, 1
	SUB #12, @0
	SUB 421, 1
	SUB 421, 1
	SUB 421, 1
