$date
	Thu Mar 16 21:59:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 1 ! CarryOut $end
$var wire 8 " ALU_Out [7:0] $end
$var reg 2 # A [1:0] $end
$var reg 4 $ ALU_Sel [3:0] $end
$var reg 2 % B [1:0] $end
$var integer 32 & i [31:0] $end
$scope module test_unit $end
$var wire 2 ' A [1:0] $end
$var wire 8 ( ALU_Out [7:0] $end
$var wire 4 ) ALU_Sel [3:0] $end
$var wire 2 * B [1:0] $end
$var wire 9 + tmp [8:0] $end
$var wire 1 ! CarryOut $end
$var reg 8 , ALU_Result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 ,
b100 +
b1 *
b1 )
b10 (
b11 '
b0 &
b1 %
b1 $
b11 #
b10 "
0!
$end
#20000
b11 "
b11 (
b11 ,
b10 $
b10 )
b1 &
#40000
b11 $
b11 )
b10 &
#60000
b110 "
b110 (
b110 ,
b100 $
b100 )
b11 &
#80000
b1 "
b1 (
b1 ,
b101 $
b101 )
b100 &
#100000
b11 "
b11 (
b11 ,
b110 $
b110 )
b101 &
#120000
b111 $
b111 )
b110 &
#140000
b1 "
b1 (
b1 ,
b1000 $
b1000 )
b111 &
#160000
b11 "
b11 (
b11 ,
b1001 $
b1001 )
b1000 &
#180000
b10 "
b10 (
b10 ,
b1010 $
b1010 )
b1001 &
#200000
b11111100 "
b11111100 (
b11111100 ,
b1011 $
b1011 )
b1010 &
#220000
b11111110 "
b11111110 (
b11111110 ,
b1100 $
b1100 )
b1011 &
#240000
b11111101 "
b11111101 (
b11111101 ,
b1101 $
b1101 )
b1100 &
#260000
b1 "
b1 (
b1 ,
b1110 $
b1110 )
b1101 &
#280000
b0 "
b0 (
b0 ,
b1111 $
b1111 )
b1110 &
#300000
b100 "
b100 (
b100 ,
b0 $
b0 )
b1111 &
#320000
b10000 &
