v 20150930 2
C 96400 50800 1 90 0 resistor.sym
{
T 96500 51500 5 10 1 1 0 0 1
refdes=RES
T 96500 51400 5 3 1 0 0 0 1
r=RS
}
N 96300 52300 96300 52100 4
N 96300 49800 96300 50000 4
N 97500 49900 96300 49900 4
N 97500 51000 96300 51000 4
N 96300 50900 96300 51200 4
N 97500 51000 97500 50800 4
T 94100 52500 8 10 1 1 0 0 1
architecture=SPICE Diode Model
T 97200 52500 8 10 1 1 0 0 1
entity=sp Diode
T 95900 50900 9 20 1 0 0 0 1
+
T 95900 49900 9 20 1 0 0 0 1
-
T 95800 50400 9 15 1 0 0 0 1
V
T 95900 50300 9 7 1 0 0 0 1
D
T 97800 50300 9 15 1 0 0 0 1
Q
T 96700 50300 9 7 1 0 0 0 1
D
T 98000 50200 9 7 1 0 0 0 1
D
T 96600 50400 9 15 1 0 0 0 1
I
T 96600 51700 9 10 1 0 0 6 1
R
T 96700 51700 9 10 1 0 0 4 1
s
C 97800 49500 1 90 0 sp_voltage_dependend_capacitor.sym
{
T 97600 50600 5 10 1 1 0 0 1
refdes=VD_CAP
T 98200 50500 5 3 1 0 0 0 1
v_init=?0.0
T 98200 50400 5 3 1 0 0 0 1
CJ0=CJ0
T 98200 50300 5 3 1 0 0 0 1
TT=TT
T 98200 50200 5 3 1 0 0 0 1
ISS=ISS
T 98200 49900 5 3 1 0 0 0 1
VT=VT
T 98200 50000 5 3 1 0 0 0 1
M=M
T 98200 50100 5 3 1 0 0 0 1
PB=PB
T 98200 49800 5 3 1 0 0 0 1
N=?1.0
}
C 96600 52100 1 90 0 port.sym
{
T 96300 52700 5 8 1 1 0 3 1
refdes=anode
}
C 96000 50000 1 270 0 port.sym
{
T 96300 49300 5 8 1 1 0 3 1
refdes=kathode
}
C 96100 51100 1 270 0 current_source.sym
{
T 96400 50700 5 10 1 1 0 0 1
refdes=CS1
T 96400 50100 5 3 1 0 0 0 1
ISS=ISS
T 96400 50000 5 3 1 0 0 0 1
VT=VT
T 96400 49900 5 3 1 0 0 0 1
N=N
T 96400 50200 5 3 1 0 0 0 1
architecture=?voltage_dependend
}
