Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\pcores\" "E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc7a100tcsg324-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" Line 2218: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" Line 2290: Net <microblaze_0_axi_periph_S_ARLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" Line 2301: Net <microblaze_0_axi_periph_S_AWLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" Line 2413: Net <pgassign12[0]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <xps_tft_0>.
    Set property "BOX_TYPE = user_black_box" for instance <xps_ps2_0>.
    Set property "BOX_TYPE = user_black_box" for instance <xps_mch_emc_0>.
    Set property "BOX_TYPE = user_black_box" for instance <reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <plb_v46_0>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_i_bram_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_debug_module>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_d_bram_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_bram_block>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_axi_periph>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_uartlite_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_timer_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_plbv46_bridge_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_intc_0>.
    Set property "BOX_TYPE = user_black_box" for instance <audio_ip_0>.
    Set property "BOX_TYPE = user_black_box" for instance <Dip>.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2599: Output port <Sl_DCRDBus> of the instance <xps_tft_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2599: Output port <TFT_DVI_DATA> of the instance <xps_tft_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2599: Output port <MD_error> of the instance <xps_tft_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2599: Output port <IP2INTC_Irpt> of the instance <xps_tft_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2599: Output port <Sl_DCRAck> of the instance <xps_tft_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2599: Output port <TFT_DE> of the instance <xps_tft_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2599: Output port <TFT_DPS> of the instance <xps_tft_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2599: Output port <TFT_VGA_CLK> of the instance <xps_tft_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2599: Output port <TFT_DVI_CLK_P> of the instance <xps_tft_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2599: Output port <TFT_DVI_CLK_N> of the instance <xps_tft_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2599: Output port <TFT_IIC_SCL_O> of the instance <xps_tft_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2599: Output port <TFT_IIC_SCL_T> of the instance <xps_tft_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2599: Output port <TFT_IIC_SDA_O> of the instance <xps_tft_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2599: Output port <TFT_IIC_SDA_T> of the instance <xps_tft_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2705: Output port <IP2INTC_Irpt_2> of the instance <xps_ps2_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2705: Output port <PS2_2_DATA_O> of the instance <xps_ps2_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2705: Output port <PS2_2_DATA_T> of the instance <xps_ps2_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2705: Output port <PS2_2_CLK_O> of the instance <xps_ps2_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2705: Output port <PS2_2_CLK_T> of the instance <xps_ps2_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH0_ReadData_Data> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH1_ReadData_Data> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH2_ReadData_Data> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH3_ReadData_Data> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <Mem_QWEN> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <Mem_CE> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH0_Access_Full> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH0_ReadData_Control> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH0_ReadData_Exists> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH1_Access_Full> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH1_ReadData_Control> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH1_ReadData_Exists> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH2_Access_Full> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH2_ReadData_Control> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH2_ReadData_Exists> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH3_Access_Full> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH3_ReadData_Control> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <MCH3_ReadData_Exists> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <Mem_RPN> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <Mem_ADV_LDN> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <Mem_LBON> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <Mem_CKEN> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2765: Output port <Mem_RNW> of the instance <xps_mch_emc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2859: Output port <Peripheral_aresetn> of the instance <reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2859: Output port <RstcPPCresetcore_0> of the instance <reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2859: Output port <RstcPPCresetchip_0> of the instance <reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2859: Output port <RstcPPCresetsys_0> of the instance <reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2859: Output port <RstcPPCresetcore_1> of the instance <reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2859: Output port <RstcPPCresetchip_1> of the instance <reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2859: Output port <RstcPPCresetsys_1> of the instance <reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_dcrDBus> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_SMRdErr> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_SMWrErr> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_SMBusy> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_SrdDBus> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_SrdWdAddr> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_Sssize> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_Rst> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_dcrAck> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_SaddrAck> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_SrdBTerm> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_SrdComp> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_SrdDAck> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_Srearbitrate> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_Swait> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_SwrBTerm> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_SwrComp> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <PLB_SwrDAck> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 2885: Output port <Bus_Error_Det> of the instance <plb_v46_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl1_DBus> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl2_DBus> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl3_DBus> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl1_Ready> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl1_Wait> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl1_UE> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl1_CE> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl2_Ready> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl2_Wait> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl2_UE> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl2_CE> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl3_Ready> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl3_Wait> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl3_UE> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Sl3_CE> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <Interrupt> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <UE> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <CE> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3015: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_i_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_SSize> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_rdDBus> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_rdWdAddr> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_MBusy> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_MWrErr> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_MRdErr> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_MIRQ> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_1> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_2> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_3> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_4> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_5> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_6> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_7> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_8> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_9> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_10> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_11> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_12> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_13> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_14> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_15> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_16> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_17> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_18> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_19> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_20> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_21> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_22> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_23> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_24> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_25> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_26> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_27> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_28> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_29> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_30> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Reg_En_31> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Interrupt> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_addrAck> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_wait> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_rearbitrate> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_wrDAck> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_wrComp> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_wrBTerm> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_rdDAck> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_rdComp> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Sl_rdBTerm> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_1> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_1> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_1> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_1> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_1> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_1> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_2> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_2> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_2> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_2> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_2> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_2> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_3> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_3> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_3> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_3> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_3> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_3> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_4> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_4> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_4> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_4> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_4> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_4> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_5> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_5> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_5> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_5> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_5> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_5> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_6> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_6> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_6> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_6> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_6> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_6> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_7> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_7> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_7> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_7> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_7> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_7> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_8> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_8> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_8> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_8> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_8> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_8> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_9> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_9> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_9> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_9> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_9> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_9> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_10> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_10> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_10> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_10> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_10> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_10> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_11> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_11> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_11> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_11> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_11> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_11> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_12> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_12> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_12> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_12> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_12> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_12> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_13> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_13> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_13> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_13> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_13> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_13> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_14> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_14> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_14> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_14> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_14> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_14> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_15> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_15> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_15> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_15> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_15> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_15> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_16> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_16> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_16> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_16> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_16> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_16> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_17> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_17> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_17> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_17> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_17> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_17> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_18> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_18> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_18> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_18> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_18> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_18> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_19> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_19> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_19> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_19> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_19> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_19> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_20> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_20> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_20> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_20> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_20> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_20> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_21> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_21> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_21> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_21> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_21> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_21> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_22> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_22> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_22> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_22> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_22> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_22> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_23> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_23> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_23> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_23> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_23> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_23> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_24> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_24> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_24> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_24> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_24> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_24> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_25> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_25> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_25> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_25> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_25> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_25> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_26> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_26> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_26> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_26> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_26> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_26> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_27> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_27> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_27> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_27> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_27> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_27> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_28> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_28> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_28> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_28> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_28> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_28> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_29> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_29> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_29> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_29> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_29> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_29> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_30> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_30> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_30> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_30> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_30> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_30> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Clk_31> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_TDI_31> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Capture_31> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Shift_31> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Update_31> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Dbg_Rst_31> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <bscan_tdi> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <bscan_reset> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <bscan_shift> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <bscan_update> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <bscan_capture> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <bscan_sel1> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <bscan_drck1> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <bscan_ext_tdo> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Ext_JTAG_DRCK> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Ext_JTAG_RESET> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Ext_JTAG_SEL> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Ext_JTAG_CAPTURE> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Ext_JTAG_SHIFT> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Ext_JTAG_UPDATE> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3163: Output port <Ext_JTAG_TDI> of the instance <microblaze_0_debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl1_DBus> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl2_DBus> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl3_DBus> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl1_Ready> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl1_Wait> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl1_UE> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl1_CE> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl2_Ready> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl2_Wait> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl2_UE> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl2_CE> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl3_Ready> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl3_Wait> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl3_UE> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Sl3_CE> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <Interrupt> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <UE> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <CE> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3512: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_d_bram_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <S_AXI_ARESET_OUT_N> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <S_AXI_BUSER> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <S_AXI_RUSER> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <M_AXI_AWLOCK> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <M_AXI_AWPROT> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <M_AXI_AWREGION> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <M_AXI_AWQOS> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <M_AXI_AWUSER> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <M_AXI_WID> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <M_AXI_WUSER> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <M_AXI_ARLOCK> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <M_AXI_ARCACHE> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <M_AXI_ARPROT> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <M_AXI_ARREGION> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <M_AXI_ARQOS> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <M_AXI_ARUSER> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AW_TRANS_SEQ> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AW_ARB_GRANT> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AR_TRANS_SEQ> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AR_ARB_GRANT> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AW_TRANS_QUAL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AW_ERROR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AW_TARGET> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AR_TRANS_QUAL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AR_ERROR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AR_TARGET> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_B_TRANS_SEQ> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_R_BEAT_CNT> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_R_TRANS_SEQ> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AW_ISSUING_CNT> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_AR_ISSUING_CNT> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_W_BEAT_CNT> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_W_TRANS_SEQ> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_BID_TARGET> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_RID_TARGET> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SR_SC_ARADDR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SR_SC_AWADDR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SR_SC_BRESP> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SR_SC_RDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SR_SC_WDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SC_SF_ARADDR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SC_SF_AWADDR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SC_SF_BRESP> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SC_SF_RDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SC_SF_WDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SF_CB_ARADDR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SF_CB_AWADDR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SF_CB_BRESP> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SF_CB_RDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SF_CB_WDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_CB_MF_ARADDR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_CB_MF_AWADDR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_CB_MF_BRESP> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_CB_MF_RDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_CB_MF_WDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MF_MC_ARADDR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MF_MC_AWADDR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MF_MC_BRESP> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MF_MC_RDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MF_MC_WDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MC_MP_ARADDR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MC_MP_AWADDR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MC_MP_BRESP> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MC_MP_RDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MC_MP_WDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MP_MR_ARADDR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MP_MR_AWADDR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MP_MR_BRESP> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MP_MR_RDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MP_MR_WDATA> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <IRQ> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_BID_ERROR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3649: Output port <DEBUG_RID_ERROR> of the instance <microblaze_0_axi_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <LOCKSTEP_MASTER_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <LOCKSTEP_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M0_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M1_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M2_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M3_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M4_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M5_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M6_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M7_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M8_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M9_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M10_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M11_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M12_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M13_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M14_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M15_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <ICACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DCACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <MB_Error> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <SLEEP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DBG_WAKEUP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <IPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_IC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M_AXI_DC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M0_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M0_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S0_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M1_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M1_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S1_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M2_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M2_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S2_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M3_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M3_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S3_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M4_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M4_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S4_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M5_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M5_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S5_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M6_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M6_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S6_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M7_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M7_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S7_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M8_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M8_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S8_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M9_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M9_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S9_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M10_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M10_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S10_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M11_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M11_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S11_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M12_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M12_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S12_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M13_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M13_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S13_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M14_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M14_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S14_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M15_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <M15_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <S15_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <ICACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <ICACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <ICACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <ICACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <ICACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DCACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DCACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DCACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DCACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 3857: Output port <DCACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4501: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4530: Output port <Interrupt> of the instance <axi_uartlite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4556: Output port <GenerateOut0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4556: Output port <GenerateOut1> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4556: Output port <PWM0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4586: Output port <S_AXI_CTRL_BRESP> of the instance <axi_plbv46_bridge_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4586: Output port <S_AXI_CTRL_RDATA> of the instance <axi_plbv46_bridge_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4586: Output port <S_AXI_CTRL_RRESP> of the instance <axi_plbv46_bridge_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4586: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_plbv46_bridge_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4586: Output port <S_AXI_CTRL_WREADY> of the instance <axi_plbv46_bridge_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4586: Output port <S_AXI_CTRL_BVALID> of the instance <axi_plbv46_bridge_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4586: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_plbv46_bridge_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4586: Output port <S_AXI_CTRL_RVALID> of the instance <axi_plbv46_bridge_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4586: Output port <Bridge_Interrupt> of the instance <axi_plbv46_bridge_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4586: Output port <MD_Error> of the instance <axi_plbv46_bridge_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4671: Output port <Processor_ack_out> of the instance <axi_intc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4727: Output port <GPIO_IO_O> of the instance <Dip> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4727: Output port <GPIO_IO_T> of the instance <Dip> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4727: Output port <GPIO2_IO_O> of the instance <Dip> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4727: Output port <GPIO2_IO_T> of the instance <Dip> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\hdl\system.vhd" line 4727: Output port <IP2INTC_Irpt> of the instance <Dip> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <microblaze_0_axi_periph_S_ARLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <microblaze_0_axi_periph_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <microblaze_0_axi_periph_S_AWLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <microblaze_0_axi_periph_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pgassign12<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_dip_wrapper.ngc>.
Reading core <../implementation/system_reset_0_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_axi_uartlite_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_ilmb_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_dlmb_wrapper.ngc>.
Reading core <../implementation/system_plb_v46_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_axi_periph_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_xps_tft_0_wrapper.ngc>.
Reading core <../implementation/system_xps_ps2_0_wrapper.ngc>.
Reading core <../implementation/system_xps_mch_emc_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_i_bram_cntlr_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_debug_module_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_d_bram_cntlr_wrapper.ngc>.
Reading core <../implementation/system_axi_timer_0_wrapper.ngc>.
Reading core <../implementation/system_axi_plbv46_bridge_0_wrapper.ngc>.
Reading core <../implementation/system_axi_intc_0_wrapper.ngc>.
Reading core <../implementation/system_audio_ip_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_bram_block_wrapper.ngc>.
Loading core <system_dip_wrapper> for timing and area information for instance <Dip>.
Loading core <system_reset_0_wrapper> for timing and area information for instance <reset_0>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_axi_uartlite_0_wrapper> for timing and area information for instance <axi_uartlite_0>.
Loading core <system_microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <system_microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <system_plb_v46_0_wrapper> for timing and area information for instance <plb_v46_0>.
Loading core <system_microblaze_0_axi_periph_wrapper> for timing and area information for instance <microblaze_0_axi_periph>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_xps_tft_0_wrapper> for timing and area information for instance <xps_tft_0>.
Loading core <system_xps_ps2_0_wrapper> for timing and area information for instance <xps_ps2_0>.
Loading core <system_xps_mch_emc_0_wrapper> for timing and area information for instance <xps_mch_emc_0>.
Loading core <system_microblaze_0_i_bram_cntlr_wrapper> for timing and area information for instance <microblaze_0_i_bram_cntlr>.
Loading core <system_microblaze_0_debug_module_wrapper> for timing and area information for instance <microblaze_0_debug_module>.
Loading core <system_microblaze_0_d_bram_cntlr_wrapper> for timing and area information for instance <microblaze_0_d_bram_cntlr>.
Loading core <system_axi_timer_0_wrapper> for timing and area information for instance <axi_timer_0>.
Loading core <system_axi_plbv46_bridge_0_wrapper> for timing and area information for instance <axi_plbv46_bridge_0>.
Loading core <system_axi_intc_0_wrapper> for timing and area information for instance <axi_intc_0>.
Loading core <system_audio_ip_0_wrapper> for timing and area information for instance <audio_ip_0>.
Loading core <system_microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
INFO:Xst:1901 - Instance xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER_2nd in unit xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER_2nd of type RAMB16_S18_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER in unit xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER of type RAMB16_S18_S36 has been replaced by RAMB36E1

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_uartlite_0> is equivalent to the following FF/Latch : <axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 5 FFs/Latches : <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <microblaze_0_axi_periph> is equivalent to the following FF/Latch : <microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_B3> in Unit <xps_tft_0> is equivalent to the following 9 FFs/Latches : <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_B2> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_B1> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_B0> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_G2> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_G1> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_G0> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R2> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R1> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R0> 
INFO:Xst:2260 - The FF/Latch <xps_ps2_0/PS2_1_I/PS2_SIE_I/rx_state_machine_cs_FSM_FFd3> in Unit <xps_ps2_0> is equivalent to the following FF/Latch : <xps_ps2_0/PS2_1_I/PS2_SIE_I/rx_state_machine_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <xps_ps2_0/PS2_1_I/PS2_SIE_I/rx_state_machine_cs_FSM_FFd2> in Unit <xps_ps2_0> is equivalent to the following FF/Latch : <xps_ps2_0/PS2_1_I/PS2_SIE_I/rx_state_machine_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_plbv46_bridge_0/AXI_LITE_PLB_GEN.AXI_LITE_BRIDGE_I/rnw_reg> in Unit <axi_plbv46_bridge_0> is equivalent to the following 2 FFs/Latches : <axi_plbv46_bridge_0/AXI_LITE_PLB_GEN.AXI_LITE_BRIDGE_I/rnw_reg_1> <axi_plbv46_bridge_0/AXI_LITE_PLB_GEN.AXI_LITE_BRIDGE_I/rnw_reg_2> 
INFO:Xst:2260 - The FF/Latch <axi_plbv46_bridge_0/AXI_LITE_PLB_GEN.AXI_LITE_BRIDGE_I/pend_wr> in Unit <axi_plbv46_bridge_0> is equivalent to the following FF/Latch : <axi_plbv46_bridge_0/AXI_LITE_PLB_GEN.AXI_LITE_BRIDGE_I/pend_wr_1> 
INFO:Xst:2260 - The FF/Latch <axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_uartlite_0> is equivalent to the following FF/Latch : <axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 5 FFs/Latches : <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <microblaze_0_axi_periph> is equivalent to the following FF/Latch : <microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_B3> in Unit <xps_tft_0> is equivalent to the following 9 FFs/Latches : <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_B2> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_B1> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_B0> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_G2> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_G1> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_G0> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R2> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R1> <xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R0> 
INFO:Xst:2260 - The FF/Latch <xps_ps2_0/PS2_1_I/PS2_SIE_I/rx_state_machine_cs_FSM_FFd2> in Unit <xps_ps2_0> is equivalent to the following FF/Latch : <xps_ps2_0/PS2_1_I/PS2_SIE_I/rx_state_machine_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <xps_ps2_0/PS2_1_I/PS2_SIE_I/rx_state_machine_cs_FSM_FFd3> in Unit <xps_ps2_0> is equivalent to the following FF/Latch : <xps_ps2_0/PS2_1_I/PS2_SIE_I/rx_state_machine_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <xps_mch_emc_0> is equivalent to the following FF/Latch : <xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_plbv46_bridge_0/AXI_LITE_PLB_GEN.AXI_LITE_BRIDGE_I/rnw_reg> in Unit <axi_plbv46_bridge_0> is equivalent to the following 2 FFs/Latches : <axi_plbv46_bridge_0/AXI_LITE_PLB_GEN.AXI_LITE_BRIDGE_I/rnw_reg_1> <axi_plbv46_bridge_0/AXI_LITE_PLB_GEN.AXI_LITE_BRIDGE_I/rnw_reg_2> 
INFO:Xst:2260 - The FF/Latch <axi_plbv46_bridge_0/AXI_LITE_PLB_GEN.AXI_LITE_BRIDGE_I/pend_wr> in Unit <axi_plbv46_bridge_0> is equivalent to the following FF/Latch : <axi_plbv46_bridge_0/AXI_LITE_PLB_GEN.AXI_LITE_BRIDGE_I/pend_wr_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6017
#      GND                         : 23
#      INV                         : 81
#      LUT1                        : 165
#      LUT2                        : 499
#      LUT3                        : 793
#      LUT4                        : 791
#      LUT5                        : 744
#      LUT6                        : 1393
#      LUT6_2                      : 80
#      MULT_AND                    : 37
#      MUXCY                       : 460
#      MUXCY_L                     : 253
#      MUXF7                       : 186
#      VCC                         : 16
#      XORCY                       : 496
# FlipFlops/Latches                : 4448
#      FD                          : 368
#      FDC                         : 49
#      FDC_1                       : 5
#      FDCE                        : 15
#      FDE                         : 399
#      FDE_1                       : 8
#      FDP                         : 5
#      FDR                         : 1763
#      FDRE                        : 1664
#      FDRE_1                      : 1
#      FDS                         : 97
#      FDSE                        : 73
#      ODDR                        : 1
# RAMS                             : 82
#      RAM32M                      : 16
#      RAMB36E1                    : 66
# Shift Registers                  : 190
#      SRL16                       : 1
#      SRL16E                      : 66
#      SRLC16E                     : 123
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 71
#      IBUF                        : 6
#      IOBUF                       : 18
#      OBUF                        : 47
# DSPs                             : 5
#      DSP48E1                     : 5
# Others                           : 4
#      AND2B1L                     : 1
#      BSCANE2                     : 1
#      MMCME2_ADV                  : 1
#      PLLE2_ADV                   : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            4416  out of  126800     3%  
 Number of Slice LUTs:                 4800  out of  63400     7%  
    Number used as Logic:              4546  out of  63400     7%  
    Number used as Memory:              254  out of  19000     1%  
       Number used as RAM:               64
       Number used as SRL:              190

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7071
   Number with an unused Flip Flop:    2655  out of   7071    37%  
   Number with an unused LUT:          2271  out of   7071    32%  
   Number of fully used LUT-FF pairs:  2145  out of   7071    30%  
   Number of unique control sets:       320

IO Utilization: 
 Number of IOs:                          72
 Number of bonded IOBs:                  72  out of    210    34%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of Block RAM/FIFO:               66  out of    135    48%  
    Number using Block RAM only:         66
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  
 Number of DSP48E1s:                      5  out of    240     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)                                                                                                  | Load  |
----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0           | BUFG                                                                                                                   | 4291  |
microblaze_0_debug_module/microblaze_0_debug_module/drck_i      | BUFG                                                                                                                   | 219   |
microblaze_0_debug_module/Ext_JTAG_UPDATE                       | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)     | 43    |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1           | BUFG                                                                                                                   | 120   |
xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER_2nd/N0| NONE(xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER_2nd/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER_2nd)| 1     |
xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER/N0    | NONE(xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER)        | 1     |
audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/clk_50M                | PLLE2_ADV:CLKOUT0                                                                                                      | 8     |
audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/div_clk         | BUFG                                                                                                                   | 31    |
audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/clk_50M                | NONE(audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/count_12)                                                         | 14    |
----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                           | Buffer(FF name)                                                                                                        | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------+
xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER/N1(xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER/XST_VCC:P)        | NONE(xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER)        | 186   |
xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER_2nd/N1(xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER_2nd/XST_VCC:P)| NONE(xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER_2nd/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER_2nd)| 186   |
xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER/N0(xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER/XST_GND:G)        | NONE(xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER)        | 108   |
xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER_2nd/N0(xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER_2nd/XST_GND:G)| NONE(xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER_2nd/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER_2nd)| 108   |
microblaze_0_bram_block/microblaze_0_bram_block/net_gnd0(microblaze_0_bram_block/microblaze_0_bram_block/XST_GND:G)                      | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12)                                                      | 64    |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_0(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0:CASCADEOUTA)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_32)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_1(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1:CASCADEOUTA)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_33)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_10(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_42)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_11(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_43)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_12(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_44)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_13(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_45)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_14(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_46)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_15(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_47)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_16(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_48)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_17(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_17:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_49)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_18(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_18:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_50)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_19(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_19:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_51)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_2(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_2:CASCADEOUTA)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_34)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_20(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_20:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_52)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_21(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_21:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_53)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_22(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_22:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_54)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_23(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_23:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_55)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_24(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_24:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_56)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_25(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_25:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_57)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_26(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_26:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_58)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_27(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_27:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_59)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_28(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_28:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_60)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_29(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_29:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_61)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_3(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_3:CASCADEOUTA)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_35)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_30(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_62)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_31(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_31:CASCADEOUTA)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_63)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_4(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4:CASCADEOUTA)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_36)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_5(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_5:CASCADEOUTA)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_37)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_6(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_6:CASCADEOUTA)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_38)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_7(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_7:CASCADEOUTA)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_39)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_8(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_8:CASCADEOUTA)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_40)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEA_9(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_9:CASCADEOUTA)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_41)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_0(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0:CASCADEOUTB)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_32)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_1(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1:CASCADEOUTB)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_33)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_10(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_42)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_11(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_43)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_12(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_44)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_13(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_45)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_14(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_46)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_15(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_47)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_16(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_16:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_48)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_17(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_17:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_49)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_18(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_18:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_50)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_19(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_19:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_51)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_2(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_2:CASCADEOUTB)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_34)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_20(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_20:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_52)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_21(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_21:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_53)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_22(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_22:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_54)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_23(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_23:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_55)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_24(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_24:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_56)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_25(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_25:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_57)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_26(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_26:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_58)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_27(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_27:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_59)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_28(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_28:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_60)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_29(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_29:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_61)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_3(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_3:CASCADEOUTB)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_35)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_30(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_30:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_62)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_31(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_31:CASCADEOUTB)     | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_63)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_4(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4:CASCADEOUTB)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_36)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_5(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_5:CASCADEOUTB)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_37)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_6(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_6:CASCADEOUTB)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_38)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_7(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_7:CASCADEOUTB)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_39)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_8(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_8:CASCADEOUTB)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_40)                                                      | 1     |
microblaze_0_bram_block/microblaze_0_bram_block/CASCADEB_9(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_9:CASCADEOUTB)       | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_41)                                                      | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.376ns (Maximum Frequency: 135.575MHz)
   Minimum input arrival time before clock: 6.099ns
   Maximum output required time after clock: 10.551ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0'
  Clock period: 6.606ns (frequency: 151.367MHz)
  Total number of paths / destination ports: 341028 / 10521
-------------------------------------------------------------------------
Delay:               6.606ns (Levels of Logic = 10)
  Source:            axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:       microblaze_0_axi_periph/microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0 rising

  Data Path: axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to microblaze_0_axi_periph/microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            59   0.478   0.874  axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1)
     LUT4:I1->O            1   0.124   0.536  axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/wr_done1_SW0 (N83)
     LUT6:I4->O            5   0.124   0.743  axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_WREADY)
     end scope: 'axi_timer_0:S_AXI_WREADY'
     begin scope: 'microblaze_0_axi_periph:M_AXI_WREADY<2>'
     LUT3:I0->O            1   0.124   0.919  microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1 (microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1)
     LUT6:I1->O            1   0.124   0.000  microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4 (microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l)
     MUXF7:I0->O           4   0.365   0.441  microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst (microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i)
     LUT6:I5->O            5   0.124   0.448  microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1 (microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux)
     LUT4:I3->O            1   0.124   0.000  microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW3_G (N94)
     MUXF7:I1->O           1   0.368   0.536  microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW3 (N81)
     LUT6:I4->O            1   0.124   0.000  microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot (microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot)
     FD:D                      0.030          microblaze_0_axi_periph/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    ----------------------------------------
    Total                      6.606ns (2.109ns logic, 4.497ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'microblaze_0_debug_module/microblaze_0_debug_module/drck_i'
  Clock period: 6.961ns (frequency: 143.658MHz)
  Total number of paths / destination ports: 353 / 257
-------------------------------------------------------------------------
Delay:               3.480ns (Levels of Logic = 11)
  Source:            microblaze_0_debug_module/microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      microblaze_0_debug_module/microblaze_0_debug_module/drck_i falling
  Destination Clock: microblaze_0_debug_module/microblaze_0_debug_module/drck_i rising

  Data Path: microblaze_0_debug_module/microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.484   0.919  microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O           17   0.124   0.642  microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'microblaze_0_debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.124   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.472   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.029   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.510   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.030          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.480ns (1.919ns logic, 1.561ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'microblaze_0_debug_module/Ext_JTAG_UPDATE'
  Clock period: 7.376ns (frequency: 135.575MHz)
  Total number of paths / destination ports: 350 / 53
-------------------------------------------------------------------------
Delay:               3.688ns (Levels of Logic = 4)
  Source:            microblaze_0_debug_module/microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0 (FF)
  Source Clock:      microblaze_0_debug_module/Ext_JTAG_UPDATE falling
  Destination Clock: microblaze_0_debug_module/Ext_JTAG_UPDATE rising

  Data Path: microblaze_0_debug_module/microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.484   0.621  microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.124   0.945  microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I11 (Dbg_Reg_En_0<0>)
     end scope: 'microblaze_0_debug_module:Dbg_Reg_En_0<0>'
     begin scope: 'microblaze_0:DBG_REG_EN<0>'
     LUT6:I0->O            2   0.124   0.722  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En<0>11 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En<0>1)
     LUT3:I0->O            2   0.124   0.405  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En<0>1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En)
     FDCE:CE                   0.139          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_1
    ----------------------------------------
    Total                      3.688ns (0.995ns logic, 2.693ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1'
  Clock period: 4.472ns (frequency: 223.626MHz)
  Total number of paths / destination ports: 1040 / 245
-------------------------------------------------------------------------
Delay:               2.236ns (Levels of Logic = 1)
  Source:            xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 (FF)
  Destination:       xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/FDR_DE (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1 falling

  Data Path: xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 to xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/FDR_DE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.478   0.589  xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2 (xps_tft_0/TFT_CTRL_I/tft_on_reg_bram_d2)
     LUT2:I0->O           29   0.124   0.551  xps_tft_0/TFT_CTRL_I/tft_rst1 (xps_tft_0/TFT_CTRL_I/tft_rst)
     FDS:S                     0.494          xps_tft_0/TFT_CTRL_I/TFT_IF_U5/FDS_HSYNC
    ----------------------------------------
    Total                      2.236ns (1.096ns logic, 1.140ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/clk_50M'
  Clock period: 4.433ns (frequency: 225.581MHz)
  Total number of paths / destination ports: 309 / 35
-------------------------------------------------------------------------
Delay:               2.217ns (Levels of Logic = 9)
  Source:            audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/PWM1/count_0 (FF)
  Destination:       audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/PWM1/count_7 (FF)
  Source Clock:      audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/clk_50M rising 2.0X
  Destination Clock: audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/clk_50M rising 2.0X

  Data Path: audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/PWM1/count_0 to audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/PWM1/count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.478   0.405  audio_ip_0/USER_LOGIC_I/u_top/PWM1/count_0 (audio_ip_0/USER_LOGIC_I/u_top/PWM1/count<0>)
     INV:I->O              1   0.146   0.000  audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_lut<0>_INV_0 (audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.472   0.000  audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_cy<0> (audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_cy<1> (audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_cy<2> (audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_cy<3> (audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_cy<4> (audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_cy<5> (audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_cy<5>)
     MUXCY:CI->O           0   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_cy<6> (audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_cy<6>)
     XORCY:CI->O           1   0.510   0.000  audio_ip_0/USER_LOGIC_I/u_top/PWM1/Mcount_count_xor<7> (audio_ip_0/USER_LOGIC_I/Result<7>)
     FD:D                      0.030          audio_ip_0/USER_LOGIC_I/u_top/PWM1/count_7
    ----------------------------------------
    Total                      2.217ns (1.812ns logic, 0.405ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/div_clk'
  Clock period: 3.987ns (frequency: 250.799MHz)
  Total number of paths / destination ports: 1215 / 69
-------------------------------------------------------------------------
Delay:               3.987ns (Levels of Logic = 15)
  Source:            audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/x_0 (FF)
  Destination:       audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/y_7 (FF)
  Source Clock:      audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/div_clk rising
  Destination Clock: audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/div_clk rising

  Data Path: audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/x_0 to audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/y_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.478   0.556  audio_ip_0/USER_LOGIC_I/u_top/Simple/x_0 (audio_ip_0/USER_LOGIC_I/u_top/Simple/x<0>)
     LUT2:I0->O            1   0.124   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_lut<0> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_cy<0> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_cy<1> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_cy<2> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_cy<3> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_cy<4> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_cy<5> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_cy<5>)
     MUXCY:CI->O           0   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_cy<6> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_cy<6>)
     XORCY:CI->O           5   0.510   0.448  audio_ip_0/USER_LOGIC_I/u_top/Simple/Madd_x[7]_y[7]_add_6_OUT_xor<7> (audio_ip_0/USER_LOGIC_I/u_top/Simple/x[7]_y[7]_add_6_OUT<7>)
     LUT2:I1->O            1   0.124   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Maccum_y_lut<3> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Maccum_y_lut<3>)
     MUXCY:S->O            1   0.472   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Maccum_y_cy<3> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Maccum_y_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Maccum_y_cy<4> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Maccum_y_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Maccum_y_cy<5> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Maccum_y_cy<5>)
     MUXCY:CI->O           0   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Maccum_y_cy<6> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Maccum_y_cy<6>)
     XORCY:CI->O           1   0.510   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Maccum_y_xor<7> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Result<7>2)
     FD:D                      0.030          audio_ip_0/USER_LOGIC_I/u_top/Simple/y_7
    ----------------------------------------
    Total                      3.987ns (2.983ns logic, 1.004ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            microblaze_0_debug_module/microblaze_0_debug_module/Use_E2.BSCANE2_I:UPDATE (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0 rising

  Data Path: microblaze_0_debug_module/microblaze_0_debug_module/Use_E2.BSCANE2_I:UPDATE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:UPDATE        44   0.000   0.000  microblaze_0_debug_module/Use_E2.BSCANE2_I (Ext_JTAG_UPDATE)
     end scope: 'microblaze_0_debug_module:Dbg_Update_0'
     begin scope: 'microblaze_0:DBG_UPDATE'
     FDC:CLR                   0.494          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock
    ----------------------------------------
    Total                      1.048ns (1.048ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'microblaze_0_debug_module/microblaze_0_debug_module/drck_i'
  Total number of paths / destination ports: 184 / 128
-------------------------------------------------------------------------
Offset:              3.043ns (Levels of Logic = 11)
  Source:            microblaze_0_debug_module/microblaze_0_debug_module/Use_E2.BSCANE2_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: microblaze_0_debug_module/microblaze_0_debug_module/drck_i rising

  Data Path: microblaze_0_debug_module/microblaze_0_debug_module/Use_E2.BSCANE2_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SHIFT          5   0.000   0.966  microblaze_0_debug_module/Use_E2.BSCANE2_I (Ext_JTAG_SHIFT)
     LUT6:I0->O           17   0.124   0.642  microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'microblaze_0_debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.124   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.472   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.029   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.510   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.030          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.043ns (1.435ns logic, 1.608ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'microblaze_0_debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              6.099ns (Levels of Logic = 6)
  Source:            microblaze_0_debug_module/microblaze_0_debug_module/Use_E2.BSCANE2_I:SEL (PAD)
  Destination:       microblaze_0_debug_module/microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: microblaze_0_debug_module/Ext_JTAG_UPDATE falling

  Data Path: microblaze_0_debug_module/microblaze_0_debug_module/Use_E2.BSCANE2_I:SEL to microblaze_0_debug_module/microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SEL            8   0.000   0.582  microblaze_0_debug_module/Use_E2.BSCANE2_I (microblaze_0_debug_module/sel)
     LUT5:I3->O            1   0.124   0.776  microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n01281 (microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n0128)
     LUT4:I0->O            1   0.124   0.776  microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.124   0.776  microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.124   0.776  microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.124   0.776  microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.124   0.399  microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.494          microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      6.099ns (1.238ns logic, 4.861ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 2)
  Source:            xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R5 (FF)
  Destination:       xps_tft_0_TFT_VGA_R_pin<3> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1 rising

  Data Path: xps_tft_0/xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R5 to xps_tft_0_TFT_VGA_R_pin<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.478   0.399  xps_tft_0/TFT_CTRL_I/TFT_IF_U5/gen_vga_if.FDR_R5 (TFT_VGA_R<5>)
     end scope: 'xps_tft_0:TFT_VGA_R<5>'
     OBUF:I->O                 0.000          xps_tft_0_TFT_VGA_R_pin_3_OBUF (xps_tft_0_TFT_VGA_R_pin<3>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0'
  Total number of paths / destination ports: 373 / 50
-------------------------------------------------------------------------
Offset:              6.633ns (Levels of Logic = 12)
  Source:            audio_ip_0/audio_ip_0/USER_LOGIC_I/slv_reg0_6 (FF)
  Destination:       pwm_out (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0 rising

  Data Path: audio_ip_0/audio_ip_0/USER_LOGIC_I/slv_reg0_6 to pwm_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            24   0.478   1.065  audio_ip_0/USER_LOGIC_I/slv_reg0_6 (audio_ip_0/USER_LOGIC_I/slv_reg0<6>)
     LUT5:I0->O            1   0.124   0.919  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_A31 (audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_A<2>)
     LUT5:I0->O            1   0.124   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_lut<2> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_lut<2>)
     MUXCY:S->O            1   0.472   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<2> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<3> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<4> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<5> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<5>)
     XORCY:CI->O           1   0.510   0.421  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_xor<6> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_split<6>)
     LUT3:I2->O            2   0.124   0.945  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample77 (audio_ip_0/USER_LOGIC_I/u_top/audio_sample_x<6>)
     LUT6:I0->O            1   0.124   0.716  audio_ip_0/USER_LOGIC_I/pwm_out21 (audio_ip_0/USER_LOGIC_I/pwm_out2)
     LUT5:I2->O            1   0.124   0.399  audio_ip_0/USER_LOGIC_I/pwm_out26 (pwm_out)
     end scope: 'audio_ip_0:pwm_out'
     OBUF:I->O                 0.000          pwm_out_OBUF (pwm_out)
    ----------------------------------------
    Total                      6.633ns (2.168ns logic, 4.465ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/clk_50M'
  Total number of paths / destination ports: 11 / 1
-------------------------------------------------------------------------
Offset:              3.811ns (Levels of Logic = 6)
  Source:            audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/PWM1/count_0 (FF)
  Destination:       pwm_out (PAD)
  Source Clock:      audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/clk_50M rising 2.0X

  Data Path: audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/PWM1/count_0 to pwm_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.478   0.945  audio_ip_0/USER_LOGIC_I/u_top/PWM1/count_0 (audio_ip_0/USER_LOGIC_I/u_top/PWM1/count<0>)
     LUT6:I0->O            1   0.124   0.421  audio_ip_0/USER_LOGIC_I/pwm_out22 (audio_ip_0/USER_LOGIC_I/pwm_out21)
     LUT5:I4->O            1   0.124   0.536  audio_ip_0/USER_LOGIC_I/pwm_out24_SW0 (N26)
     LUT5:I3->O            1   0.124   0.536  audio_ip_0/USER_LOGIC_I/pwm_out24 (audio_ip_0/USER_LOGIC_I/pwm_out23)
     LUT5:I3->O            1   0.124   0.399  audio_ip_0/USER_LOGIC_I/pwm_out26 (pwm_out)
     end scope: 'audio_ip_0:pwm_out'
     OBUF:I->O                 0.000          pwm_out_OBUF (pwm_out)
    ----------------------------------------
    Total                      3.811ns (0.974ns logic, 2.837ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/div_clk'
  Total number of paths / destination ports: 2892 / 1
-------------------------------------------------------------------------
Offset:              10.551ns (Levels of Logic = 13)
  Source:            audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/x_7 (FF)
  Destination:       pwm_out (PAD)
  Source Clock:      audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/div_clk rising

  Data Path: audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/x_7 to pwm_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              31   0.478   0.551  audio_ip_0/USER_LOGIC_I/u_top/Simple/x_7 (audio_ip_0/USER_LOGIC_I/u_top/Simple/x<7>)
     DSP48E1:B7->P8        1   3.656   0.776  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmult_Cos2 (audio_ip_0/USER_LOGIC_I/u_top/Simple/Cos2<8>)
     LUT5:I1->O            1   0.124   0.919  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_A31 (audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_A<2>)
     LUT5:I0->O            1   0.124   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_lut<2> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_lut<2>)
     MUXCY:S->O            1   0.472   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<2> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<3> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<4> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<5> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_cy<5>)
     XORCY:CI->O           1   0.510   0.421  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_rs_xor<6> (audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample6_split<6>)
     LUT3:I2->O            2   0.124   0.945  audio_ip_0/USER_LOGIC_I/u_top/Simple/Mmux_audioSample77 (audio_ip_0/USER_LOGIC_I/u_top/audio_sample_x<6>)
     LUT6:I0->O            1   0.124   0.716  audio_ip_0/USER_LOGIC_I/pwm_out21 (audio_ip_0/USER_LOGIC_I/pwm_out2)
     LUT5:I2->O            1   0.124   0.399  audio_ip_0/USER_LOGIC_I/pwm_out26 (pwm_out)
     end scope: 'audio_ip_0:pwm_out'
     OBUF:I->O                 0.000          pwm_out_OBUF (pwm_out)
    ----------------------------------------
    Total                     10.551ns (5.824ns logic, 4.727ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'microblaze_0_debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 51 / 1
-------------------------------------------------------------------------
Offset:              5.855ns (Levels of Logic = 8)
  Source:            microblaze_0_debug_module/microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0_debug_module/microblaze_0_debug_module/Use_E2.BSCANE2_I:TDO (PAD)
  Source Clock:      microblaze_0_debug_module/Ext_JTAG_UPDATE falling

  Data Path: microblaze_0_debug_module/microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0_debug_module/microblaze_0_debug_module/Use_E2.BSCANE2_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.484   0.621  microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.124   0.576  microblaze_0_debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I61 (Dbg_Reg_En_0<5>)
     end scope: 'microblaze_0_debug_module:Dbg_Reg_En_0<5>'
     begin scope: 'microblaze_0:DBG_REG_EN<5>'
     LUT2:I0->O            1   0.124   0.939  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO121 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO12)
     LUT6:I0->O            1   0.124   0.776  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO127 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126)
     LUT5:I1->O            1   0.124   0.939  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1225 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'microblaze_0_debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.124   0.776  microblaze_0_debug_module/MDM_Core_I1/Mmux_TDO_i13 (microblaze_0_debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.124   0.000  microblaze_0_debug_module/MDM_Core_I1/Mmux_TDO_i16 (microblaze_0_debug_module/tdo)
    BSCANE2:TDO                0.000          microblaze_0_debug_module/Use_E2.BSCANE2_I
    ----------------------------------------
    Total                      5.855ns (1.228ns logic, 4.627ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'microblaze_0_debug_module/microblaze_0_debug_module/drck_i'
  Total number of paths / destination ports: 202 / 1
-------------------------------------------------------------------------
Offset:              7.039ns (Levels of Logic = 8)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_2 (FF)
  Destination:       microblaze_0_debug_module/microblaze_0_debug_module/Use_E2.BSCANE2_I:TDO (PAD)
  Source Clock:      microblaze_0_debug_module/microblaze_0_debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_2 to microblaze_0_debug_module/microblaze_0_debug_module/Use_E2.BSCANE2_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              29   0.478   1.091  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_2 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<2>)
     LUT6:I0->O            1   0.124   0.536  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1218 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1217)
     LUT6:I4->O            1   0.124   0.919  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1220 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1219)
     LUT6:I1->O            1   0.124   0.716  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1221 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1220)
     LUT6:I3->O            1   0.124   0.716  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1221)
     LUT5:I2->O            1   0.124   0.939  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1225 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'microblaze_0_debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.124   0.776  microblaze_0_debug_module/MDM_Core_I1/Mmux_TDO_i13 (microblaze_0_debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.124   0.000  microblaze_0_debug_module/MDM_Core_I1/Mmux_TDO_i16 (microblaze_0_debug_module/tdo)
    BSCANE2:TDO                0.000          microblaze_0_debug_module/Use_E2.BSCANE2_I
    ----------------------------------------
    Total                      7.039ns (1.346ns logic, 5.693ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst:CLKFBOUT (PAD)
  Destination:       clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst:CLKFBIN (PAD)

  Data Path: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst:CLKFBOUT to clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst:CLKFBIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:CLKFBOUT    0   0.000   0.000  clock_generator_0/MMCM1_INST/MMCM_ADV_inst (clock_generator_0/SIG_MMCM1_CLKFBOUT)
    MMCME2_ADV:CLKFBIN         0.000          clock_generator_0/MMCM1_INST/MMCM_ADV_inst
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/div_clk
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/Simple/div_clk|    3.987|         |         |         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/clk_50M
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
audio_ip_0/audio_ip_0/USER_LOGIC_I/u_top/clk_50M     |    3.430|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0|    5.695|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0     |    6.606|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1     |    0.921|         |         |         |
microblaze_0_debug_module/Ext_JTAG_UPDATE                 |    3.508|    2.214|         |         |
microblaze_0_debug_module/microblaze_0_debug_module/drck_i|    5.208|         |         |         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0           |    0.905|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT1           |    3.366|         |    2.236|         |
xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER/N0    |    3.324|         |         |         |
xps_tft_0/xps_tft_0/TFT_CTRL_I/LINE_BUFFER_U4/LINE_BUFFER_2nd/N0|    3.384|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock microblaze_0_debug_module/Ext_JTAG_UPDATE
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0     |    1.936|         |         |         |
microblaze_0_debug_module/Ext_JTAG_UPDATE                 |         |    3.688|    6.973|         |
microblaze_0_debug_module/microblaze_0_debug_module/drck_i|    0.934|         |         |         |
----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock microblaze_0_debug_module/microblaze_0_debug_module/drck_i
----------------------------------------------------------+---------+---------+---------+---------+
                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0     |    4.016|         |         |         |
microblaze_0_debug_module/Ext_JTAG_UPDATE                 |         |    4.246|    2.170|         |
microblaze_0_debug_module/microblaze_0_debug_module/drck_i|    2.458|    3.480|    2.475|         |
----------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 44.00 secs
Total CPU time to Xst completion: 44.87 secs
 
--> 

Total memory usage is 570744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :  933 (   0 filtered)

