INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_4/project_4.srcs/sources_1/imports/new/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_4/project_4.srcs/sources_1/imports/new/full_Add_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_Add_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_4/project_4.srcs/sources_1/imports/new/testbench_RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_4/project_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
