cscope 15 C:\DOCUMENTOS IMPOR\JAVERIANA !!!!!\9no semestre\Micros\projects\DMA"               0000829403
	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST1521~1.H

24 #ide
__STM32F10x_USART_H


25 
	#__STM32F10x_USART_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut32_t
 
USART_BaudRe
;

57 
ut16_t
 
USART_WdLgth
;

60 
ut16_t
 
USART_StBs
;

63 
ut16_t
 
USART_Py
;

70 
ut16_t
 
USART_Mode
;

73 
ut16_t
 
USART_HdweFlowCڌ
;

76 } 
	tUSART_InTyDef
;

85 
ut16_t
 
USART_Clock
;

88 
ut16_t
 
USART_CPOL
;

91 
ut16_t
 
USART_CPHA
;

94 
ut16_t
 
USART_LaB
;

97 } 
	tUSART_ClockInTyDef
;

107 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

108 ((
PERIPH
=
USART2
) || \

109 ((
PERIPH
=
USART3
) || \

110 ((
PERIPH
=
UART4
) || \

111 ((
PERIPH
=
UART5
))

	)

113 
	#IS_USART_123_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

114 ((
PERIPH
=
USART2
) || \

115 ((
PERIPH
=
USART3
))

	)

117 
	#IS_USART_1234_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

118 ((
PERIPH
=
USART2
) || \

119 ((
PERIPH
=
USART3
) || \

120 ((
PERIPH
=
UART4
))

	)

125 
	#USART_WdLgth_8b
 ((
ut16_t
)0x0000)

	)

126 
	#USART_WdLgth_9b
 ((
ut16_t
)0x1000)

	)

128 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
) || \

129 ((
LENGTH
=
USART_WdLgth_9b
))

	)

138 
	#USART_StBs_1
 ((
ut16_t
)0x0000)

	)

139 
	#USART_StBs_0_5
 ((
ut16_t
)0x1000)

	)

140 
	#USART_StBs_2
 ((
ut16_t
)0x2000)

	)

141 
	#USART_StBs_1_5
 ((
ut16_t
)0x3000)

	)

142 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
) || \

143 ((
STOPBITS
=
USART_StBs_0_5
) || \

144 ((
STOPBITS
=
USART_StBs_2
) || \

145 ((
STOPBITS
=
USART_StBs_1_5
))

	)

154 
	#USART_Py_No
 ((
ut16_t
)0x0000)

	)

155 
	#USART_Py_Ev
 ((
ut16_t
)0x0400)

	)

156 
	#USART_Py_Odd
 ((
ut16_t
)0x0600)

	)

157 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
) || \

158 ((
PARITY
=
USART_Py_Ev
) || \

159 ((
PARITY
=
USART_Py_Odd
))

	)

168 
	#USART_Mode_Rx
 ((
ut16_t
)0x0004)

	)

169 
	#USART_Mode_Tx
 ((
ut16_t
)0x0008)

	)

170 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut16_t
)0xFFF3=0x00&& ((MODE!(ut16_t)0x00))

	)

178 
	#USART_HdweFlowCڌ_Ne
 ((
ut16_t
)0x0000)

	)

179 
	#USART_HdweFlowCڌ_RTS
 ((
ut16_t
)0x0100)

	)

180 
	#USART_HdweFlowCڌ_CTS
 ((
ut16_t
)0x0200)

	)

181 
	#USART_HdweFlowCڌ_RTS_CTS
 ((
ut16_t
)0x0300)

	)

182 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

183 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

184 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

185 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

186 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

	)

194 
	#USART_Clock_Dib
 ((
ut16_t
)0x0000)

	)

195 
	#USART_Clock_Eb
 ((
ut16_t
)0x0800)

	)

196 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
) || \

197 ((
CLOCK
=
USART_Clock_Eb
))

	)

206 
	#USART_CPOL_Low
 ((
ut16_t
)0x0000)

	)

207 
	#USART_CPOL_High
 ((
ut16_t
)0x0400)

	)

208 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

218 
	#USART_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

219 
	#USART_CPHA_2Edge
 ((
ut16_t
)0x0200)

	)

220 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

230 
	#USART_LaB_Dib
 ((
ut16_t
)0x0000)

	)

231 
	#USART_LaB_Eb
 ((
ut16_t
)0x0100)

	)

232 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
) || \

233 ((
LASTBIT
=
USART_LaB_Eb
))

	)

242 
	#USART_IT_PE
 ((
ut16_t
)0x0028)

	)

243 
	#USART_IT_TXE
 ((
ut16_t
)0x0727)

	)

244 
	#USART_IT_TC
 ((
ut16_t
)0x0626)

	)

245 
	#USART_IT_RXNE
 ((
ut16_t
)0x0525)

	)

246 
	#USART_IT_IDLE
 ((
ut16_t
)0x0424)

	)

247 
	#USART_IT_LBD
 ((
ut16_t
)0x0846)

	)

248 
	#USART_IT_CTS
 ((
ut16_t
)0x096A)

	)

249 
	#USART_IT_ERR
 ((
ut16_t
)0x0060)

	)

250 
	#USART_IT_ORE
 ((
ut16_t
)0x0360)

	)

251 
	#USART_IT_NE
 ((
ut16_t
)0x0260)

	)

252 
	#USART_IT_FE
 ((
ut16_t
)0x0160)

	)

253 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

254 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

255 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

256 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
))

	)

257 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

258 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

259 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

260 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

261 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
))

	)

262 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

263 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
))

	)

272 
	#USART_DMAReq_Tx
 ((
ut16_t
)0x0080)

	)

273 
	#USART_DMAReq_Rx
 ((
ut16_t
)0x0040)

	)

274 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFF3F=0x00&& ((DMAREQ!(ut16_t)0x00))

	)

284 
	#USART_WakeUp_IdLe
 ((
ut16_t
)0x0000)

	)

285 
	#USART_WakeUp_AddssMk
 ((
ut16_t
)0x0800)

	)

286 
	#IS_USART_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
) || \

287 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

	)

296 
	#USART_LINBakDeLgth_10b
 ((
ut16_t
)0x0000)

	)

297 
	#USART_LINBakDeLgth_11b
 ((
ut16_t
)0x0020)

	)

298 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

299 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

300 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

	)

309 
	#USART_IrDAMode_LowPow
 ((
ut16_t
)0x0004)

	)

310 
	#USART_IrDAMode_Nm
 ((
ut16_t
)0x0000)

	)

311 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
) || \

312 ((
MODE
=
USART_IrDAMode_Nm
))

	)

321 
	#USART_FLAG_CTS
 ((
ut16_t
)0x0200)

	)

322 
	#USART_FLAG_LBD
 ((
ut16_t
)0x0100)

	)

323 
	#USART_FLAG_TXE
 ((
ut16_t
)0x0080)

	)

324 
	#USART_FLAG_TC
 ((
ut16_t
)0x0040)

	)

325 
	#USART_FLAG_RXNE
 ((
ut16_t
)0x0020)

	)

326 
	#USART_FLAG_IDLE
 ((
ut16_t
)0x0010)

	)

327 
	#USART_FLAG_ORE
 ((
ut16_t
)0x0008)

	)

328 
	#USART_FLAG_NE
 ((
ut16_t
)0x0004)

	)

329 
	#USART_FLAG_FE
 ((
ut16_t
)0x0002)

	)

330 
	#USART_FLAG_PE
 ((
ut16_t
)0x0001)

	)

331 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
) || \

332 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

333 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

334 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

335 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
))

	)

337 
	#IS_USART_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFC9F=0x00&& ((FLAG!(ut16_t)0x00))

	)

338 
	#IS_USART_PERIPH_FLAG
(
PERIPH
, 
USART_FLAG
((((*(
ut32_t
*)&(PERIPH)!
UART4_BASE
) &&\

339 ((*(
ut32_t
*)&(
PERIPH
)!
UART5_BASE
)) \

340 || ((
USART_FLAG
!
USART_FLAG_CTS
))

	)

341 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 0x0044AA21))

	)

342 
	#IS_USART_ADDRESS
(
ADDRESS
((ADDRESS<0xF)

	)

343 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

365 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

366 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

367 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

368 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

369 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

370 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

371 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
);

372 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

373 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

374 
USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
);

375 
USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

376 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
);

377 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

378 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

379 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

380 
USART_SdBak
(
USART_TyDef
* 
USARTx
);

381 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

382 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

383 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

384 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

385 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

386 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

387 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

388 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
);

389 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

390 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

391 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

392 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

393 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

395 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST1ED0~1.H

24 #ide
__STM32F10x_I2C_H


25 
	#__STM32F10x_I2C_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut32_t
 
I2C_ClockSed
;

55 
ut16_t
 
I2C_Mode
;

58 
ut16_t
 
I2C_DutyCye
;

61 
ut16_t
 
I2C_OwnAddss1
;

64 
ut16_t
 
I2C_Ack
;

67 
ut16_t
 
I2C_AcknowdgedAddss
;

69 }
	tI2C_InTyDef
;

80 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
) || \

81 ((
PERIPH
=
I2C2
))

	)

86 
	#I2C_Mode_I2C
 ((
ut16_t
)0x0000)

	)

87 
	#I2C_Mode_SMBusDevi
 ((
ut16_t
)0x0002)

	)

88 
	#I2C_Mode_SMBusHo
 ((
ut16_t
)0x000A)

	)

89 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
) || \

90 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

91 ((
MODE
=
I2C_Mode_SMBusHo
))

	)

100 
	#I2C_DutyCye_16_9
 ((
ut16_t
)0x4000

	)

101 
	#I2C_DutyCye_2
 ((
ut16_t
)0xBFFF

	)

102 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
(((CYCLE=
I2C_DutyCye_16_9
) || \

103 ((
CYCLE
=
I2C_DutyCye_2
))

	)

112 
	#I2C_Ack_Eb
 ((
ut16_t
)0x0400)

	)

113 
	#I2C_Ack_Dib
 ((
ut16_t
)0x0000)

	)

114 
	#IS_I2C_ACK_STATE
(
STATE
(((STATE=
I2C_Ack_Eb
) || \

115 ((
STATE
=
I2C_Ack_Dib
))

	)

124 
	#I2C_Dei_Tnsmr
 ((
ut8_t
)0x00)

	)

125 
	#I2C_Dei_Reiv
 ((
ut8_t
)0x01)

	)

126 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
) || \

127 ((
DIRECTION
=
I2C_Dei_Reiv
))

	)

136 
	#I2C_AcknowdgedAddss_7b
 ((
ut16_t
)0x4000)

	)

137 
	#I2C_AcknowdgedAddss_10b
 ((
ut16_t
)0xC000)

	)

138 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
) || \

139 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

	)

148 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

149 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

150 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

151 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

152 
	#I2C_Regi_DR
 ((
ut8_t
)0x10)

	)

153 
	#I2C_Regi_SR1
 ((
ut8_t
)0x14)

	)

154 
	#I2C_Regi_SR2
 ((
ut8_t
)0x18)

	)

155 
	#I2C_Regi_CCR
 ((
ut8_t
)0x1C)

	)

156 
	#I2C_Regi_TRISE
 ((
ut8_t
)0x20)

	)

157 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
) || \

158 ((
REGISTER
=
I2C_Regi_CR2
) || \

159 ((
REGISTER
=
I2C_Regi_OAR1
) || \

160 ((
REGISTER
=
I2C_Regi_OAR2
) || \

161 ((
REGISTER
=
I2C_Regi_DR
) || \

162 ((
REGISTER
=
I2C_Regi_SR1
) || \

163 ((
REGISTER
=
I2C_Regi_SR2
) || \

164 ((
REGISTER
=
I2C_Regi_CCR
) || \

165 ((
REGISTER
=
I2C_Regi_TRISE
))

	)

174 
	#I2C_SMBusA˹_Low
 ((
ut16_t
)0x2000)

	)

175 
	#I2C_SMBusA˹_High
 ((
ut16_t
)0xDFFF)

	)

176 
	#IS_I2C_SMBUS_ALERT
(
ALERT
(((ALERT=
I2C_SMBusA˹_Low
) || \

177 ((
ALERT
=
I2C_SMBusA˹_High
))

	)

186 
	#I2C_PECPosi_Next
 ((
ut16_t
)0x0800)

	)

187 
	#I2C_PECPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

188 
	#IS_I2C_PEC_POSITION
(
POSITION
(((POSITION=
I2C_PECPosi_Next
) || \

189 ((
POSITION
=
I2C_PECPosi_Cut
))

	)

198 
	#I2C_NACKPosi_Next
 ((
ut16_t
)0x0800)

	)

199 
	#I2C_NACKPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

200 
	#IS_I2C_NACK_POSITION
(
POSITION
(((POSITION=
I2C_NACKPosi_Next
) || \

201 ((
POSITION
=
I2C_NACKPosi_Cut
))

	)

210 
	#I2C_IT_BUF
 ((
ut16_t
)0x0400)

	)

211 
	#I2C_IT_EVT
 ((
ut16_t
)0x0200)

	)

212 
	#I2C_IT_ERR
 ((
ut16_t
)0x0100)

	)

213 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xF8FF=0x00&& ((IT!0x00))

	)

222 
	#I2C_IT_SMBALERT
 ((
ut32_t
)0x01008000)

	)

223 
	#I2C_IT_TIMEOUT
 ((
ut32_t
)0x01004000)

	)

224 
	#I2C_IT_PECERR
 ((
ut32_t
)0x01001000)

	)

225 
	#I2C_IT_OVR
 ((
ut32_t
)0x01000800)

	)

226 
	#I2C_IT_AF
 ((
ut32_t
)0x01000400)

	)

227 
	#I2C_IT_ARLO
 ((
ut32_t
)0x01000200)

	)

228 
	#I2C_IT_BERR
 ((
ut32_t
)0x01000100)

	)

229 
	#I2C_IT_TXE
 ((
ut32_t
)0x06000080)

	)

230 
	#I2C_IT_RXNE
 ((
ut32_t
)0x06000040)

	)

231 
	#I2C_IT_STOPF
 ((
ut32_t
)0x02000010)

	)

232 
	#I2C_IT_ADD10
 ((
ut32_t
)0x02000008)

	)

233 
	#I2C_IT_BTF
 ((
ut32_t
)0x02000004)

	)

234 
	#I2C_IT_ADDR
 ((
ut32_t
)0x02000002)

	)

235 
	#I2C_IT_SB
 ((
ut32_t
)0x02000001)

	)

237 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut16_t
)0x20FF=0x00&& ((IT!(ut16_t)0x00))

	)

239 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_SMBALERT
|| ((IT=
I2C_IT_TIMEOUT
) || \

240 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_OVR
) || \

241 ((
IT
=
I2C_IT_AF
|| ((IT=
I2C_IT_ARLO
) || \

242 ((
IT
=
I2C_IT_BERR
|| ((IT=
I2C_IT_TXE
) || \

243 ((
IT
=
I2C_IT_RXNE
|| ((IT=
I2C_IT_STOPF
) || \

244 ((
IT
=
I2C_IT_ADD10
|| ((IT=
I2C_IT_BTF
) || \

245 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_SB
))

	)

258 
	#I2C_FLAG_DUALF
 ((
ut32_t
)0x00800000)

	)

259 
	#I2C_FLAG_SMBHOST
 ((
ut32_t
)0x00400000)

	)

260 
	#I2C_FLAG_SMBDEFAULT
 ((
ut32_t
)0x00200000)

	)

261 
	#I2C_FLAG_GENCALL
 ((
ut32_t
)0x00100000)

	)

262 
	#I2C_FLAG_TRA
 ((
ut32_t
)0x00040000)

	)

263 
	#I2C_FLAG_BUSY
 ((
ut32_t
)0x00020000)

	)

264 
	#I2C_FLAG_MSL
 ((
ut32_t
)0x00010000)

	)

270 
	#I2C_FLAG_SMBALERT
 ((
ut32_t
)0x10008000)

	)

271 
	#I2C_FLAG_TIMEOUT
 ((
ut32_t
)0x10004000)

	)

272 
	#I2C_FLAG_PECERR
 ((
ut32_t
)0x10001000)

	)

273 
	#I2C_FLAG_OVR
 ((
ut32_t
)0x10000800)

	)

274 
	#I2C_FLAG_AF
 ((
ut32_t
)0x10000400)

	)

275 
	#I2C_FLAG_ARLO
 ((
ut32_t
)0x10000200)

	)

276 
	#I2C_FLAG_BERR
 ((
ut32_t
)0x10000100)

	)

277 
	#I2C_FLAG_TXE
 ((
ut32_t
)0x10000080)

	)

278 
	#I2C_FLAG_RXNE
 ((
ut32_t
)0x10000040)

	)

279 
	#I2C_FLAG_STOPF
 ((
ut32_t
)0x10000010)

	)

280 
	#I2C_FLAG_ADD10
 ((
ut32_t
)0x10000008)

	)

281 
	#I2C_FLAG_BTF
 ((
ut32_t
)0x10000004)

	)

282 
	#I2C_FLAG_ADDR
 ((
ut32_t
)0x10000002)

	)

283 
	#I2C_FLAG_SB
 ((
ut32_t
)0x10000001)

	)

285 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0x20FF=0x00&& ((FLAG!(ut16_t)0x00))

	)

287 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_DUALF
|| ((FLAG=
I2C_FLAG_SMBHOST
) || \

288 ((
FLAG
=
I2C_FLAG_SMBDEFAULT
|| ((FLAG=
I2C_FLAG_GENCALL
) || \

289 ((
FLAG
=
I2C_FLAG_TRA
|| ((FLAG=
I2C_FLAG_BUSY
) || \

290 ((
FLAG
=
I2C_FLAG_MSL
|| ((FLAG=
I2C_FLAG_SMBALERT
) || \

291 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_PECERR
) || \

292 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_AF
) || \

293 ((
FLAG
=
I2C_FLAG_ARLO
|| ((FLAG=
I2C_FLAG_BERR
) || \

294 ((
FLAG
=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_RXNE
) || \

295 ((
FLAG
=
I2C_FLAG_STOPF
|| ((FLAG=
I2C_FLAG_ADD10
) || \

296 ((
FLAG
=
I2C_FLAG_BTF
|| ((FLAG=
I2C_FLAG_ADDR
) || \

297 ((
FLAG
=
I2C_FLAG_SB
))

	)

319 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ut32_t
)0x00030001

	)

347 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ut32_t
)0x00070082

	)

348 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ut32_t
)0x00030002

	)

350 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ut32_t
)0x00030008

	)

383 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ut32_t
)0x00030040

	)

387 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ut32_t
)0x00070080

	)

389 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ut32_t
)0x00070084

	)

424 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ut32_t
)0x00020002

	)

425 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ut32_t
)0x00060082

	)

428 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00820000

	)

429 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00860080

	)

432 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ut32_t
)0x00120000

	)

463 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ut32_t
)0x00020040

	)

465 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ut32_t
)0x00000010

	)

469 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ut32_t
)0x00060084

	)

470 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ut32_t
)0x00060080

	)

472 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ut32_t
)0x00000400

	)

476 
	#IS_I2C_EVENT
(
EVENT
(((EVENT=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

477 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

478 ((
EVENT
=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

479 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

480 ((
EVENT
=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

481 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

482 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

483 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

484 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

485 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

486 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

487 ((
EVENT
=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

488 ((
EVENT
=
I2C_EVENT_MASTER_MODE_SELECT
) || \

489 ((
EVENT
=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

490 ((
EVENT
=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

491 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

492 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

493 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

494 ((
EVENT
=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

495 ((
EVENT
=
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

504 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<0x3FF)

	)

513 
	#IS_I2C_CLOCK_SPEED
(
SPEED
(((SPEED>0x1&& ((SPEED<400000))

	)

534 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

535 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

536 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

537 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

538 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

539 
I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

540 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

541 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

542 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

543 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
);

544 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

545 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

546 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

547 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

548 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

549 
I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
);

550 
ut16_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

551 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

552 
I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
);

553 
I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
);

554 
I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

555 
I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
);

556 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

557 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

558 
I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

559 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

560 
I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
);

645 
EStus
 
I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
);

651 
ut32_t
 
I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
);

657 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

663 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

664 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

665 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

667 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST2944~1.H

24 #ide
__STM32F10x_GPIO_H


25 
	#__STM32F10x_GPIO_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

46 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
) || \

47 ((
PERIPH
=
GPIOB
) || \

48 ((
PERIPH
=
GPIOC
) || \

49 ((
PERIPH
=
GPIOD
) || \

50 ((
PERIPH
=
GPIOE
) || \

51 ((
PERIPH
=
GPIOF
) || \

52 ((
PERIPH
=
GPIOG
))

	)

60 
GPIO_Sed_10MHz
 = 1,

61 
GPIO_Sed_2MHz
,

62 
GPIO_Sed_50MHz


63 }
	tGPIOSed_TyDef
;

64 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Sed_10MHz
|| ((SPEED=
GPIO_Sed_2MHz
) || \

65 ((
SPEED
=
GPIO_Sed_50MHz
))

	)

72 { 
GPIO_Mode_AIN
 = 0x0,

73 
GPIO_Mode_IN_FLOATING
 = 0x04,

74 
GPIO_Mode_IPD
 = 0x28,

75 
GPIO_Mode_IPU
 = 0x48,

76 
GPIO_Mode_Out_OD
 = 0x14,

77 
GPIO_Mode_Out_PP
 = 0x10,

78 
GPIO_Mode_AF_OD
 = 0x1C,

79 
GPIO_Mode_AF_PP
 = 0x18

80 }
	tGPIOMode_TyDef
;

82 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_AIN
|| ((MODE=
GPIO_Mode_IN_FLOATING
) || \

83 ((
MODE
=
GPIO_Mode_IPD
|| ((MODE=
GPIO_Mode_IPU
) || \

84 ((
MODE
=
GPIO_Mode_Out_OD
|| ((MODE=
GPIO_Mode_Out_PP
) || \

85 ((
MODE
=
GPIO_Mode_AF_OD
|| ((MODE=
GPIO_Mode_AF_PP
))

	)

93 
ut16_t
 
GPIO_P
;

96 
GPIOSed_TyDef
 
GPIO_Sed
;

99 
GPIOMode_TyDef
 
GPIO_Mode
;

101 }
	tGPIO_InTyDef
;

109 { 
B_RESET
 = 0,

110 
B_SET


111 }
	tBAi
;

113 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

127 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

128 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

129 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

130 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

131 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

132 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

133 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

134 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

135 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

136 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

137 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

138 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

139 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

140 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

141 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

142 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

143 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

145 
	#IS_GPIO_PIN
(
PIN
((((PIN& (
ut16_t
)0x00=0x00&& ((PIN!(ut16_t)0x00))

	)

147 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
) || \

148 ((
PIN
=
GPIO_P_1
) || \

149 ((
PIN
=
GPIO_P_2
) || \

150 ((
PIN
=
GPIO_P_3
) || \

151 ((
PIN
=
GPIO_P_4
) || \

152 ((
PIN
=
GPIO_P_5
) || \

153 ((
PIN
=
GPIO_P_6
) || \

154 ((
PIN
=
GPIO_P_7
) || \

155 ((
PIN
=
GPIO_P_8
) || \

156 ((
PIN
=
GPIO_P_9
) || \

157 ((
PIN
=
GPIO_P_10
) || \

158 ((
PIN
=
GPIO_P_11
) || \

159 ((
PIN
=
GPIO_P_12
) || \

160 ((
PIN
=
GPIO_P_13
) || \

161 ((
PIN
=
GPIO_P_14
) || \

162 ((
PIN
=
GPIO_P_15
))

	)

172 
	#GPIO_Rem_SPI1
 ((
ut32_t
)0x00000001

	)

173 
	#GPIO_Rem_I2C1
 ((
ut32_t
)0x00000002

	)

174 
	#GPIO_Rem_USART1
 ((
ut32_t
)0x00000004

	)

175 
	#GPIO_Rem_USART2
 ((
ut32_t
)0x00000008

	)

176 
	#GPIO_PtlRem_USART3
 ((
ut32_t
)0x00140010

	)

177 
	#GPIO_FuRem_USART3
 ((
ut32_t
)0x00140030

	)

178 
	#GPIO_PtlRem_TIM1
 ((
ut32_t
)0x00160040

	)

179 
	#GPIO_FuRem_TIM1
 ((
ut32_t
)0x001600C0

	)

180 
	#GPIO_PtlRem1_TIM2
 ((
ut32_t
)0x00180100

	)

181 
	#GPIO_PtlRem2_TIM2
 ((
ut32_t
)0x00180200

	)

182 
	#GPIO_FuRem_TIM2
 ((
ut32_t
)0x00180300

	)

183 
	#GPIO_PtlRem_TIM3
 ((
ut32_t
)0x001A0800

	)

184 
	#GPIO_FuRem_TIM3
 ((
ut32_t
)0x001A0C00

	)

185 
	#GPIO_Rem_TIM4
 ((
ut32_t
)0x00001000

	)

186 
	#GPIO_Rem1_CAN1
 ((
ut32_t
)0x001D4000

	)

187 
	#GPIO_Rem2_CAN1
 ((
ut32_t
)0x001D6000

	)

188 
	#GPIO_Rem_PD01
 ((
ut32_t
)0x00008000

	)

189 
	#GPIO_Rem_TIM5CH4_LSI
 ((
ut32_t
)0x00200001

	)

190 
	#GPIO_Rem_ADC1_ETRGINJ
 ((
ut32_t
)0x00200002

	)

191 
	#GPIO_Rem_ADC1_ETRGREG
 ((
ut32_t
)0x00200004

	)

192 
	#GPIO_Rem_ADC2_ETRGINJ
 ((
ut32_t
)0x00200008

	)

193 
	#GPIO_Rem_ADC2_ETRGREG
 ((
ut32_t
)0x00200010

	)

194 
	#GPIO_Rem_ETH
 ((
ut32_t
)0x00200020

	)

195 
	#GPIO_Rem_CAN2
 ((
ut32_t
)0x00200040

	)

196 
	#GPIO_Rem_SWJ_NoJTRST
 ((
ut32_t
)0x00300100

	)

197 
	#GPIO_Rem_SWJ_JTAGDib
 ((
ut32_t
)0x00300200

	)

198 
	#GPIO_Rem_SWJ_Dib
 ((
ut32_t
)0x00300400

	)

199 
	#GPIO_Rem_SPI3
 ((
ut32_t
)0x00201100

	)

200 
	#GPIO_Rem_TIM2ITR1_PTP_SOF
 ((
ut32_t
)0x00202000

	)

203 
	#GPIO_Rem_PTP_PPS
 ((
ut32_t
)0x00204000

	)

205 
	#GPIO_Rem_TIM15
 ((
ut32_t
)0x80000001

	)

206 
	#GPIO_Rem_TIM16
 ((
ut32_t
)0x80000002

	)

207 
	#GPIO_Rem_TIM17
 ((
ut32_t
)0x80000004

	)

208 
	#GPIO_Rem_CEC
 ((
ut32_t
)0x80000008

	)

209 
	#GPIO_Rem_TIM1_DMA
 ((
ut32_t
)0x80000010

	)

211 
	#GPIO_Rem_TIM9
 ((
ut32_t
)0x80000020

	)

212 
	#GPIO_Rem_TIM10
 ((
ut32_t
)0x80000040

	)

213 
	#GPIO_Rem_TIM11
 ((
ut32_t
)0x80000080

	)

214 
	#GPIO_Rem_TIM13
 ((
ut32_t
)0x80000100

	)

215 
	#GPIO_Rem_TIM14
 ((
ut32_t
)0x80000200

	)

216 
	#GPIO_Rem_FSMC_NADV
 ((
ut32_t
)0x80000400

	)

218 
	#GPIO_Rem_TIM67_DAC_DMA
 ((
ut32_t
)0x80000800

	)

219 
	#GPIO_Rem_TIM12
 ((
ut32_t
)0x80001000

	)

220 
	#GPIO_Rem_MISC
 ((
ut32_t
)0x80002000

	)

223 
	#IS_GPIO_REMAP
(
REMAP
(((REMAP=
GPIO_Rem_SPI1
|| ((REMAP=
GPIO_Rem_I2C1
) || \

224 ((
REMAP
=
GPIO_Rem_USART1
|| ((REMAP=
GPIO_Rem_USART2
) || \

225 ((
REMAP
=
GPIO_PtlRem_USART3
|| ((REMAP=
GPIO_FuRem_USART3
) || \

226 ((
REMAP
=
GPIO_PtlRem_TIM1
|| ((REMAP=
GPIO_FuRem_TIM1
) || \

227 ((
REMAP
=
GPIO_PtlRem1_TIM2
|| ((REMAP=
GPIO_PtlRem2_TIM2
) || \

228 ((
REMAP
=
GPIO_FuRem_TIM2
|| ((REMAP=
GPIO_PtlRem_TIM3
) || \

229 ((
REMAP
=
GPIO_FuRem_TIM3
|| ((REMAP=
GPIO_Rem_TIM4
) || \

230 ((
REMAP
=
GPIO_Rem1_CAN1
|| ((REMAP=
GPIO_Rem2_CAN1
) || \

231 ((
REMAP
=
GPIO_Rem_PD01
|| ((REMAP=
GPIO_Rem_TIM5CH4_LSI
) || \

232 ((
REMAP
=
GPIO_Rem_ADC1_ETRGINJ
||((REMAP=
GPIO_Rem_ADC1_ETRGREG
) || \

233 ((
REMAP
=
GPIO_Rem_ADC2_ETRGINJ
||((REMAP=
GPIO_Rem_ADC2_ETRGREG
) || \

234 ((
REMAP
=
GPIO_Rem_ETH
||((REMAP=
GPIO_Rem_CAN2
) || \

235 ((
REMAP
=
GPIO_Rem_SWJ_NoJTRST
|| ((REMAP=
GPIO_Rem_SWJ_JTAGDib
) || \

236 ((
REMAP
=
GPIO_Rem_SWJ_Dib
)|| ((REMAP=
GPIO_Rem_SPI3
) || \

237 ((
REMAP
=
GPIO_Rem_TIM2ITR1_PTP_SOF
|| ((REMAP=
GPIO_Rem_PTP_PPS
) || \

238 ((
REMAP
=
GPIO_Rem_TIM15
|| ((REMAP=
GPIO_Rem_TIM16
) || \

239 ((
REMAP
=
GPIO_Rem_TIM17
|| ((REMAP=
GPIO_Rem_CEC
) || \

240 ((
REMAP
=
GPIO_Rem_TIM1_DMA
|| ((REMAP=
GPIO_Rem_TIM9
) || \

241 ((
REMAP
=
GPIO_Rem_TIM10
|| ((REMAP=
GPIO_Rem_TIM11
) || \

242 ((
REMAP
=
GPIO_Rem_TIM13
|| ((REMAP=
GPIO_Rem_TIM14
) || \

243 ((
REMAP
=
GPIO_Rem_FSMC_NADV
|| ((REMAP=
GPIO_Rem_TIM67_DAC_DMA
) || \

244 ((
REMAP
=
GPIO_Rem_TIM12
|| ((REMAP=
GPIO_Rem_MISC
))

	)

254 
	#GPIO_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

255 
	#GPIO_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

256 
	#GPIO_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

257 
	#GPIO_PtSourGPIOD
 ((
ut8_t
)0x03)

	)

258 
	#GPIO_PtSourGPIOE
 ((
ut8_t
)0x04)

	)

259 
	#GPIO_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

260 
	#GPIO_PtSourGPIOG
 ((
ut8_t
)0x06)

	)

261 
	#IS_GPIO_EVENTOUT_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
GPIO_PtSourGPIOA
) || \

262 ((
PORTSOURCE
=
GPIO_PtSourGPIOB
) || \

263 ((
PORTSOURCE
=
GPIO_PtSourGPIOC
) || \

264 ((
PORTSOURCE
=
GPIO_PtSourGPIOD
) || \

265 ((
PORTSOURCE
=
GPIO_PtSourGPIOE
))

	)

267 
	#IS_GPIO_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
GPIO_PtSourGPIOA
) || \

268 ((
PORTSOURCE
=
GPIO_PtSourGPIOB
) || \

269 ((
PORTSOURCE
=
GPIO_PtSourGPIOC
) || \

270 ((
PORTSOURCE
=
GPIO_PtSourGPIOD
) || \

271 ((
PORTSOURCE
=
GPIO_PtSourGPIOE
) || \

272 ((
PORTSOURCE
=
GPIO_PtSourGPIOF
) || \

273 ((
PORTSOURCE
=
GPIO_PtSourGPIOG
))

	)

283 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

284 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

285 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

286 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

287 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

288 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

289 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

290 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

291 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

292 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

293 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

294 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

295 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

296 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

297 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

298 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

300 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
) || \

301 ((
PINSOURCE
=
GPIO_PSour1
) || \

302 ((
PINSOURCE
=
GPIO_PSour2
) || \

303 ((
PINSOURCE
=
GPIO_PSour3
) || \

304 ((
PINSOURCE
=
GPIO_PSour4
) || \

305 ((
PINSOURCE
=
GPIO_PSour5
) || \

306 ((
PINSOURCE
=
GPIO_PSour6
) || \

307 ((
PINSOURCE
=
GPIO_PSour7
) || \

308 ((
PINSOURCE
=
GPIO_PSour8
) || \

309 ((
PINSOURCE
=
GPIO_PSour9
) || \

310 ((
PINSOURCE
=
GPIO_PSour10
) || \

311 ((
PINSOURCE
=
GPIO_PSour11
) || \

312 ((
PINSOURCE
=
GPIO_PSour12
) || \

313 ((
PINSOURCE
=
GPIO_PSour13
) || \

314 ((
PINSOURCE
=
GPIO_PSour14
) || \

315 ((
PINSOURCE
=
GPIO_PSour15
))

	)

324 
	#GPIO_ETH_MedI_MII
 ((
u32
)0x00000000)

	)

325 
	#GPIO_ETH_MedI_RMII
 ((
u32
)0x00000001)

	)

327 
	#IS_GPIO_ETH_MEDIA_INTERFACE
(
INTERFACE
(((INTERFACE=
GPIO_ETH_MedI_MII
) || \

328 ((
INTERFACE
=
GPIO_ETH_MedI_RMII
))

	)

349 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

350 
GPIO_AFIODeIn
();

351 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

352 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

353 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

354 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

355 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

356 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

357 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

358 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

359 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

360 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

361 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

362 
GPIO_EvtOuutCfig
(
ut8_t
 
GPIO_PtSour
, ut8_
GPIO_PSour
);

363 
GPIO_EvtOuutCmd
(
FuniڮS
 
NewS
);

364 
GPIO_PRemCfig
(
ut32_t
 
GPIO_Rem
, 
FuniڮS
 
NewS
);

365 
GPIO_EXTILeCfig
(
ut8_t
 
GPIO_PtSour
, ut8_
GPIO_PSour
);

366 
GPIO_ETH_MedICfig
(
ut32_t
 
GPIO_ETH_MedI
);

368 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST301B~1.H

24 #ide
__STM32F10x_SPI_H


25 
	#__STM32F10x_SPI_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut16_t
 
SPI_Dei
;

55 
ut16_t
 
SPI_Mode
;

58 
ut16_t
 
SPI_DaSize
;

61 
ut16_t
 
SPI_CPOL
;

64 
ut16_t
 
SPI_CPHA
;

67 
ut16_t
 
SPI_NSS
;

71 
ut16_t
 
SPI_BaudRePsr
;

77 
ut16_t
 
SPI_FB
;

80 
ut16_t
 
SPI_CRCPynoml
;

81 }
	tSPI_InTyDef
;

90 
ut16_t
 
I2S_Mode
;

93 
ut16_t
 
I2S_Sndd
;

96 
ut16_t
 
I2S_DaFm
;

99 
ut16_t
 
I2S_MCLKOuut
;

102 
ut32_t
 
I2S_AudioFq
;

105 
ut16_t
 
I2S_CPOL
;

107 }
	tI2S_InTyDef
;

117 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
) || \

118 ((
PERIPH
=
SPI2
) || \

119 ((
PERIPH
=
SPI3
))

	)

121 
	#IS_SPI_23_PERIPH
(
PERIPH
(((PERIPH=
SPI2
) || \

122 ((
PERIPH
=
SPI3
))

	)

128 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

129 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

130 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

131 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

132 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
) || \

133 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

134 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

135 ((
MODE
=
SPI_Dei_1Le_Tx
))

	)

144 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

145 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

146 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
) || \

147 ((
MODE
=
SPI_Mode_Sve
))

	)

156 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0800)

	)

157 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0000)

	)

158 
	#IS_SPI_DATASIZE
(
DATASIZE
(((DATASIZE=
SPI_DaSize_16b
) || \

159 ((
DATASIZE
=
SPI_DaSize_8b
))

	)

168 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

169 
	#SPI_CPOL_High
 ((
ut16_t
)0x0002)

	)

170 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
) || \

171 ((
CPOL
=
SPI_CPOL_High
))

	)

180 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

181 
	#SPI_CPHA_2Edge
 ((
ut16_t
)0x0001)

	)

182 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
) || \

183 ((
CPHA
=
SPI_CPHA_2Edge
))

	)

192 
	#SPI_NSS_So
 ((
ut16_t
)0x0200)

	)

193 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

194 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
) || \

195 ((
NSS
=
SPI_NSS_Hd
))

	)

204 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

205 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

206 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

207 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

208 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

209 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

210 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

211 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

212 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
) || \

213 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

214 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

215 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

216 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

217 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

218 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

219 ((
PRESCALER
=
SPI_BaudRePsr_256
))

	)

228 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

229 
	#SPI_FB_LSB
 ((
ut16_t
)0x0080)

	)

230 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
) || \

231 ((
BIT
=
SPI_FB_LSB
))

	)

240 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

241 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

242 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

243 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

244 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
) || \

245 ((
MODE
=
I2S_Mode_SveRx
) || \

246 ((
MODE
=
I2S_Mode_MaTx
) || \

247 ((
MODE
=
I2S_Mode_MaRx
)

	)

256 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

257 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

258 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

259 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

260 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

261 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
) || \

262 ((
STANDARD
=
I2S_Sndd_MSB
) || \

263 ((
STANDARD
=
I2S_Sndd_LSB
) || \

264 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

265 ((
STANDARD
=
I2S_Sndd_PCMLg
))

	)

274 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

275 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

276 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

277 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

278 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
) || \

279 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

280 ((
FORMAT
=
I2S_DaFm_24b
) || \

281 ((
FORMAT
=
I2S_DaFm_32b
))

	)

290 
	#I2S_MCLKOuut_Eb
 ((
ut16_t
)0x0200)

	)

291 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

292 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
) || \

293 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

	)

302 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

303 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

304 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

305 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

306 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

307 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

308 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

309 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

310 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

311 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

313 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
) && \

314 ((
FREQ
<
I2S_AudioFq_192k
)) || \

315 ((
FREQ
=
I2S_AudioFq_Deu
))

	)

324 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

325 
	#I2S_CPOL_High
 ((
ut16_t
)0x0008)

	)

326 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
) || \

327 ((
CPOL
=
I2S_CPOL_High
))

	)

336 
	#SPI_I2S_DMAReq_Tx
 ((
ut16_t
)0x0002)

	)

337 
	#SPI_I2S_DMAReq_Rx
 ((
ut16_t
)0x0001)

	)

338 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFFFC=0x00&& ((DMAREQ!0x00))

	)

347 
	#SPI_NSSIlSo_S
 ((
ut16_t
)0x0100)

	)

348 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

349 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
) || \

350 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

	)

359 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

360 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

361 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

370 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

371 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

372 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
) || \

373 ((
DIRECTION
=
SPI_Dei_Tx
))

	)

382 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

383 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

384 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

385 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
) || \

386 ((
IT
=
SPI_I2S_IT_RXNE
) || \

387 ((
IT
=
SPI_I2S_IT_ERR
))

	)

388 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

389 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

390 
	#SPI_IT_CRCERR
 ((
ut8_t
)0x54)

	)

391 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

392 
	#IS_SPI_I2S_CLEAR_IT
(
IT
(((IT=
SPI_IT_CRCERR
))

	)

393 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
|| ((IT=
SPI_I2S_IT_TXE
) || \

394 ((
IT
=
I2S_IT_UDR
|| ((IT=
SPI_IT_CRCERR
) || \

395 ((
IT
=
SPI_IT_MODF
|| ((IT=
SPI_I2S_IT_OVR
))

	)

404 
	#SPI_I2S_FLAG_RXNE
 ((
ut16_t
)0x0001)

	)

405 
	#SPI_I2S_FLAG_TXE
 ((
ut16_t
)0x0002)

	)

406 
	#I2S_FLAG_CHSIDE
 ((
ut16_t
)0x0004)

	)

407 
	#I2S_FLAG_UDR
 ((
ut16_t
)0x0008)

	)

408 
	#SPI_FLAG_CRCERR
 ((
ut16_t
)0x0010)

	)

409 
	#SPI_FLAG_MODF
 ((
ut16_t
)0x0020)

	)

410 
	#SPI_I2S_FLAG_OVR
 ((
ut16_t
)0x0040)

	)

411 
	#SPI_I2S_FLAG_BSY
 ((
ut16_t
)0x0080)

	)

412 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

413 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
) || \

414 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

415 ((
FLAG
=
I2S_FLAG_UDR
|| ((FLAG=
I2S_FLAG_CHSIDE
) || \

416 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
))

	)

425 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

446 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

447 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

448 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

449 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

450 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

451 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

452 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

453 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

454 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

455 
SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

456 
ut16_t
 
SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
);

457 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

458 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

459 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

460 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

461 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

462 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

463 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

464 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

465 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

466 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

467 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

468 
SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

470 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST4334~1.H

24 #ide
__STM32F10x_FSMC_H


25 
	#__STM32F10x_FSMC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut32_t
 
FSMC_AddssSupTime
;

57 
ut32_t
 
FSMC_AddssHdTime
;

62 
ut32_t
 
FSMC_DaSupTime
;

67 
ut32_t
 
FSMC_BusTuAroundDuti
;

72 
ut32_t
 
FSMC_CLKDivisi
;

76 
ut32_t
 
FSMC_DaLcy
;

84 
ut32_t
 
FSMC_AcssMode
;

86 }
	tFSMC_NORSRAMTimgInTyDef
;

94 
ut32_t
 
FSMC_Bk
;

97 
ut32_t
 
FSMC_DaAddssMux
;

101 
ut32_t
 
FSMC_MemyTy
;

105 
ut32_t
 
FSMC_MemyDaWidth
;

108 
ut32_t
 
FSMC_BurAcssMode
;

112 
ut32_t
 
FSMC_AsynchrousWa
;

116 
ut32_t
 
FSMC_WaSiglPެy
;

120 
ut32_t
 
FSMC_WpMode
;

124 
ut32_t
 
FSMC_WaSiglAive
;

129 
ut32_t
 
FSMC_WreOti
;

132 
ut32_t
 
FSMC_WaSigl
;

136 
ut32_t
 
FSMC_ExndedMode
;

139 
ut32_t
 
FSMC_WreBur
;

142 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_RdWreTimgSu
;

144 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_WreTimgSu
;

145 }
	tFSMC_NORSRAMInTyDef
;

153 
ut32_t
 
FSMC_SupTime
;

159 
ut32_t
 
FSMC_WaSupTime
;

165 
ut32_t
 
FSMC_HdSupTime
;

172 
ut32_t
 
FSMC_HiZSupTime
;

177 }
	tFSMC_NAND_PCCARDTimgInTyDef
;

185 
ut32_t
 
FSMC_Bk
;

188 
ut32_t
 
FSMC_Wau
;

191 
ut32_t
 
FSMC_MemyDaWidth
;

194 
ut32_t
 
FSMC_ECC
;

197 
ut32_t
 
FSMC_ECCPageSize
;

200 
ut32_t
 
FSMC_TCLRSupTime
;

204 
ut32_t
 
FSMC_TARSupTime
;

208 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

210 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

211 }
	tFSMC_NANDInTyDef
;

219 
ut32_t
 
FSMC_Wau
;

222 
ut32_t
 
FSMC_TCLRSupTime
;

226 
ut32_t
 
FSMC_TARSupTime
;

231 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

233 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

235 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_IOSTimgSu
;

236 }
	tFSMC_PCCARDInTyDef
;

249 
	#FSMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

250 
	#FSMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

251 
	#FSMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

252 
	#FSMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

260 
	#FSMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

261 
	#FSMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

269 
	#FSMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

274 
	#IS_FSMC_NORSRAM_BANK
(
BANK
(((BANK=
FSMC_Bk1_NORSRAM1
) || \

275 ((
BANK
=
FSMC_Bk1_NORSRAM2
) || \

276 ((
BANK
=
FSMC_Bk1_NORSRAM3
) || \

277 ((
BANK
=
FSMC_Bk1_NORSRAM4
))

	)

279 
	#IS_FSMC_NAND_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

280 ((
BANK
=
FSMC_Bk3_NAND
))

	)

282 
	#IS_FSMC_GETFLAG_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

283 ((
BANK
=
FSMC_Bk3_NAND
) || \

284 ((
BANK
=
FSMC_Bk4_PCCARD
))

	)

286 
	#IS_FSMC_IT_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

287 ((
BANK
=
FSMC_Bk3_NAND
) || \

288 ((
BANK
=
FSMC_Bk4_PCCARD
))

	)

298 
	#FSMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

299 
	#FSMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

300 
	#IS_FSMC_MUX
(
MUX
(((MUX=
FSMC_DaAddssMux_Dib
) || \

301 ((
MUX
=
FSMC_DaAddssMux_Eb
))

	)

311 
	#FSMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

312 
	#FSMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

313 
	#FSMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

314 
	#IS_FSMC_MEMORY
(
MEMORY
(((MEMORY=
FSMC_MemyTy_SRAM
) || \

315 ((
MEMORY
=
FSMC_MemyTy_PSRAM
)|| \

316 ((
MEMORY
=
FSMC_MemyTy_NOR
))

	)

326 
	#FSMC_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

327 
	#FSMC_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

328 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FSMC_MemyDaWidth_8b
) || \

329 ((
WIDTH
=
FSMC_MemyDaWidth_16b
))

	)

339 
	#FSMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

340 
	#FSMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

341 
	#IS_FSMC_BURSTMODE
(
STATE
(((STATE=
FSMC_BurAcssMode_Dib
) || \

342 ((
STATE
=
FSMC_BurAcssMode_Eb
))

	)

350 
	#FSMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

351 
	#FSMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

352 
	#IS_FSMC_ASYNWAIT
(
STATE
(((STATE=
FSMC_AsynchrousWa_Dib
) || \

353 ((
STATE
=
FSMC_AsynchrousWa_Eb
))

	)

363 
	#FSMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

364 
	#FSMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

365 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FSMC_WaSiglPެy_Low
) || \

366 ((
POLARITY
=
FSMC_WaSiglPެy_High
))

	)

376 
	#FSMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

377 
	#FSMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

378 
	#IS_FSMC_WRAP_MODE
(
MODE
(((MODE=
FSMC_WpMode_Dib
) || \

379 ((
MODE
=
FSMC_WpMode_Eb
))

	)

389 
	#FSMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

390 
	#FSMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

391 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FSMC_WaSiglAive_BefeWaS
) || \

392 ((
ACTIVE
=
FSMC_WaSiglAive_DurgWaS
))

	)

402 
	#FSMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

403 
	#FSMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

404 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FSMC_WreOti_Dib
) || \

405 ((
OPERATION
=
FSMC_WreOti_Eb
))

	)

415 
	#FSMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

416 
	#FSMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

417 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FSMC_WaSigl_Dib
) || \

418 ((
SIGNAL
=
FSMC_WaSigl_Eb
))

	)

427 
	#FSMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

428 
	#FSMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

430 
	#IS_FSMC_EXTENDED_MODE
(
MODE
(((MODE=
FSMC_ExndedMode_Dib
) || \

431 ((
MODE
=
FSMC_ExndedMode_Eb
))

	)

441 
	#FSMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

442 
	#FSMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

443 
	#IS_FSMC_WRITE_BURST
(
BURST
(((BURST=
FSMC_WreBur_Dib
) || \

444 ((
BURST
=
FSMC_WreBur_Eb
))

	)

453 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<0xF)

	)

463 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
((TIME<0xF)

	)

473 
	#IS_FSMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<0xFF))

	)

483 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
((TIME<0xF)

	)

493 
	#IS_FSMC_CLK_DIV
(
DIV
((DIV<0xF)

	)

503 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
((LATENCY<0xF)

	)

513 
	#FSMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

514 
	#FSMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

515 
	#FSMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

516 
	#FSMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

517 
	#IS_FSMC_ACCESS_MODE
(
MODE
(((MODE=
FSMC_AcssMode_A
) || \

518 ((
MODE
=
FSMC_AcssMode_B
) || \

519 ((
MODE
=
FSMC_AcssMode_C
) || \

520 ((
MODE
=
FSMC_AcssMode_D
))

	)

538 
	#FSMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

539 
	#FSMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

540 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FSMC_Wau_Dib
) || \

541 ((
FEATURE
=
FSMC_Wau_Eb
))

	)

552 
	#FSMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

553 
	#FSMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

554 
	#IS_FSMC_ECC_STATE
(
STATE
(((STATE=
FSMC_ECC_Dib
) || \

555 ((
STATE
=
FSMC_ECC_Eb
))

	)

565 
	#FSMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

566 
	#FSMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

567 
	#FSMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

568 
	#FSMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

569 
	#FSMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

570 
	#FSMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

571 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FSMC_ECCPageSize_256Bys
) || \

572 ((
SIZE
=
FSMC_ECCPageSize_512Bys
) || \

573 ((
SIZE
=
FSMC_ECCPageSize_1024Bys
) || \

574 ((
SIZE
=
FSMC_ECCPageSize_2048Bys
) || \

575 ((
SIZE
=
FSMC_ECCPageSize_4096Bys
) || \

576 ((
SIZE
=
FSMC_ECCPageSize_8192Bys
))

	)

586 
	#IS_FSMC_TCLR_TIME
(
TIME
((TIME<0xFF)

	)

596 
	#IS_FSMC_TAR_TIME
(
TIME
((TIME<0xFF)

	)

606 
	#IS_FSMC_SETUP_TIME
(
TIME
((TIME<0xFF)

	)

616 
	#IS_FSMC_WAIT_TIME
(
TIME
((TIME<0xFF)

	)

626 
	#IS_FSMC_HOLD_TIME
(
TIME
((TIME<0xFF)

	)

636 
	#IS_FSMC_HIZ_TIME
(
TIME
((TIME<0xFF)

	)

646 
	#FSMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

647 
	#FSMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

648 
	#FSMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

649 
	#IS_FSMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFC7=0x00000000&& ((IT!0x00000000))

	)

650 
	#IS_FSMC_GET_IT
(
IT
(((IT=
FSMC_IT_RisgEdge
) || \

651 ((
IT
=
FSMC_IT_Lev
) || \

652 ((
IT
=
FSMC_IT_FlgEdge
))

	)

661 
	#FSMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

662 
	#FSMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

663 
	#FSMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

664 
	#FSMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

665 
	#IS_FSMC_GET_FLAG
(
FLAG
(((FLAG=
FSMC_FLAG_RisgEdge
) || \

666 ((
FLAG
=
FSMC_FLAG_Lev
) || \

667 ((
FLAG
=
FSMC_FLAG_FlgEdge
) || \

668 ((
FLAG
=
FSMC_FLAG_FEMPT
))

	)

670 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

696 
FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
);

697 
FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
);

698 
FSMC_PCCARDDeIn
();

699 
FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

700 
FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

701 
FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

702 
FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

703 
FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

704 
FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

705 
FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

706 
FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

707 
FSMC_PCCARDCmd
(
FuniڮS
 
NewS
);

708 
FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

709 
ut32_t
 
FSMC_GECC
(ut32_
FSMC_Bk
);

710 
FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
);

711 
FgStus
 
FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

712 
FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

713 
ITStus
 
FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

714 
FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

716 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST5872~1.H

24 #ide
__STM32F10x_FLASH_H


25 
	#__STM32F10x_FLASH_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
FLASH_BUSY
 = 1,

53 
FLASH_ERROR_PG
,

54 
FLASH_ERROR_WRP
,

55 
FLASH_COMPLETE
,

56 
FLASH_TIMEOUT


57 }
	tFLASH_Stus
;

71 
	#FLASH_Lcy_0
 ((
ut32_t
)0x00000000

	)

72 
	#FLASH_Lcy_1
 ((
ut32_t
)0x00000001

	)

73 
	#FLASH_Lcy_2
 ((
ut32_t
)0x00000002

	)

74 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
) || \

75 ((
LATENCY
=
FLASH_Lcy_1
) || \

76 ((
LATENCY
=
FLASH_Lcy_2
))

	)

85 
	#FLASH_HfCyeAcss_Eb
 ((
ut32_t
)0x00000008

	)

86 
	#FLASH_HfCyeAcss_Dib
 ((
ut32_t
)0x00000000

	)

87 
	#IS_FLASH_HALFCYCLEACCESS_STATE
(
STATE
(((STATE=
FLASH_HfCyeAcss_Eb
) || \

88 ((
STATE
=
FLASH_HfCyeAcss_Dib
))

	)

97 
	#FLASH_PtchBufr_Eb
 ((
ut32_t
)0x00000010

	)

98 
	#FLASH_PtchBufr_Dib
 ((
ut32_t
)0x00000000

	)

99 
	#IS_FLASH_PREFETCHBUFFER_STATE
(
STATE
(((STATE=
FLASH_PtchBufr_Eb
) || \

100 ((
STATE
=
FLASH_PtchBufr_Dib
))

	)

110 
	#FLASH_WRPr_Pages0to3
 ((
ut32_t
)0x00000001

	)

111 
	#FLASH_WRPr_Pages4to7
 ((
ut32_t
)0x00000002

	)

112 
	#FLASH_WRPr_Pages8to11
 ((
ut32_t
)0x00000004

	)

113 
	#FLASH_WRPr_Pages12to15
 ((
ut32_t
)0x00000008

	)

114 
	#FLASH_WRPr_Pages16to19
 ((
ut32_t
)0x00000010

	)

115 
	#FLASH_WRPr_Pages20to23
 ((
ut32_t
)0x00000020

	)

116 
	#FLASH_WRPr_Pages24to27
 ((
ut32_t
)0x00000040

	)

117 
	#FLASH_WRPr_Pages28to31
 ((
ut32_t
)0x00000080

	)

120 
	#FLASH_WRPr_Pages32to35
 ((
ut32_t
)0x00000100

	)

121 
	#FLASH_WRPr_Pages36to39
 ((
ut32_t
)0x00000200

	)

122 
	#FLASH_WRPr_Pages40to43
 ((
ut32_t
)0x00000400

	)

123 
	#FLASH_WRPr_Pages44to47
 ((
ut32_t
)0x00000800

	)

124 
	#FLASH_WRPr_Pages48to51
 ((
ut32_t
)0x00001000

	)

125 
	#FLASH_WRPr_Pages52to55
 ((
ut32_t
)0x00002000

	)

126 
	#FLASH_WRPr_Pages56to59
 ((
ut32_t
)0x00004000

	)

127 
	#FLASH_WRPr_Pages60to63
 ((
ut32_t
)0x00008000

	)

128 
	#FLASH_WRPr_Pages64to67
 ((
ut32_t
)0x00010000

	)

129 
	#FLASH_WRPr_Pages68to71
 ((
ut32_t
)0x00020000

	)

130 
	#FLASH_WRPr_Pages72to75
 ((
ut32_t
)0x00040000

	)

131 
	#FLASH_WRPr_Pages76to79
 ((
ut32_t
)0x00080000

	)

132 
	#FLASH_WRPr_Pages80to83
 ((
ut32_t
)0x00100000

	)

133 
	#FLASH_WRPr_Pages84to87
 ((
ut32_t
)0x00200000

	)

134 
	#FLASH_WRPr_Pages88to91
 ((
ut32_t
)0x00400000

	)

135 
	#FLASH_WRPr_Pages92to95
 ((
ut32_t
)0x00800000

	)

136 
	#FLASH_WRPr_Pages96to99
 ((
ut32_t
)0x01000000

	)

137 
	#FLASH_WRPr_Pages100to103
 ((
ut32_t
)0x02000000

	)

138 
	#FLASH_WRPr_Pages104to107
 ((
ut32_t
)0x04000000

	)

139 
	#FLASH_WRPr_Pages108to111
 ((
ut32_t
)0x08000000

	)

140 
	#FLASH_WRPr_Pages112to115
 ((
ut32_t
)0x10000000

	)

141 
	#FLASH_WRPr_Pages116to119
 ((
ut32_t
)0x20000000

	)

142 
	#FLASH_WRPr_Pages120to123
 ((
ut32_t
)0x40000000

	)

143 
	#FLASH_WRPr_Pages124to127
 ((
ut32_t
)0x80000000

	)

146 
	#FLASH_WRPr_Pages0to1
 ((
ut32_t
)0x00000001

	)

148 
	#FLASH_WRPr_Pages2to3
 ((
ut32_t
)0x00000002

	)

150 
	#FLASH_WRPr_Pages4to5
 ((
ut32_t
)0x00000004

	)

152 
	#FLASH_WRPr_Pages6to7
 ((
ut32_t
)0x00000008

	)

154 
	#FLASH_WRPr_Pages8to9
 ((
ut32_t
)0x00000010

	)

156 
	#FLASH_WRPr_Pages10to11
 ((
ut32_t
)0x00000020

	)

158 
	#FLASH_WRPr_Pages12to13
 ((
ut32_t
)0x00000040

	)

160 
	#FLASH_WRPr_Pages14to15
 ((
ut32_t
)0x00000080

	)

162 
	#FLASH_WRPr_Pages16to17
 ((
ut32_t
)0x00000100

	)

164 
	#FLASH_WRPr_Pages18to19
 ((
ut32_t
)0x00000200

	)

166 
	#FLASH_WRPr_Pages20to21
 ((
ut32_t
)0x00000400

	)

168 
	#FLASH_WRPr_Pages22to23
 ((
ut32_t
)0x00000800

	)

170 
	#FLASH_WRPr_Pages24to25
 ((
ut32_t
)0x00001000

	)

172 
	#FLASH_WRPr_Pages26to27
 ((
ut32_t
)0x00002000

	)

174 
	#FLASH_WRPr_Pages28to29
 ((
ut32_t
)0x00004000

	)

176 
	#FLASH_WRPr_Pages30to31
 ((
ut32_t
)0x00008000

	)

178 
	#FLASH_WRPr_Pages32to33
 ((
ut32_t
)0x00010000

	)

180 
	#FLASH_WRPr_Pages34to35
 ((
ut32_t
)0x00020000

	)

182 
	#FLASH_WRPr_Pages36to37
 ((
ut32_t
)0x00040000

	)

184 
	#FLASH_WRPr_Pages38to39
 ((
ut32_t
)0x00080000

	)

186 
	#FLASH_WRPr_Pages40to41
 ((
ut32_t
)0x00100000

	)

188 
	#FLASH_WRPr_Pages42to43
 ((
ut32_t
)0x00200000

	)

190 
	#FLASH_WRPr_Pages44to45
 ((
ut32_t
)0x00400000

	)

192 
	#FLASH_WRPr_Pages46to47
 ((
ut32_t
)0x00800000

	)

194 
	#FLASH_WRPr_Pages48to49
 ((
ut32_t
)0x01000000

	)

196 
	#FLASH_WRPr_Pages50to51
 ((
ut32_t
)0x02000000

	)

198 
	#FLASH_WRPr_Pages52to53
 ((
ut32_t
)0x04000000

	)

200 
	#FLASH_WRPr_Pages54to55
 ((
ut32_t
)0x08000000

	)

202 
	#FLASH_WRPr_Pages56to57
 ((
ut32_t
)0x10000000

	)

204 
	#FLASH_WRPr_Pages58to59
 ((
ut32_t
)0x20000000

	)

206 
	#FLASH_WRPr_Pages60to61
 ((
ut32_t
)0x40000000

	)

208 
	#FLASH_WRPr_Pages62to127
 ((
ut32_t
)0x80000000

	)

209 
	#FLASH_WRPr_Pages62to255
 ((
ut32_t
)0x80000000

	)

210 
	#FLASH_WRPr_Pages62to511
 ((
ut32_t
)0x80000000

	)

212 
	#FLASH_WRPr_APages
 ((
ut32_t
)0xFFFFFFFF

	)

214 
	#IS_FLASH_WRPROT_PAGE
(
PAGE
(((PAGE!0x00000000))

	)

216 
	#IS_FLASH_ADDRESS
(
ADDRESS
(((ADDRESS>0x08000000&& ((ADDRESS< 0x080FFFFF))

	)

218 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
(((ADDRESS=0x1FFFF804|| ((ADDRESS=0x1FFFF806))

	)

228 
	#OB_IWDG_SW
 ((
ut16_t
)0x0001

	)

229 
	#OB_IWDG_HW
 ((
ut16_t
)0x0000

	)

230 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

240 
	#OB_STOP_NoRST
 ((
ut16_t
)0x0002

	)

241 
	#OB_STOP_RST
 ((
ut16_t
)0x0000

	)

242 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

252 
	#OB_STDBY_NoRST
 ((
ut16_t
)0x0004

	)

253 
	#OB_STDBY_RST
 ((
ut16_t
)0x0000

	)

254 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

256 #ifde
STM32F10X_XL


263 
	#FLASH_BOOT_Bk1
 ((
ut16_t
)0x0000

	)

265 
	#FLASH_BOOT_Bk2
 ((
ut16_t
)0x0001

	)

268 
	#IS_FLASH_BOOT
(
BOOT
(((BOOT=
FLASH_BOOT_Bk1
|| ((BOOT=
FLASH_BOOT_Bk2
))

	)

276 #ifde
STM32F10X_XL


277 
	#FLASH_IT_BANK2_ERROR
 ((
ut32_t
)0x80000400

	)

278 
	#FLASH_IT_BANK2_EOP
 ((
ut32_t
)0x80001000

	)

280 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

281 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

283 
	#FLASH_IT_ERROR
 ((
ut32_t
)0x00000400

	)

284 
	#FLASH_IT_EOP
 ((
ut32_t
)0x00001000

	)

285 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0x7FFFEBFF=0x00000000&& (((IT!0x00000000)))

	)

287 
	#FLASH_IT_ERROR
 ((
ut32_t
)0x00000400

	)

288 
	#FLASH_IT_EOP
 ((
ut32_t
)0x00001000

	)

289 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

290 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

292 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFFFFEBFF=0x00000000&& (((IT!0x00000000)))

	)

302 #ifde
STM32F10X_XL


303 
	#FLASH_FLAG_BANK2_BSY
 ((
ut32_t
)0x80000001

	)

304 
	#FLASH_FLAG_BANK2_EOP
 ((
ut32_t
)0x80000020

	)

305 
	#FLASH_FLAG_BANK2_PGERR
 ((
ut32_t
)0x80000004

	)

306 
	#FLASH_FLAG_BANK2_WRPRTERR
 ((
ut32_t
)0x80000010

	)

308 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

309 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

310 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

311 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

313 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00000001

	)

314 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000020

	)

315 
	#FLASH_FLAG_PGERR
 ((
ut32_t
)0x00000004

	)

316 
	#FLASH_FLAG_WRPRTERR
 ((
ut32_t
)0x00000010

	)

317 
	#FLASH_FLAG_OPTERR
 ((
ut32_t
)0x00000001

	)

319 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0x7FFFFFCA=0x00000000&& ((FLAG!0x00000000))

	)

320 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_EOP
) || \

321 ((
FLAG
=
FLASH_FLAG_PGERR
|| ((FLAG=
FLASH_FLAG_WRPRTERR
) || \

322 ((
FLAG
=
FLASH_FLAG_OPTERR
)|| \

323 ((
FLAG
=
FLASH_FLAG_BANK1_BSY
|| ((FLAG=
FLASH_FLAG_BANK1_EOP
) || \

324 ((
FLAG
=
FLASH_FLAG_BANK1_PGERR
|| ((FLAG=
FLASH_FLAG_BANK1_WRPRTERR
) || \

325 ((
FLAG
=
FLASH_FLAG_BANK2_BSY
|| ((FLAG=
FLASH_FLAG_BANK2_EOP
) || \

326 ((
FLAG
=
FLASH_FLAG_BANK2_PGERR
|| ((FLAG=
FLASH_FLAG_BANK2_WRPRTERR
))

	)

328 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00000001

	)

329 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000020

	)

330 
	#FLASH_FLAG_PGERR
 ((
ut32_t
)0x00000004

	)

331 
	#FLASH_FLAG_WRPRTERR
 ((
ut32_t
)0x00000010

	)

332 
	#FLASH_FLAG_OPTERR
 ((
ut32_t
)0x00000001

	)

334 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

335 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

336 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

337 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

339 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFCA=0x00000000&& ((FLAG!0x00000000))

	)

340 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_EOP
) || \

341 ((
FLAG
=
FLASH_FLAG_PGERR
|| ((FLAG=
FLASH_FLAG_WRPRTERR
) || \

342 ((
FLAG
=
FLASH_FLAG_BANK1_BSY
|| ((FLAG=
FLASH_FLAG_BANK1_EOP
) || \

343 ((
FLAG
=
FLASH_FLAG_BANK1_PGERR
|| ((FLAG=
FLASH_FLAG_BANK1_WRPRTERR
) || \

344 ((
FLAG
=
FLASH_FLAG_OPTERR
))

	)

368 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

369 
FLASH_HfCyeAcssCmd
(
ut32_t
 
FLASH_HfCyeAcss
);

370 
FLASH_PtchBufrCmd
(
ut32_t
 
FLASH_PtchBufr
);

371 
FLASH_Uock
();

372 
FLASH_Lock
();

373 
FLASH_Stus
 
FLASH_EPage
(
ut32_t
 
Page_Addss
);

374 
FLASH_Stus
 
FLASH_EAPages
();

375 
FLASH_Stus
 
FLASH_EOiBys
();

376 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

377 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

378 
FLASH_Stus
 
FLASH_ProgmOiByDa
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

379 
FLASH_Stus
 
FLASH_EbWrePrei
(
ut32_t
 
FLASH_Pages
);

380 
FLASH_Stus
 
FLASH_RdOutPrei
(
FuniڮS
 
NewS
);

381 
FLASH_Stus
 
FLASH_UrOiByCfig
(
ut16_t
 
OB_IWDG
, ut16_
OB_STOP
, ut16_
OB_STDBY
);

382 
ut32_t
 
FLASH_GUrOiBy
();

383 
ut32_t
 
FLASH_GWrePreiOiBy
();

384 
FgStus
 
FLASH_GRdOutPreiStus
();

385 
FgStus
 
FLASH_GPtchBufrStus
();

386 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

387 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

388 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

389 
FLASH_Stus
 
FLASH_GStus
();

390 
FLASH_Stus
 
FLASH_WaFLaOti
(
ut32_t
 
Timeout
);

393 
FLASH_UockBk1
();

394 
FLASH_LockBk1
();

395 
FLASH_Stus
 
FLASH_EABk1Pages
();

396 
FLASH_Stus
 
FLASH_GBk1Stus
();

397 
FLASH_Stus
 
FLASH_WaFLaBk1Oti
(
ut32_t
 
Timeout
);

399 #ifde
STM32F10X_XL


401 
FLASH_UockBk2
();

402 
FLASH_LockBk2
();

403 
FLASH_Stus
 
FLASH_EABk2Pages
();

404 
FLASH_Stus
 
FLASH_GBk2Stus
();

405 
FLASH_Stus
 
FLASH_WaFLaBk2Oti
(
ut32_t
 
Timeout
);

406 
FLASH_Stus
 
FLASH_BoCfig
(
ut16_t
 
FLASH_BOOT
);

409 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST7315~1.H

24 #ide
__STM32F10x_RTC_H


25 
	#__STM32F10x_RTC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

58 
	#RTC_IT_OW
 ((
ut16_t
)0x0004

	)

59 
	#RTC_IT_ALR
 ((
ut16_t
)0x0002

	)

60 
	#RTC_IT_SEC
 ((
ut16_t
)0x0001

	)

61 
	#IS_RTC_IT
(
IT
((((IT& (
ut16_t
)0xFFF8=0x00&& ((IT!0x00))

	)

62 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_OW
|| ((IT=
RTC_IT_ALR
) || \

63 ((
IT
=
RTC_IT_SEC
))

	)

72 
	#RTC_FLAG_RTOFF
 ((
ut16_t
)0x0020

	)

73 
	#RTC_FLAG_RSF
 ((
ut16_t
)0x0008

	)

74 
	#RTC_FLAG_OW
 ((
ut16_t
)0x0004

	)

75 
	#RTC_FLAG_ALR
 ((
ut16_t
)0x0002

	)

76 
	#RTC_FLAG_SEC
 ((
ut16_t
)0x0001

	)

77 
	#IS_RTC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFFF0=0x00&& ((FLAG!0x00))

	)

78 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_RTOFF
|| ((FLAG=
RTC_FLAG_RSF
) || \

79 ((
FLAG
=
RTC_FLAG_OW
|| ((FLAG=
RTC_FLAG_ALR
) || \

80 ((
FLAG
=
RTC_FLAG_SEC
))

	)

81 
	#IS_RTC_PRESCALER
(
PRESCALER
((PRESCALER<0xFFFFF)

	)

103 
RTC_ITCfig
(
ut16_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

104 
RTC_ECfigMode
();

105 
RTC_ExCfigMode
();

106 
ut32_t
 
RTC_GCou
();

107 
RTC_SCou
(
ut32_t
 
CouVue
);

108 
RTC_SPsr
(
ut32_t
 
PsrVue
);

109 
RTC_SArm
(
ut32_t
 
ArmVue
);

110 
ut32_t
 
RTC_GDivid
();

111 
RTC_WaFLaTask
();

112 
RTC_WaFSynchro
();

113 
FgStus
 
RTC_GFgStus
(
ut16_t
 
RTC_FLAG
);

114 
RTC_CˬFg
(
ut16_t
 
RTC_FLAG
);

115 
ITStus
 
RTC_GITStus
(
ut16_t
 
RTC_IT
);

116 
RTC_CˬITPdgB
(
ut16_t
 
RTC_IT
);

118 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST7C3E~1.H

24 #ide
__STM32F10x_DMA_H


25 
	#__STM32F10x_DMA_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut32_t
 
DMA_PhBaAddr
;

54 
ut32_t
 
DMA_MemyBaAddr
;

56 
ut32_t
 
DMA_DIR
;

59 
ut32_t
 
DMA_BufrSize
;

63 
ut32_t
 
DMA_PhInc
;

66 
ut32_t
 
DMA_MemyInc
;

69 
ut32_t
 
DMA_PhDaSize
;

72 
ut32_t
 
DMA_MemyDaSize
;

75 
ut32_t
 
DMA_Mode
;

80 
ut32_t
 
DMA_Priܙy
;

83 
ut32_t
 
DMA_M2M
;

85 }
	tDMA_InTyDef
;

95 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Chl1
) || \

96 ((
PERIPH
=
DMA1_Chl2
) || \

97 ((
PERIPH
=
DMA1_Chl3
) || \

98 ((
PERIPH
=
DMA1_Chl4
) || \

99 ((
PERIPH
=
DMA1_Chl5
) || \

100 ((
PERIPH
=
DMA1_Chl6
) || \

101 ((
PERIPH
=
DMA1_Chl7
) || \

102 ((
PERIPH
=
DMA2_Chl1
) || \

103 ((
PERIPH
=
DMA2_Chl2
) || \

104 ((
PERIPH
=
DMA2_Chl3
) || \

105 ((
PERIPH
=
DMA2_Chl4
) || \

106 ((
PERIPH
=
DMA2_Chl5
))

	)

112 
	#DMA_DIR_PhDST
 ((
ut32_t
)0x00000010)

	)

113 
	#DMA_DIR_PhSRC
 ((
ut32_t
)0x00000000)

	)

114 
	#IS_DMA_DIR
(
DIR
(((DIR=
DMA_DIR_PhDST
) || \

115 ((
DIR
=
DMA_DIR_PhSRC
))

	)

124 
	#DMA_PhInc_Eb
 ((
ut32_t
)0x00000040)

	)

125 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

126 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Eb
) || \

127 ((
STATE
=
DMA_PhInc_Dib
))

	)

136 
	#DMA_MemyInc_Eb
 ((
ut32_t
)0x00000080)

	)

137 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

138 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Eb
) || \

139 ((
STATE
=
DMA_MemyInc_Dib
))

	)

148 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

149 
	#DMA_PhDaSize_HfWd
 ((
ut32_t
)0x00000100)

	)

150 
	#DMA_PhDaSize_Wd
 ((
ut32_t
)0x00000200)

	)

151 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
) || \

152 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

153 ((
SIZE
=
DMA_PhDaSize_Wd
))

	)

162 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

163 
	#DMA_MemyDaSize_HfWd
 ((
ut32_t
)0x00000400)

	)

164 
	#DMA_MemyDaSize_Wd
 ((
ut32_t
)0x00000800)

	)

165 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
) || \

166 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

167 ((
SIZE
=
DMA_MemyDaSize_Wd
))

	)

176 
	#DMA_Mode_Ccur
 ((
ut32_t
)0x00000020)

	)

177 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

178 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Ccur
|| ((MODE=
DMA_Mode_Nm
))

	)

187 
	#DMA_Priܙy_VyHigh
 ((
ut32_t
)0x00003000)

	)

188 
	#DMA_Priܙy_High
 ((
ut32_t
)0x00002000)

	)

189 
	#DMA_Priܙy_Medium
 ((
ut32_t
)0x00001000)

	)

190 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

191 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_VyHigh
) || \

192 ((
PRIORITY
=
DMA_Priܙy_High
) || \

193 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

194 ((
PRIORITY
=
DMA_Priܙy_Low
))

	)

203 
	#DMA_M2M_Eb
 ((
ut32_t
)0x00004000)

	)

204 
	#DMA_M2M_Dib
 ((
ut32_t
)0x00000000)

	)

205 
	#IS_DMA_M2M_STATE
(
STATE
(((STATE=
DMA_M2M_Eb
|| ((STATE=
DMA_M2M_Dib
))

	)

215 
	#DMA_IT_TC
 ((
ut32_t
)0x00000002)

	)

216 
	#DMA_IT_HT
 ((
ut32_t
)0x00000004)

	)

217 
	#DMA_IT_TE
 ((
ut32_t
)0x00000008)

	)

218 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFFF1=0x00&& ((IT!0x00))

	)

220 
	#DMA1_IT_GL1
 ((
ut32_t
)0x00000001)

	)

221 
	#DMA1_IT_TC1
 ((
ut32_t
)0x00000002)

	)

222 
	#DMA1_IT_HT1
 ((
ut32_t
)0x00000004)

	)

223 
	#DMA1_IT_TE1
 ((
ut32_t
)0x00000008)

	)

224 
	#DMA1_IT_GL2
 ((
ut32_t
)0x00000010)

	)

225 
	#DMA1_IT_TC2
 ((
ut32_t
)0x00000020)

	)

226 
	#DMA1_IT_HT2
 ((
ut32_t
)0x00000040)

	)

227 
	#DMA1_IT_TE2
 ((
ut32_t
)0x00000080)

	)

228 
	#DMA1_IT_GL3
 ((
ut32_t
)0x00000100)

	)

229 
	#DMA1_IT_TC3
 ((
ut32_t
)0x00000200)

	)

230 
	#DMA1_IT_HT3
 ((
ut32_t
)0x00000400)

	)

231 
	#DMA1_IT_TE3
 ((
ut32_t
)0x00000800)

	)

232 
	#DMA1_IT_GL4
 ((
ut32_t
)0x00001000)

	)

233 
	#DMA1_IT_TC4
 ((
ut32_t
)0x00002000)

	)

234 
	#DMA1_IT_HT4
 ((
ut32_t
)0x00004000)

	)

235 
	#DMA1_IT_TE4
 ((
ut32_t
)0x00008000)

	)

236 
	#DMA1_IT_GL5
 ((
ut32_t
)0x00010000)

	)

237 
	#DMA1_IT_TC5
 ((
ut32_t
)0x00020000)

	)

238 
	#DMA1_IT_HT5
 ((
ut32_t
)0x00040000)

	)

239 
	#DMA1_IT_TE5
 ((
ut32_t
)0x00080000)

	)

240 
	#DMA1_IT_GL6
 ((
ut32_t
)0x00100000)

	)

241 
	#DMA1_IT_TC6
 ((
ut32_t
)0x00200000)

	)

242 
	#DMA1_IT_HT6
 ((
ut32_t
)0x00400000)

	)

243 
	#DMA1_IT_TE6
 ((
ut32_t
)0x00800000)

	)

244 
	#DMA1_IT_GL7
 ((
ut32_t
)0x01000000)

	)

245 
	#DMA1_IT_TC7
 ((
ut32_t
)0x02000000)

	)

246 
	#DMA1_IT_HT7
 ((
ut32_t
)0x04000000)

	)

247 
	#DMA1_IT_TE7
 ((
ut32_t
)0x08000000)

	)

249 
	#DMA2_IT_GL1
 ((
ut32_t
)0x10000001)

	)

250 
	#DMA2_IT_TC1
 ((
ut32_t
)0x10000002)

	)

251 
	#DMA2_IT_HT1
 ((
ut32_t
)0x10000004)

	)

252 
	#DMA2_IT_TE1
 ((
ut32_t
)0x10000008)

	)

253 
	#DMA2_IT_GL2
 ((
ut32_t
)0x10000010)

	)

254 
	#DMA2_IT_TC2
 ((
ut32_t
)0x10000020)

	)

255 
	#DMA2_IT_HT2
 ((
ut32_t
)0x10000040)

	)

256 
	#DMA2_IT_TE2
 ((
ut32_t
)0x10000080)

	)

257 
	#DMA2_IT_GL3
 ((
ut32_t
)0x10000100)

	)

258 
	#DMA2_IT_TC3
 ((
ut32_t
)0x10000200)

	)

259 
	#DMA2_IT_HT3
 ((
ut32_t
)0x10000400)

	)

260 
	#DMA2_IT_TE3
 ((
ut32_t
)0x10000800)

	)

261 
	#DMA2_IT_GL4
 ((
ut32_t
)0x10001000)

	)

262 
	#DMA2_IT_TC4
 ((
ut32_t
)0x10002000)

	)

263 
	#DMA2_IT_HT4
 ((
ut32_t
)0x10004000)

	)

264 
	#DMA2_IT_TE4
 ((
ut32_t
)0x10008000)

	)

265 
	#DMA2_IT_GL5
 ((
ut32_t
)0x10010000)

	)

266 
	#DMA2_IT_TC5
 ((
ut32_t
)0x10020000)

	)

267 
	#DMA2_IT_HT5
 ((
ut32_t
)0x10040000)

	)

268 
	#DMA2_IT_TE5
 ((
ut32_t
)0x10080000)

	)

270 
	#IS_DMA_CLEAR_IT
(
IT
(((((IT& 0xF0000000=0x00|| (((IT& 0xEFF00000=0x00)&& ((IT!0x00))

	)

272 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA1_IT_GL1
|| ((IT=
DMA1_IT_TC1
) || \

273 ((
IT
=
DMA1_IT_HT1
|| ((IT=
DMA1_IT_TE1
) || \

274 ((
IT
=
DMA1_IT_GL2
|| ((IT=
DMA1_IT_TC2
) || \

275 ((
IT
=
DMA1_IT_HT2
|| ((IT=
DMA1_IT_TE2
) || \

276 ((
IT
=
DMA1_IT_GL3
|| ((IT=
DMA1_IT_TC3
) || \

277 ((
IT
=
DMA1_IT_HT3
|| ((IT=
DMA1_IT_TE3
) || \

278 ((
IT
=
DMA1_IT_GL4
|| ((IT=
DMA1_IT_TC4
) || \

279 ((
IT
=
DMA1_IT_HT4
|| ((IT=
DMA1_IT_TE4
) || \

280 ((
IT
=
DMA1_IT_GL5
|| ((IT=
DMA1_IT_TC5
) || \

281 ((
IT
=
DMA1_IT_HT5
|| ((IT=
DMA1_IT_TE5
) || \

282 ((
IT
=
DMA1_IT_GL6
|| ((IT=
DMA1_IT_TC6
) || \

283 ((
IT
=
DMA1_IT_HT6
|| ((IT=
DMA1_IT_TE6
) || \

284 ((
IT
=
DMA1_IT_GL7
|| ((IT=
DMA1_IT_TC7
) || \

285 ((
IT
=
DMA1_IT_HT7
|| ((IT=
DMA1_IT_TE7
) || \

286 ((
IT
=
DMA2_IT_GL1
|| ((IT=
DMA2_IT_TC1
) || \

287 ((
IT
=
DMA2_IT_HT1
|| ((IT=
DMA2_IT_TE1
) || \

288 ((
IT
=
DMA2_IT_GL2
|| ((IT=
DMA2_IT_TC2
) || \

289 ((
IT
=
DMA2_IT_HT2
|| ((IT=
DMA2_IT_TE2
) || \

290 ((
IT
=
DMA2_IT_GL3
|| ((IT=
DMA2_IT_TC3
) || \

291 ((
IT
=
DMA2_IT_HT3
|| ((IT=
DMA2_IT_TE3
) || \

292 ((
IT
=
DMA2_IT_GL4
|| ((IT=
DMA2_IT_TC4
) || \

293 ((
IT
=
DMA2_IT_HT4
|| ((IT=
DMA2_IT_TE4
) || \

294 ((
IT
=
DMA2_IT_GL5
|| ((IT=
DMA2_IT_TC5
) || \

295 ((
IT
=
DMA2_IT_HT5
|| ((IT=
DMA2_IT_TE5
))

	)

304 
	#DMA1_FLAG_GL1
 ((
ut32_t
)0x00000001)

	)

305 
	#DMA1_FLAG_TC1
 ((
ut32_t
)0x00000002)

	)

306 
	#DMA1_FLAG_HT1
 ((
ut32_t
)0x00000004)

	)

307 
	#DMA1_FLAG_TE1
 ((
ut32_t
)0x00000008)

	)

308 
	#DMA1_FLAG_GL2
 ((
ut32_t
)0x00000010)

	)

309 
	#DMA1_FLAG_TC2
 ((
ut32_t
)0x00000020)

	)

310 
	#DMA1_FLAG_HT2
 ((
ut32_t
)0x00000040)

	)

311 
	#DMA1_FLAG_TE2
 ((
ut32_t
)0x00000080)

	)

312 
	#DMA1_FLAG_GL3
 ((
ut32_t
)0x00000100)

	)

313 
	#DMA1_FLAG_TC3
 ((
ut32_t
)0x00000200)

	)

314 
	#DMA1_FLAG_HT3
 ((
ut32_t
)0x00000400)

	)

315 
	#DMA1_FLAG_TE3
 ((
ut32_t
)0x00000800)

	)

316 
	#DMA1_FLAG_GL4
 ((
ut32_t
)0x00001000)

	)

317 
	#DMA1_FLAG_TC4
 ((
ut32_t
)0x00002000)

	)

318 
	#DMA1_FLAG_HT4
 ((
ut32_t
)0x00004000)

	)

319 
	#DMA1_FLAG_TE4
 ((
ut32_t
)0x00008000)

	)

320 
	#DMA1_FLAG_GL5
 ((
ut32_t
)0x00010000)

	)

321 
	#DMA1_FLAG_TC5
 ((
ut32_t
)0x00020000)

	)

322 
	#DMA1_FLAG_HT5
 ((
ut32_t
)0x00040000)

	)

323 
	#DMA1_FLAG_TE5
 ((
ut32_t
)0x00080000)

	)

324 
	#DMA1_FLAG_GL6
 ((
ut32_t
)0x00100000)

	)

325 
	#DMA1_FLAG_TC6
 ((
ut32_t
)0x00200000)

	)

326 
	#DMA1_FLAG_HT6
 ((
ut32_t
)0x00400000)

	)

327 
	#DMA1_FLAG_TE6
 ((
ut32_t
)0x00800000)

	)

328 
	#DMA1_FLAG_GL7
 ((
ut32_t
)0x01000000)

	)

329 
	#DMA1_FLAG_TC7
 ((
ut32_t
)0x02000000)

	)

330 
	#DMA1_FLAG_HT7
 ((
ut32_t
)0x04000000)

	)

331 
	#DMA1_FLAG_TE7
 ((
ut32_t
)0x08000000)

	)

333 
	#DMA2_FLAG_GL1
 ((
ut32_t
)0x10000001)

	)

334 
	#DMA2_FLAG_TC1
 ((
ut32_t
)0x10000002)

	)

335 
	#DMA2_FLAG_HT1
 ((
ut32_t
)0x10000004)

	)

336 
	#DMA2_FLAG_TE1
 ((
ut32_t
)0x10000008)

	)

337 
	#DMA2_FLAG_GL2
 ((
ut32_t
)0x10000010)

	)

338 
	#DMA2_FLAG_TC2
 ((
ut32_t
)0x10000020)

	)

339 
	#DMA2_FLAG_HT2
 ((
ut32_t
)0x10000040)

	)

340 
	#DMA2_FLAG_TE2
 ((
ut32_t
)0x10000080)

	)

341 
	#DMA2_FLAG_GL3
 ((
ut32_t
)0x10000100)

	)

342 
	#DMA2_FLAG_TC3
 ((
ut32_t
)0x10000200)

	)

343 
	#DMA2_FLAG_HT3
 ((
ut32_t
)0x10000400)

	)

344 
	#DMA2_FLAG_TE3
 ((
ut32_t
)0x10000800)

	)

345 
	#DMA2_FLAG_GL4
 ((
ut32_t
)0x10001000)

	)

346 
	#DMA2_FLAG_TC4
 ((
ut32_t
)0x10002000)

	)

347 
	#DMA2_FLAG_HT4
 ((
ut32_t
)0x10004000)

	)

348 
	#DMA2_FLAG_TE4
 ((
ut32_t
)0x10008000)

	)

349 
	#DMA2_FLAG_GL5
 ((
ut32_t
)0x10010000)

	)

350 
	#DMA2_FLAG_TC5
 ((
ut32_t
)0x10020000)

	)

351 
	#DMA2_FLAG_HT5
 ((
ut32_t
)0x10040000)

	)

352 
	#DMA2_FLAG_TE5
 ((
ut32_t
)0x10080000)

	)

354 
	#IS_DMA_CLEAR_FLAG
(
FLAG
(((((FLAG& 0xF0000000=0x00|| (((FLAG& 0xEFF00000=0x00)&& ((FLAG!0x00))

	)

356 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA1_FLAG_GL1
|| ((FLAG=
DMA1_FLAG_TC1
) || \

357 ((
FLAG
=
DMA1_FLAG_HT1
|| ((FLAG=
DMA1_FLAG_TE1
) || \

358 ((
FLAG
=
DMA1_FLAG_GL2
|| ((FLAG=
DMA1_FLAG_TC2
) || \

359 ((
FLAG
=
DMA1_FLAG_HT2
|| ((FLAG=
DMA1_FLAG_TE2
) || \

360 ((
FLAG
=
DMA1_FLAG_GL3
|| ((FLAG=
DMA1_FLAG_TC3
) || \

361 ((
FLAG
=
DMA1_FLAG_HT3
|| ((FLAG=
DMA1_FLAG_TE3
) || \

362 ((
FLAG
=
DMA1_FLAG_GL4
|| ((FLAG=
DMA1_FLAG_TC4
) || \

363 ((
FLAG
=
DMA1_FLAG_HT4
|| ((FLAG=
DMA1_FLAG_TE4
) || \

364 ((
FLAG
=
DMA1_FLAG_GL5
|| ((FLAG=
DMA1_FLAG_TC5
) || \

365 ((
FLAG
=
DMA1_FLAG_HT5
|| ((FLAG=
DMA1_FLAG_TE5
) || \

366 ((
FLAG
=
DMA1_FLAG_GL6
|| ((FLAG=
DMA1_FLAG_TC6
) || \

367 ((
FLAG
=
DMA1_FLAG_HT6
|| ((FLAG=
DMA1_FLAG_TE6
) || \

368 ((
FLAG
=
DMA1_FLAG_GL7
|| ((FLAG=
DMA1_FLAG_TC7
) || \

369 ((
FLAG
=
DMA1_FLAG_HT7
|| ((FLAG=
DMA1_FLAG_TE7
) || \

370 ((
FLAG
=
DMA2_FLAG_GL1
|| ((FLAG=
DMA2_FLAG_TC1
) || \

371 ((
FLAG
=
DMA2_FLAG_HT1
|| ((FLAG=
DMA2_FLAG_TE1
) || \

372 ((
FLAG
=
DMA2_FLAG_GL2
|| ((FLAG=
DMA2_FLAG_TC2
) || \

373 ((
FLAG
=
DMA2_FLAG_HT2
|| ((FLAG=
DMA2_FLAG_TE2
) || \

374 ((
FLAG
=
DMA2_FLAG_GL3
|| ((FLAG=
DMA2_FLAG_TC3
) || \

375 ((
FLAG
=
DMA2_FLAG_HT3
|| ((FLAG=
DMA2_FLAG_TE3
) || \

376 ((
FLAG
=
DMA2_FLAG_GL4
|| ((FLAG=
DMA2_FLAG_TC4
) || \

377 ((
FLAG
=
DMA2_FLAG_HT4
|| ((FLAG=
DMA2_FLAG_TE4
) || \

378 ((
FLAG
=
DMA2_FLAG_GL5
|| ((FLAG=
DMA2_FLAG_TC5
) || \

379 ((
FLAG
=
DMA2_FLAG_HT5
|| ((FLAG=
DMA2_FLAG_TE5
))

	)

388 
	#IS_DMA_BUFFER_SIZE
(
SIZE
(((SIZE>0x1&& ((SIZE< 0x10000))

	)

410 
DMA_DeIn
(
DMA_Chl_TyDef
* 
DMAy_Chlx
);

411 
DMA_In
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
DMA_InTyDef
* 
DMA_InSu
);

412 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

413 
DMA_Cmd
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
FuniڮS
 
NewS
);

414 
DMA_ITCfig
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

415 
DMA_SCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut16_t
 
DaNumb
);

416 
ut16_t
 
DMA_GCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
);

417 
FgStus
 
DMA_GFgStus
(
ut32_t
 
DMAy_FLAG
);

418 
DMA_CˬFg
(
ut32_t
 
DMAy_FLAG
);

419 
ITStus
 
DMA_GITStus
(
ut32_t
 
DMAy_IT
);

420 
DMA_CˬITPdgB
(
ut32_t
 
DMAy_IT
);

422 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST86EB~1.H

24 #ide
__STM32F10x_IWDG_H


25 
	#__STM32F10x_IWDG_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

58 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

59 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
) || \

61 ((
ACCESS
=
IWDG_WreAcss_Dib
))

	)

70 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

71 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

72 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

73 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

74 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

75 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

76 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

77 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
) || \

78 ((
PRESCALER
=
IWDG_Psr_8
) || \

79 ((
PRESCALER
=
IWDG_Psr_16
) || \

80 ((
PRESCALER
=
IWDG_Psr_32
) || \

81 ((
PRESCALER
=
IWDG_Psr_64
) || \

82 ((
PRESCALER
=
IWDG_Psr_128
)|| \

83 ((
PRESCALER
=
IWDG_Psr_256
))

	)

92 
	#IWDG_FLAG_PVU
 ((
ut16_t
)0x0001)

	)

93 
	#IWDG_FLAG_RVU
 ((
ut16_t
)0x0002)

	)

94 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
))

	)

95 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

116 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

117 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

118 
IWDG_SRd
(
ut16_t
 
Rd
);

119 
IWDG_RdCou
();

120 
IWDG_Eb
();

121 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

123 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST89BF~1.H

24 #ide
__STM32F10x_CRC_H


25 
	#__STM32F10x_CRC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

70 
CRC_RetDR
();

71 
ut32_t
 
CRC_CcCRC
(ut32_
Da
);

72 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

73 
ut32_t
 
CRC_GCRC
();

74 
CRC_SIDRegi
(
ut8_t
 
IDVue
);

75 
ut8_t
 
CRC_GIDRegi
();

77 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST90EA~1.H

24 #ide
__STM32F10x_SDIO_H


25 
	#__STM32F10x_SDIO_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

48 
ut32_t
 
SDIO_ClockEdge
;

51 
ut32_t
 
SDIO_ClockByss
;

55 
ut32_t
 
SDIO_ClockPowSave
;

59 
ut32_t
 
SDIO_BusWide
;

62 
ut32_t
 
SDIO_HdweFlowCڌ
;

65 
ut8_t
 
SDIO_ClockDiv
;

68 } 
	tSDIO_InTyDef
;

72 
ut32_t
 
SDIO_Argumt
;

77 
ut32_t
 
SDIO_CmdIndex
;

79 
ut32_t
 
SDIO_Reڣ
;

82 
ut32_t
 
SDIO_Wa
;

85 
ut32_t
 
SDIO_CPSM
;

88 } 
	tSDIO_CmdInTyDef
;

92 
ut32_t
 
SDIO_DaTimeOut
;

94 
ut32_t
 
SDIO_DaLgth
;

96 
ut32_t
 
SDIO_DaBlockSize
;

99 
ut32_t
 
SDIO_TnsrD
;

103 
ut32_t
 
SDIO_TnsrMode
;

106 
ut32_t
 
SDIO_DPSM
;

109 } 
	tSDIO_DaInTyDef
;

123 
	#SDIO_ClockEdge_Risg
 ((
ut32_t
)0x00000000)

	)

124 
	#SDIO_ClockEdge_Flg
 ((
ut32_t
)0x00002000)

	)

125 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
(((EDGE=
SDIO_ClockEdge_Risg
) || \

126 ((
EDGE
=
SDIO_ClockEdge_Flg
))

	)

135 
	#SDIO_ClockByss_Dib
 ((
ut32_t
)0x00000000)

	)

136 
	#SDIO_ClockByss_Eb
 ((
ut32_t
)0x00000400)

	)

137 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
(((BYPASS=
SDIO_ClockByss_Dib
) || \

138 ((
BYPASS
=
SDIO_ClockByss_Eb
))

	)

147 
	#SDIO_ClockPowSave_Dib
 ((
ut32_t
)0x00000000)

	)

148 
	#SDIO_ClockPowSave_Eb
 ((
ut32_t
)0x00000200)

	)

149 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
(((SAVE=
SDIO_ClockPowSave_Dib
) || \

150 ((
SAVE
=
SDIO_ClockPowSave_Eb
))

	)

159 
	#SDIO_BusWide_1b
 ((
ut32_t
)0x00000000)

	)

160 
	#SDIO_BusWide_4b
 ((
ut32_t
)0x00000800)

	)

161 
	#SDIO_BusWide_8b
 ((
ut32_t
)0x00001000)

	)

162 
	#IS_SDIO_BUS_WIDE
(
WIDE
(((WIDE=
SDIO_BusWide_1b
|| ((WIDE=
SDIO_BusWide_4b
) || \

163 ((
WIDE
=
SDIO_BusWide_8b
))

	)

173 
	#SDIO_HdweFlowCڌ_Dib
 ((
ut32_t
)0x00000000)

	)

174 
	#SDIO_HdweFlowCڌ_Eb
 ((
ut32_t
)0x00004000)

	)

175 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
(((CONTROL=
SDIO_HdweFlowCڌ_Dib
) || \

176 ((
CONTROL
=
SDIO_HdweFlowCڌ_Eb
))

	)

185 
	#SDIO_PowS_OFF
 ((
ut32_t
)0x00000000)

	)

186 
	#SDIO_PowS_ON
 ((
ut32_t
)0x00000003)

	)

187 
	#IS_SDIO_POWER_STATE
(
STATE
(((STATE=
SDIO_PowS_OFF
|| ((STATE=
SDIO_PowS_ON
))

	)

197 
	#SDIO_IT_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

198 
	#SDIO_IT_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

199 
	#SDIO_IT_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

200 
	#SDIO_IT_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

201 
	#SDIO_IT_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

202 
	#SDIO_IT_RXOVERR
 ((
ut32_t
)0x00000020)

	)

203 
	#SDIO_IT_CMDREND
 ((
ut32_t
)0x00000040)

	)

204 
	#SDIO_IT_CMDSENT
 ((
ut32_t
)0x00000080)

	)

205 
	#SDIO_IT_DATAEND
 ((
ut32_t
)0x00000100)

	)

206 
	#SDIO_IT_STBITERR
 ((
ut32_t
)0x00000200)

	)

207 
	#SDIO_IT_DBCKEND
 ((
ut32_t
)0x00000400)

	)

208 
	#SDIO_IT_CMDACT
 ((
ut32_t
)0x00000800)

	)

209 
	#SDIO_IT_TXACT
 ((
ut32_t
)0x00001000)

	)

210 
	#SDIO_IT_RXACT
 ((
ut32_t
)0x00002000)

	)

211 
	#SDIO_IT_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

212 
	#SDIO_IT_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

213 
	#SDIO_IT_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

214 
	#SDIO_IT_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

215 
	#SDIO_IT_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

216 
	#SDIO_IT_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

217 
	#SDIO_IT_TXDAVL
 ((
ut32_t
)0x00100000)

	)

218 
	#SDIO_IT_RXDAVL
 ((
ut32_t
)0x00200000)

	)

219 
	#SDIO_IT_SDIOIT
 ((
ut32_t
)0x00400000)

	)

220 
	#SDIO_IT_CEATAEND
 ((
ut32_t
)0x00800000)

	)

221 
	#IS_SDIO_IT
(
IT
((((IT& (
ut32_t
)0xFF000000=0x00&& ((IT!(ut32_t)0x00))

	)

230 
	#IS_SDIO_CMD_INDEX
(
INDEX
((INDEX< 0x40)

	)

239 
	#SDIO_Reڣ_No
 ((
ut32_t
)0x00000000)

	)

240 
	#SDIO_Reڣ_Sht
 ((
ut32_t
)0x00000040)

	)

241 
	#SDIO_Reڣ_Lg
 ((
ut32_t
)0x000000C0)

	)

242 
	#IS_SDIO_RESPONSE
(
RESPONSE
(((RESPONSE=
SDIO_Reڣ_No
) || \

243 ((
RESPONSE
=
SDIO_Reڣ_Sht
) || \

244 ((
RESPONSE
=
SDIO_Reڣ_Lg
))

	)

253 
	#SDIO_Wa_No
 ((
ut32_t
)0x00000000

	)

254 
	#SDIO_Wa_IT
 ((
ut32_t
)0x00000100

	)

255 
	#SDIO_Wa_Pd
 ((
ut32_t
)0x00000200

	)

256 
	#IS_SDIO_WAIT
(
WAIT
(((WAIT=
SDIO_Wa_No
|| ((WAIT=
SDIO_Wa_IT
) || \

257 ((
WAIT
=
SDIO_Wa_Pd
))

	)

266 
	#SDIO_CPSM_Dib
 ((
ut32_t
)0x00000000)

	)

267 
	#SDIO_CPSM_Eb
 ((
ut32_t
)0x00000400)

	)

268 
	#IS_SDIO_CPSM
(
CPSM
(((CPSM=
SDIO_CPSM_Eb
|| ((CPSM=
SDIO_CPSM_Dib
))

	)

277 
	#SDIO_RESP1
 ((
ut32_t
)0x00000000)

	)

278 
	#SDIO_RESP2
 ((
ut32_t
)0x00000004)

	)

279 
	#SDIO_RESP3
 ((
ut32_t
)0x00000008)

	)

280 
	#SDIO_RESP4
 ((
ut32_t
)0x0000000C)

	)

281 
	#IS_SDIO_RESP
(
RESP
(((RESP=
SDIO_RESP1
|| ((RESP=
SDIO_RESP2
) || \

282 ((
RESP
=
SDIO_RESP3
|| ((RESP=
SDIO_RESP4
))

	)

291 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
((LENGTH<0x01FFFFFF)

	)

300 
	#SDIO_DaBlockSize_1b
 ((
ut32_t
)0x00000000)

	)

301 
	#SDIO_DaBlockSize_2b
 ((
ut32_t
)0x00000010)

	)

302 
	#SDIO_DaBlockSize_4b
 ((
ut32_t
)0x00000020)

	)

303 
	#SDIO_DaBlockSize_8b
 ((
ut32_t
)0x00000030)

	)

304 
	#SDIO_DaBlockSize_16b
 ((
ut32_t
)0x00000040)

	)

305 
	#SDIO_DaBlockSize_32b
 ((
ut32_t
)0x00000050)

	)

306 
	#SDIO_DaBlockSize_64b
 ((
ut32_t
)0x00000060)

	)

307 
	#SDIO_DaBlockSize_128b
 ((
ut32_t
)0x00000070)

	)

308 
	#SDIO_DaBlockSize_256b
 ((
ut32_t
)0x00000080)

	)

309 
	#SDIO_DaBlockSize_512b
 ((
ut32_t
)0x00000090)

	)

310 
	#SDIO_DaBlockSize_1024b
 ((
ut32_t
)0x000000A0)

	)

311 
	#SDIO_DaBlockSize_2048b
 ((
ut32_t
)0x000000B0)

	)

312 
	#SDIO_DaBlockSize_4096b
 ((
ut32_t
)0x000000C0)

	)

313 
	#SDIO_DaBlockSize_8192b
 ((
ut32_t
)0x000000D0)

	)

314 
	#SDIO_DaBlockSize_16384b
 ((
ut32_t
)0x000000E0)

	)

315 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
(((SIZE=
SDIO_DaBlockSize_1b
) || \

316 ((
SIZE
=
SDIO_DaBlockSize_2b
) || \

317 ((
SIZE
=
SDIO_DaBlockSize_4b
) || \

318 ((
SIZE
=
SDIO_DaBlockSize_8b
) || \

319 ((
SIZE
=
SDIO_DaBlockSize_16b
) || \

320 ((
SIZE
=
SDIO_DaBlockSize_32b
) || \

321 ((
SIZE
=
SDIO_DaBlockSize_64b
) || \

322 ((
SIZE
=
SDIO_DaBlockSize_128b
) || \

323 ((
SIZE
=
SDIO_DaBlockSize_256b
) || \

324 ((
SIZE
=
SDIO_DaBlockSize_512b
) || \

325 ((
SIZE
=
SDIO_DaBlockSize_1024b
) || \

326 ((
SIZE
=
SDIO_DaBlockSize_2048b
) || \

327 ((
SIZE
=
SDIO_DaBlockSize_4096b
) || \

328 ((
SIZE
=
SDIO_DaBlockSize_8192b
) || \

329 ((
SIZE
=
SDIO_DaBlockSize_16384b
))

	)

338 
	#SDIO_TnsrD_ToCd
 ((
ut32_t
)0x00000000)

	)

339 
	#SDIO_TnsrD_ToSDIO
 ((
ut32_t
)0x00000002)

	)

340 
	#IS_SDIO_TRANSFER_DIR
(
DIR
(((DIR=
SDIO_TnsrD_ToCd
) || \

341 ((
DIR
=
SDIO_TnsrD_ToSDIO
))

	)

350 
	#SDIO_TnsrMode_Block
 ((
ut32_t
)0x00000000)

	)

351 
	#SDIO_TnsrMode_Sm
 ((
ut32_t
)0x00000004)

	)

352 
	#IS_SDIO_TRANSFER_MODE
(
MODE
(((MODE=
SDIO_TnsrMode_Sm
) || \

353 ((
MODE
=
SDIO_TnsrMode_Block
))

	)

362 
	#SDIO_DPSM_Dib
 ((
ut32_t
)0x00000000)

	)

363 
	#SDIO_DPSM_Eb
 ((
ut32_t
)0x00000001)

	)

364 
	#IS_SDIO_DPSM
(
DPSM
(((DPSM=
SDIO_DPSM_Eb
|| ((DPSM=
SDIO_DPSM_Dib
))

	)

373 
	#SDIO_FLAG_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

374 
	#SDIO_FLAG_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

375 
	#SDIO_FLAG_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

376 
	#SDIO_FLAG_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

377 
	#SDIO_FLAG_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

378 
	#SDIO_FLAG_RXOVERR
 ((
ut32_t
)0x00000020)

	)

379 
	#SDIO_FLAG_CMDREND
 ((
ut32_t
)0x00000040)

	)

380 
	#SDIO_FLAG_CMDSENT
 ((
ut32_t
)0x00000080)

	)

381 
	#SDIO_FLAG_DATAEND
 ((
ut32_t
)0x00000100)

	)

382 
	#SDIO_FLAG_STBITERR
 ((
ut32_t
)0x00000200)

	)

383 
	#SDIO_FLAG_DBCKEND
 ((
ut32_t
)0x00000400)

	)

384 
	#SDIO_FLAG_CMDACT
 ((
ut32_t
)0x00000800)

	)

385 
	#SDIO_FLAG_TXACT
 ((
ut32_t
)0x00001000)

	)

386 
	#SDIO_FLAG_RXACT
 ((
ut32_t
)0x00002000)

	)

387 
	#SDIO_FLAG_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

388 
	#SDIO_FLAG_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

389 
	#SDIO_FLAG_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

390 
	#SDIO_FLAG_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

391 
	#SDIO_FLAG_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

392 
	#SDIO_FLAG_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

393 
	#SDIO_FLAG_TXDAVL
 ((
ut32_t
)0x00100000)

	)

394 
	#SDIO_FLAG_RXDAVL
 ((
ut32_t
)0x00200000)

	)

395 
	#SDIO_FLAG_SDIOIT
 ((
ut32_t
)0x00400000)

	)

396 
	#SDIO_FLAG_CEATAEND
 ((
ut32_t
)0x00800000)

	)

397 
	#IS_SDIO_FLAG
(
FLAG
(((FLAG=
SDIO_FLAG_CCRCFAIL
) || \

398 ((
FLAG
=
SDIO_FLAG_DCRCFAIL
) || \

399 ((
FLAG
=
SDIO_FLAG_CTIMEOUT
) || \

400 ((
FLAG
=
SDIO_FLAG_DTIMEOUT
) || \

401 ((
FLAG
=
SDIO_FLAG_TXUNDERR
) || \

402 ((
FLAG
=
SDIO_FLAG_RXOVERR
) || \

403 ((
FLAG
=
SDIO_FLAG_CMDREND
) || \

404 ((
FLAG
=
SDIO_FLAG_CMDSENT
) || \

405 ((
FLAG
=
SDIO_FLAG_DATAEND
) || \

406 ((
FLAG
=
SDIO_FLAG_STBITERR
) || \

407 ((
FLAG
=
SDIO_FLAG_DBCKEND
) || \

408 ((
FLAG
=
SDIO_FLAG_CMDACT
) || \

409 ((
FLAG
=
SDIO_FLAG_TXACT
) || \

410 ((
FLAG
=
SDIO_FLAG_RXACT
) || \

411 ((
FLAG
=
SDIO_FLAG_TXFIFOHE
) || \

412 ((
FLAG
=
SDIO_FLAG_RXFIFOHF
) || \

413 ((
FLAG
=
SDIO_FLAG_TXFIFOF
) || \

414 ((
FLAG
=
SDIO_FLAG_RXFIFOF
) || \

415 ((
FLAG
=
SDIO_FLAG_TXFIFOE
) || \

416 ((
FLAG
=
SDIO_FLAG_RXFIFOE
) || \

417 ((
FLAG
=
SDIO_FLAG_TXDAVL
) || \

418 ((
FLAG
=
SDIO_FLAG_RXDAVL
) || \

419 ((
FLAG
=
SDIO_FLAG_SDIOIT
) || \

420 ((
FLAG
=
SDIO_FLAG_CEATAEND
))

	)

422 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFF3FF800=0x00&& ((FLAG!(ut32_t)0x00))

	)

424 
	#IS_SDIO_GET_IT
(
IT
(((IT=
SDIO_IT_CCRCFAIL
) || \

425 ((
IT
=
SDIO_IT_DCRCFAIL
) || \

426 ((
IT
=
SDIO_IT_CTIMEOUT
) || \

427 ((
IT
=
SDIO_IT_DTIMEOUT
) || \

428 ((
IT
=
SDIO_IT_TXUNDERR
) || \

429 ((
IT
=
SDIO_IT_RXOVERR
) || \

430 ((
IT
=
SDIO_IT_CMDREND
) || \

431 ((
IT
=
SDIO_IT_CMDSENT
) || \

432 ((
IT
=
SDIO_IT_DATAEND
) || \

433 ((
IT
=
SDIO_IT_STBITERR
) || \

434 ((
IT
=
SDIO_IT_DBCKEND
) || \

435 ((
IT
=
SDIO_IT_CMDACT
) || \

436 ((
IT
=
SDIO_IT_TXACT
) || \

437 ((
IT
=
SDIO_IT_RXACT
) || \

438 ((
IT
=
SDIO_IT_TXFIFOHE
) || \

439 ((
IT
=
SDIO_IT_RXFIFOHF
) || \

440 ((
IT
=
SDIO_IT_TXFIFOF
) || \

441 ((
IT
=
SDIO_IT_RXFIFOF
) || \

442 ((
IT
=
SDIO_IT_TXFIFOE
) || \

443 ((
IT
=
SDIO_IT_RXFIFOE
) || \

444 ((
IT
=
SDIO_IT_TXDAVL
) || \

445 ((
IT
=
SDIO_IT_RXDAVL
) || \

446 ((
IT
=
SDIO_IT_SDIOIT
) || \

447 ((
IT
=
SDIO_IT_CEATAEND
))

	)

449 
	#IS_SDIO_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFF3FF800=0x00&& ((IT!(ut32_t)0x00))

	)

459 
	#SDIO_RdWaMode_CLK
 ((
ut32_t
)0x00000001)

	)

460 
	#SDIO_RdWaMode_DATA2
 ((
ut32_t
)0x00000000)

	)

461 
	#IS_SDIO_READWAIT_MODE
(
MODE
(((MODE=
SDIO_RdWaMode_CLK
) || \

462 ((
MODE
=
SDIO_RdWaMode_DATA2
))

	)

483 
SDIO_DeIn
();

484 
SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
);

485 
SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
);

486 
SDIO_ClockCmd
(
FuniڮS
 
NewS
);

487 
SDIO_SPowS
(
ut32_t
 
SDIO_PowS
);

488 
ut32_t
 
SDIO_GPowS
();

489 
SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
);

490 
SDIO_DMACmd
(
FuniڮS
 
NewS
);

491 
SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
);

492 
SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
);

493 
ut8_t
 
SDIO_GCommdReڣ
();

494 
ut32_t
 
SDIO_GReڣ
(ut32_
SDIO_RESP
);

495 
SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

496 
SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

497 
ut32_t
 
SDIO_GDaCou
();

498 
ut32_t
 
SDIO_RdDa
();

499 
SDIO_WreDa
(
ut32_t
 
Da
);

500 
ut32_t
 
SDIO_GFIFOCou
();

501 
SDIO_SSDIORdWa
(
FuniڮS
 
NewS
);

502 
SDIO_StSDIORdWa
(
FuniڮS
 
NewS
);

503 
SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
);

504 
SDIO_SSDIOOti
(
FuniڮS
 
NewS
);

505 
SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
);

506 
SDIO_CommdComiCmd
(
FuniڮS
 
NewS
);

507 
SDIO_CEATAITCmd
(
FuniڮS
 
NewS
);

508 
SDIO_SdCEATACmd
(
FuniڮS
 
NewS
);

509 
FgStus
 
SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
);

510 
SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
);

511 
ITStus
 
SDIO_GITStus
(
ut32_t
 
SDIO_IT
);

512 
SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
);

514 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STA403~1.H

24 #ide
__STM32F10x_DBGMCU_H


25 
	#__STM32F10x_DBGMCU_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

54 
	#DBGMCU_SLEEP
 ((
ut32_t
)0x00000001)

	)

55 
	#DBGMCU_STOP
 ((
ut32_t
)0x00000002)

	)

56 
	#DBGMCU_STANDBY
 ((
ut32_t
)0x00000004)

	)

57 
	#DBGMCU_IWDG_STOP
 ((
ut32_t
)0x00000100)

	)

58 
	#DBGMCU_WWDG_STOP
 ((
ut32_t
)0x00000200)

	)

59 
	#DBGMCU_TIM1_STOP
 ((
ut32_t
)0x00000400)

	)

60 
	#DBGMCU_TIM2_STOP
 ((
ut32_t
)0x00000800)

	)

61 
	#DBGMCU_TIM3_STOP
 ((
ut32_t
)0x00001000)

	)

62 
	#DBGMCU_TIM4_STOP
 ((
ut32_t
)0x00002000)

	)

63 
	#DBGMCU_CAN1_STOP
 ((
ut32_t
)0x00004000)

	)

64 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00008000)

	)

65 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00010000)

	)

66 
	#DBGMCU_TIM8_STOP
 ((
ut32_t
)0x00020000)

	)

67 
	#DBGMCU_TIM5_STOP
 ((
ut32_t
)0x00040000)

	)

68 
	#DBGMCU_TIM6_STOP
 ((
ut32_t
)0x00080000)

	)

69 
	#DBGMCU_TIM7_STOP
 ((
ut32_t
)0x00100000)

	)

70 
	#DBGMCU_CAN2_STOP
 ((
ut32_t
)0x00200000)

	)

71 
	#DBGMCU_TIM15_STOP
 ((
ut32_t
)0x00400000)

	)

72 
	#DBGMCU_TIM16_STOP
 ((
ut32_t
)0x00800000)

	)

73 
	#DBGMCU_TIM17_STOP
 ((
ut32_t
)0x01000000)

	)

74 
	#DBGMCU_TIM12_STOP
 ((
ut32_t
)0x02000000)

	)

75 
	#DBGMCU_TIM13_STOP
 ((
ut32_t
)0x04000000)

	)

76 
	#DBGMCU_TIM14_STOP
 ((
ut32_t
)0x08000000)

	)

77 
	#DBGMCU_TIM9_STOP
 ((
ut32_t
)0x10000000)

	)

78 
	#DBGMCU_TIM10_STOP
 ((
ut32_t
)0x20000000)

	)

79 
	#DBGMCU_TIM11_STOP
 ((
ut32_t
)0x40000000)

	)

81 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0x800000F8=0x00&& ((PERIPH!0x00))

	)

98 
ut32_t
 
DBGMCU_GREVID
();

99 
ut32_t
 
DBGMCU_GDEVID
();

100 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

102 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STA4E5~1.H

24 #ide
__STM32F10x_TIM_H


25 
	#__STM32F10x_TIM_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

53 
ut16_t
 
TIM_Psr
;

56 
ut16_t
 
TIM_CouMode
;

59 
ut16_t
 
TIM_Piod
;

63 
ut16_t
 
TIM_ClockDivisi
;

66 
ut8_t
 
TIM_RiCou
;

74 } 
	tTIM_TimeBaInTyDef
;

82 
ut16_t
 
TIM_OCMode
;

85 
ut16_t
 
TIM_OuutS
;

88 
ut16_t
 
TIM_OuutNS
;

92 
ut16_t
 
TIM_Pul
;

95 
ut16_t
 
TIM_OCPެy
;

98 
ut16_t
 
TIM_OCNPެy
;

102 
ut16_t
 
TIM_OCIdS
;

106 
ut16_t
 
TIM_OCNIdS
;

109 } 
	tTIM_OCInTyDef
;

118 
ut16_t
 
TIM_Chl
;

121 
ut16_t
 
TIM_ICPެy
;

124 
ut16_t
 
TIM_ICSei
;

127 
ut16_t
 
TIM_ICPsr
;

130 
ut16_t
 
TIM_ICFr
;

132 } 
	tTIM_ICInTyDef
;

142 
ut16_t
 
TIM_OSSRS
;

145 
ut16_t
 
TIM_OSSIS
;

148 
ut16_t
 
TIM_LOCKLev
;

151 
ut16_t
 
TIM_DdTime
;

155 
ut16_t
 
TIM_Bak
;

158 
ut16_t
 
TIM_BakPެy
;

161 
ut16_t
 
TIM_AutomicOuut
;

163 } 
	tTIM_BDTRInTyDef
;

169 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

170 ((
PERIPH
=
TIM2
) || \

171 ((
PERIPH
=
TIM3
) || \

172 ((
PERIPH
=
TIM4
) || \

173 ((
PERIPH
=
TIM5
) || \

174 ((
PERIPH
=
TIM6
) || \

175 ((
PERIPH
=
TIM7
) || \

176 ((
PERIPH
=
TIM8
) || \

177 ((
PERIPH
=
TIM9
) || \

178 ((
PERIPH
=
TIM10
)|| \

179 ((
PERIPH
=
TIM11
)|| \

180 ((
PERIPH
=
TIM12
)|| \

181 ((
PERIPH
=
TIM13
)|| \

182 ((
PERIPH
=
TIM14
)|| \

183 ((
PERIPH
=
TIM15
)|| \

184 ((
PERIPH
=
TIM16
)|| \

185 ((
PERIPH
=
TIM17
))

	)

188 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

189 ((
PERIPH
=
TIM8
))

	)

192 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

193 ((
PERIPH
=
TIM8
) || \

194 ((
PERIPH
=
TIM15
)|| \

195 ((
PERIPH
=
TIM16
)|| \

196 ((
PERIPH
=
TIM17
))

	)

199 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

200 ((
PERIPH
=
TIM2
) || \

201 ((
PERIPH
=
TIM3
) || \

202 ((
PERIPH
=
TIM4
) || \

203 ((
PERIPH
=
TIM5
) || \

204 ((
PERIPH
=
TIM8
))

	)

207 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

208 ((
PERIPH
=
TIM2
) || \

209 ((
PERIPH
=
TIM3
) || \

210 ((
PERIPH
=
TIM4
) || \

211 ((
PERIPH
=
TIM5
) || \

212 ((
PERIPH
=
TIM8
) || \

213 ((
PERIPH
=
TIM15
)|| \

214 ((
PERIPH
=
TIM16
)|| \

215 ((
PERIPH
=
TIM17
))

	)

218 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

219 ((
PERIPH
=
TIM2
) || \

220 ((
PERIPH
=
TIM3
) || \

221 ((
PERIPH
=
TIM4
) || \

222 ((
PERIPH
=
TIM5
) || \

223 ((
PERIPH
=
TIM8
) || \

224 ((
PERIPH
=
TIM15
))

	)

227 
	#IS_TIM_LIST6_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

228 ((
PERIPH
=
TIM2
) || \

229 ((
PERIPH
=
TIM3
) || \

230 ((
PERIPH
=
TIM4
) || \

231 ((
PERIPH
=
TIM5
) || \

232 ((
PERIPH
=
TIM8
) || \

233 ((
PERIPH
=
TIM9
) || \

234 ((
PERIPH
=
TIM12
)|| \

235 ((
PERIPH
=
TIM15
))

	)

238 
	#IS_TIM_LIST7_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

239 ((
PERIPH
=
TIM2
) || \

240 ((
PERIPH
=
TIM3
) || \

241 ((
PERIPH
=
TIM4
) || \

242 ((
PERIPH
=
TIM5
) || \

243 ((
PERIPH
=
TIM6
) || \

244 ((
PERIPH
=
TIM7
) || \

245 ((
PERIPH
=
TIM8
) || \

246 ((
PERIPH
=
TIM9
) || \

247 ((
PERIPH
=
TIM12
)|| \

248 ((
PERIPH
=
TIM15
))

	)

251 
	#IS_TIM_LIST8_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

252 ((
PERIPH
=
TIM2
) || \

253 ((
PERIPH
=
TIM3
) || \

254 ((
PERIPH
=
TIM4
) || \

255 ((
PERIPH
=
TIM5
) || \

256 ((
PERIPH
=
TIM8
) || \

257 ((
PERIPH
=
TIM9
) || \

258 ((
PERIPH
=
TIM10
)|| \

259 ((
PERIPH
=
TIM11
)|| \

260 ((
PERIPH
=
TIM12
)|| \

261 ((
PERIPH
=
TIM13
)|| \

262 ((
PERIPH
=
TIM14
)|| \

263 ((
PERIPH
=
TIM15
)|| \

264 ((
PERIPH
=
TIM16
)|| \

265 ((
PERIPH
=
TIM17
))

	)

268 
	#IS_TIM_LIST9_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

269 ((
PERIPH
=
TIM2
) || \

270 ((
PERIPH
=
TIM3
) || \

271 ((
PERIPH
=
TIM4
) || \

272 ((
PERIPH
=
TIM5
) || \

273 ((
PERIPH
=
TIM6
) || \

274 ((
PERIPH
=
TIM7
) || \

275 ((
PERIPH
=
TIM8
) || \

276 ((
PERIPH
=
TIM15
)|| \

277 ((
PERIPH
=
TIM16
)|| \

278 ((
PERIPH
=
TIM17
))

	)

288 
	#TIM_OCMode_Timg
 ((
ut16_t
)0x0000)

	)

289 
	#TIM_OCMode_Aive
 ((
ut16_t
)0x0010)

	)

290 
	#TIM_OCMode_Iive
 ((
ut16_t
)0x0020)

	)

291 
	#TIM_OCMode_Togg
 ((
ut16_t
)0x0030)

	)

292 
	#TIM_OCMode_PWM1
 ((
ut16_t
)0x0060)

	)

293 
	#TIM_OCMode_PWM2
 ((
ut16_t
)0x0070)

	)

294 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

295 ((
MODE
=
TIM_OCMode_Aive
) || \

296 ((
MODE
=
TIM_OCMode_Iive
) || \

297 ((
MODE
=
TIM_OCMode_Togg
)|| \

298 ((
MODE
=
TIM_OCMode_PWM1
) || \

299 ((
MODE
=
TIM_OCMode_PWM2
))

	)

300 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

301 ((
MODE
=
TIM_OCMode_Aive
) || \

302 ((
MODE
=
TIM_OCMode_Iive
) || \

303 ((
MODE
=
TIM_OCMode_Togg
)|| \

304 ((
MODE
=
TIM_OCMode_PWM1
) || \

305 ((
MODE
=
TIM_OCMode_PWM2
) || \

306 ((
MODE
=
TIM_FdAi_Aive
) || \

307 ((
MODE
=
TIM_FdAi_InAive
))

	)

316 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

317 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

318 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
) || \

319 ((
MODE
=
TIM_OPMode_Rive
))

	)

328 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

329 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

330 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

331 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

332 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

333 ((
CHANNEL
=
TIM_Chl_2
) || \

334 ((
CHANNEL
=
TIM_Chl_3
) || \

335 ((
CHANNEL
=
TIM_Chl_4
))

	)

336 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

337 ((
CHANNEL
=
TIM_Chl_2
))

	)

338 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

339 ((
CHANNEL
=
TIM_Chl_2
) || \

340 ((
CHANNEL
=
TIM_Chl_3
))

	)

349 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

350 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

351 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

352 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
) || \

353 ((
DIV
=
TIM_CKD_DIV2
) || \

354 ((
DIV
=
TIM_CKD_DIV4
))

	)

363 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

364 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

365 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

366 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

367 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

368 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
) || \

369 ((
MODE
=
TIM_CouMode_Down
) || \

370 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

371 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

372 ((
MODE
=
TIM_CouMode_CrAligd3
))

	)

381 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

382 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

383 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
) || \

384 ((
POLARITY
=
TIM_OCPެy_Low
))

	)

393 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

394 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

395 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
) || \

396 ((
POLARITY
=
TIM_OCNPެy_Low
))

	)

405 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

406 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

407 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
) || \

408 ((
STATE
=
TIM_OuutS_Eb
))

	)

417 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

418 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

419 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
) || \

420 ((
STATE
=
TIM_OuutNS_Eb
))

	)

429 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

430 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

431 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
) || \

432 ((
CCX
=
TIM_CCx_Dib
))

	)

441 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

442 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

443 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
) || \

444 ((
CCXN
=
TIM_CCxN_Dib
))

	)

453 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

454 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

455 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
) || \

456 ((
STATE
=
TIM_Bak_Dib
))

	)

465 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

466 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

467 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
) || \

468 ((
POLARITY
=
TIM_BakPެy_High
))

	)

477 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

478 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

479 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
) || \

480 ((
STATE
=
TIM_AutomicOuut_Dib
))

	)

489 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

490 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

491 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

492 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

493 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
) || \

494 ((
LEVEL
=
TIM_LOCKLev_1
) || \

495 ((
LEVEL
=
TIM_LOCKLev_2
) || \

496 ((
LEVEL
=
TIM_LOCKLev_3
))

	)

505 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

506 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

507 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
) || \

508 ((
STATE
=
TIM_OSSIS_Dib
))

	)

517 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

518 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

519 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
) || \

520 ((
STATE
=
TIM_OSSRS_Dib
))

	)

529 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

530 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

531 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
) || \

532 ((
STATE
=
TIM_OCIdS_Ret
))

	)

541 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

542 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

543 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
) || \

544 ((
STATE
=
TIM_OCNIdS_Ret
))

	)

553 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

554 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

555 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

556 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
) || \

557 ((
POLARITY
=
TIM_ICPެy_Flg
))

	)

558 
	#IS_TIM_IC_POLARITY_LITE
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
) || \

559 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

560 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

	)

569 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

571 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

573 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

574 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
) || \

575 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

576 ((
SELECTION
=
TIM_ICSei_TRC
))

	)

585 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

586 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

587 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

588 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

589 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
) || \

590 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

591 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

592 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

	)

601 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

602 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

603 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

604 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

605 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

606 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

607 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

608 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

609 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

611 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
) || \

612 ((
IT
=
TIM_IT_CC1
) || \

613 ((
IT
=
TIM_IT_CC2
) || \

614 ((
IT
=
TIM_IT_CC3
) || \

615 ((
IT
=
TIM_IT_CC4
) || \

616 ((
IT
=
TIM_IT_COM
) || \

617 ((
IT
=
TIM_IT_Trigg
) || \

618 ((
IT
=
TIM_IT_Bak
))

	)

627 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

628 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

629 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

630 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

631 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

632 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

633 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

634 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

635 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

636 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

637 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

638 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

639 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

640 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

641 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

642 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

643 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

644 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

645 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

646 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
) || \

647 ((
BASE
=
TIM_DMABa_CR2
) || \

648 ((
BASE
=
TIM_DMABa_SMCR
) || \

649 ((
BASE
=
TIM_DMABa_DIER
) || \

650 ((
BASE
=
TIM_DMABa_SR
) || \

651 ((
BASE
=
TIM_DMABa_EGR
) || \

652 ((
BASE
=
TIM_DMABa_CCMR1
) || \

653 ((
BASE
=
TIM_DMABa_CCMR2
) || \

654 ((
BASE
=
TIM_DMABa_CCER
) || \

655 ((
BASE
=
TIM_DMABa_CNT
) || \

656 ((
BASE
=
TIM_DMABa_PSC
) || \

657 ((
BASE
=
TIM_DMABa_ARR
) || \

658 ((
BASE
=
TIM_DMABa_RCR
) || \

659 ((
BASE
=
TIM_DMABa_CCR1
) || \

660 ((
BASE
=
TIM_DMABa_CCR2
) || \

661 ((
BASE
=
TIM_DMABa_CCR3
) || \

662 ((
BASE
=
TIM_DMABa_CCR4
) || \

663 ((
BASE
=
TIM_DMABa_BDTR
) || \

664 ((
BASE
=
TIM_DMABa_DCR
))

	)

673 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

674 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

675 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

676 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

677 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

678 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

679 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

680 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

681 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

682 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

683 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

684 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

685 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

686 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

687 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

688 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

689 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

690 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

691 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
) || \

692 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

693 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

694 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

695 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

696 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

697 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

698 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

699 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

700 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

701 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

702 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

703 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

704 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

705 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

706 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

707 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

708 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

	)

717 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

718 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

719 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

720 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

721 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

722 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

723 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

724 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

734 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

735 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

736 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

737 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

738 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
) || \

739 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

740 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

741 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

	)

750 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

751 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

752 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

753 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

754 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

755 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

756 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

757 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

758 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

759 ((
SELECTION
=
TIM_TS_ITR1
) || \

760 ((
SELECTION
=
TIM_TS_ITR2
) || \

761 ((
SELECTION
=
TIM_TS_ITR3
) || \

762 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

763 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

764 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

765 ((
SELECTION
=
TIM_TS_ETRF
))

	)

766 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

767 ((
SELECTION
=
TIM_TS_ITR1
) || \

768 ((
SELECTION
=
TIM_TS_ITR2
) || \

769 ((
SELECTION
=
TIM_TS_ITR3
))

	)

778 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

779 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

780 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

781 
	#IS_TIM_TIXCLK_SOURCE
(
SOURCE
(((SOURCE=
TIM_TIxExCLK1Sour_TI1
) || \

782 ((
SOURCE
=
TIM_TIxExCLK1Sour_TI2
) || \

783 ((
SOURCE
=
TIM_TIxExCLK1Sour_TI1ED
))

	)

791 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

792 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

793 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
) || \

794 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

	)

803 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

804 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

805 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
) || \

806 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

	)

815 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

816 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

817 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
) || \

818 ((
ACTION
=
TIM_FdAi_InAive
))

	)

827 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

828 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

829 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

830 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
) || \

831 ((
MODE
=
TIM_EncodMode_TI2
) || \

832 ((
MODE
=
TIM_EncodMode_TI12
))

	)

842 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

843 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

844 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

845 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

846 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

847 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

848 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

849 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

850 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

860 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

863 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

864 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
) || \

865 ((
SOURCE
=
TIM_UpdeSour_Regur
))

	)

874 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

875 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

876 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
) || \

877 ((
STATE
=
TIM_OCPld_Dib
))

	)

886 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

887 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

888 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
) || \

889 ((
STATE
=
TIM_OCFa_Dib
))

	)

899 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

900 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

901 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
) || \

902 ((
STATE
=
TIM_OCCˬ_Dib
))

	)

911 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

912 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

913 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

914 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

915 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

916 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

917 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

918 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

919 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
) || \

920 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

921 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

922 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

923 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

924 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

925 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

926 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

	)

935 
	#TIM_SveMode_Ret
 ((
ut16_t
)0x0004)

	)

936 
	#TIM_SveMode_Ged
 ((
ut16_t
)0x0005)

	)

937 
	#TIM_SveMode_Trigg
 ((
ut16_t
)0x0006)

	)

938 
	#TIM_SveMode_Ex1
 ((
ut16_t
)0x0007)

	)

939 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
) || \

940 ((
MODE
=
TIM_SveMode_Ged
) || \

941 ((
MODE
=
TIM_SveMode_Trigg
) || \

942 ((
MODE
=
TIM_SveMode_Ex1
))

	)

951 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

952 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

953 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
) || \

954 ((
STATE
=
TIM_MaSveMode_Dib
))

	)

963 
	#TIM_FLAG_Upde
 ((
ut16_t
)0x0001)

	)

964 
	#TIM_FLAG_CC1
 ((
ut16_t
)0x0002)

	)

965 
	#TIM_FLAG_CC2
 ((
ut16_t
)0x0004)

	)

966 
	#TIM_FLAG_CC3
 ((
ut16_t
)0x0008)

	)

967 
	#TIM_FLAG_CC4
 ((
ut16_t
)0x0010)

	)

968 
	#TIM_FLAG_COM
 ((
ut16_t
)0x0020)

	)

969 
	#TIM_FLAG_Trigg
 ((
ut16_t
)0x0040)

	)

970 
	#TIM_FLAG_Bak
 ((
ut16_t
)0x0080)

	)

971 
	#TIM_FLAG_CC1OF
 ((
ut16_t
)0x0200)

	)

972 
	#TIM_FLAG_CC2OF
 ((
ut16_t
)0x0400)

	)

973 
	#TIM_FLAG_CC3OF
 ((
ut16_t
)0x0800)

	)

974 
	#TIM_FLAG_CC4OF
 ((
ut16_t
)0x1000)

	)

975 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
) || \

976 ((
FLAG
=
TIM_FLAG_CC1
) || \

977 ((
FLAG
=
TIM_FLAG_CC2
) || \

978 ((
FLAG
=
TIM_FLAG_CC3
) || \

979 ((
FLAG
=
TIM_FLAG_CC4
) || \

980 ((
FLAG
=
TIM_FLAG_COM
) || \

981 ((
FLAG
=
TIM_FLAG_Trigg
) || \

982 ((
FLAG
=
TIM_FLAG_Bak
) || \

983 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

984 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

985 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

986 ((
FLAG
=
TIM_FLAG_CC4OF
))

	)

989 
	#IS_TIM_CLEAR_FLAG
(
TIM_FLAG
((((TIM_FLAG& (
ut16_t
)0xE100=0x0000&& ((TIM_FLAG!0x0000))

	)

998 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

1007 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

1016 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

1017 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

1018 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

1019 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

1020 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

1021 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

1022 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

1023 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

1024 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

1025 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1026 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1027 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1028 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1029 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1030 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1031 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1032 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1033 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1054 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1055 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1056 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1057 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1058 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1059 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1060 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1061 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1062 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1063 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1064 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1065 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1066 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1067 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1068 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1069 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1070 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1071 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1072 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1073 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1074 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1075 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1076 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1077 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1078 
ut16_t
 
ExtTRGFr
);

1079 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1080 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1081 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1082 
ut16_t
 
ExtTRGFr
);

1083 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1084 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1085 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1086 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1087 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1088 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1089 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1090 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1091 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1092 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1093 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1094 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1095 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1096 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1097 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1098 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1099 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1100 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1101 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1102 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1103 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1104 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1105 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1106 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1107 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1108 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1109 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1110 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1111 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1112 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1113 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1114 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1115 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1116 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1117 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
);

1118 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1119 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1120 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1121 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1122 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1123 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
);

1124 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1125 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Cou
);

1126 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Autܖd
);

1127 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com1
);

1128 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com2
);

1129 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com3
);

1130 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com4
);

1131 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1132 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1133 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1134 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1135 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1136 
ut16_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1137 
ut16_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1138 
ut16_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1139 
ut16_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1140 
ut16_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1141 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1142 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1143 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1144 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1145 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1147 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STA5E7~1.H

24 #ide
__STM32F10x_PWR_H


25 
	#__STM32F10x_PWR_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

58 
	#PWR_PVDLev_2V2
 ((
ut32_t
)0x00000000)

	)

59 
	#PWR_PVDLev_2V3
 ((
ut32_t
)0x00000020)

	)

60 
	#PWR_PVDLev_2V4
 ((
ut32_t
)0x00000040)

	)

61 
	#PWR_PVDLev_2V5
 ((
ut32_t
)0x00000060)

	)

62 
	#PWR_PVDLev_2V6
 ((
ut32_t
)0x00000080)

	)

63 
	#PWR_PVDLev_2V7
 ((
ut32_t
)0x000000A0)

	)

64 
	#PWR_PVDLev_2V8
 ((
ut32_t
)0x000000C0)

	)

65 
	#PWR_PVDLev_2V9
 ((
ut32_t
)0x000000E0)

	)

66 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_2V2
|| ((LEVEL=
PWR_PVDLev_2V3
)|| \

67 ((
LEVEL
=
PWR_PVDLev_2V4
|| ((LEVEL=
PWR_PVDLev_2V5
)|| \

68 ((
LEVEL
=
PWR_PVDLev_2V6
|| ((LEVEL=
PWR_PVDLev_2V7
)|| \

69 ((
LEVEL
=
PWR_PVDLev_2V8
|| ((LEVEL=
PWR_PVDLev_2V9
))

	)

78 
	#PWR_Regut_ON
 ((
ut32_t
)0x00000000)

	)

79 
	#PWR_Regut_LowPow
 ((
ut32_t
)0x00000001)

	)

80 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_Regut_ON
) || \

81 ((
REGULATOR
=
PWR_Regut_LowPow
))

	)

90 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

91 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

92 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

102 
	#PWR_FLAG_WU
 ((
ut32_t
)0x00000001)

	)

103 
	#PWR_FLAG_SB
 ((
ut32_t
)0x00000002)

	)

104 
	#PWR_FLAG_PVDO
 ((
ut32_t
)0x00000004)

	)

105 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
) || \

106 ((
FLAG
=
PWR_FLAG_PVDO
))

	)

108 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
))

	)

129 
PWR_DeIn
();

130 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

131 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

132 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

133 
PWR_WakeUpPCmd
(
FuniڮS
 
NewS
);

134 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

135 
PWR_ESTANDBYMode
();

136 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

137 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

139 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STA930~1.H

24 #ide
__STM32F10x_WWDG_H


25 
	#__STM32F10x_WWDG_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

58 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

59 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

60 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

61 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

62 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
) || \

63 ((
PRESCALER
=
WWDG_Psr_2
) || \

64 ((
PRESCALER
=
WWDG_Psr_4
) || \

65 ((
PRESCALER
=
WWDG_Psr_8
))

	)

66 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

67 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

88 
WWDG_DeIn
();

89 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

90 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

91 
WWDG_EbIT
();

92 
WWDG_SCou
(
ut8_t
 
Cou
);

93 
WWDG_Eb
(
ut8_t
 
Cou
);

94 
FgStus
 
WWDG_GFgStus
();

95 
WWDG_CˬFg
();

97 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STBC07~1.H

24 #ide
__STM32F10x_DAC_H


25 
	#__STM32F10x_DAC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut32_t
 
DAC_Trigg
;

55 
ut32_t
 
DAC_WaveGi
;

59 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

63 
ut32_t
 
DAC_OuutBufr
;

65 }
	tDAC_InTyDef
;

79 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

81 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

82 
	#DAC_Trigg_T8_TRGO
 ((
ut32_t
)0x0000000C

	)

84 
	#DAC_Trigg_T3_TRGO
 ((
ut32_t
)0x0000000C

	)

86 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

87 
	#DAC_Trigg_T5_TRGO
 ((
ut32_t
)0x0000001C

	)

88 
	#DAC_Trigg_T15_TRGO
 ((
ut32_t
)0x0000001C

	)

90 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

91 
	#DAC_Trigg_T4_TRGO
 ((
ut32_t
)0x0000002C

	)

92 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

93 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

95 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
) || \

96 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

97 ((
TRIGGER
=
DAC_Trigg_T8_TRGO
) || \

98 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

99 ((
TRIGGER
=
DAC_Trigg_T5_TRGO
) || \

100 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

101 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

102 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

103 ((
TRIGGER
=
DAC_Trigg_Sowe
))

	)

113 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

114 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

115 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

116 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
) || \

117 ((
WAVE
=
DAC_WaveGi_Noi
) || \

118 ((
WAVE
=
DAC_WaveGi_Trng
))

	)

127 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

128 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

129 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

130 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

131 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

132 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

133 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

134 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

135 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

136 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

137 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

138 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

139 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

140 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

141 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

142 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

143 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

144 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

145 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

146 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

147 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

148 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

149 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

150 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

152 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
) || \

153 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

154 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

155 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

156 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

157 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

158 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

159 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

160 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

161 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

162 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

163 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

164 ((
VALUE
=
DAC_TrngAmude_1
) || \

165 ((
VALUE
=
DAC_TrngAmude_3
) || \

166 ((
VALUE
=
DAC_TrngAmude_7
) || \

167 ((
VALUE
=
DAC_TrngAmude_15
) || \

168 ((
VALUE
=
DAC_TrngAmude_31
) || \

169 ((
VALUE
=
DAC_TrngAmude_63
) || \

170 ((
VALUE
=
DAC_TrngAmude_127
) || \

171 ((
VALUE
=
DAC_TrngAmude_255
) || \

172 ((
VALUE
=
DAC_TrngAmude_511
) || \

173 ((
VALUE
=
DAC_TrngAmude_1023
) || \

174 ((
VALUE
=
DAC_TrngAmude_2047
) || \

175 ((
VALUE
=
DAC_TrngAmude_4095
))

	)

184 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

185 
	#DAC_OuutBufr_Dib
 ((
ut32_t
)0x00000002)

	)

186 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
) || \

187 ((
STATE
=
DAC_OuutBufr_Dib
))

	)

196 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

197 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010)

	)

198 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
) || \

199 ((
CHANNEL
=
DAC_Chl_2
))

	)

208 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

209 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

210 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

211 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
) || \

212 ((
ALIGN
=
DAC_Align_12b_L
) || \

213 ((
ALIGN
=
DAC_Align_8b_R
))

	)

222 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

223 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

224 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
) || \

225 ((
WAVE
=
DAC_Wave_Trng
))

	)

234 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

238 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

243 
	#DAC_IT_DMAUDR
 ((
ut32_t
)0x00002000)

	)

244 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

254 
	#DAC_FLAG_DMAUDR
 ((
ut32_t
)0x00002000)

	)

255 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

278 
DAC_DeIn
();

279 
DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

280 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

281 
DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

282 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

283 
DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

285 
DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

286 
DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

287 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

288 
DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

289 
DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

290 
DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

291 
DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

292 
ut16_t
 
DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
);

293 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

294 
FgStus
 
DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

295 
DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

296 
ITStus
 
DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

297 
DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

300 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STDBC2~1.H

24 #ide
__STM32F10x_RCC_H


25 
	#__STM32F10x_RCC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

48 
ut32_t
 
SYSCLK_Fqucy
;

49 
ut32_t
 
HCLK_Fqucy
;

50 
ut32_t
 
PCLK1_Fqucy
;

51 
ut32_t
 
PCLK2_Fqucy
;

52 
ut32_t
 
ADCCLK_Fqucy
;

53 }
	tRCC_ClocksTyDef
;

67 
	#RCC_HSE_OFF
 ((
ut32_t
)0x00000000)

	)

68 
	#RCC_HSE_ON
 ((
ut32_t
)0x00010000)

	)

69 
	#RCC_HSE_Byss
 ((
ut32_t
)0x00040000)

	)

70 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
) || \

71 ((
HSE
=
RCC_HSE_Byss
))

	)

81 
	#RCC_PLLSour_HSI_Div2
 ((
ut32_t
)0x00000000)

	)

83 #i!
defed
 (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD_VL
&& !defed (
STM32F10X_CL
)

84 
	#RCC_PLLSour_HSE_Div1
 ((
ut32_t
)0x00010000)

	)

85 
	#RCC_PLLSour_HSE_Div2
 ((
ut32_t
)0x00030000)

	)

86 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI_Div2
) || \

87 ((
SOURCE
=
RCC_PLLSour_HSE_Div1
) || \

88 ((
SOURCE
=
RCC_PLLSour_HSE_Div2
))

	)

90 
	#RCC_PLLSour_PREDIV1
 ((
ut32_t
)0x00010000)

	)

91 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI_Div2
) || \

92 ((
SOURCE
=
RCC_PLLSour_PREDIV1
))

	)

102 #ide
STM32F10X_CL


103 
	#RCC_PLLMul_2
 ((
ut32_t
)0x00000000)

	)

104 
	#RCC_PLLMul_3
 ((
ut32_t
)0x00040000)

	)

105 
	#RCC_PLLMul_4
 ((
ut32_t
)0x00080000)

	)

106 
	#RCC_PLLMul_5
 ((
ut32_t
)0x000C0000)

	)

107 
	#RCC_PLLMul_6
 ((
ut32_t
)0x00100000)

	)

108 
	#RCC_PLLMul_7
 ((
ut32_t
)0x00140000)

	)

109 
	#RCC_PLLMul_8
 ((
ut32_t
)0x00180000)

	)

110 
	#RCC_PLLMul_9
 ((
ut32_t
)0x001C0000)

	)

111 
	#RCC_PLLMul_10
 ((
ut32_t
)0x00200000)

	)

112 
	#RCC_PLLMul_11
 ((
ut32_t
)0x00240000)

	)

113 
	#RCC_PLLMul_12
 ((
ut32_t
)0x00280000)

	)

114 
	#RCC_PLLMul_13
 ((
ut32_t
)0x002C0000)

	)

115 
	#RCC_PLLMul_14
 ((
ut32_t
)0x00300000)

	)

116 
	#RCC_PLLMul_15
 ((
ut32_t
)0x00340000)

	)

117 
	#RCC_PLLMul_16
 ((
ut32_t
)0x00380000)

	)

118 
	#IS_RCC_PLL_MUL
(
MUL
(((MUL=
RCC_PLLMul_2
|| ((MUL=
RCC_PLLMul_3
) || \

119 ((
MUL
=
RCC_PLLMul_4
|| ((MUL=
RCC_PLLMul_5
) || \

120 ((
MUL
=
RCC_PLLMul_6
|| ((MUL=
RCC_PLLMul_7
) || \

121 ((
MUL
=
RCC_PLLMul_8
|| ((MUL=
RCC_PLLMul_9
) || \

122 ((
MUL
=
RCC_PLLMul_10
|| ((MUL=
RCC_PLLMul_11
) || \

123 ((
MUL
=
RCC_PLLMul_12
|| ((MUL=
RCC_PLLMul_13
) || \

124 ((
MUL
=
RCC_PLLMul_14
|| ((MUL=
RCC_PLLMul_15
) || \

125 ((
MUL
=
RCC_PLLMul_16
))

	)

128 
	#RCC_PLLMul_4
 ((
ut32_t
)0x00080000)

	)

129 
	#RCC_PLLMul_5
 ((
ut32_t
)0x000C0000)

	)

130 
	#RCC_PLLMul_6
 ((
ut32_t
)0x00100000)

	)

131 
	#RCC_PLLMul_7
 ((
ut32_t
)0x00140000)

	)

132 
	#RCC_PLLMul_8
 ((
ut32_t
)0x00180000)

	)

133 
	#RCC_PLLMul_9
 ((
ut32_t
)0x001C0000)

	)

134 
	#RCC_PLLMul_6_5
 ((
ut32_t
)0x00340000)

	)

136 
	#IS_RCC_PLL_MUL
(
MUL
(((MUL=
RCC_PLLMul_4
|| ((MUL=
RCC_PLLMul_5
) || \

137 ((
MUL
=
RCC_PLLMul_6
|| ((MUL=
RCC_PLLMul_7
) || \

138 ((
MUL
=
RCC_PLLMul_8
|| ((MUL=
RCC_PLLMul_9
) || \

139 ((
MUL
=
RCC_PLLMul_6_5
))

	)

148 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

149 
	#RCC_PREDIV1_Div1
 ((
ut32_t
)0x00000000)

	)

150 
	#RCC_PREDIV1_Div2
 ((
ut32_t
)0x00000001)

	)

151 
	#RCC_PREDIV1_Div3
 ((
ut32_t
)0x00000002)

	)

152 
	#RCC_PREDIV1_Div4
 ((
ut32_t
)0x00000003)

	)

153 
	#RCC_PREDIV1_Div5
 ((
ut32_t
)0x00000004)

	)

154 
	#RCC_PREDIV1_Div6
 ((
ut32_t
)0x00000005)

	)

155 
	#RCC_PREDIV1_Div7
 ((
ut32_t
)0x00000006)

	)

156 
	#RCC_PREDIV1_Div8
 ((
ut32_t
)0x00000007)

	)

157 
	#RCC_PREDIV1_Div9
 ((
ut32_t
)0x00000008)

	)

158 
	#RCC_PREDIV1_Div10
 ((
ut32_t
)0x00000009)

	)

159 
	#RCC_PREDIV1_Div11
 ((
ut32_t
)0x0000000A)

	)

160 
	#RCC_PREDIV1_Div12
 ((
ut32_t
)0x0000000B)

	)

161 
	#RCC_PREDIV1_Div13
 ((
ut32_t
)0x0000000C)

	)

162 
	#RCC_PREDIV1_Div14
 ((
ut32_t
)0x0000000D)

	)

163 
	#RCC_PREDIV1_Div15
 ((
ut32_t
)0x0000000E)

	)

164 
	#RCC_PREDIV1_Div16
 ((
ut32_t
)0x0000000F)

	)

166 
	#IS_RCC_PREDIV1
(
PREDIV1
(((PREDIV1=
RCC_PREDIV1_Div1
|| ((PREDIV1=
RCC_PREDIV1_Div2
) || \

167 ((
PREDIV1
=
RCC_PREDIV1_Div3
|| ((PREDIV1=
RCC_PREDIV1_Div4
) || \

168 ((
PREDIV1
=
RCC_PREDIV1_Div5
|| ((PREDIV1=
RCC_PREDIV1_Div6
) || \

169 ((
PREDIV1
=
RCC_PREDIV1_Div7
|| ((PREDIV1=
RCC_PREDIV1_Div8
) || \

170 ((
PREDIV1
=
RCC_PREDIV1_Div9
|| ((PREDIV1=
RCC_PREDIV1_Div10
) || \

171 ((
PREDIV1
=
RCC_PREDIV1_Div11
|| ((PREDIV1=
RCC_PREDIV1_Div12
) || \

172 ((
PREDIV1
=
RCC_PREDIV1_Div13
|| ((PREDIV1=
RCC_PREDIV1_Div14
) || \

173 ((
PREDIV1
=
RCC_PREDIV1_Div15
|| ((PREDIV1=
RCC_PREDIV1_Div16
))

	)

183 #ifde
STM32F10X_CL


185 
	#RCC_PREDIV1_Sour_HSE
 ((
ut32_t
)0x00000000)

	)

186 
	#RCC_PREDIV1_Sour_PLL2
 ((
ut32_t
)0x00010000)

	)

188 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
(((SOURCE=
RCC_PREDIV1_Sour_HSE
) || \

189 ((
SOURCE
=
RCC_PREDIV1_Sour_PLL2
))

	)

190 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

192 
	#RCC_PREDIV1_Sour_HSE
 ((
ut32_t
)0x00000000)

	)

194 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
(((SOURCE=
RCC_PREDIV1_Sour_HSE
))

	)

200 #ifde
STM32F10X_CL


205 
	#RCC_PREDIV2_Div1
 ((
ut32_t
)0x00000000)

	)

206 
	#RCC_PREDIV2_Div2
 ((
ut32_t
)0x00000010)

	)

207 
	#RCC_PREDIV2_Div3
 ((
ut32_t
)0x00000020)

	)

208 
	#RCC_PREDIV2_Div4
 ((
ut32_t
)0x00000030)

	)

209 
	#RCC_PREDIV2_Div5
 ((
ut32_t
)0x00000040)

	)

210 
	#RCC_PREDIV2_Div6
 ((
ut32_t
)0x00000050)

	)

211 
	#RCC_PREDIV2_Div7
 ((
ut32_t
)0x00000060)

	)

212 
	#RCC_PREDIV2_Div8
 ((
ut32_t
)0x00000070)

	)

213 
	#RCC_PREDIV2_Div9
 ((
ut32_t
)0x00000080)

	)

214 
	#RCC_PREDIV2_Div10
 ((
ut32_t
)0x00000090)

	)

215 
	#RCC_PREDIV2_Div11
 ((
ut32_t
)0x000000A0)

	)

216 
	#RCC_PREDIV2_Div12
 ((
ut32_t
)0x000000B0)

	)

217 
	#RCC_PREDIV2_Div13
 ((
ut32_t
)0x000000C0)

	)

218 
	#RCC_PREDIV2_Div14
 ((
ut32_t
)0x000000D0)

	)

219 
	#RCC_PREDIV2_Div15
 ((
ut32_t
)0x000000E0)

	)

220 
	#RCC_PREDIV2_Div16
 ((
ut32_t
)0x000000F0)

	)

222 
	#IS_RCC_PREDIV2
(
PREDIV2
(((PREDIV2=
RCC_PREDIV2_Div1
|| ((PREDIV2=
RCC_PREDIV2_Div2
) || \

223 ((
PREDIV2
=
RCC_PREDIV2_Div3
|| ((PREDIV2=
RCC_PREDIV2_Div4
) || \

224 ((
PREDIV2
=
RCC_PREDIV2_Div5
|| ((PREDIV2=
RCC_PREDIV2_Div6
) || \

225 ((
PREDIV2
=
RCC_PREDIV2_Div7
|| ((PREDIV2=
RCC_PREDIV2_Div8
) || \

226 ((
PREDIV2
=
RCC_PREDIV2_Div9
|| ((PREDIV2=
RCC_PREDIV2_Div10
) || \

227 ((
PREDIV2
=
RCC_PREDIV2_Div11
|| ((PREDIV2=
RCC_PREDIV2_Div12
) || \

228 ((
PREDIV2
=
RCC_PREDIV2_Div13
|| ((PREDIV2=
RCC_PREDIV2_Div14
) || \

229 ((
PREDIV2
=
RCC_PREDIV2_Div15
|| ((PREDIV2=
RCC_PREDIV2_Div16
))

	)

239 
	#RCC_PLL2Mul_8
 ((
ut32_t
)0x00000600)

	)

240 
	#RCC_PLL2Mul_9
 ((
ut32_t
)0x00000700)

	)

241 
	#RCC_PLL2Mul_10
 ((
ut32_t
)0x00000800)

	)

242 
	#RCC_PLL2Mul_11
 ((
ut32_t
)0x00000900)

	)

243 
	#RCC_PLL2Mul_12
 ((
ut32_t
)0x00000A00)

	)

244 
	#RCC_PLL2Mul_13
 ((
ut32_t
)0x00000B00)

	)

245 
	#RCC_PLL2Mul_14
 ((
ut32_t
)0x00000C00)

	)

246 
	#RCC_PLL2Mul_16
 ((
ut32_t
)0x00000E00)

	)

247 
	#RCC_PLL2Mul_20
 ((
ut32_t
)0x00000F00)

	)

249 
	#IS_RCC_PLL2_MUL
(
MUL
(((MUL=
RCC_PLL2Mul_8
|| ((MUL=
RCC_PLL2Mul_9
) || \

250 ((
MUL
=
RCC_PLL2Mul_10
|| ((MUL=
RCC_PLL2Mul_11
) || \

251 ((
MUL
=
RCC_PLL2Mul_12
|| ((MUL=
RCC_PLL2Mul_13
) || \

252 ((
MUL
=
RCC_PLL2Mul_14
|| ((MUL=
RCC_PLL2Mul_16
) || \

253 ((
MUL
=
RCC_PLL2Mul_20
))

	)

263 
	#RCC_PLL3Mul_8
 ((
ut32_t
)0x00006000)

	)

264 
	#RCC_PLL3Mul_9
 ((
ut32_t
)0x00007000)

	)

265 
	#RCC_PLL3Mul_10
 ((
ut32_t
)0x00008000)

	)

266 
	#RCC_PLL3Mul_11
 ((
ut32_t
)0x00009000)

	)

267 
	#RCC_PLL3Mul_12
 ((
ut32_t
)0x0000A000)

	)

268 
	#RCC_PLL3Mul_13
 ((
ut32_t
)0x0000B000)

	)

269 
	#RCC_PLL3Mul_14
 ((
ut32_t
)0x0000C000)

	)

270 
	#RCC_PLL3Mul_16
 ((
ut32_t
)0x0000E000)

	)

271 
	#RCC_PLL3Mul_20
 ((
ut32_t
)0x0000F000)

	)

273 
	#IS_RCC_PLL3_MUL
(
MUL
(((MUL=
RCC_PLL3Mul_8
|| ((MUL=
RCC_PLL3Mul_9
) || \

274 ((
MUL
=
RCC_PLL3Mul_10
|| ((MUL=
RCC_PLL3Mul_11
) || \

275 ((
MUL
=
RCC_PLL3Mul_12
|| ((MUL=
RCC_PLL3Mul_13
) || \

276 ((
MUL
=
RCC_PLL3Mul_14
|| ((MUL=
RCC_PLL3Mul_16
) || \

277 ((
MUL
=
RCC_PLL3Mul_20
))

	)

289 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

290 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

291 
	#RCC_SYSCLKSour_PLLCLK
 ((
ut32_t
)0x00000002)

	)

292 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
) || \

293 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

294 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

	)

303 
	#RCC_SYSCLK_Div1
 ((
ut32_t
)0x00000000)

	)

304 
	#RCC_SYSCLK_Div2
 ((
ut32_t
)0x00000080)

	)

305 
	#RCC_SYSCLK_Div4
 ((
ut32_t
)0x00000090)

	)

306 
	#RCC_SYSCLK_Div8
 ((
ut32_t
)0x000000A0)

	)

307 
	#RCC_SYSCLK_Div16
 ((
ut32_t
)0x000000B0)

	)

308 
	#RCC_SYSCLK_Div64
 ((
ut32_t
)0x000000C0)

	)

309 
	#RCC_SYSCLK_Div128
 ((
ut32_t
)0x000000D0)

	)

310 
	#RCC_SYSCLK_Div256
 ((
ut32_t
)0x000000E0)

	)

311 
	#RCC_SYSCLK_Div512
 ((
ut32_t
)0x000000F0)

	)

312 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
) || \

313 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

314 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

315 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

316 ((
HCLK
=
RCC_SYSCLK_Div512
))

	)

325 
	#RCC_HCLK_Div1
 ((
ut32_t
)0x00000000)

	)

326 
	#RCC_HCLK_Div2
 ((
ut32_t
)0x00000400)

	)

327 
	#RCC_HCLK_Div4
 ((
ut32_t
)0x00000500)

	)

328 
	#RCC_HCLK_Div8
 ((
ut32_t
)0x00000600)

	)

329 
	#RCC_HCLK_Div16
 ((
ut32_t
)0x00000700)

	)

330 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
) || \

331 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

332 ((
PCLK
=
RCC_HCLK_Div16
))

	)

341 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

342 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

343 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

344 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

345 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

346 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

348 #ide
STM32F10X_CL


349 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0xE0=0x00&& ((IT!0x00))

	)

350 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
) || \

351 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

352 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
))

	)

353 
	#IS_RCC_CLEAR_IT
(
IT
((((IT& (
ut8_t
)0x60=0x00&& ((IT!0x00))

	)

355 
	#RCC_IT_PLL2RDY
 ((
ut8_t
)0x20)

	)

356 
	#RCC_IT_PLL3RDY
 ((
ut8_t
)0x40)

	)

357 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0x80=0x00&& ((IT!0x00))

	)

358 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
) || \

359 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

360 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
) || \

361 ((
IT
=
RCC_IT_PLL2RDY
|| ((IT=
RCC_IT_PLL3RDY
))

	)

362 
	#IS_RCC_CLEAR_IT
(
IT
((IT!0x00)

	)

370 #ide
STM32F10X_CL


375 
	#RCC_USBCLKSour_PLLCLK_1Div5
 ((
ut8_t
)0x00)

	)

376 
	#RCC_USBCLKSour_PLLCLK_Div1
 ((
ut8_t
)0x01)

	)

378 
	#IS_RCC_USBCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_USBCLKSour_PLLCLK_1Div5
) || \

379 ((
SOURCE
=
RCC_USBCLKSour_PLLCLK_Div1
))

	)

387 
	#RCC_OTGFSCLKSour_PLLVCO_Div3
 ((
ut8_t
)0x00)

	)

388 
	#RCC_OTGFSCLKSour_PLLVCO_Div2
 ((
ut8_t
)0x01)

	)

390 
	#IS_RCC_OTGFSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_OTGFSCLKSour_PLLVCO_Div3
) || \

391 ((
SOURCE
=
RCC_OTGFSCLKSour_PLLVCO_Div2
))

	)

398 #ifde
STM32F10X_CL


402 
	#RCC_I2S2CLKSour_SYSCLK
 ((
ut8_t
)0x00)

	)

403 
	#RCC_I2S2CLKSour_PLL3_VCO
 ((
ut8_t
)0x01)

	)

405 
	#IS_RCC_I2S2CLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S2CLKSour_SYSCLK
) || \

406 ((
SOURCE
=
RCC_I2S2CLKSour_PLL3_VCO
))

	)

414 
	#RCC_I2S3CLKSour_SYSCLK
 ((
ut8_t
)0x00)

	)

415 
	#RCC_I2S3CLKSour_PLL3_VCO
 ((
ut8_t
)0x01)

	)

417 
	#IS_RCC_I2S3CLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S3CLKSour_SYSCLK
) || \

418 ((
SOURCE
=
RCC_I2S3CLKSour_PLL3_VCO
))

	)

429 
	#RCC_PCLK2_Div2
 ((
ut32_t
)0x00000000)

	)

430 
	#RCC_PCLK2_Div4
 ((
ut32_t
)0x00004000)

	)

431 
	#RCC_PCLK2_Div6
 ((
ut32_t
)0x00008000)

	)

432 
	#RCC_PCLK2_Div8
 ((
ut32_t
)0x0000C000)

	)

433 
	#IS_RCC_ADCCLK
(
ADCCLK
(((ADCCLK=
RCC_PCLK2_Div2
|| ((ADCCLK=
RCC_PCLK2_Div4
) || \

434 ((
ADCCLK
=
RCC_PCLK2_Div6
|| ((ADCCLK=
RCC_PCLK2_Div8
))

	)

443 
	#RCC_LSE_OFF
 ((
ut8_t
)0x00)

	)

444 
	#RCC_LSE_ON
 ((
ut8_t
)0x01)

	)

445 
	#RCC_LSE_Byss
 ((
ut8_t
)0x04)

	)

446 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
) || \

447 ((
LSE
=
RCC_LSE_Byss
))

	)

456 
	#RCC_RTCCLKSour_LSE
 ((
ut32_t
)0x00000100)

	)

457 
	#RCC_RTCCLKSour_LSI
 ((
ut32_t
)0x00000200)

	)

458 
	#RCC_RTCCLKSour_HSE_Div128
 ((
ut32_t
)0x00000300)

	)

459 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
) || \

460 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

461 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div128
))

	)

470 
	#RCC_AHBPh_DMA1
 ((
ut32_t
)0x00000001)

	)

471 
	#RCC_AHBPh_DMA2
 ((
ut32_t
)0x00000002)

	)

472 
	#RCC_AHBPh_SRAM
 ((
ut32_t
)0x00000004)

	)

473 
	#RCC_AHBPh_FLITF
 ((
ut32_t
)0x00000010)

	)

474 
	#RCC_AHBPh_CRC
 ((
ut32_t
)0x00000040)

	)

476 #ide
STM32F10X_CL


477 
	#RCC_AHBPh_FSMC
 ((
ut32_t
)0x00000100)

	)

478 
	#RCC_AHBPh_SDIO
 ((
ut32_t
)0x00000400)

	)

479 
	#IS_RCC_AHB_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFAA8=0x00&& ((PERIPH!0x00))

	)

481 
	#RCC_AHBPh_OTG_FS
 ((
ut32_t
)0x00001000)

	)

482 
	#RCC_AHBPh_ETH_MAC
 ((
ut32_t
)0x00004000)

	)

483 
	#RCC_AHBPh_ETH_MAC_Tx
 ((
ut32_t
)0x00008000)

	)

484 
	#RCC_AHBPh_ETH_MAC_Rx
 ((
ut32_t
)0x00010000)

	)

486 
	#IS_RCC_AHB_PERIPH
(
PERIPH
((((PERIPH& 0xFFFE2FA8=0x00&& ((PERIPH!0x00))

	)

487 
	#IS_RCC_AHB_PERIPH_RESET
(
PERIPH
((((PERIPH& 0xFFFFAFFF=0x00&& ((PERIPH!0x00))

	)

497 
	#RCC_APB2Ph_AFIO
 ((
ut32_t
)0x00000001)

	)

498 
	#RCC_APB2Ph_GPIOA
 ((
ut32_t
)0x00000004)

	)

499 
	#RCC_APB2Ph_GPIOB
 ((
ut32_t
)0x00000008)

	)

500 
	#RCC_APB2Ph_GPIOC
 ((
ut32_t
)0x00000010)

	)

501 
	#RCC_APB2Ph_GPIOD
 ((
ut32_t
)0x00000020)

	)

502 
	#RCC_APB2Ph_GPIOE
 ((
ut32_t
)0x00000040)

	)

503 
	#RCC_APB2Ph_GPIOF
 ((
ut32_t
)0x00000080)

	)

504 
	#RCC_APB2Ph_GPIOG
 ((
ut32_t
)0x00000100)

	)

505 
	#RCC_APB2Ph_ADC1
 ((
ut32_t
)0x00000200)

	)

506 
	#RCC_APB2Ph_ADC2
 ((
ut32_t
)0x00000400)

	)

507 
	#RCC_APB2Ph_TIM1
 ((
ut32_t
)0x00000800)

	)

508 
	#RCC_APB2Ph_SPI1
 ((
ut32_t
)0x00001000)

	)

509 
	#RCC_APB2Ph_TIM8
 ((
ut32_t
)0x00002000)

	)

510 
	#RCC_APB2Ph_USART1
 ((
ut32_t
)0x00004000)

	)

511 
	#RCC_APB2Ph_ADC3
 ((
ut32_t
)0x00008000)

	)

512 
	#RCC_APB2Ph_TIM15
 ((
ut32_t
)0x00010000)

	)

513 
	#RCC_APB2Ph_TIM16
 ((
ut32_t
)0x00020000)

	)

514 
	#RCC_APB2Ph_TIM17
 ((
ut32_t
)0x00040000)

	)

515 
	#RCC_APB2Ph_TIM9
 ((
ut32_t
)0x00080000)

	)

516 
	#RCC_APB2Ph_TIM10
 ((
ut32_t
)0x00100000)

	)

517 
	#RCC_APB2Ph_TIM11
 ((
ut32_t
)0x00200000)

	)

519 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFC00002=0x00&& ((PERIPH!0x00))

	)

528 
	#RCC_APB1Ph_TIM2
 ((
ut32_t
)0x00000001)

	)

529 
	#RCC_APB1Ph_TIM3
 ((
ut32_t
)0x00000002)

	)

530 
	#RCC_APB1Ph_TIM4
 ((
ut32_t
)0x00000004)

	)

531 
	#RCC_APB1Ph_TIM5
 ((
ut32_t
)0x00000008)

	)

532 
	#RCC_APB1Ph_TIM6
 ((
ut32_t
)0x00000010)

	)

533 
	#RCC_APB1Ph_TIM7
 ((
ut32_t
)0x00000020)

	)

534 
	#RCC_APB1Ph_TIM12
 ((
ut32_t
)0x00000040)

	)

535 
	#RCC_APB1Ph_TIM13
 ((
ut32_t
)0x00000080)

	)

536 
	#RCC_APB1Ph_TIM14
 ((
ut32_t
)0x00000100)

	)

537 
	#RCC_APB1Ph_WWDG
 ((
ut32_t
)0x00000800)

	)

538 
	#RCC_APB1Ph_SPI2
 ((
ut32_t
)0x00004000)

	)

539 
	#RCC_APB1Ph_SPI3
 ((
ut32_t
)0x00008000)

	)

540 
	#RCC_APB1Ph_USART2
 ((
ut32_t
)0x00020000)

	)

541 
	#RCC_APB1Ph_USART3
 ((
ut32_t
)0x00040000)

	)

542 
	#RCC_APB1Ph_UART4
 ((
ut32_t
)0x00080000)

	)

543 
	#RCC_APB1Ph_UART5
 ((
ut32_t
)0x00100000)

	)

544 
	#RCC_APB1Ph_I2C1
 ((
ut32_t
)0x00200000)

	)

545 
	#RCC_APB1Ph_I2C2
 ((
ut32_t
)0x00400000)

	)

546 
	#RCC_APB1Ph_USB
 ((
ut32_t
)0x00800000)

	)

547 
	#RCC_APB1Ph_CAN1
 ((
ut32_t
)0x02000000)

	)

548 
	#RCC_APB1Ph_CAN2
 ((
ut32_t
)0x04000000)

	)

549 
	#RCC_APB1Ph_BKP
 ((
ut32_t
)0x08000000)

	)

550 
	#RCC_APB1Ph_PWR
 ((
ut32_t
)0x10000000)

	)

551 
	#RCC_APB1Ph_DAC
 ((
ut32_t
)0x20000000)

	)

552 
	#RCC_APB1Ph_CEC
 ((
ut32_t
)0x40000000)

	)

554 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0x81013600=0x00&& ((PERIPH!0x00))

	)

564 
	#RCC_MCO_NoClock
 ((
ut8_t
)0x00)

	)

565 
	#RCC_MCO_SYSCLK
 ((
ut8_t
)0x04)

	)

566 
	#RCC_MCO_HSI
 ((
ut8_t
)0x05)

	)

567 
	#RCC_MCO_HSE
 ((
ut8_t
)0x06)

	)

568 
	#RCC_MCO_PLLCLK_Div2
 ((
ut8_t
)0x07)

	)

570 #ide
STM32F10X_CL


571 
	#IS_RCC_MCO
(
MCO
(((MCO=
RCC_MCO_NoClock
|| ((MCO=
RCC_MCO_HSI
) || \

572 ((
MCO
=
RCC_MCO_SYSCLK
|| ((MCO=
RCC_MCO_HSE
) || \

573 ((
MCO
=
RCC_MCO_PLLCLK_Div2
))

	)

575 
	#RCC_MCO_PLL2CLK
 ((
ut8_t
)0x08)

	)

576 
	#RCC_MCO_PLL3CLK_Div2
 ((
ut8_t
)0x09)

	)

577 
	#RCC_MCO_XT1
 ((
ut8_t
)0x0A)

	)

578 
	#RCC_MCO_PLL3CLK
 ((
ut8_t
)0x0B)

	)

580 
	#IS_RCC_MCO
(
MCO
(((MCO=
RCC_MCO_NoClock
|| ((MCO=
RCC_MCO_HSI
) || \

581 ((
MCO
=
RCC_MCO_SYSCLK
|| ((MCO=
RCC_MCO_HSE
) || \

582 ((
MCO
=
RCC_MCO_PLLCLK_Div2
|| ((MCO=
RCC_MCO_PLL2CLK
) || \

583 ((
MCO
=
RCC_MCO_PLL3CLK_Div2
|| ((MCO=
RCC_MCO_XT1
) || \

584 ((
MCO
=
RCC_MCO_PLL3CLK
))

	)

595 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x21)

	)

596 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x31)

	)

597 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x39)

	)

598 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x41)

	)

599 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x61)

	)

600 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x7A)

	)

601 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x7B)

	)

602 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x7C)

	)

603 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x7D)

	)

604 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x7E)

	)

605 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x7F)

	)

607 #ide
STM32F10X_CL


608 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
) || \

609 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

610 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_PINRST
) || \

611 ((
FLAG
=
RCC_FLAG_PORRST
|| ((FLAG=
RCC_FLAG_SFTRST
) || \

612 ((
FLAG
=
RCC_FLAG_IWDGRST
)|| ((FLAG=
RCC_FLAG_WWDGRST
)|| \

613 ((
FLAG
=
RCC_FLAG_LPWRRST
))

	)

615 
	#RCC_FLAG_PLL2RDY
 ((
ut8_t
)0x3B)

	)

616 
	#RCC_FLAG_PLL3RDY
 ((
ut8_t
)0x3D)

	)

617 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
) || \

618 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

619 ((
FLAG
=
RCC_FLAG_PLL2RDY
|| ((FLAG=
RCC_FLAG_PLL3RDY
) || \

620 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_PINRST
) || \

621 ((
FLAG
=
RCC_FLAG_PORRST
|| ((FLAG=
RCC_FLAG_SFTRST
) || \

622 ((
FLAG
=
RCC_FLAG_IWDGRST
)|| ((FLAG=
RCC_FLAG_WWDGRST
)|| \

623 ((
FLAG
=
RCC_FLAG_LPWRRST
))

	)

626 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

647 
RCC_DeIn
();

648 
RCC_HSECfig
(
ut32_t
 
RCC_HSE
);

649 
EStus
 
RCC_WaFHSESUp
();

650 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

651 
RCC_HSICmd
(
FuniڮS
 
NewS
);

652 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
RCC_PLLMul
);

653 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

655 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

656 
RCC_PREDIV1Cfig
(
ut32_t
 
RCC_PREDIV1_Sour
, ut32_
RCC_PREDIV1_Div
);

659 #ifde 
STM32F10X_CL


660 
RCC_PREDIV2Cfig
(
ut32_t
 
RCC_PREDIV2_Div
);

661 
RCC_PLL2Cfig
(
ut32_t
 
RCC_PLL2Mul
);

662 
RCC_PLL2Cmd
(
FuniڮS
 
NewS
);

663 
RCC_PLL3Cfig
(
ut32_t
 
RCC_PLL3Mul
);

664 
RCC_PLL3Cmd
(
FuniڮS
 
NewS
);

667 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

668 
ut8_t
 
RCC_GSYSCLKSour
();

669 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

670 
RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
);

671 
RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
);

672 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

674 #ide
STM32F10X_CL


675 
RCC_USBCLKCfig
(
ut32_t
 
RCC_USBCLKSour
);

677 
RCC_OTGFSCLKCfig
(
ut32_t
 
RCC_OTGFSCLKSour
);

680 
RCC_ADCCLKCfig
(
ut32_t
 
RCC_PCLK2
);

682 #ifde
STM32F10X_CL


683 
RCC_I2S2CLKCfig
(
ut32_t
 
RCC_I2S2CLKSour
);

684 
RCC_I2S3CLKCfig
(
ut32_t
 
RCC_I2S3CLKSour
);

687 
RCC_LSECfig
(
ut8_t
 
RCC_LSE
);

688 
RCC_LSICmd
(
FuniڮS
 
NewS
);

689 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

690 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

691 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

692 
RCC_AHBPhClockCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
);

693 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

694 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

696 #ifde
STM32F10X_CL


697 
RCC_AHBPhRetCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
);

700 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

701 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

702 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

703 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

704 
RCC_MCOCfig
(
ut8_t
 
RCC_MCO
);

705 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

706 
RCC_CˬFg
();

707 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

708 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

710 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STF8B9~1.H

24 #ide
__STM32F10x_EXTI_H


25 
	#__STM32F10x_EXTI_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
EXTI_Mode_Iru
 = 0x00,

53 
EXTI_Mode_Evt
 = 0x04

54 }
	tEXTIMode_TyDef
;

56 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

64 
EXTI_Trigg_Risg
 = 0x08,

65 
EXTI_Trigg_Flg
 = 0x0C,

66 
EXTI_Trigg_Risg_Flg
 = 0x10

67 }
	tEXTITrigg_TyDef
;

69 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
) || \

70 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

71 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

	)

78 
ut32_t
 
EXTI_Le
;

81 
EXTIMode_TyDef
 
EXTI_Mode
;

84 
EXTITrigg_TyDef
 
EXTI_Trigg
;

87 
FuniڮS
 
EXTI_LeCmd
;

89 }
	tEXTI_InTyDef
;

103 
	#EXTI_Le0
 ((
ut32_t
)0x00001

	)

104 
	#EXTI_Le1
 ((
ut32_t
)0x00002

	)

105 
	#EXTI_Le2
 ((
ut32_t
)0x00004

	)

106 
	#EXTI_Le3
 ((
ut32_t
)0x00008

	)

107 
	#EXTI_Le4
 ((
ut32_t
)0x00010

	)

108 
	#EXTI_Le5
 ((
ut32_t
)0x00020

	)

109 
	#EXTI_Le6
 ((
ut32_t
)0x00040

	)

110 
	#EXTI_Le7
 ((
ut32_t
)0x00080

	)

111 
	#EXTI_Le8
 ((
ut32_t
)0x00100

	)

112 
	#EXTI_Le9
 ((
ut32_t
)0x00200

	)

113 
	#EXTI_Le10
 ((
ut32_t
)0x00400

	)

114 
	#EXTI_Le11
 ((
ut32_t
)0x00800

	)

115 
	#EXTI_Le12
 ((
ut32_t
)0x01000

	)

116 
	#EXTI_Le13
 ((
ut32_t
)0x02000

	)

117 
	#EXTI_Le14
 ((
ut32_t
)0x04000

	)

118 
	#EXTI_Le15
 ((
ut32_t
)0x08000

	)

119 
	#EXTI_Le16
 ((
ut32_t
)0x10000

	)

120 
	#EXTI_Le17
 ((
ut32_t
)0x20000

	)

121 
	#EXTI_Le18
 ((
ut32_t
)0x40000

	)

123 
	#EXTI_Le19
 ((
ut32_t
)0x80000

	)

125 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
ut32_t
)0xFFF00000=0x00&& ((LINE!(
ut16_t
)0x00))

	)

126 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
) || \

127 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

128 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

129 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

130 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

131 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

132 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

133 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

134 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

135 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
))

	)

158 
EXTI_DeIn
();

159 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

160 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

161 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

162 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

163 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

164 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

165 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

167 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STM32F~1.H

24 #ide
__STM32F10x_ADC_H


25 
	#__STM32F10x_ADC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut32_t
 
ADC_Mode
;

56 
FuniڮS
 
ADC_SnCvMode
;

60 
FuniڮS
 
ADC_CtuousCvMode
;

64 
ut32_t
 
ADC_ExTrigCv
;

68 
ut32_t
 
ADC_DaAlign
;

71 
ut8_t
 
ADC_NbrOfChl
;

74 }
	tADC_InTyDef
;

83 
	#IS_ADC_ALL_PERIPH
(
PERIPH
(((PERIPH=
ADC1
) || \

84 ((
PERIPH
=
ADC2
) || \

85 ((
PERIPH
=
ADC3
))

	)

87 
	#IS_ADC_DMA_PERIPH
(
PERIPH
(((PERIPH=
ADC1
) || \

88 ((
PERIPH
=
ADC3
))

	)

94 
	#ADC_Mode_Inddt
 ((
ut32_t
)0x00000000)

	)

95 
	#ADC_Mode_RegInjecSimu
 ((
ut32_t
)0x00010000)

	)

96 
	#ADC_Mode_RegSimu_AɔTrig
 ((
ut32_t
)0x00020000)

	)

97 
	#ADC_Mode_InjecSimu_FaIl
 ((
ut32_t
)0x00030000)

	)

98 
	#ADC_Mode_InjecSimu_SlowIl
 ((
ut32_t
)0x00040000)

	)

99 
	#ADC_Mode_InjecSimu
 ((
ut32_t
)0x00050000)

	)

100 
	#ADC_Mode_RegSimu
 ((
ut32_t
)0x00060000)

	)

101 
	#ADC_Mode_FaIl
 ((
ut32_t
)0x00070000)

	)

102 
	#ADC_Mode_SlowIl
 ((
ut32_t
)0x00080000)

	)

103 
	#ADC_Mode_AɔTrig
 ((
ut32_t
)0x00090000)

	)

105 
	#IS_ADC_MODE
(
MODE
(((MODE=
ADC_Mode_Inddt
) || \

106 ((
MODE
=
ADC_Mode_RegInjecSimu
) || \

107 ((
MODE
=
ADC_Mode_RegSimu_AɔTrig
) || \

108 ((
MODE
=
ADC_Mode_InjecSimu_FaIl
) || \

109 ((
MODE
=
ADC_Mode_InjecSimu_SlowIl
) || \

110 ((
MODE
=
ADC_Mode_InjecSimu
) || \

111 ((
MODE
=
ADC_Mode_RegSimu
) || \

112 ((
MODE
=
ADC_Mode_FaIl
) || \

113 ((
MODE
=
ADC_Mode_SlowIl
) || \

114 ((
MODE
=
ADC_Mode_AɔTrig
))

	)

123 
	#ADC_ExTrigCv_T1_CC1
 ((
ut32_t
)0x00000000

	)

124 
	#ADC_ExTrigCv_T1_CC2
 ((
ut32_t
)0x00020000

	)

125 
	#ADC_ExTrigCv_T2_CC2
 ((
ut32_t
)0x00060000

	)

126 
	#ADC_ExTrigCv_T3_TRGO
 ((
ut32_t
)0x00080000

	)

127 
	#ADC_ExTrigCv_T4_CC4
 ((
ut32_t
)0x000A0000

	)

128 
	#ADC_ExTrigCv_Ext_IT11_TIM8_TRGO
 ((
ut32_t
)0x000C0000

	)

130 
	#ADC_ExTrigCv_T1_CC3
 ((
ut32_t
)0x00040000

	)

131 
	#ADC_ExTrigCv_Ne
 ((
ut32_t
)0x000E0000

	)

133 
	#ADC_ExTrigCv_T3_CC1
 ((
ut32_t
)0x00000000

	)

134 
	#ADC_ExTrigCv_T2_CC3
 ((
ut32_t
)0x00020000

	)

135 
	#ADC_ExTrigCv_T8_CC1
 ((
ut32_t
)0x00060000

	)

136 
	#ADC_ExTrigCv_T8_TRGO
 ((
ut32_t
)0x00080000

	)

137 
	#ADC_ExTrigCv_T5_CC1
 ((
ut32_t
)0x000A0000

	)

138 
	#ADC_ExTrigCv_T5_CC3
 ((
ut32_t
)0x000C0000

	)

140 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCv_T1_CC1
) || \

141 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC2
) || \

142 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC3
) || \

143 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC2
) || \

144 ((
REGTRIG
=
ADC_ExTrigCv_T3_TRGO
) || \

145 ((
REGTRIG
=
ADC_ExTrigCv_T4_CC4
) || \

146 ((
REGTRIG
=
ADC_ExTrigCv_Ext_IT11_TIM8_TRGO
) || \

147 ((
REGTRIG
=
ADC_ExTrigCv_Ne
) || \

148 ((
REGTRIG
=
ADC_ExTrigCv_T3_CC1
) || \

149 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC3
) || \

150 ((
REGTRIG
=
ADC_ExTrigCv_T8_CC1
) || \

151 ((
REGTRIG
=
ADC_ExTrigCv_T8_TRGO
) || \

152 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC1
) || \

153 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC3
))

	)

162 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000)

	)

163 
	#ADC_DaAlign_Le
 ((
ut32_t
)0x00000800)

	)

164 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
) || \

165 ((
ALIGN
=
ADC_DaAlign_Le
))

	)

174 
	#ADC_Chl_0
 ((
ut8_t
)0x00)

	)

175 
	#ADC_Chl_1
 ((
ut8_t
)0x01)

	)

176 
	#ADC_Chl_2
 ((
ut8_t
)0x02)

	)

177 
	#ADC_Chl_3
 ((
ut8_t
)0x03)

	)

178 
	#ADC_Chl_4
 ((
ut8_t
)0x04)

	)

179 
	#ADC_Chl_5
 ((
ut8_t
)0x05)

	)

180 
	#ADC_Chl_6
 ((
ut8_t
)0x06)

	)

181 
	#ADC_Chl_7
 ((
ut8_t
)0x07)

	)

182 
	#ADC_Chl_8
 ((
ut8_t
)0x08)

	)

183 
	#ADC_Chl_9
 ((
ut8_t
)0x09)

	)

184 
	#ADC_Chl_10
 ((
ut8_t
)0x0A)

	)

185 
	#ADC_Chl_11
 ((
ut8_t
)0x0B)

	)

186 
	#ADC_Chl_12
 ((
ut8_t
)0x0C)

	)

187 
	#ADC_Chl_13
 ((
ut8_t
)0x0D)

	)

188 
	#ADC_Chl_14
 ((
ut8_t
)0x0E)

	)

189 
	#ADC_Chl_15
 ((
ut8_t
)0x0F)

	)

190 
	#ADC_Chl_16
 ((
ut8_t
)0x10)

	)

191 
	#ADC_Chl_17
 ((
ut8_t
)0x11)

	)

193 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_16
)

	)

194 
	#ADC_Chl_Vft
 ((
ut8_t
)
ADC_Chl_17
)

	)

196 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_0
|| ((CHANNEL=
ADC_Chl_1
) || \

197 ((
CHANNEL
=
ADC_Chl_2
|| ((CHANNEL=
ADC_Chl_3
) || \

198 ((
CHANNEL
=
ADC_Chl_4
|| ((CHANNEL=
ADC_Chl_5
) || \

199 ((
CHANNEL
=
ADC_Chl_6
|| ((CHANNEL=
ADC_Chl_7
) || \

200 ((
CHANNEL
=
ADC_Chl_8
|| ((CHANNEL=
ADC_Chl_9
) || \

201 ((
CHANNEL
=
ADC_Chl_10
|| ((CHANNEL=
ADC_Chl_11
) || \

202 ((
CHANNEL
=
ADC_Chl_12
|| ((CHANNEL=
ADC_Chl_13
) || \

203 ((
CHANNEL
=
ADC_Chl_14
|| ((CHANNEL=
ADC_Chl_15
) || \

204 ((
CHANNEL
=
ADC_Chl_16
|| ((CHANNEL=
ADC_Chl_17
))

	)

213 
	#ADC_SameTime_1Cyes5
 ((
ut8_t
)0x00)

	)

214 
	#ADC_SameTime_7Cyes5
 ((
ut8_t
)0x01)

	)

215 
	#ADC_SameTime_13Cyes5
 ((
ut8_t
)0x02)

	)

216 
	#ADC_SameTime_28Cyes5
 ((
ut8_t
)0x03)

	)

217 
	#ADC_SameTime_41Cyes5
 ((
ut8_t
)0x04)

	)

218 
	#ADC_SameTime_55Cyes5
 ((
ut8_t
)0x05)

	)

219 
	#ADC_SameTime_71Cyes5
 ((
ut8_t
)0x06)

	)

220 
	#ADC_SameTime_239Cyes5
 ((
ut8_t
)0x07)

	)

221 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_1Cyes5
) || \

222 ((
TIME
=
ADC_SameTime_7Cyes5
) || \

223 ((
TIME
=
ADC_SameTime_13Cyes5
) || \

224 ((
TIME
=
ADC_SameTime_28Cyes5
) || \

225 ((
TIME
=
ADC_SameTime_41Cyes5
) || \

226 ((
TIME
=
ADC_SameTime_55Cyes5
) || \

227 ((
TIME
=
ADC_SameTime_71Cyes5
) || \

228 ((
TIME
=
ADC_SameTime_239Cyes5
))

	)

237 
	#ADC_ExTrigInjecCv_T2_TRGO
 ((
ut32_t
)0x00002000

	)

238 
	#ADC_ExTrigInjecCv_T2_CC1
 ((
ut32_t
)0x00003000

	)

239 
	#ADC_ExTrigInjecCv_T3_CC4
 ((
ut32_t
)0x00004000

	)

240 
	#ADC_ExTrigInjecCv_T4_TRGO
 ((
ut32_t
)0x00005000

	)

241 
	#ADC_ExTrigInjecCv_Ext_IT15_TIM8_CC4
 ((
ut32_t
)0x00006000

	)

243 
	#ADC_ExTrigInjecCv_T1_TRGO
 ((
ut32_t
)0x00000000

	)

244 
	#ADC_ExTrigInjecCv_T1_CC4
 ((
ut32_t
)0x00001000

	)

245 
	#ADC_ExTrigInjecCv_Ne
 ((
ut32_t
)0x00007000

	)

247 
	#ADC_ExTrigInjecCv_T4_CC3
 ((
ut32_t
)0x00002000

	)

248 
	#ADC_ExTrigInjecCv_T8_CC2
 ((
ut32_t
)0x00003000

	)

249 
	#ADC_ExTrigInjecCv_T8_CC4
 ((
ut32_t
)0x00004000

	)

250 
	#ADC_ExTrigInjecCv_T5_TRGO
 ((
ut32_t
)0x00005000

	)

251 
	#ADC_ExTrigInjecCv_T5_CC4
 ((
ut32_t
)0x00006000

	)

253 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCv_T1_TRGO
) || \

254 ((
INJTRIG
=
ADC_ExTrigInjecCv_T1_CC4
) || \

255 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_TRGO
) || \

256 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_CC1
) || \

257 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC4
) || \

258 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_TRGO
) || \

259 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ext_IT15_TIM8_CC4
) || \

260 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ne
) || \

261 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC3
) || \

262 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC2
) || \

263 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC4
) || \

264 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_TRGO
) || \

265 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_CC4
))

	)

274 
	#ADC_InjeedChl_1
 ((
ut8_t
)0x14)

	)

275 
	#ADC_InjeedChl_2
 ((
ut8_t
)0x18)

	)

276 
	#ADC_InjeedChl_3
 ((
ut8_t
)0x1C)

	)

277 
	#ADC_InjeedChl_4
 ((
ut8_t
)0x20)

	)

278 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
) || \

279 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

280 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

281 ((
CHANNEL
=
ADC_InjeedChl_4
))

	)

290 
	#ADC_AlogWchdog_SgRegEb
 ((
ut32_t
)0x00800200)

	)

291 
	#ADC_AlogWchdog_SgInjecEb
 ((
ut32_t
)0x00400200)

	)

292 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
ut32_t
)0x00C00200)

	)

293 
	#ADC_AlogWchdog_ARegEb
 ((
ut32_t
)0x00800000)

	)

294 
	#ADC_AlogWchdog_AInjecEb
 ((
ut32_t
)0x00400000)

	)

295 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
ut32_t
)0x00C00000)

	)

296 
	#ADC_AlogWchdog_Ne
 ((
ut32_t
)0x00000000)

	)

298 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
) || \

299 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

300 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

301 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

302 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

303 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

304 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

	)

313 
	#ADC_IT_EOC
 ((
ut16_t
)0x0220)

	)

314 
	#ADC_IT_AWD
 ((
ut16_t
)0x0140)

	)

315 
	#ADC_IT_JEOC
 ((
ut16_t
)0x0480)

	)

317 
	#IS_ADC_IT
(
IT
((((IT& (
ut16_t
)0xF81F=0x00&& ((IT!0x00))

	)

319 
	#IS_ADC_GET_IT
(
IT
(((IT=
ADC_IT_EOC
|| ((IT=
ADC_IT_AWD
) || \

320 ((
IT
=
ADC_IT_JEOC
))

	)

329 
	#ADC_FLAG_AWD
 ((
ut8_t
)0x01)

	)

330 
	#ADC_FLAG_EOC
 ((
ut8_t
)0x02)

	)

331 
	#ADC_FLAG_JEOC
 ((
ut8_t
)0x04)

	)

332 
	#ADC_FLAG_JSTRT
 ((
ut8_t
)0x08)

	)

333 
	#ADC_FLAG_STRT
 ((
ut8_t
)0x10)

	)

334 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut8_t
)0xE0=0x00&& ((FLAG!0x00))

	)

335 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_AWD
|| ((FLAG=
ADC_FLAG_EOC
) || \

336 ((
FLAG
=
ADC_FLAG_JEOC
|| ((FLAG)=
ADC_FLAG_JSTRT
) || \

337 ((
FLAG
=
ADC_FLAG_STRT
))

	)

346 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

356 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

366 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

376 
	#IS_ADC_INJECTED_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x4))

	)

387 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

396 
	#IS_ADC_REGULAR_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x10))

	)

406 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

428 
ADC_DeIn
(
ADC_TyDef
* 
ADCx
);

429 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

430 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

431 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

432 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

433 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

434 
ADC_RetCibti
(
ADC_TyDef
* 
ADCx
);

435 
FgStus
 
ADC_GRetCibtiStus
(
ADC_TyDef
* 
ADCx
);

436 
ADC_SCibti
(
ADC_TyDef
* 
ADCx
);

437 
FgStus
 
ADC_GCibtiStus
(
ADC_TyDef
* 
ADCx
);

438 
ADC_SoweSCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

439 
FgStus
 
ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
);

440 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
);

441 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

442 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

443 
ADC_ExTrigCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

444 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

445 
ut32_t
 
ADC_GDuModeCvsiVue
();

446 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

447 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

448 
ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
);

449 
ADC_ExTrigInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

450 
ADC_SoweSInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

451 
FgStus
 
ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
);

452 
ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

453 
ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
);

454 
ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
);

455 
ut16_t
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
);

456 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
);

457 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
, ut16_
LowThshd
);

458 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

459 
ADC_TempSsVftCmd
(
FuniڮS
 
NewS
);

460 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

461 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

462 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

463 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

465 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STM32F~2.H

24 #ide
__STM32F10x_BKP_H


25 
	#__STM32F10x_BKP_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

58 
	#BKP_TamrPLev_High
 ((
ut16_t
)0x0000)

	)

59 
	#BKP_TamrPLev_Low
 ((
ut16_t
)0x0001)

	)

60 
	#IS_BKP_TAMPER_PIN_LEVEL
(
LEVEL
(((LEVEL=
BKP_TamrPLev_High
) || \

61 ((
LEVEL
=
BKP_TamrPLev_Low
))

	)

70 
	#BKP_RTCOuutSour_Ne
 ((
ut16_t
)0x0000)

	)

71 
	#BKP_RTCOuutSour_CibClock
 ((
ut16_t
)0x0080)

	)

72 
	#BKP_RTCOuutSour_Arm
 ((
ut16_t
)0x0100)

	)

73 
	#BKP_RTCOuutSour_Secd
 ((
ut16_t
)0x0300)

	)

74 
	#IS_BKP_RTC_OUTPUT_SOURCE
(
SOURCE
(((SOURCE=
BKP_RTCOuutSour_Ne
) || \

75 ((
SOURCE
=
BKP_RTCOuutSour_CibClock
) || \

76 ((
SOURCE
=
BKP_RTCOuutSour_Arm
) || \

77 ((
SOURCE
=
BKP_RTCOuutSour_Secd
))

	)

86 
	#BKP_DR1
 ((
ut16_t
)0x0004)

	)

87 
	#BKP_DR2
 ((
ut16_t
)0x0008)

	)

88 
	#BKP_DR3
 ((
ut16_t
)0x000C)

	)

89 
	#BKP_DR4
 ((
ut16_t
)0x0010)

	)

90 
	#BKP_DR5
 ((
ut16_t
)0x0014)

	)

91 
	#BKP_DR6
 ((
ut16_t
)0x0018)

	)

92 
	#BKP_DR7
 ((
ut16_t
)0x001C)

	)

93 
	#BKP_DR8
 ((
ut16_t
)0x0020)

	)

94 
	#BKP_DR9
 ((
ut16_t
)0x0024)

	)

95 
	#BKP_DR10
 ((
ut16_t
)0x0028)

	)

96 
	#BKP_DR11
 ((
ut16_t
)0x0040)

	)

97 
	#BKP_DR12
 ((
ut16_t
)0x0044)

	)

98 
	#BKP_DR13
 ((
ut16_t
)0x0048)

	)

99 
	#BKP_DR14
 ((
ut16_t
)0x004C)

	)

100 
	#BKP_DR15
 ((
ut16_t
)0x0050)

	)

101 
	#BKP_DR16
 ((
ut16_t
)0x0054)

	)

102 
	#BKP_DR17
 ((
ut16_t
)0x0058)

	)

103 
	#BKP_DR18
 ((
ut16_t
)0x005C)

	)

104 
	#BKP_DR19
 ((
ut16_t
)0x0060)

	)

105 
	#BKP_DR20
 ((
ut16_t
)0x0064)

	)

106 
	#BKP_DR21
 ((
ut16_t
)0x0068)

	)

107 
	#BKP_DR22
 ((
ut16_t
)0x006C)

	)

108 
	#BKP_DR23
 ((
ut16_t
)0x0070)

	)

109 
	#BKP_DR24
 ((
ut16_t
)0x0074)

	)

110 
	#BKP_DR25
 ((
ut16_t
)0x0078)

	)

111 
	#BKP_DR26
 ((
ut16_t
)0x007C)

	)

112 
	#BKP_DR27
 ((
ut16_t
)0x0080)

	)

113 
	#BKP_DR28
 ((
ut16_t
)0x0084)

	)

114 
	#BKP_DR29
 ((
ut16_t
)0x0088)

	)

115 
	#BKP_DR30
 ((
ut16_t
)0x008C)

	)

116 
	#BKP_DR31
 ((
ut16_t
)0x0090)

	)

117 
	#BKP_DR32
 ((
ut16_t
)0x0094)

	)

118 
	#BKP_DR33
 ((
ut16_t
)0x0098)

	)

119 
	#BKP_DR34
 ((
ut16_t
)0x009C)

	)

120 
	#BKP_DR35
 ((
ut16_t
)0x00A0)

	)

121 
	#BKP_DR36
 ((
ut16_t
)0x00A4)

	)

122 
	#BKP_DR37
 ((
ut16_t
)0x00A8)

	)

123 
	#BKP_DR38
 ((
ut16_t
)0x00AC)

	)

124 
	#BKP_DR39
 ((
ut16_t
)0x00B0)

	)

125 
	#BKP_DR40
 ((
ut16_t
)0x00B4)

	)

126 
	#BKP_DR41
 ((
ut16_t
)0x00B8)

	)

127 
	#BKP_DR42
 ((
ut16_t
)0x00BC)

	)

129 
	#IS_BKP_DR
(
DR
(((DR=
BKP_DR1
|| ((DR=
BKP_DR2
|| ((DR=
BKP_DR3
) || \

130 ((
DR
=
BKP_DR4
|| ((DR=
BKP_DR5
|| ((DR=
BKP_DR6
) || \

131 ((
DR
=
BKP_DR7
|| ((DR=
BKP_DR8
|| ((DR=
BKP_DR9
) || \

132 ((
DR
=
BKP_DR10
|| ((DR=
BKP_DR11
|| ((DR=
BKP_DR12
) || \

133 ((
DR
=
BKP_DR13
|| ((DR=
BKP_DR14
|| ((DR=
BKP_DR15
) || \

134 ((
DR
=
BKP_DR16
|| ((DR=
BKP_DR17
|| ((DR=
BKP_DR18
) || \

135 ((
DR
=
BKP_DR19
|| ((DR=
BKP_DR20
|| ((DR=
BKP_DR21
) || \

136 ((
DR
=
BKP_DR22
|| ((DR=
BKP_DR23
|| ((DR=
BKP_DR24
) || \

137 ((
DR
=
BKP_DR25
|| ((DR=
BKP_DR26
|| ((DR=
BKP_DR27
) || \

138 ((
DR
=
BKP_DR28
|| ((DR=
BKP_DR29
|| ((DR=
BKP_DR30
) || \

139 ((
DR
=
BKP_DR31
|| ((DR=
BKP_DR32
|| ((DR=
BKP_DR33
) || \

140 ((
DR
=
BKP_DR34
|| ((DR=
BKP_DR35
|| ((DR=
BKP_DR36
) || \

141 ((
DR
=
BKP_DR37
|| ((DR=
BKP_DR38
|| ((DR=
BKP_DR39
) || \

142 ((
DR
=
BKP_DR40
|| ((DR=
BKP_DR41
|| ((DR=
BKP_DR42
))

	)

144 
	#IS_BKP_CALIBRATION_VALUE
(
VALUE
((VALUE<0x7F)

	)

165 
BKP_DeIn
();

166 
BKP_TamrPLevCfig
(
ut16_t
 
BKP_TamrPLev
);

167 
BKP_TamrPCmd
(
FuniڮS
 
NewS
);

168 
BKP_ITCfig
(
FuniڮS
 
NewS
);

169 
BKP_RTCOuutCfig
(
ut16_t
 
BKP_RTCOuutSour
);

170 
BKP_SRTCCibtiVue
(
ut8_t
 
CibtiVue
);

171 
BKP_WreBackupRegi
(
ut16_t
 
BKP_DR
, ut16_
Da
);

172 
ut16_t
 
BKP_RdBackupRegi
(ut16_
BKP_DR
);

173 
FgStus
 
BKP_GFgStus
();

174 
BKP_CˬFg
();

175 
ITStus
 
BKP_GITStus
();

176 
BKP_CˬITPdgB
();

178 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STM32F~3.H

24 #ide
__STM32F10x_CAN_H


25 
	#__STM32F10x_CAN_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

46 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN1
) || \

47 ((
PERIPH
=
CAN2
))

	)

55 
ut16_t
 
CAN_Psr
;

58 
ut8_t
 
CAN_Mode
;

62 
ut8_t
 
CAN_SJW
;

68 
ut8_t
 
CAN_BS1
;

72 
ut8_t
 
CAN_BS2
;

77 
FuniڮS
 
CAN_TTCM
;

81 
FuniڮS
 
CAN_ABOM
;

85 
FuniڮS
 
CAN_AWUM
;

89 
FuniڮS
 
CAN_NART
;

93 
FuniڮS
 
CAN_RFLM
;

97 
FuniڮS
 
CAN_TXFP
;

100 } 
	tCAN_InTyDef
;

108 
ut16_t
 
CAN_FrIdHigh
;

112 
ut16_t
 
CAN_FrIdLow
;

116 
ut16_t
 
CAN_FrMaskIdHigh
;

121 
ut16_t
 
CAN_FrMaskIdLow
;

126 
ut16_t
 
CAN_FrFIFOAssignmt
;

129 
ut8_t
 
CAN_FrNumb
;

131 
ut8_t
 
CAN_FrMode
;

134 
ut8_t
 
CAN_FrS
;

137 
FuniڮS
 
CAN_FrAivi
;

139 } 
	tCAN_FrInTyDef
;

147 
ut32_t
 
StdId
;

150 
ut32_t
 
ExtId
;

153 
ut8_t
 
IDE
;

157 
ut8_t
 
RTR
;

161 
ut8_t
 
DLC
;

165 
ut8_t
 
Da
[8];

167 } 
	tCTxMsg
;

175 
ut32_t
 
StdId
;

178 
ut32_t
 
ExtId
;

181 
ut8_t
 
IDE
;

185 
ut8_t
 
RTR
;

189 
ut8_t
 
DLC
;

192 
ut8_t
 
Da
[8];

195 
ut8_t
 
FMI
;

198 } 
	tCRxMsg
;

212 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

213 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

223 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

224 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

225 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

226 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

228 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
) || \

229 ((
MODE
=
CAN_Mode_LoBack
)|| \

230 ((
MODE
=
CAN_Mode_St
) || \

231 ((
MODE
=
CAN_Mode_St_LoBack
))

	)

241 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

242 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

243 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

246 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
) ||\

247 ((
MODE
=
CAN_OtgMode_Nm
)|| \

248 ((
MODE
=
CAN_OtgMode_S˕
))

	)

258 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

259 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

270 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

271 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

272 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

273 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

275 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

276 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

	)

285 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

286 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

287 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

288 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

289 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

290 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

291 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

292 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

293 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

294 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

295 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

296 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

297 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

298 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

299 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

300 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

302 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

311 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

312 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

313 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

314 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

315 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

316 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

317 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

318 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

320 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

330 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

339 #ide
STM32F10X_CL


340 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<13)

	)

342 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

352 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

353 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

355 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
) || \

356 ((
MODE
=
CAN_FrMode_IdLi
))

	)

365 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

366 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

368 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
) || \

369 ((
SCALE
=
CAN_FrS_32b
))

	)

379 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

380 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

381 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
) || \

382 ((
FIFO
=
CAN_FrFIFO1
))

	)

390 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

399 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

400 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

401 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

402 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

412 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

413 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

414 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
) || \

415 ((
IDTYPE
=
CAN_Id_Exnded
))

	)

424 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

425 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

426 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

436 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

437 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

438 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

439 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

449 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

450 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

452 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

462 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

463 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

473 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

474 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

485 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

486 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

487 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

488 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

489 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

490 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

491 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

492 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

507 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

508 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

509 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

512 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

513 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

514 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

515 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

516 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

517 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

520 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

521 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

526 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

527 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

528 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

529 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

531 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
) || \

532 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

533 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

534 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

535 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

536 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

537 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

538 ((
FLAG
=
CAN_FLAG_SLAK
 ))

	)

540 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

541 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

542 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

543 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

544 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

	)

556 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

559 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

560 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

561 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

562 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

563 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

564 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

567 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

568 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

571 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

572 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

573 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

574 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

575 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

578 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

579 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

580 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

583 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
) ||\

584 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

585 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

586 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

587 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

588 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

589 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

591 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
) ||\

592 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

593 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

594 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

595 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

596 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

605 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

606 
	#CANINITOK
 
CAN_InStus_Sucss


	)

607 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

608 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

609 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

610 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

611 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

612 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

613 
	#CANTXFAILE
 
CAN_TxStus_Faed


	)

614 
	#CANTXOK
 
CAN_TxStus_Ok


	)

615 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

616 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

617 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

618 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

619 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

620 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

642 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

645 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

646 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

647 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

648 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

649 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

650 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

653 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

654 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

655 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

658 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

659 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

660 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

664 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

665 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

666 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

669 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

670 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

671 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

674 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

675 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

676 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

677 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

678 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

680 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STM32F~4.H

24 #ide
__STM32F10x_CEC_H


25 
	#__STM32F10x_CEC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut16_t
 
CEC_BTimgMode
;

54 
ut16_t
 
CEC_BPiodMode
;

56 }
	tCEC_InTyDef
;

69 
	#CEC_BTimgStdMode
 ((
ut16_t
)0x00

	)

70 
	#CEC_BTimgEFeMode
 
CEC_CFGR_BTEM


	)

72 
	#IS_CEC_BIT_TIMING_ERROR_MODE
(
MODE
(((MODE=
CEC_BTimgStdMode
) || \

73 ((
MODE
=
CEC_BTimgEFeMode
))

	)

81 
	#CEC_BPiodStdMode
 ((
ut16_t
)0x00

	)

82 
	#CEC_BPiodFxibMode
 
CEC_CFGR_BPEM


	)

84 
	#IS_CEC_BIT_PERIOD_ERROR_MODE
(
MODE
(((MODE=
CEC_BPiodStdMode
) || \

85 ((
MODE
=
CEC_BPiodFxibMode
))

	)

94 
	#CEC_IT_TERR
 
CEC_CSR_TERR


	)

95 
	#CEC_IT_TBTRF
 
CEC_CSR_TBTRF


	)

96 
	#CEC_IT_RERR
 
CEC_CSR_RERR


	)

97 
	#CEC_IT_RBTF
 
CEC_CSR_RBTF


	)

98 
	#IS_CEC_GET_IT
(
IT
(((IT=
CEC_IT_TERR
|| ((IT=
CEC_IT_TBTRF
) || \

99 ((
IT
=
CEC_IT_RERR
|| ((IT=
CEC_IT_RBTF
))

	)

108 
	#IS_CEC_ADDRESS
(
ADDRESS
((ADDRESS< 0x10)

	)

116 
	#IS_CEC_PRESCALER
(
PRESCALER
((PRESCALER<0x3FFF)

	)

129 
	#CEC_FLAG_BTE
 ((
ut32_t
)0x10010000)

	)

130 
	#CEC_FLAG_BPE
 ((
ut32_t
)0x10020000)

	)

131 
	#CEC_FLAG_RBTFE
 ((
ut32_t
)0x10040000)

	)

132 
	#CEC_FLAG_SBE
 ((
ut32_t
)0x10080000)

	)

133 
	#CEC_FLAG_ACKE
 ((
ut32_t
)0x10100000)

	)

134 
	#CEC_FLAG_LINE
 ((
ut32_t
)0x10200000)

	)

135 
	#CEC_FLAG_TBTFE
 ((
ut32_t
)0x10400000)

	)

140 
	#CEC_FLAG_TEOM
 ((
ut32_t
)0x00000002)

	)

141 
	#CEC_FLAG_TERR
 ((
ut32_t
)0x00000004)

	)

142 
	#CEC_FLAG_TBTRF
 ((
ut32_t
)0x00000008)

	)

143 
	#CEC_FLAG_RSOM
 ((
ut32_t
)0x00000010)

	)

144 
	#CEC_FLAG_REOM
 ((
ut32_t
)0x00000020)

	)

145 
	#CEC_FLAG_RERR
 ((
ut32_t
)0x00000040)

	)

146 
	#CEC_FLAG_RBTF
 ((
ut32_t
)0x00000080)

	)

148 
	#IS_CEC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFF03=0x00&& ((FLAG!0x00))

	)

150 
	#IS_CEC_GET_FLAG
(
FLAG
(((FLAG=
CEC_FLAG_BTE
|| ((FLAG=
CEC_FLAG_BPE
) || \

151 ((
FLAG
=
CEC_FLAG_RBTFE
|| ((FLAG)=
CEC_FLAG_SBE
) || \

152 ((
FLAG
=
CEC_FLAG_ACKE
|| ((FLAG=
CEC_FLAG_LINE
) || \

153 ((
FLAG
=
CEC_FLAG_TBTFE
|| ((FLAG=
CEC_FLAG_TEOM
) || \

154 ((
FLAG
=
CEC_FLAG_TERR
|| ((FLAG=
CEC_FLAG_TBTRF
) || \

155 ((
FLAG
=
CEC_FLAG_RSOM
|| ((FLAG=
CEC_FLAG_REOM
) || \

156 ((
FLAG
=
CEC_FLAG_RERR
|| ((FLAG=
CEC_FLAG_RBTF
))

	)

177 
CEC_DeIn
();

178 
CEC_In
(
CEC_InTyDef
* 
CEC_InSu
);

179 
CEC_Cmd
(
FuniڮS
 
NewS
);

180 
CEC_ITCfig
(
FuniڮS
 
NewS
);

181 
CEC_OwnAddssCfig
(
ut8_t
 
CEC_OwnAddss
);

182 
CEC_SPsr
(
ut16_t
 
CEC_Psr
);

183 
CEC_SdDaBy
(
ut8_t
 
Da
);

184 
ut8_t
 
CEC_ReiveDaBy
();

185 
CEC_SOfMesge
();

186 
CEC_EndOfMesgeCmd
(
FuniڮS
 
NewS
);

187 
FgStus
 
CEC_GFgStus
(
ut32_t
 
CEC_FLAG
);

188 
CEC_CˬFg
(
ut32_t
 
CEC_FLAG
);

189 
ITStus
 
CEC_GITStus
(
ut8_t
 
CEC_IT
);

190 
CEC_CˬITPdgB
(
ut16_t
 
CEC_IT
);

192 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\misc.h

24 #ide
__MISC_H


25 
	#__MISC_H


	)

27 #ifde
__lulus


32 
	~"m32f10x.h
"

52 
ut8_t
 
NVIC_IRQChl
;

57 
ut8_t
 
NVIC_IRQChlPemiPriܙy
;

61 
ut8_t
 
NVIC_IRQChlSubPriܙy
;

65 
FuniڮS
 
NVIC_IRQChlCmd
;

68 } 
	tNVIC_InTyDef
;

115 
	#NVIC_VeTab_RAM
 ((
ut32_t
)0x20000000)

	)

116 
	#NVIC_VeTab_FLASH
 ((
ut32_t
)0x08000000)

	)

117 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
) || \

118 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

	)

127 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

128 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

129 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

130 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
) || \

131 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

132 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

	)

141 
	#NVIC_PriܙyGroup_0
 ((
ut32_t
)0x700

	)

143 
	#NVIC_PriܙyGroup_1
 ((
ut32_t
)0x600

	)

145 
	#NVIC_PriܙyGroup_2
 ((
ut32_t
)0x500

	)

147 
	#NVIC_PriܙyGroup_3
 ((
ut32_t
)0x400

	)

149 
	#NVIC_PriܙyGroup_4
 ((
ut32_t
)0x300

	)

152 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
) || \

153 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

154 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

155 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

156 ((
GROUP
=
NVIC_PriܙyGroup_4
))

	)

158 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

160 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

162 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x000FFFFF)

	)

172 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

173 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

174 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
) || \

175 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

	)

196 
NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
);

197 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

198 
NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
);

199 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

200 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

202 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST12DF~1.C

23 
	~"m32f10x_c.h
"

83 
	$CRC_RetDR
()

86 
CRC
->
CR
 = 
CRC_CR_RESET
;

87 
	}
}

94 
ut32_t
 
	$CRC_CcCRC
(
ut32_t
 
Da
)

96 
CRC
->
DR
 = 
Da
;

98  (
CRC
->
DR
);

99 
	}
}

107 
ut32_t
 
	$CRC_CcBlockCRC
(
ut32_t
 
pBufr
[], ut32_
BufrLgth
)

109 
ut32_t
 
dex
 = 0;

111 
dex
 = 0; index < 
BufrLgth
; index++)

113 
CRC
->
DR
 = 
pBufr
[
dex
];

115  (
CRC
->
DR
);

116 
	}
}

123 
ut32_t
 
	$CRC_GCRC
()

125  (
CRC
->
DR
);

126 
	}
}

133 
	$CRC_SIDRegi
(
ut8_t
 
IDVue
)

135 
CRC
->
IDR
 = 
IDVue
;

136 
	}
}

143 
ut8_t
 
	$CRC_GIDRegi
()

145  (
CRC
->
IDR
);

146 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST1D4B~1.C

23 
	~"m32f10x_iwdg.h
"

49 
	#KR_KEY_Rd
 ((
ut16_t
)0xAAAA)

	)

50 
	#KR_KEY_Eb
 ((
ut16_t
)0xCCCC)

	)

92 
	$IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
)

95 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

96 
IWDG
->
KR
 = 
IWDG_WreAcss
;

97 
	}
}

112 
	$IWDG_SPsr
(
ut8_t
 
IWDG_Psr
)

115 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

116 
IWDG
->
PR
 = 
IWDG_Psr
;

117 
	}
}

125 
	$IWDG_SRd
(
ut16_t
 
Rd
)

128 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

129 
IWDG
->
RLR
 = 
Rd
;

130 
	}
}

138 
	$IWDG_RdCou
()

140 
IWDG
->
KR
 = 
KR_KEY_Rd
;

141 
	}
}

148 
	$IWDG_Eb
()

150 
IWDG
->
KR
 = 
KR_KEY_Eb
;

151 
	}
}

161 
FgStus
 
	$IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
)

163 
FgStus
 
bus
 = 
RESET
;

165 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

166 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
ut32_t
)
RESET
)

168 
bus
 = 
SET
;

172 
bus
 = 
RESET
;

175  
bus
;

176 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST508A~1.C

23 
	~"m32f10x_c.h
"

44 
	#RTC_LSB_MASK
 ((
ut32_t
)0x0000FFFF

	)

45 
	#PRLH_MSB_MASK
 ((
ut32_t
)0x000F0000

	)

90 
	$RTC_ITCfig
(
ut16_t
 
RTC_IT
, 
FuniڮS
 
NewS
)

93 
	`as_m
(
	`IS_RTC_IT
(
RTC_IT
));

94 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

96 i(
NewS
 !
DISABLE
)

98 
RTC
->
CRH
 |
RTC_IT
;

102 
RTC
->
CRH
 &(
ut16_t
)~
RTC_IT
;

104 
	}
}

111 
	$RTC_ECfigMode
()

114 
RTC
->
CRL
 |
RTC_CRL_CNF
;

115 
	}
}

122 
	$RTC_ExCfigMode
()

125 
RTC
->
CRL
 &(
ut16_t
)~((ut16_t)
RTC_CRL_CNF
);

126 
	}
}

133 
ut32_t
 
	$RTC_GCou
()

135 
ut16_t
 
tmp
 = 0;

136 
tmp
 = 
RTC
->
CNTL
;

137  (((
ut32_t
)
RTC
->
CNTH
 << 16 ) | 
tmp
) ;

138 
	}
}

145 
	$RTC_SCou
(
ut32_t
 
CouVue
)

147 
	`RTC_ECfigMode
();

149 
RTC
->
CNTH
 = 
CouVue
 >> 16;

151 
RTC
->
CNTL
 = (
CouVue
 & 
RTC_LSB_MASK
);

152 
	`RTC_ExCfigMode
();

153 
	}
}

160 
	$RTC_SPsr
(
ut32_t
 
PsrVue
)

163 
	`as_m
(
	`IS_RTC_PRESCALER
(
PsrVue
));

165 
	`RTC_ECfigMode
();

167 
RTC
->
PRLH
 = (
PsrVue
 & 
PRLH_MSB_MASK
) >> 16;

169 
RTC
->
PRLL
 = (
PsrVue
 & 
RTC_LSB_MASK
);

170 
	`RTC_ExCfigMode
();

171 
	}
}

178 
	$RTC_SArm
(
ut32_t
 
ArmVue
)

180 
	`RTC_ECfigMode
();

182 
RTC
->
ALRH
 = 
ArmVue
 >> 16;

184 
RTC
->
ALRL
 = (
ArmVue
 & 
RTC_LSB_MASK
);

185 
	`RTC_ExCfigMode
();

186 
	}
}

193 
ut32_t
 
	$RTC_GDivid
()

195 
ut32_t
 
tmp
 = 0x00;

196 
tmp
 = ((
ut32_t
)
RTC
->
DIVH
 & (uint32_t)0x000F) << 16;

197 
tmp
 |
RTC
->
DIVL
;

198  
tmp
;

199 
	}
}

207 
	$RTC_WaFLaTask
()

210 (
RTC
->
CRL
 & 
RTC_FLAG_RTOFF
=(
ut16_t
)
RESET
)

213 
	}
}

223 
	$RTC_WaFSynchro
()

226 
RTC
->
CRL
 &(
ut16_t
)~
RTC_FLAG_RSF
;

228 (
RTC
->
CRL
 & 
RTC_FLAG_RSF
=(
ut16_t
)
RESET
)

231 
	}
}

244 
FgStus
 
	$RTC_GFgStus
(
ut16_t
 
RTC_FLAG
)

246 
FgStus
 
bus
 = 
RESET
;

249 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

251 i((
RTC
->
CRL
 & 
RTC_FLAG
!(
ut16_t
)
RESET
)

253 
bus
 = 
SET
;

257 
bus
 = 
RESET
;

259  
bus
;

260 
	}
}

273 
	$RTC_CˬFg
(
ut16_t
 
RTC_FLAG
)

276 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

279 
RTC
->
CRL
 &(
ut16_t
)~
RTC_FLAG
;

280 
	}
}

291 
ITStus
 
	$RTC_GITStus
(
ut16_t
 
RTC_IT
)

293 
ITStus
 
bus
 = 
RESET
;

295 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

297 
bus
 = (
ITStus
)(
RTC
->
CRL
 & 
RTC_IT
);

298 i(((
RTC
->
CRH
 & 
RTC_IT
!(
ut16_t
)
RESET
&& (
bus
 != (uint16_t)RESET))

300 
bus
 = 
SET
;

304 
bus
 = 
RESET
;

306  
bus
;

307 
	}
}

318 
	$RTC_CˬITPdgB
(
ut16_t
 
RTC_IT
)

321 
	`as_m
(
	`IS_RTC_IT
(
RTC_IT
));

324 
RTC
->
CRL
 &(
ut16_t
)~
RTC_IT
;

325 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST53A5~1.C

23 
	~"m32f10x_i.h
"

24 
	~"m32f10x_rcc.h
"

49 
	#CR1_SPE_S
 ((
ut16_t
)0x0040)

	)

50 
	#CR1_SPE_Ret
 ((
ut16_t
)0xFFBF)

	)

53 
	#I2SCFGR_I2SE_S
 ((
ut16_t
)0x0400)

	)

54 
	#I2SCFGR_I2SE_Ret
 ((
ut16_t
)0xFBFF)

	)

57 
	#CR1_CRCNext_S
 ((
ut16_t
)0x1000)

	)

60 
	#CR1_CRCEN_S
 ((
ut16_t
)0x2000)

	)

61 
	#CR1_CRCEN_Ret
 ((
ut16_t
)0xDFFF)

	)

64 
	#CR2_SSOE_S
 ((
ut16_t
)0x0004)

	)

65 
	#CR2_SSOE_Ret
 ((
ut16_t
)0xFFFB)

	)

68 
	#CR1_CLEAR_Mask
 ((
ut16_t
)0x3040)

	)

69 
	#I2SCFGR_CLEAR_Mask
 ((
ut16_t
)0xF040)

	)

72 
	#SPI_Mode_Se
 ((
ut16_t
)0xF7FF)

	)

73 
	#I2S_Mode_Se
 ((
ut16_t
)0x0800)

	)

76 
	#I2S2_CLOCK_SRC
 ((
ut32_t
)(0x00020000))

	)

77 
	#I2S3_CLOCK_SRC
 ((
ut32_t
)(0x00040000))

	)

78 
	#I2S_MUL_MASK
 ((
ut32_t
)(0x0000F000))

	)

79 
	#I2S_DIV_MASK
 ((
ut32_t
)(0x000000F0))

	)

119 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

122 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

124 i(
SPIx
 =
SPI1
)

127 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

129 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

131 i(
SPIx
 =
SPI2
)

134 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

136 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

140 i(
SPIx
 =
SPI3
)

143 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
DISABLE
);

148 
	}
}

158 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

160 
ut16_t
 
tmeg
 = 0;

163 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

166 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

167 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

168 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_InSu
->
SPI_DaSize
));

169 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

170 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

171 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

172 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

173 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

174 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

178 
tmeg
 = 
SPIx
->
CR1
;

180 
tmeg
 &
CR1_CLEAR_Mask
;

189 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_Mode
 |

190 
SPI_InSu
->
SPI_DaSize
 | SPI_InSu->
SPI_CPOL
 |

191 
SPI_InSu
->
SPI_CPHA
 | SPI_InSu->
SPI_NSS
 |

192 
SPI_InSu
->
SPI_BaudRePsr
 | SPI_InSu->
SPI_FB
);

194 
SPIx
->
CR1
 = 
tmeg
;

197 
SPIx
->
I2SCFGR
 &
SPI_Mode_Se
;

201 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

202 
	}
}

219 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

221 
ut16_t
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

222 
ut32_t
 
tmp
 = 0;

223 
RCC_ClocksTyDef
 
RCC_Clocks
;

224 
ut32_t
 
sourock
 = 0;

227 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

228 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

229 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

230 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

231 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

232 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

233 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

237 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_Mask
;

238 
SPIx
->
I2SPR
 = 0x0002;

241 
tmeg
 = 
SPIx
->
I2SCFGR
;

244 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

246 
i2sodd
 = (
ut16_t
)0;

247 
i2sdiv
 = (
ut16_t
)2;

253 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

256 
ckngth
 = 1;

261 
ckngth
 = 2;

265 if(((
ut32_t
)
SPIx
=
SPI2_BASE
)

268 
tmp
 = 
I2S2_CLOCK_SRC
;

273 
tmp
 = 
I2S3_CLOCK_SRC
;

278 #ifde
STM32F10X_CL


279 if((
RCC
->
CFGR2
 & 
tmp
) != 0)

282 
tmp
 = (
ut32_t
)((
RCC
->
CFGR2
 & 
I2S_MUL_MASK
) >> 12);

285 if((
tmp
 > 5) && (tmp < 15))

288 
tmp
 += 2;

292 i(
tmp
 == 15)

295 
tmp
 = 20;

299 
sourock
 = (
ut32_t
)(((
RCC
->
CFGR2
 & 
I2S_DIV_MASK
) >> 4) + 1);

302 
sourock
 = (
ut32_t
((
HSE_Vue
 / sourock* 
tmp
 * 2);

307 
	`RCC_GClocksFq
(&
RCC_Clocks
);

310 
sourock
 = 
RCC_Clocks
.
SYSCLK_Fqucy
;

314 
	`RCC_GClocksFq
(&
RCC_Clocks
);

317 
sourock
 = 
RCC_Clocks
.
SYSCLK_Fqucy
;

321 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

324 
tmp
 = (
ut16_t
)(((((
sourock
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

329 
tmp
 = (
ut16_t
)(((((
sourock
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

333 
tmp
 =mp / 10;

336 
i2sodd
 = (
ut16_t
)(
tmp
 & (uint16_t)0x0001);

339 
i2sdiv
 = (
ut16_t
)((
tmp
 - 
i2sodd
) / 2);

342 
i2sodd
 = (
ut16_t
) (i2sodd << 8);

346 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

349 
i2sdiv
 = 2;

350 
i2sodd
 = 0;

354 
SPIx
->
I2SPR
 = (
ut16_t
)(
i2sdiv
 | (ut16_t)(
i2sodd
 | (ut16_t)
I2S_InSu
->
I2S_MCLKOuut
));

357 
tmeg
 |(
ut16_t
)(
I2S_Mode_Se
 | (ut16_t)(
I2S_InSu
->
I2S_Mode
 | \

358 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

359 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

362 
SPIx
->
I2SCFGR
 = 
tmeg
;

363 
	}
}

370 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

374 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

376 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

378 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

380 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

382 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

384 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

386 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

388 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

390 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

391 
	}
}

398 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

402 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

405 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

408 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

411 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

414 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

417 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

418 
	}
}

427 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

430 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

431 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

432 i(
NewS
 !
DISABLE
)

435 
SPIx
->
CR1
 |
CR1_SPE_S
;

440 
SPIx
->
CR1
 &
CR1_SPE_Ret
;

442 
	}
}

451 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

454 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

455 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

456 i(
NewS
 !
DISABLE
)

459 
SPIx
->
I2SCFGR
 |
I2SCFGR_I2SE_S
;

464 
SPIx
->
I2SCFGR
 &
I2SCFGR_I2SE_Ret
;

466 
	}
}

482 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

484 
ut16_t
 
pos
 = 0, 
mask
 = 0 ;

486 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

487 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

488 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

491 
pos
 = 
SPI_I2S_IT
 >> 4;

494 
mask
 = (
ut16_t
)1 << (ut16_t)
pos
;

496 i(
NewS
 !
DISABLE
)

499 
SPIx
->
CR2
 |
mask
;

504 
SPIx
->
CR2
 &(
ut16_t
)~
mask
;

506 
	}
}

521 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

524 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

525 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

526 
	`as_m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

527 i(
NewS
 !
DISABLE
)

530 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

535 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_I2S_DMAReq
;

537 
	}
}

547 
	$SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
)

550 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

553 
SPIx
->
DR
 = 
Da
;

554 
	}
}

563 
ut16_t
 
	$SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
)

566 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

569  
SPIx
->
DR
;

570 
	}
}

581 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
)

584 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

585 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

586 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

589 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

594 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

596 
	}
}

605 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

608 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

609 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

610 i(
NewS
 !
DISABLE
)

613 
SPIx
->
CR2
 |
CR2_SSOE_S
;

618 
SPIx
->
CR2
 &
CR2_SSOE_Ret
;

620 
	}
}

631 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
)

634 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

635 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_DaSize
));

637 
SPIx
->
CR1
 &(
ut16_t
)~
SPI_DaSize_16b
;

639 
SPIx
->
CR1
 |
SPI_DaSize
;

640 
	}
}

647 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

650 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

653 
SPIx
->
CR1
 |
CR1_CRCNext_S
;

654 
	}
}

663 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

666 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

667 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

668 i(
NewS
 !
DISABLE
)

671 
SPIx
->
CR1
 |
CR1_CRCEN_S
;

676 
SPIx
->
CR1
 &
CR1_CRCEN_Ret
;

678 
	}
}

689 
ut16_t
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
)

691 
ut16_t
 
eg
 = 0;

693 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

694 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

695 i(
SPI_CRC
 !
SPI_CRC_Rx
)

698 
eg
 = 
SPIx
->
TXCRCR
;

703 
eg
 = 
SPIx
->
RXCRCR
;

706  
eg
;

707 
	}
}

714 
ut16_t
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

717 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

720  
SPIx
->
CRCPR
;

721 
	}
}

732 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
)

735 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

736 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

737 i(
SPI_Dei
 =
SPI_Dei_Tx
)

740 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

745 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

747 
	}
}

766 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

768 
FgStus
 
bus
 = 
RESET
;

770 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

771 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

773 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
ut16_t
)
RESET
)

776 
bus
 = 
SET
;

781 
bus
 = 
RESET
;

784  
bus
;

785 
	}
}

804 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

807 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

808 
	`as_m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

811 
SPIx
->
SR
 = (
ut16_t
)~
SPI_I2S_FLAG
;

812 
	}
}

829 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

831 
ITStus
 
bus
 = 
RESET
;

832 
ut16_t
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

835 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

836 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

839 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

842 
mask
 = 
SPI_I2S_IT
 >> 4;

845 
mask
 = 0x01 << itmask;

848 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

851 i(((
SPIx
->
SR
 & 
pos
!(
ut16_t
)
RESET
&& 
abˡus
)

854 
bus
 = 
SET
;

859 
bus
 = 
RESET
;

862  
bus
;

863 
	}
}

883 
	$SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

885 
ut16_t
 
pos
 = 0;

887 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

888 
	`as_m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

891 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

894 
SPIx
->
SR
 = (
ut16_t
)~
pos
;

895 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST57C7~1.C

23 
	~"m32f10x_rcc.h
"

47 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

52 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

53 
	#HSION_BNumb
 0x00

	)

54 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
HSION_BNumb
 * 4))

	)

57 
	#PLLON_BNumb
 0x18

	)

58 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLON_BNumb
 * 4))

	)

60 #ifde
STM32F10X_CL


62 
	#PLL2ON_BNumb
 0x1A

	)

63 
	#CR_PLL2ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLL2ON_BNumb
 * 4))

	)

66 
	#PLL3ON_BNumb
 0x1C

	)

67 
	#CR_PLL3ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLL3ON_BNumb
 * 4))

	)

71 
	#CSSON_BNumb
 0x13

	)

72 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CSSON_BNumb
 * 4))

	)

77 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x04)

	)

79 #ide
STM32F10X_CL


80 
	#USBPRE_BNumb
 0x16

	)

81 
	#CFGR_USBPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
USBPRE_BNumb
 * 4))

	)

83 
	#OTGFSPRE_BNumb
 0x16

	)

84 
	#CFGR_OTGFSPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
OTGFSPRE_BNumb
 * 4))

	)

90 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x20)

	)

91 
	#RTCEN_BNumb
 0x0F

	)

92 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
RTCEN_BNumb
 * 4))

	)

95 
	#BDRST_BNumb
 0x10

	)

96 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
BDRST_BNumb
 * 4))

	)

101 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x24)

	)

102 
	#LSION_BNumb
 0x00

	)

103 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
LSION_BNumb
 * 4))

	)

105 #ifde
STM32F10X_CL


109 
	#CFGR2_OFFSET
 (
RCC_OFFSET
 + 0x2C)

	)

110 
	#I2S2SRC_BNumb
 0x11

	)

111 
	#CFGR2_I2S2SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32+ (
I2S2SRC_BNumb
 * 4))

	)

114 
	#I2S3SRC_BNumb
 0x12

	)

115 
	#CFGR2_I2S3SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32+ (
I2S3SRC_BNumb
 * 4))

	)

121 
	#CR_HSEBYP_Ret
 ((
ut32_t
)0xFFFBFFFF)

	)

122 
	#CR_HSEBYP_S
 ((
ut32_t
)0x00040000)

	)

123 
	#CR_HSEON_Ret
 ((
ut32_t
)0xFFFEFFFF)

	)

124 
	#CR_HSEON_S
 ((
ut32_t
)0x00010000)

	)

125 
	#CR_HSITRIM_Mask
 ((
ut32_t
)0xFFFFFF07)

	)

128 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

129 
	#CFGR_PLL_Mask
 ((
ut32_t
)0xFFC2FFFF)

	)

131 
	#CFGR_PLL_Mask
 ((
ut32_t
)0xFFC0FFFF)

	)

134 
	#CFGR_PLLMu_Mask
 ((
ut32_t
)0x003C0000)

	)

135 
	#CFGR_PLLSRC_Mask
 ((
ut32_t
)0x00010000)

	)

136 
	#CFGR_PLLXTPRE_Mask
 ((
ut32_t
)0x00020000)

	)

137 
	#CFGR_SWS_Mask
 ((
ut32_t
)0x0000000C)

	)

138 
	#CFGR_SW_Mask
 ((
ut32_t
)0xFFFFFFFC)

	)

139 
	#CFGR_HPRE_Ret_Mask
 ((
ut32_t
)0xFFFFFF0F)

	)

140 
	#CFGR_HPRE_S_Mask
 ((
ut32_t
)0x000000F0)

	)

141 
	#CFGR_PPRE1_Ret_Mask
 ((
ut32_t
)0xFFFFF8FF)

	)

142 
	#CFGR_PPRE1_S_Mask
 ((
ut32_t
)0x00000700)

	)

143 
	#CFGR_PPRE2_Ret_Mask
 ((
ut32_t
)0xFFFFC7FF)

	)

144 
	#CFGR_PPRE2_S_Mask
 ((
ut32_t
)0x00003800)

	)

145 
	#CFGR_ADCPRE_Ret_Mask
 ((
ut32_t
)0xFFFF3FFF)

	)

146 
	#CFGR_ADCPRE_S_Mask
 ((
ut32_t
)0x0000C000)

	)

149 
	#CSR_RMVF_S
 ((
ut32_t
)0x01000000)

	)

151 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

153 
	#CFGR2_PREDIV1SRC
 ((
ut32_t
)0x00010000)

	)

154 
	#CFGR2_PREDIV1
 ((
ut32_t
)0x0000000F)

	)

156 #ifde
STM32F10X_CL


157 
	#CFGR2_PREDIV2
 ((
ut32_t
)0x000000F0)

	)

158 
	#CFGR2_PLL2MUL
 ((
ut32_t
)0x00000F00)

	)

159 
	#CFGR2_PLL3MUL
 ((
ut32_t
)0x0000F000)

	)

163 
	#FLAG_Mask
 ((
ut8_t
)0x1F)

	)

166 
	#CIR_BYTE2_ADDRESS
 ((
ut32_t
)0x40021009)

	)

169 
	#CIR_BYTE3_ADDRESS
 ((
ut32_t
)0x4002100A)

	)

172 
	#CFGR_BYTE4_ADDRESS
 ((
ut32_t
)0x40021007)

	)

175 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

193 
__I
 
ut8_t
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

194 
__I
 
ut8_t
 
	gADCPscTab
[4] = {2, 4, 6, 8};

217 
	$RCC_DeIn
()

220 
RCC
->
CR
 |(
ut32_t
)0x00000001;

223 #ide
STM32F10X_CL


224 
RCC
->
CFGR
 &(
ut32_t
)0xF8FF0000;

226 
RCC
->
CFGR
 &(
ut32_t
)0xF0FF0000;

230 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

233 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

236 
RCC
->
CFGR
 &(
ut32_t
)0xFF80FFFF;

238 #ifde
STM32F10X_CL


240 
RCC
->
CR
 &(
ut32_t
)0xEBFFFFFF;

243 
RCC
->
CIR
 = 0x00FF0000;

246 
RCC
->
CFGR2
 = 0x00000000;

247 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

249 
RCC
->
CIR
 = 0x009F0000;

252 
RCC
->
CFGR2
 = 0x00000000;

255 
RCC
->
CIR
 = 0x009F0000;

258 
	}
}

270 
	$RCC_HSECfig
(
ut32_t
 
RCC_HSE
)

273 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

276 
RCC
->
CR
 &
CR_HSEON_Ret
;

278 
RCC
->
CR
 &
CR_HSEBYP_Ret
;

280 
RCC_HSE
)

282 
RCC_HSE_ON
:

284 
RCC
->
CR
 |
CR_HSEON_S
;

287 
RCC_HSE_Byss
:

289 
RCC
->
CR
 |
CR_HSEBYP_S
 | 
CR_HSEON_S
;

295 
	}
}

304 
EStus
 
	$RCC_WaFHSESUp
()

306 
__IO
 
ut32_t
 
SUpCou
 = 0;

307 
EStus
 
us
 = 
ERROR
;

308 
FgStus
 
HSEStus
 = 
RESET
;

313 
HSEStus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

314 
SUpCou
++;

315 } (
SUpCou
 !
HSE_STARTUP_TIMEOUT
&& (
HSEStus
 =
RESET
));

317 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

319 
us
 = 
SUCCESS
;

323 
us
 = 
ERROR
;

325  (
us
);

326 
	}
}

334 
	$RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
)

336 
ut32_t
 
tmeg
 = 0;

338 
	`as_m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICibtiVue
));

339 
tmeg
 = 
RCC
->
CR
;

341 
tmeg
 &
CR_HSITRIM_Mask
;

343 
tmeg
 |(
ut32_t
)
HSICibtiVue
 << 3;

345 
RCC
->
CR
 = 
tmeg
;

346 
	}
}

354 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

357 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

358 *(
__IO
 
ut32_t
 *
CR_HSION_BB
 = (ut32_t)
NewS
;

359 
	}
}

378 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
RCC_PLLMul
)

380 
ut32_t
 
tmeg
 = 0;

383 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

384 
	`as_m
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

386 
tmeg
 = 
RCC
->
CFGR
;

388 
tmeg
 &
CFGR_PLL_Mask
;

390 
tmeg
 |
RCC_PLLSour
 | 
RCC_PLLMul
;

392 
RCC
->
CFGR
 = 
tmeg
;

393 
	}
}

401 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

404 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

406 *(
__IO
 
ut32_t
 *
CR_PLLON_BB
 = (ut32_t)
NewS
;

407 
	}
}

409 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

426 
	$RCC_PREDIV1Cfig
(
ut32_t
 
RCC_PREDIV1_Sour
, ut32_
RCC_PREDIV1_Div
)

428 
ut32_t
 
tmeg
 = 0;

431 
	`as_m
(
	`IS_RCC_PREDIV1_SOURCE
(
RCC_PREDIV1_Sour
));

432 
	`as_m
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

434 
tmeg
 = 
RCC
->
CFGR2
;

436 
tmeg
 &~(
CFGR2_PREDIV1
 | 
CFGR2_PREDIV1SRC
);

438 
tmeg
 |
RCC_PREDIV1_Sour
 | 
RCC_PREDIV1_Div
 ;

440 
RCC
->
CFGR2
 = 
tmeg
;

441 
	}
}

444 #ifde
STM32F10X_CL


454 
	$RCC_PREDIV2Cfig
(
ut32_t
 
RCC_PREDIV2_Div
)

456 
ut32_t
 
tmeg
 = 0;

459 
	`as_m
(
	`IS_RCC_PREDIV2
(
RCC_PREDIV2_Div
));

461 
tmeg
 = 
RCC
->
CFGR2
;

463 
tmeg
 &~
CFGR2_PREDIV2
;

465 
tmeg
 |
RCC_PREDIV2_Div
;

467 
RCC
->
CFGR2
 = 
tmeg
;

468 
	}
}

479 
	$RCC_PLL2Cfig
(
ut32_t
 
RCC_PLL2Mul
)

481 
ut32_t
 
tmeg
 = 0;

484 
	`as_m
(
	`IS_RCC_PLL2_MUL
(
RCC_PLL2Mul
));

486 
tmeg
 = 
RCC
->
CFGR2
;

488 
tmeg
 &~
CFGR2_PLL2MUL
;

490 
tmeg
 |
RCC_PLL2Mul
;

492 
RCC
->
CFGR2
 = 
tmeg
;

493 
	}
}

505 
	$RCC_PLL2Cmd
(
FuniڮS
 
NewS
)

508 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

510 *(
__IO
 
ut32_t
 *
CR_PLL2ON_BB
 = (ut32_t)
NewS
;

511 
	}
}

523 
	$RCC_PLL3Cfig
(
ut32_t
 
RCC_PLL3Mul
)

525 
ut32_t
 
tmeg
 = 0;

528 
	`as_m
(
	`IS_RCC_PLL3_MUL
(
RCC_PLL3Mul
));

530 
tmeg
 = 
RCC
->
CFGR2
;

532 
tmeg
 &~
CFGR2_PLL3MUL
;

534 
tmeg
 |
RCC_PLL3Mul
;

536 
RCC
->
CFGR2
 = 
tmeg
;

537 
	}
}

546 
	$RCC_PLL3Cmd
(
FuniڮS
 
NewS
)

550 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

551 *(
__IO
 
ut32_t
 *
CR_PLL3ON_BB
 = (ut32_t)
NewS
;

552 
	}
}

564 
	$RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
)

566 
ut32_t
 
tmeg
 = 0;

568 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

569 
tmeg
 = 
RCC
->
CFGR
;

571 
tmeg
 &
CFGR_SW_Mask
;

573 
tmeg
 |
RCC_SYSCLKSour
;

575 
RCC
->
CFGR
 = 
tmeg
;

576 
	}
}

587 
ut8_t
 
	$RCC_GSYSCLKSour
()

589  ((
ut8_t
)(
RCC
->
CFGR
 & 
CFGR_SWS_Mask
));

590 
	}
}

608 
	$RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
)

610 
ut32_t
 
tmeg
 = 0;

612 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

613 
tmeg
 = 
RCC
->
CFGR
;

615 
tmeg
 &
CFGR_HPRE_Ret_Mask
;

617 
tmeg
 |
RCC_SYSCLK
;

619 
RCC
->
CFGR
 = 
tmeg
;

620 
	}
}

634 
	$RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
)

636 
ut32_t
 
tmeg
 = 0;

638 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

639 
tmeg
 = 
RCC
->
CFGR
;

641 
tmeg
 &
CFGR_PPRE1_Ret_Mask
;

643 
tmeg
 |
RCC_HCLK
;

645 
RCC
->
CFGR
 = 
tmeg
;

646 
	}
}

660 
	$RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
)

662 
ut32_t
 
tmeg
 = 0;

664 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

665 
tmeg
 = 
RCC
->
CFGR
;

667 
tmeg
 &
CFGR_PPRE2_Ret_Mask
;

669 
tmeg
 |
RCC_HCLK
 << 3;

671 
RCC
->
CFGR
 = 
tmeg
;

672 
	}
}

700 
	$RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
)

703 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

704 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

705 i(
NewS
 !
DISABLE
)

708 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

713 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 &(ut8_t)~
RCC_IT
;

715 
	}
}

717 #ide
STM32F10X_CL


728 
	$RCC_USBCLKCfig
(
ut32_t
 
RCC_USBCLKSour
)

731 
	`as_m
(
	`IS_RCC_USBCLK_SOURCE
(
RCC_USBCLKSour
));

733 *(
__IO
 
ut32_t
 *
CFGR_USBPRE_BB
 = 
RCC_USBCLKSour
;

734 
	}
}

746 
	$RCC_OTGFSCLKCfig
(
ut32_t
 
RCC_OTGFSCLKSour
)

749 
	`as_m
(
	`IS_RCC_OTGFSCLK_SOURCE
(
RCC_OTGFSCLKSour
));

751 *(
__IO
 
ut32_t
 *
CFGR_OTGFSPRE_BB
 = 
RCC_OTGFSCLKSour
;

752 
	}
}

766 
	$RCC_ADCCLKCfig
(
ut32_t
 
RCC_PCLK2
)

768 
ut32_t
 
tmeg
 = 0;

770 
	`as_m
(
	`IS_RCC_ADCCLK
(
RCC_PCLK2
));

771 
tmeg
 = 
RCC
->
CFGR
;

773 
tmeg
 &
CFGR_ADCPRE_Ret_Mask
;

775 
tmeg
 |
RCC_PCLK2
;

777 
RCC
->
CFGR
 = 
tmeg
;

778 
	}
}

780 #ifde
STM32F10X_CL


792 
	$RCC_I2S2CLKCfig
(
ut32_t
 
RCC_I2S2CLKSour
)

795 
	`as_m
(
	`IS_RCC_I2S2CLK_SOURCE
(
RCC_I2S2CLKSour
));

797 *(
__IO
 
ut32_t
 *
CFGR2_I2S2SRC_BB
 = 
RCC_I2S2CLKSour
;

798 
	}
}

811 
	$RCC_I2S3CLKCfig
(
ut32_t
 
RCC_I2S3CLKSour
)

814 
	`as_m
(
	`IS_RCC_I2S3CLK_SOURCE
(
RCC_I2S3CLKSour
));

816 *(
__IO
 
ut32_t
 *
CFGR2_I2S3SRC_BB
 = 
RCC_I2S3CLKSour
;

817 
	}
}

829 
	$RCC_LSECfig
(
ut8_t
 
RCC_LSE
)

832 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

835 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

837 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

839 
RCC_LSE
)

841 
RCC_LSE_ON
:

843 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

846 
RCC_LSE_Byss
:

848 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_Byss
 | 
RCC_LSE_ON
;

854 
	}
}

862 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

865 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

866 *(
__IO
 
ut32_t
 *
CSR_LSION_BB
 = (ut32_t)
NewS
;

867 
	}
}

879 
	$RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
)

882 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

884 
RCC
->
BDCR
 |
RCC_RTCCLKSour
;

885 
	}
}

893 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

896 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

897 *(
__IO
 
ut32_t
 *
BDCR_RTCEN_BB
 = (ut32_t)
NewS
;

898 
	}
}

908 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

910 
ut32_t
 
tmp
 = 0, 
lmu
 = 0, 
lsour
 = 0, 
esc
 = 0;

912 #ifde 
STM32F10X_CL


913 
ut32_t
 
ediv1sour
 = 0, 
ediv1
 = 0, 
ediv2
 = 0, 
l2mu
 = 0;

916 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

917 
ut32_t
 
ediv1
 = 0;

921 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_SWS_Mask
;

923 
tmp
)

926 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

929 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
;

934 
lmu
 = 
RCC
->
CFGR
 & 
CFGR_PLLMu_Mask
;

935 
lsour
 = 
RCC
->
CFGR
 & 
CFGR_PLLSRC_Mask
;

937 #ide
STM32F10X_CL


938 
lmu
 = (llmull >> 18) + 2;

940 i(
lsour
 == 0x00)

942 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSI_VALUE
 >> 1* 
lmu
;

946 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

947 
ediv1
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

949 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

952 i((
RCC
->
CFGR
 & 
CFGR_PLLXTPRE_Mask
!(
ut32_t
)
RESET
)

954 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSE_VALUE
 >> 1* 
lmu
;

958 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
 * 
lmu
;

963 
lmu
 =llmull >> 18;

965 i(
lmu
 != 0x0D)

967 
lmu
 += 2;

971 
lmu
 = 13 / 2;

974 i(
lsour
 == 0x00)

976 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSI_VALUE
 >> 1* 
lmu
;

982 
ediv1sour
 = 
RCC
->
CFGR2
 & 
CFGR2_PREDIV1SRC
;

983 
ediv1
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

985 i(
ediv1sour
 == 0)

987 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

993 
ediv2
 = ((
RCC
->
CFGR2
 & 
CFGR2_PREDIV2
) >> 4) + 1;

994 
l2mu
 = ((
RCC
->
CFGR2
 & 
CFGR2_PLL2MUL
) >> 8 ) + 2;

995 
RCC_Clocks
->
SYSCLK_Fqucy
 = (((
HSE_VALUE
 / 
ediv2
* 
l2mu
/ 
ediv1
* 
lmu
;

1002 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1008 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_HPRE_S_Mask
;

1009 
tmp
 =mp >> 4;

1010 
esc
 = 
APBAHBPscTab
[
tmp
];

1012 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
esc
;

1014 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE1_S_Mask
;

1015 
tmp
 =mp >> 8;

1016 
esc
 = 
APBAHBPscTab
[
tmp
];

1018 
RCC_Clocks
->
PCLK1_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1020 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE2_S_Mask
;

1021 
tmp
 =mp >> 11;

1022 
esc
 = 
APBAHBPscTab
[
tmp
];

1024 
RCC_Clocks
->
PCLK2_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1026 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_ADCPRE_S_Mask
;

1027 
tmp
 =mp >> 14;

1028 
esc
 = 
ADCPscTab
[
tmp
];

1030 
RCC_Clocks
->
ADCCLK_Fqucy
 = RCC_Clocks->
PCLK2_Fqucy
 / 
esc
;

1031 
	}
}

1064 
	$RCC_AHBPhClockCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
)

1067 
	`as_m
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBPh
));

1068 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1070 i(
NewS
 !
DISABLE
)

1072 
RCC
->
AHBENR
 |
RCC_AHBPh
;

1076 
RCC
->
AHBENR
 &~
RCC_AHBPh
;

1078 
	}
}

1095 
	$RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1098 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1099 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1100 i(
NewS
 !
DISABLE
)

1102 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

1106 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

1108 
	}
}

1126 
	$RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1129 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1130 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1131 i(
NewS
 !
DISABLE
)

1133 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

1137 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

1139 
	}
}

1141 #ifde
STM32F10X_CL


1153 
	$RCC_AHBPhRetCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
)

1156 
	`as_m
(
	`IS_RCC_AHB_PERIPH_RESET
(
RCC_AHBPh
));

1157 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1159 i(
NewS
 !
DISABLE
)

1161 
RCC
->
AHBRSTR
 |
RCC_AHBPh
;

1165 
RCC
->
AHBRSTR
 &~
RCC_AHBPh
;

1167 
	}
}

1185 
	$RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1188 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1189 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1190 i(
NewS
 !
DISABLE
)

1192 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

1196 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

1198 
	}
}

1216 
	$RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1219 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1220 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1221 i(
NewS
 !
DISABLE
)

1223 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

1227 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

1229 
	}
}

1237 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1240 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1241 *(
__IO
 
ut32_t
 *
BDCR_BDRST_BB
 = (ut32_t)
NewS
;

1242 
	}
}

1250 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

1253 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1254 *(
__IO
 
ut32_t
 *
CR_CSSON_BB
 = (ut32_t)
NewS
;

1255 
	}
}

1282 
	$RCC_MCOCfig
(
ut8_t
 
RCC_MCO
)

1285 
	`as_m
(
	`IS_RCC_MCO
(
RCC_MCO
));

1288 *(
__IO
 
ut8_t
 *
CFGR_BYTE4_ADDRESS
 = 
RCC_MCO
;

1289 
	}
}

1326 
FgStus
 
	$RCC_GFgStus
(
ut8_t
 
RCC_FLAG
)

1328 
ut32_t
 
tmp
 = 0;

1329 
ut32_t
 
ueg
 = 0;

1330 
FgStus
 
bus
 = 
RESET
;

1332 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1335 
tmp
 = 
RCC_FLAG
 >> 5;

1336 i(
tmp
 == 1)

1338 
ueg
 = 
RCC
->
CR
;

1340 i(
tmp
 == 2)

1342 
ueg
 = 
RCC
->
BDCR
;

1346 
ueg
 = 
RCC
->
CSR
;

1350 
tmp
 = 
RCC_FLAG
 & 
FLAG_Mask
;

1351 i((
ueg
 & ((
ut32_t
)1 << 
tmp
)!(ut32_t)
RESET
)

1353 
bus
 = 
SET
;

1357 
bus
 = 
RESET
;

1361  
bus
;

1362 
	}
}

1371 
	$RCC_CˬFg
()

1374 
RCC
->
CSR
 |
CSR_RMVF_S
;

1375 
	}
}

1402 
ITStus
 
	$RCC_GITStus
(
ut8_t
 
RCC_IT
)

1404 
ITStus
 
bus
 = 
RESET
;

1406 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1409 i((
RCC
->
CIR
 & 
RCC_IT
!(
ut32_t
)
RESET
)

1411 
bus
 = 
SET
;

1415 
bus
 = 
RESET
;

1419  
bus
;

1420 
	}
}

1448 
	$RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
)

1451 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1455 *(
__IO
 
ut8_t
 *
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1456 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST585B~1.C

23 
	~"m32f10x_fsmc.h
"

24 
	~"m32f10x_rcc.h
"

49 
	#BCR_MBKEN_S
 ((
ut32_t
)0x00000001)

	)

50 
	#BCR_MBKEN_Ret
 ((
ut32_t
)0x000FFFFE)

	)

51 
	#BCR_FACCEN_S
 ((
ut32_t
)0x00000040)

	)

54 
	#PCR_PBKEN_S
 ((
ut32_t
)0x00000004)

	)

55 
	#PCR_PBKEN_Ret
 ((
ut32_t
)0x000FFFFB)

	)

56 
	#PCR_ECCEN_S
 ((
ut32_t
)0x00000040)

	)

57 
	#PCR_ECCEN_Ret
 ((
ut32_t
)0x000FFFBF)

	)

58 
	#PCR_MemyTy_NAND
 ((
ut32_t
)0x00000008)

	)

102 
	$FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
)

105 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

108 if(
FSMC_Bk
 =
FSMC_Bk1_NORSRAM1
)

110 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030DB;

115 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030D2;

117 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
 + 1] = 0x0FFFFFFF;

118 
FSMC_Bk1E
->
BWTR
[
FSMC_Bk
] = 0x0FFFFFFF;

119 
	}
}

129 
	$FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
)

132 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

134 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

137 
FSMC_Bk2
->
PCR2
 = 0x00000018;

138 
FSMC_Bk2
->
SR2
 = 0x00000040;

139 
FSMC_Bk2
->
PMEM2
 = 0xFCFCFCFC;

140 
FSMC_Bk2
->
PATT2
 = 0xFCFCFCFC;

146 
FSMC_Bk3
->
PCR3
 = 0x00000018;

147 
FSMC_Bk3
->
SR3
 = 0x00000040;

148 
FSMC_Bk3
->
PMEM3
 = 0xFCFCFCFC;

149 
FSMC_Bk3
->
PATT3
 = 0xFCFCFCFC;

151 
	}
}

158 
	$FSMC_PCCARDDeIn
()

161 
FSMC_Bk4
->
PCR4
 = 0x00000018;

162 
FSMC_Bk4
->
SR4
 = 0x00000000;

163 
FSMC_Bk4
->
PMEM4
 = 0xFCFCFCFC;

164 
FSMC_Bk4
->
PATT4
 = 0xFCFCFCFC;

165 
FSMC_Bk4
->
PIO4
 = 0xFCFCFCFC;

166 
	}
}

176 
	$FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

179 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMInSu
->
FSMC_Bk
));

180 
	`as_m
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
));

181 
	`as_m
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
));

182 
	`as_m
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
));

183 
	`as_m
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
));

184 
	`as_m
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
));

185 
	`as_m
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
));

186 
	`as_m
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WpMode
));

187 
	`as_m
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
));

188 
	`as_m
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMInSu
->
FSMC_WreOti
));

189 
	`as_m
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMInSu
->
FSMC_WaSigl
));

190 
	`as_m
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
));

191 
	`as_m
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMInSu
->
FSMC_WreBur
));

192 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
));

193 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
));

194 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
));

195 
	`as_m
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
));

196 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
));

197 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
));

198 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
));

201 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] =

202 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 |

203 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 |

204 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 |

205 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 |

206 
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
 |

207 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 |

208 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 |

209 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 |

210 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 |

211 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 |

212 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 |

213 
FSMC_NORSRAMInSu
->
FSMC_WreBur
;

215 if(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 =
FSMC_MemyTy_NOR
)

217 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] |(
ut32_t
)
BCR_FACCEN_S
;

221 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
+1] =

222 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
 |

223 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
 << 4) |

224 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
 << 8) |

225 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
 << 16) |

226 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
 << 20) |

227 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
 << 24) |

228 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
;

232 if(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 =
FSMC_ExndedMode_Eb
)

234 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
));

235 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
));

236 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
));

237 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
));

238 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
));

239 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
));

240 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] =

241 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
 |

242 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
 << 4 )|

243 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
 << 8) |

244 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
 << 20) |

245 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
 << 24) |

246 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
;

250 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] = 0x0FFFFFFF;

252 
	}
}

262 
	$FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

264 
ut32_t
 
tm
 = 0x00000000, 
tmmem
 = 0x00000000, 
tmt
 = 0x00000000;

267 
	`as_m

	`IS_FSMC_NAND_BANK
(
FSMC_NANDInSu
->
FSMC_Bk
));

268 
	`as_m

	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDInSu
->
FSMC_Wau
));

269 
	`as_m

	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDInSu
->
FSMC_MemyDaWidth
));

270 
	`as_m

	`IS_FSMC_ECC_STATE
(
FSMC_NANDInSu
->
FSMC_ECC
));

271 
	`as_m

	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDInSu
->
FSMC_ECCPageSize
));

272 
	`as_m

	`IS_FSMC_TCLR_TIME
(
FSMC_NANDInSu
->
FSMC_TCLRSupTime
));

273 
	`as_m

	`IS_FSMC_TAR_TIME
(
FSMC_NANDInSu
->
FSMC_TARSupTime
));

274 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

275 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

276 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

277 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

278 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

279 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

280 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

281 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

284 
tm
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_Wau
 |

285 
PCR_MemyTy_NAND
 |

286 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 |

287 
FSMC_NANDInSu
->
FSMC_ECC
 |

288 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 |

289 (
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 << 9 )|

290 (
FSMC_NANDInSu
->
FSMC_TARSupTime
 << 13);

293 
tmmem
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

294 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

295 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

296 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

299 
tmt
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

300 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

301 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

302 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

304 if(
FSMC_NANDInSu
->
FSMC_Bk
 =
FSMC_Bk2_NAND
)

307 
FSMC_Bk2
->
PCR2
 = 
tm
;

308 
FSMC_Bk2
->
PMEM2
 = 
tmmem
;

309 
FSMC_Bk2
->
PATT2
 = 
tmt
;

314 
FSMC_Bk3
->
PCR3
 = 
tm
;

315 
FSMC_Bk3
->
PMEM3
 = 
tmmem
;

316 
FSMC_Bk3
->
PATT3
 = 
tmt
;

318 
	}
}

328 
	$FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

331 
	`as_m
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDInSu
->
FSMC_Wau
));

332 
	`as_m
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
));

333 
	`as_m
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TARSupTime
));

335 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

336 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

337 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

338 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

340 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

341 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

342 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

343 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

344 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
));

345 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
));

346 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
));

347 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
));

350 
FSMC_Bk4
->
PCR4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_Wau
 |

351 
FSMC_MemyDaWidth_16b
 |

352 (
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 << 9) |

353 (
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 << 13);

356 
FSMC_Bk4
->
PMEM4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

357 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

358 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

359 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

362 
FSMC_Bk4
->
PATT4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

363 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

364 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

365 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

368 
FSMC_Bk4
->
PIO4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 |

369 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 << 8) |

370 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 << 16)|

371 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 << 24);

372 
	}
}

380 
	$FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

383 
FSMC_NORSRAMInSu
->
FSMC_Bk
 = 
FSMC_Bk1_NORSRAM1
;

384 
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 = 
FSMC_DaAddssMux_Eb
;

385 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 = 
FSMC_MemyTy_SRAM
;

386 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

387 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 = 
FSMC_BurAcssMode_Dib
;

388 
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
 = 
FSMC_AsynchrousWa_Dib
;

389 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 = 
FSMC_WaSiglPެy_Low
;

390 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 = 
FSMC_WpMode_Dib
;

391 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 = 
FSMC_WaSiglAive_BefeWaS
;

392 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 = 
FSMC_WreOti_Eb
;

393 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 = 
FSMC_WaSigl_Eb
;

394 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 = 
FSMC_ExndedMode_Dib
;

395 
FSMC_NORSRAMInSu
->
FSMC_WreBur
 = 
FSMC_WreBur_Dib
;

396 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
 = 0xF;

397 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
 = 0xF;

398 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
 = 0xFF;

399 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
 = 0xF;

400 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
 = 0xF;

401 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
 = 0xF;

402 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
 = 
FSMC_AcssMode_A
;

403 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
 = 0xF;

404 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
 = 0xF;

405 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
 = 0xFF;

406 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_BusTuAroundDuti
 = 0xF;

407 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
 = 0xF;

408 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
 = 0xF;

409 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
 = 
FSMC_AcssMode_A
;

410 
	}
}

418 
	$FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

421 
FSMC_NANDInSu
->
FSMC_Bk
 = 
FSMC_Bk2_NAND
;

422 
FSMC_NANDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

423 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

424 
FSMC_NANDInSu
->
FSMC_ECC
 = 
FSMC_ECC_Dib
;

425 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256Bys
;

426 
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 = 0x0;

427 
FSMC_NANDInSu
->
FSMC_TARSupTime
 = 0x0;

428 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

429 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

430 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

431 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

432 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

433 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

434 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

435 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

436 
	}
}

444 
	$FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

447 
FSMC_PCCARDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

448 
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 = 0x0;

449 
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 = 0x0;

450 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

451 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

452 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

453 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

454 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

455 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

456 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

457 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

458 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 = 0xFC;

459 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

460 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

461 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

462 
	}
}

475 
	$FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

477 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

478 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

480 i(
NewS
 !
DISABLE
)

483 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] |
BCR_MBKEN_S
;

488 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] &
BCR_MBKEN_Ret
;

490 
	}
}

501 
	$FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

503 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

504 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

506 i(
NewS
 !
DISABLE
)

509 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

511 
FSMC_Bk2
->
PCR2
 |
PCR_PBKEN_S
;

515 
FSMC_Bk3
->
PCR3
 |
PCR_PBKEN_S
;

521 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

523 
FSMC_Bk2
->
PCR2
 &
PCR_PBKEN_Ret
;

527 
FSMC_Bk3
->
PCR3
 &
PCR_PBKEN_Ret
;

530 
	}
}

538 
	$FSMC_PCCARDCmd
(
FuniڮS
 
NewS
)

540 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

542 i(
NewS
 !
DISABLE
)

545 
FSMC_Bk4
->
PCR4
 |
PCR_PBKEN_S
;

550 
FSMC_Bk4
->
PCR4
 &
PCR_PBKEN_Ret
;

552 
	}
}

564 
	$FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

566 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

567 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

569 i(
NewS
 !
DISABLE
)

572 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

574 
FSMC_Bk2
->
PCR2
 |
PCR_ECCEN_S
;

578 
FSMC_Bk3
->
PCR3
 |
PCR_ECCEN_S
;

584 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

586 
FSMC_Bk2
->
PCR2
 &
PCR_ECCEN_Ret
;

590 
FSMC_Bk3
->
PCR3
 &
PCR_ECCEN_Ret
;

593 
	}
}

603 
ut32_t
 
	$FSMC_GECC
(
ut32_t
 
FSMC_Bk
)

605 
ut32_t
 
eccv
 = 0x00000000;

607 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

610 
eccv
 = 
FSMC_Bk2
->
ECCR2
;

615 
eccv
 = 
FSMC_Bk3
->
ECCR3
;

618 (
eccv
);

619 
	}
}

637 
	$FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
)

639 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

640 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

641 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

643 i(
NewS
 !
DISABLE
)

646 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

648 
FSMC_Bk2
->
SR2
 |
FSMC_IT
;

651 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

653 
FSMC_Bk3
->
SR3
 |
FSMC_IT
;

658 
FSMC_Bk4
->
SR4
 |
FSMC_IT
;

664 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

667 
FSMC_Bk2
->
SR2
 &(
ut32_t
)~
FSMC_IT
;

670 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

672 
FSMC_Bk3
->
SR3
 &(
ut32_t
)~
FSMC_IT
;

677 
FSMC_Bk4
->
SR4
 &(
ut32_t
)~
FSMC_IT
;

680 
	}
}

697 
FgStus
 
	$FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
)

699 
FgStus
 
bus
 = 
RESET
;

700 
ut32_t
 
tmp
 = 0x00000000;

703 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

704 
	`as_m
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

706 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

708 
tmp
 = 
FSMC_Bk2
->
SR2
;

710 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

712 
tmp
 = 
FSMC_Bk3
->
SR3
;

717 
tmp
 = 
FSMC_Bk4
->
SR4
;

721 i((
tmp
 & 
FSMC_FLAG
!(
ut16_t
)
RESET
 )

723 
bus
 = 
SET
;

727 
bus
 = 
RESET
;

730  
bus
;

731 
	}
}

747 
	$FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
)

750 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

751 
	`as_m
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

753 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

755 
FSMC_Bk2
->
SR2
 &~
FSMC_FLAG
;

757 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

759 
FSMC_Bk3
->
SR3
 &~
FSMC_FLAG
;

764 
FSMC_Bk4
->
SR4
 &~
FSMC_FLAG
;

766 
	}
}

782 
ITStus
 
	$FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
)

784 
ITStus
 
bus
 = 
RESET
;

785 
ut32_t
 
tmp
 = 0x0, 
us
 = 0x0, 
ab
 = 0x0;

788 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

789 
	`as_m
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

791 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

793 
tmp
 = 
FSMC_Bk2
->
SR2
;

795 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

797 
tmp
 = 
FSMC_Bk3
->
SR3
;

802 
tmp
 = 
FSMC_Bk4
->
SR4
;

805 
us
 = 
tmp
 & 
FSMC_IT
;

807 
ab
 = 
tmp
 & (
FSMC_IT
 >> 3);

808 i((
us
 !(
ut32_t
)
RESET
&& (
ab
 != (uint32_t)RESET))

810 
bus
 = 
SET
;

814 
bus
 = 
RESET
;

816  
bus
;

817 
	}
}

833 
	$FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
)

836 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

837 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

839 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

841 
FSMC_Bk2
->
SR2
 &~(
FSMC_IT
 >> 3);

843 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

845 
FSMC_Bk3
->
SR3
 &~(
FSMC_IT
 >> 3);

850 
FSMC_Bk4
->
SR4
 &~(
FSMC_IT
 >> 3);

852 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST5F15~1.C

23 
	~"m32f10x_dac.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#CR_CLEAR_MASK
 ((
ut32_t
)0x00000FFE)

	)

51 
	#DUAL_SWTRIG_SET
 ((
ut32_t
)0x00000003)

	)

52 
	#DUAL_SWTRIG_RESET
 ((
ut32_t
)0xFFFFFFFC)

	)

55 
	#DHR12R1_OFFSET
 ((
ut32_t
)0x00000008)

	)

56 
	#DHR12R2_OFFSET
 ((
ut32_t
)0x00000014)

	)

57 
	#DHR12RD_OFFSET
 ((
ut32_t
)0x00000020)

	)

60 
	#DOR_OFFSET
 ((
ut32_t
)0x0000002C)

	)

98 
	$DAC_DeIn
()

101 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

103 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
DISABLE
);

104 
	}
}

117 
	$DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

119 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

121 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

122 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

123 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

124 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

127 
tmeg1
 = 
DAC
->
CR
;

129 
tmeg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Chl
);

136 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

137 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | DAC_InSu->
DAC_OuutBufr
);

139 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

141 
DAC
->
CR
 = 
tmeg1
;

142 
	}
}

150 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

154 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

156 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

158 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

160 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

161 
	}
}

173 
	$DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

176 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

177 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

178 i(
NewS
 !
DISABLE
)

181 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Chl
);

186 
DAC
->
CR
 &~(
DAC_CR_EN1
 << 
DAC_Chl
);

188 
	}
}

189 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

203 
	$DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
)

206 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

207 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

208 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

210 i(
NewS
 !
DISABLE
)

213 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Chl
);

218 
DAC
->
CR
 &(~(
ut32_t
)(
DAC_IT
 << 
DAC_Chl
));

220 
	}
}

233 
	$DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

236 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

237 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

238 i(
NewS
 !
DISABLE
)

241 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

246 
DAC
->
CR
 &~(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

248 
	}
}

260 
	$DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

263 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

264 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

265 i(
NewS
 !
DISABLE
)

268 
DAC
->
SWTRIGR
 |(
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4);

273 
DAC
->
SWTRIGR
 &~((
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4));

275 
	}
}

284 
	$DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
)

287 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

288 i(
NewS
 !
DISABLE
)

291 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
 ;

296 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

298 
	}
}

314 
	$DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
)

317 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

318 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

319 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

320 i(
NewS
 !
DISABLE
)

323 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

328 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

330 
	}
}

342 
	$DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

344 
__IO
 
ut32_t
 
tmp
 = 0;

347 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

348 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

350 
tmp
 = (
ut32_t
)
DAC_BASE
;

351 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

354 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

355 
	}
}

367 
	$DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

369 
__IO
 
ut32_t
 
tmp
 = 0;

372 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

373 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

375 
tmp
 = (
ut32_t
)
DAC_BASE
;

376 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

379 *(
__IO
 
ut32_t
 *)
tmp
 = 
Da
;

380 
	}
}

396 
	$DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
)

398 
ut32_t
 
da
 = 0, 
tmp
 = 0;

401 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

402 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

403 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

406 i(
DAC_Align
 =
DAC_Align_8b_R
)

408 
da
 = ((
ut32_t
)
Da2
 << 8| 
Da1
;

412 
da
 = ((
ut32_t
)
Da2
 << 16| 
Da1
;

415 
tmp
 = (
ut32_t
)
DAC_BASE
;

416 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

419 *(
__IO
 
ut32_t
 *)
tmp
 = 
da
;

420 
	}
}

430 
ut16_t
 
	$DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
)

432 
__IO
 
ut32_t
 
tmp
 = 0;

435 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

437 
tmp
 = (
ut32_t

DAC_BASE
 ;

438 
tmp
 +
DOR_OFFSET
 + ((
ut32_t
)
DAC_Chl
 >> 2);

441  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

442 
	}
}

444 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

456 
FgStus
 
	$DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

458 
FgStus
 
bus
 = 
RESET
;

460 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

461 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

464 i((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Chl
)!(
ut8_t
)
RESET
)

467 
bus
 = 
SET
;

472 
bus
 = 
RESET
;

475  
bus
;

476 
	}
}

489 
	$DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

492 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

493 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

496 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Chl
);

497 
	}
}

510 
ITStus
 
	$DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

512 
ITStus
 
bus
 = 
RESET
;

513 
ut32_t
 
abˡus
 = 0;

516 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

517 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

520 
abˡus
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Chl
)) ;

523 i(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Chl
)!(
ut32_t
)
RESET
&& 
abˡus
)

526 
bus
 = 
SET
;

531 
bus
 = 
RESET
;

534  
bus
;

535 
	}
}

548 
	$DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

551 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

552 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

555 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Chl
);

556 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST7656~1.C

23 
	~"m32f10x_gpio.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#AFIO_OFFSET
 (
AFIO_BASE
 - 
PERIPH_BASE
)

	)

53 
	#EVCR_OFFSET
 (
AFIO_OFFSET
 + 0x00)

	)

54 
	#EVOE_BNumb
 ((
ut8_t
)0x07)

	)

55 
	#EVCR_EVOE_BB
 (
PERIPH_BB_BASE
 + (
EVCR_OFFSET
 * 32+ (
EVOE_BNumb
 * 4))

	)

60 
	#MAPR_OFFSET
 (
AFIO_OFFSET
 + 0x04)

	)

61 
	#MII_RMII_SEL_BNumb
 ((
u8
)0x17)

	)

62 
	#MAPR_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
MAPR_OFFSET
 * 32+ (
MII_RMII_SEL_BNumb
 * 4))

	)

65 
	#EVCR_PORTPINCONFIG_MASK
 ((
ut16_t
)0xFF80)

	)

66 
	#LSB_MASK
 ((
ut16_t
)0xFFFF)

	)

67 
	#DBGAFR_POSITION_MASK
 ((
ut32_t
)0x000F0000)

	)

68 
	#DBGAFR_SWJCFG_MASK
 ((
ut32_t
)0xF0FFFFFF)

	)

69 
	#DBGAFR_LOCATION_MASK
 ((
ut32_t
)0x00200000)

	)

70 
	#DBGAFR_NUMBITS_MASK
 ((
ut32_t
)0x00100000)

	)

108 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

111 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

113 i(
GPIOx
 =
GPIOA
)

115 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOA
, 
ENABLE
);

116 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOA
, 
DISABLE
);

118 i(
GPIOx
 =
GPIOB
)

120 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOB
, 
ENABLE
);

121 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOB
, 
DISABLE
);

123 i(
GPIOx
 =
GPIOC
)

125 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOC
, 
ENABLE
);

126 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOC
, 
DISABLE
);

128 i(
GPIOx
 =
GPIOD
)

130 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOD
, 
ENABLE
);

131 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOD
, 
DISABLE
);

133 i(
GPIOx
 =
GPIOE
)

135 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOE
, 
ENABLE
);

136 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOE
, 
DISABLE
);

138 i(
GPIOx
 =
GPIOF
)

140 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOF
, 
ENABLE
);

141 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOF
, 
DISABLE
);

145 i(
GPIOx
 =
GPIOG
)

147 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOG
, 
ENABLE
);

148 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOG
, 
DISABLE
);

151 
	}
}

159 
	$GPIO_AFIODeIn
()

161 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_AFIO
, 
ENABLE
);

162 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_AFIO
, 
DISABLE
);

163 
	}
}

173 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

175 
ut32_t
 
cutmode
 = 0x00, 
cu
 = 0x00, 
ppos
 = 0x00, 
pos
 = 0x00;

176 
ut32_t
 
tmeg
 = 0x00, 
pmask
 = 0x00;

178 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

179 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

180 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

183 
cutmode
 = ((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
) & ((uint32_t)0x0F);

184 i((((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
) & ((uint32_t)0x10)) != 0x00)

187 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

189 
cutmode
 |(
ut32_t
)
GPIO_InSu
->
GPIO_Sed
;

193 i(((
ut32_t
)
GPIO_InSu
->
GPIO_P
 & ((uint32_t)0x00FF)) != 0x00)

195 
tmeg
 = 
GPIOx
->
CRL
;

196 
ppos
 = 0x00;inpos < 0x08;inpos++)

198 
pos
 = ((
ut32_t
)0x01<< 
ppos
;

200 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

201 i(
cu
 =
pos
)

203 
pos
 = 
ppos
 << 2;

205 
pmask
 = ((
ut32_t
)0x0F<< 
pos
;

206 
tmeg
 &~
pmask
;

208 
tmeg
 |(
cutmode
 << 
pos
);

210 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPD
)

212 
GPIOx
->
BRR
 = (((
ut32_t
)0x01<< 
ppos
);

217 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPU
)

219 
GPIOx
->
BSRR
 = (((
ut32_t
)0x01<< 
ppos
);

224 
GPIOx
->
CRL
 = 
tmeg
;

228 i(
GPIO_InSu
->
GPIO_P
 > 0x00FF)

230 
tmeg
 = 
GPIOx
->
CRH
;

231 
ppos
 = 0x00;inpos < 0x08;inpos++)

233 
pos
 = (((
ut32_t
)0x01<< (
ppos
 + 0x08));

235 
cu
 = ((
GPIO_InSu
->
GPIO_P
& 
pos
);

236 i(
cu
 =
pos
)

238 
pos
 = 
ppos
 << 2;

240 
pmask
 = ((
ut32_t
)0x0F<< 
pos
;

241 
tmeg
 &~
pmask
;

243 
tmeg
 |(
cutmode
 << 
pos
);

245 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPD
)

247 
GPIOx
->
BRR
 = (((
ut32_t
)0x01<< (
ppos
 + 0x08));

250 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPU
)

252 
GPIOx
->
BSRR
 = (((
ut32_t
)0x01<< (
ppos
 + 0x08));

256 
GPIOx
->
CRH
 = 
tmeg
;

258 
	}
}

266 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

269 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

270 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

271 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

272 
	}
}

281 
ut8_t
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

283 
ut8_t
 
bus
 = 0x00;

286 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

287 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

289 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

291 
bus
 = (
ut8_t
)
B_SET
;

295 
bus
 = (
ut8_t
)
B_RESET
;

297  
bus
;

298 
	}
}

305 
ut16_t
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

308 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

310  ((
ut16_t
)
GPIOx
->
IDR
);

311 
	}
}

320 
ut8_t
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

322 
ut8_t
 
bus
 = 0x00;

324 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

325 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

327 i((
GPIOx
->
ODR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

329 
bus
 = (
ut8_t
)
B_SET
;

333 
bus
 = (
ut8_t
)
B_RESET
;

335  
bus
;

336 
	}
}

343 
ut16_t
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

346 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

348  ((
ut16_t
)
GPIOx
->
ODR
);

349 
	}
}

358 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

361 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

362 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

364 
GPIOx
->
BSRR
 = 
GPIO_P
;

365 
	}
}

374 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

377 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

378 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

380 
GPIOx
->
BRR
 = 
GPIO_P
;

381 
	}
}

394 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
)

397 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

398 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

399 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

401 i(
BV
 !
B_RESET
)

403 
GPIOx
->
BSRR
 = 
GPIO_P
;

407 
GPIOx
->
BRR
 = 
GPIO_P
;

409 
	}
}

417 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
)

420 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

422 
GPIOx
->
ODR
 = 
PtV
;

423 
	}
}

432 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

434 
ut32_t
 
tmp
 = 0x00010000;

437 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

438 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

440 
tmp
 |
GPIO_P
;

442 
GPIOx
->
LCKR
 = 
tmp
;

444 
GPIOx
->
LCKR
 = 
GPIO_P
;

446 
GPIOx
->
LCKR
 = 
tmp
;

448 
tmp
 = 
GPIOx
->
LCKR
;

450 
tmp
 = 
GPIOx
->
LCKR
;

451 
	}
}

462 
	$GPIO_EvtOuutCfig
(
ut8_t
 
GPIO_PtSour
, ut8_
GPIO_PSour
)

464 
ut32_t
 
tmeg
 = 0x00;

466 
	`as_m
(
	`IS_GPIO_EVENTOUT_PORT_SOURCE
(
GPIO_PtSour
));

467 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

469 
tmeg
 = 
AFIO
->
EVCR
;

471 
tmeg
 &
EVCR_PORTPINCONFIG_MASK
;

472 
tmeg
 |(
ut32_t
)
GPIO_PtSour
 << 0x04;

473 
tmeg
 |
GPIO_PSour
;

474 
AFIO
->
EVCR
 = 
tmeg
;

475 
	}
}

483 
	$GPIO_EvtOuutCmd
(
FuniڮS
 
NewS
)

486 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

488 *(
__IO
 
ut32_t
 *
EVCR_EVOE_BB
 = (ut32_t)
NewS
;

489 
	}
}

549 
	$GPIO_PRemCfig
(
ut32_t
 
GPIO_Rem
, 
FuniڮS
 
NewS
)

551 
ut32_t
 
tmp
 = 0x00, 
tmp1
 = 0x00, 
tmeg
 = 0x00, 
tmpmask
 = 0x00;

554 
	`as_m
(
	`IS_GPIO_REMAP
(
GPIO_Rem
));

555 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

557 if((
GPIO_Rem
 & 0x80000000) == 0x80000000)

559 
tmeg
 = 
AFIO
->
MAPR2
;

563 
tmeg
 = 
AFIO
->
MAPR
;

566 
tmpmask
 = (
GPIO_Rem
 & 
DBGAFR_POSITION_MASK
) >> 0x10;

567 
tmp
 = 
GPIO_Rem
 & 
LSB_MASK
;

569 i((
GPIO_Rem
 & (
DBGAFR_LOCATION_MASK
 | 
DBGAFR_NUMBITS_MASK
)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))

571 
tmeg
 &
DBGAFR_SWJCFG_MASK
;

572 
AFIO
->
MAPR
 &
DBGAFR_SWJCFG_MASK
;

574 i((
GPIO_Rem
 & 
DBGAFR_NUMBITS_MASK
) == DBGAFR_NUMBITS_MASK)

576 
tmp1
 = ((
ut32_t
)0x03<< 
tmpmask
;

577 
tmeg
 &~
tmp1
;

578 
tmeg
 |~
DBGAFR_SWJCFG_MASK
;

582 
tmeg
 &~(
tmp
 << ((
GPIO_Rem
 >> 0x15)*0x10));

583 
tmeg
 |~
DBGAFR_SWJCFG_MASK
;

586 i(
NewS
 !
DISABLE
)

588 
tmeg
 |(
tmp
 << ((
GPIO_Rem
 >> 0x15)*0x10));

591 if((
GPIO_Rem
 & 0x80000000) == 0x80000000)

593 
AFIO
->
MAPR2
 = 
tmeg
;

597 
AFIO
->
MAPR
 = 
tmeg
;

599 
	}
}

609 
	$GPIO_EXTILeCfig
(
ut8_t
 
GPIO_PtSour
, ut8_
GPIO_PSour
)

611 
ut32_t
 
tmp
 = 0x00;

613 
	`as_m
(
	`IS_GPIO_EXTI_PORT_SOURCE
(
GPIO_PtSour
));

614 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

616 
tmp
 = ((
ut32_t
)0x0F<< (0x04 * (
GPIO_PSour
 & (
ut8_t
)0x03));

617 
AFIO
->
EXTICR
[
GPIO_PSour
 >> 0x02] &~
tmp
;

618 
AFIO
->
EXTICR
[
GPIO_PSour
 >> 0x02] |(((
ut32_t
)
GPIO_PtSour
<< (0x04 * (GPIO_PSour & (
ut8_t
)0x03)));

619 
	}
}

630 
	$GPIO_ETH_MedICfig
(
ut32_t
 
GPIO_ETH_MedI
)

632 
	`as_m
(
	`IS_GPIO_ETH_MEDIA_INTERFACE
(
GPIO_ETH_MedI
));

635 *(
__IO
 
ut32_t
 *
MAPR_MII_RMII_SEL_BB
 = 
GPIO_ETH_MedI
;

636 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST7B0D~1.C

23 
	~"m32f10x_ash.h
"

47 
	#ACR_LATENCY_Mask
 ((
ut32_t
)0x00000038)

	)

48 
	#ACR_HLFCYA_Mask
 ((
ut32_t
)0xFFFFFFF7)

	)

49 
	#ACR_PRFTBE_Mask
 ((
ut32_t
)0xFFFFFFEF)

	)

52 
	#ACR_PRFTBS_Mask
 ((
ut32_t
)0x00000020)

	)

55 
	#CR_PG_S
 ((
ut32_t
)0x00000001)

	)

56 
	#CR_PG_Ret
 ((
ut32_t
)0x00001FFE)

	)

57 
	#CR_PER_S
 ((
ut32_t
)0x00000002)

	)

58 
	#CR_PER_Ret
 ((
ut32_t
)0x00001FFD)

	)

59 
	#CR_MER_S
 ((
ut32_t
)0x00000004)

	)

60 
	#CR_MER_Ret
 ((
ut32_t
)0x00001FFB)

	)

61 
	#CR_OPTPG_S
 ((
ut32_t
)0x00000010)

	)

62 
	#CR_OPTPG_Ret
 ((
ut32_t
)0x00001FEF)

	)

63 
	#CR_OPTER_S
 ((
ut32_t
)0x00000020)

	)

64 
	#CR_OPTER_Ret
 ((
ut32_t
)0x00001FDF)

	)

65 
	#CR_STRT_S
 ((
ut32_t
)0x00000040)

	)

66 
	#CR_LOCK_S
 ((
ut32_t
)0x00000080)

	)

69 
	#RDPRT_Mask
 ((
ut32_t
)0x00000002)

	)

70 
	#WRP0_Mask
 ((
ut32_t
)0x000000FF)

	)

71 
	#WRP1_Mask
 ((
ut32_t
)0x0000FF00)

	)

72 
	#WRP2_Mask
 ((
ut32_t
)0x00FF0000)

	)

73 
	#WRP3_Mask
 ((
ut32_t
)0xFF000000)

	)

74 
	#OB_USER_BFB2
 ((
ut16_t
)0x0008)

	)

77 
	#RDP_Key
 ((
ut16_t
)0x00A5)

	)

78 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123)

	)

79 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB)

	)

82 
	#FLASH_BANK1_END_ADDRESS
 ((
ut32_t
)0x807FFFF)

	)

85 
	#ETimeout
 ((
ut32_t
)0x000B0000)

	)

86 
	#ProgmTimeout
 ((
ut32_t
)0x00002000)

	)

254 
	$FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
)

256 
ut32_t
 
tmeg
 = 0;

259 
	`as_m
(
	`IS_FLASH_LATENCY
(
FLASH_Lcy
));

262 
tmeg
 = 
FLASH
->
ACR
;

265 
tmeg
 &
ACR_LATENCY_Mask
;

266 
tmeg
 |
FLASH_Lcy
;

269 
FLASH
->
ACR
 = 
tmeg
;

270 
	}
}

281 
	$FLASH_HfCyeAcssCmd
(
ut32_t
 
FLASH_HfCyeAcss
)

284 
	`as_m
(
	`IS_FLASH_HALFCYCLEACCESS_STATE
(
FLASH_HfCyeAcss
));

287 
FLASH
->
ACR
 &
ACR_HLFCYA_Mask
;

288 
FLASH
->
ACR
 |
FLASH_HfCyeAcss
;

289 
	}
}

300 
	$FLASH_PtchBufrCmd
(
ut32_t
 
FLASH_PtchBufr
)

303 
	`as_m
(
	`IS_FLASH_PREFETCHBUFFER_STATE
(
FLASH_PtchBufr
));

306 
FLASH
->
ACR
 &
ACR_PRFTBE_Mask
;

307 
FLASH
->
ACR
 |
FLASH_PtchBufr
;

308 
	}
}

319 
	$FLASH_Uock
()

322 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

323 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

325 #ifde
STM32F10X_XL


327 
FLASH
->
KEYR2
 = 
FLASH_KEY1
;

328 
FLASH
->
KEYR2
 = 
FLASH_KEY2
;

330 
	}
}

340 
	$FLASH_UockBk1
()

343 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

344 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

345 
	}
}

347 #ifde
STM32F10X_XL


354 
	$FLASH_UockBk2
()

357 
FLASH
->
KEYR2
 = 
FLASH_KEY1
;

358 
FLASH
->
KEYR2
 = 
FLASH_KEY2
;

360 
	}
}

372 
	$FLASH_Lock
()

375 
FLASH
->
CR
 |
CR_LOCK_S
;

377 #ifde
STM32F10X_XL


379 
FLASH
->
CR2
 |
CR_LOCK_S
;

381 
	}
}

392 
	$FLASH_LockBk1
()

395 
FLASH
->
CR
 |
CR_LOCK_S
;

396 
	}
}

398 #ifde
STM32F10X_XL


405 
	$FLASH_LockBk2
()

408 
FLASH
->
CR2
 |
CR_LOCK_S
;

409 
	}
}

419 
FLASH_Stus
 
	$FLASH_EPage
(
ut32_t
 
Page_Addss
)

421 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

423 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Page_Addss
));

425 #ifde
STM32F10X_XL


426 if(
Page_Addss
 < 
FLASH_BANK1_END_ADDRESS
)

429 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

430 if(
us
 =
FLASH_COMPLETE
)

433 
FLASH
->
CR
|
CR_PER_S
;

434 
FLASH
->
AR
 = 
Page_Addss
;

435 
FLASH
->
CR
|
CR_STRT_S
;

438 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

441 
FLASH
->
CR
 &
CR_PER_Ret
;

447 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

448 if(
us
 =
FLASH_COMPLETE
)

451 
FLASH
->
CR2
|
CR_PER_S
;

452 
FLASH
->
AR2
 = 
Page_Addss
;

453 
FLASH
->
CR2
|
CR_STRT_S
;

456 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

459 
FLASH
->
CR2
 &
CR_PER_Ret
;

464 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

466 if(
us
 =
FLASH_COMPLETE
)

469 
FLASH
->
CR
|
CR_PER_S
;

470 
FLASH
->
AR
 = 
Page_Addss
;

471 
FLASH
->
CR
|
CR_STRT_S
;

474 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

477 
FLASH
->
CR
 &
CR_PER_Ret
;

482  
us
;

483 
	}
}

492 
FLASH_Stus
 
	$FLASH_EAPages
()

494 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

496 #ifde
STM32F10X_XL


498 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

500 if(
us
 =
FLASH_COMPLETE
)

503 
FLASH
->
CR
 |
CR_MER_S
;

504 
FLASH
->
CR
 |
CR_STRT_S
;

507 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

510 
FLASH
->
CR
 &
CR_MER_Ret
;

512 if(
us
 =
FLASH_COMPLETE
)

515 
FLASH
->
CR2
 |
CR_MER_S
;

516 
FLASH
->
CR2
 |
CR_STRT_S
;

519 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

522 
FLASH
->
CR2
 &
CR_MER_Ret
;

526 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

527 if(
us
 =
FLASH_COMPLETE
)

530 
FLASH
->
CR
 |
CR_MER_S
;

531 
FLASH
->
CR
 |
CR_STRT_S
;

534 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

537 
FLASH
->
CR
 &
CR_MER_Ret
;

542  
us
;

543 
	}
}

555 
FLASH_Stus
 
	$FLASH_EABk1Pages
()

557 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

559 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

561 if(
us
 =
FLASH_COMPLETE
)

564 
FLASH
->
CR
 |
CR_MER_S
;

565 
FLASH
->
CR
 |
CR_STRT_S
;

568 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

571 
FLASH
->
CR
 &
CR_MER_Ret
;

574  
us
;

575 
	}
}

577 #ifde
STM32F10X_XL


585 
FLASH_Stus
 
	$FLASH_EABk2Pages
()

587 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

589 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

591 if(
us
 =
FLASH_COMPLETE
)

594 
FLASH
->
CR2
 |
CR_MER_S
;

595 
FLASH
->
CR2
 |
CR_STRT_S
;

598 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

601 
FLASH
->
CR2
 &
CR_MER_Ret
;

604  
us
;

605 
	}
}

616 
FLASH_Stus
 
	$FLASH_EOiBys
()

618 
ut16_t
 
rdmp
 = 
RDP_Key
;

620 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

623 if(
	`FLASH_GRdOutPreiStus
(!
RESET
)

625 
rdmp
 = 0x00;

629 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

630 if(
us
 =
FLASH_COMPLETE
)

633 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

634 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

637 
FLASH
->
CR
 |
CR_OPTER_S
;

638 
FLASH
->
CR
 |
CR_STRT_S
;

640 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

642 if(
us
 =
FLASH_COMPLETE
)

645 
FLASH
->
CR
 &
CR_OPTER_Ret
;

648 
FLASH
->
CR
 |
CR_OPTPG_S
;

650 
OB
->
RDP
 = (
ut16_t
)
rdmp
;

652 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

654 if(
us
 !
FLASH_TIMEOUT
)

657 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

662 i(
us
 !
FLASH_TIMEOUT
)

665 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

670  
us
;

671 
	}
}

681 
FLASH_Stus
 
	$FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
)

683 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

684 
__IO
 
ut32_t
 
tmp
 = 0;

687 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

689 #ifde
STM32F10X_XL


690 if(
Addss
 < 
FLASH_BANK1_END_ADDRESS
 - 2)

693 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ProgmTimeout
);

694 if(
us
 =
FLASH_COMPLETE
)

698 
FLASH
->
CR
 |
CR_PG_S
;

700 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

702 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

704 if(
us
 =
FLASH_COMPLETE
)

708 
tmp
 = 
Addss
 + 2;

710 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

713 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

716 
FLASH
->
CR
 &
CR_PG_Ret
;

721 
FLASH
->
CR
 &
CR_PG_Ret
;

725 if(
Addss
 =(
FLASH_BANK1_END_ADDRESS
 - 1))

728 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ProgmTimeout
);

730 if(
us
 =
FLASH_COMPLETE
)

734 
FLASH
->
CR
 |
CR_PG_S
;

736 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

739 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ProgmTimeout
);

742 
FLASH
->
CR
 &
CR_PG_Ret
;

747 
FLASH
->
CR
 &
CR_PG_Ret
;

751 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

753 if(
us
 =
FLASH_COMPLETE
)

757 
FLASH
->
CR2
 |
CR_PG_S
;

758 
tmp
 = 
Addss
 + 2;

760 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

763 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

766 
FLASH
->
CR2
 &
CR_PG_Ret
;

771 
FLASH
->
CR2
 &
CR_PG_Ret
;

777 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

779 if(
us
 =
FLASH_COMPLETE
)

783 
FLASH
->
CR2
 |
CR_PG_S
;

785 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

787 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

789 if(
us
 =
FLASH_COMPLETE
)

793 
tmp
 = 
Addss
 + 2;

795 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

798 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

801 
FLASH
->
CR2
 &
CR_PG_Ret
;

806 
FLASH
->
CR2
 &
CR_PG_Ret
;

812 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

814 if(
us
 =
FLASH_COMPLETE
)

818 
FLASH
->
CR
 |
CR_PG_S
;

820 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

822 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

824 if(
us
 =
FLASH_COMPLETE
)

828 
tmp
 = 
Addss
 + 2;

830 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

833 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

836 
FLASH
->
CR
 &
CR_PG_Ret
;

841 
FLASH
->
CR
 &
CR_PG_Ret
;

847  
us
;

848 
	}
}

858 
FLASH_Stus
 
	$FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
)

860 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

862 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

864 #ifde
STM32F10X_XL


866 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

868 if(
Addss
 < 
FLASH_BANK1_END_ADDRESS
)

870 if(
us
 =
FLASH_COMPLETE
)

873 
FLASH
->
CR
 |
CR_PG_S
;

875 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

877 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ProgmTimeout
);

880 
FLASH
->
CR
 &
CR_PG_Ret
;

885 if(
us
 =
FLASH_COMPLETE
)

888 
FLASH
->
CR2
 |
CR_PG_S
;

890 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

892 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

895 
FLASH
->
CR2
 &
CR_PG_Ret
;

900 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

902 if(
us
 =
FLASH_COMPLETE
)

905 
FLASH
->
CR
 |
CR_PG_S
;

907 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

909 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

912 
FLASH
->
CR
 &
CR_PG_Ret
;

917  
us
;

918 
	}
}

929 
FLASH_Stus
 
	$FLASH_ProgmOiByDa
(
ut32_t
 
Addss
, 
ut8_t
 
Da
)

931 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

933 
	`as_m
(
	`IS_OB_DATA_ADDRESS
(
Addss
));

934 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

936 if(
us
 =
FLASH_COMPLETE
)

939 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

940 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

942 
FLASH
->
CR
 |
CR_OPTPG_S
;

943 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

946 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

947 if(
us
 !
FLASH_TIMEOUT
)

950 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

954  
us
;

955 
	}
}

975 
FLASH_Stus
 
	$FLASH_EbWrePrei
(
ut32_t
 
FLASH_Pages
)

977 
ut16_t
 
WRP0_Da
 = 0xFFFF, 
WRP1_Da
 = 0xFFFF, 
WRP2_Da
 = 0xFFFF, 
WRP3_Da
 = 0xFFFF;

979 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

982 
	`as_m
(
	`IS_FLASH_WRPROT_PAGE
(
FLASH_Pages
));

984 
FLASH_Pages
 = (
ut32_t
)(~FLASH_Pages);

985 
WRP0_Da
 = (
ut16_t
)(
FLASH_Pages
 & 
WRP0_Mask
);

986 
WRP1_Da
 = (
ut16_t
)((
FLASH_Pages
 & 
WRP1_Mask
) >> 8);

987 
WRP2_Da
 = (
ut16_t
)((
FLASH_Pages
 & 
WRP2_Mask
) >> 16);

988 
WRP3_Da
 = (
ut16_t
)((
FLASH_Pages
 & 
WRP3_Mask
) >> 24);

991 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

993 if(
us
 =
FLASH_COMPLETE
)

996 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

997 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

998 
FLASH
->
CR
 |
CR_OPTPG_S
;

999 if(
WRP0_Da
 != 0xFF)

1001 
OB
->
WRP0
 = 
WRP0_Da
;

1004 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1006 if((
us
 =
FLASH_COMPLETE
&& (
WRP1_Da
 != 0xFF))

1008 
OB
->
WRP1
 = 
WRP1_Da
;

1011 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1013 if((
us
 =
FLASH_COMPLETE
&& (
WRP2_Da
 != 0xFF))

1015 
OB
->
WRP2
 = 
WRP2_Da
;

1018 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1021 if((
us
 =
FLASH_COMPLETE
)&& (
WRP3_Da
 != 0xFF))

1023 
OB
->
WRP3
 = 
WRP3_Da
;

1026 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1029 if(
us
 !
FLASH_TIMEOUT
)

1032 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

1036  
us
;

1037 
	}
}

1049 
FLASH_Stus
 
	$FLASH_RdOutPrei
(
FuniڮS
 
NewS
)

1051 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1053 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1054 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

1055 if(
us
 =
FLASH_COMPLETE
)

1058 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1059 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1060 
FLASH
->
CR
 |
CR_OPTER_S
;

1061 
FLASH
->
CR
 |
CR_STRT_S
;

1063 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

1064 if(
us
 =
FLASH_COMPLETE
)

1067 
FLASH
->
CR
 &
CR_OPTER_Ret
;

1069 
FLASH
->
CR
 |
CR_OPTPG_S
;

1070 if(
NewS
 !
DISABLE
)

1072 
OB
->
RDP
 = 0x00;

1076 
OB
->
RDP
 = 
RDP_Key
;

1079 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

1081 if(
us
 !
FLASH_TIMEOUT
)

1084 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

1089 if(
us
 !
FLASH_TIMEOUT
)

1092 
FLASH
->
CR
 &
CR_OPTER_Ret
;

1097  
us
;

1098 
	}
}

1118 
FLASH_Stus
 
	$FLASH_UrOiByCfig
(
ut16_t
 
OB_IWDG
, ut16_
OB_STOP
, ut16_
OB_STDBY
)

1120 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1123 
	`as_m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1124 
	`as_m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1125 
	`as_m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1128 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1129 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1132 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1134 if(
us
 =
FLASH_COMPLETE
)

1137 
FLASH
->
CR
 |
CR_OPTPG_S
;

1139 
OB
->
USER
 = 
OB_IWDG
 | (
ut16_t
)(
OB_STOP
 | (ut16_t)(
OB_STDBY
 | ((uint16_t)0xF8)));

1142 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1143 if(
us
 !
FLASH_TIMEOUT
)

1146 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

1150  
us
;

1151 
	}
}

1153 #ifde
STM32F10X_XL


1172 
FLASH_Stus
 
	$FLASH_BoCfig
(
ut16_t
 
FLASH_BOOT
)

1174 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1175 
	`as_m
(
	`IS_FLASH_BOOT
(
FLASH_BOOT
));

1177 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1178 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1181 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1183 if(
us
 =
FLASH_COMPLETE
)

1186 
FLASH
->
CR
 |
CR_OPTPG_S
;

1188 if(
FLASH_BOOT
 =
FLASH_BOOT_Bk1
)

1190 
OB
->
USER
 |
OB_USER_BFB2
;

1194 
OB
->
USER
 &(
ut16_t
)(~(ut16_t)(
OB_USER_BFB2
));

1197 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1198 if(
us
 !
FLASH_TIMEOUT
)

1201 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

1205  
us
;

1206 
	}
}

1216 
ut32_t
 
	$FLASH_GUrOiBy
()

1219  (
ut32_t
)(
FLASH
->
OBR
 >> 2);

1220 
	}
}

1228 
ut32_t
 
	$FLASH_GWrePreiOiBy
()

1231  (
ut32_t
)(
FLASH
->
WRPR
);

1232 
	}
}

1240 
FgStus
 
	$FLASH_GRdOutPreiStus
()

1242 
FgStus
 
adoutus
 = 
RESET
;

1243 i((
FLASH
->
OBR
 & 
RDPRT_Mask
!(
ut32_t
)
RESET
)

1245 
adoutus
 = 
SET
;

1249 
adoutus
 = 
RESET
;

1251  
adoutus
;

1252 
	}
}

1260 
FgStus
 
	$FLASH_GPtchBufrStus
()

1262 
FgStus
 
bus
 = 
RESET
;

1264 i((
FLASH
->
ACR
 & 
ACR_PRFTBS_Mask
!(
ut32_t
)
RESET
)

1266 
bus
 = 
SET
;

1270 
bus
 = 
RESET
;

1273  
bus
;

1274 
	}
}

1290 
	$FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
)

1292 #ifde
STM32F10X_XL


1294 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1295 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1297 if((
FLASH_IT
 & 0x80000000) != 0x0)

1299 if(
NewS
 !
DISABLE
)

1302 
FLASH
->
CR2
 |(
FLASH_IT
 & 0x7FFFFFFF);

1307 
FLASH
->
CR2
 &~(
ut32_t
)(
FLASH_IT
 & 0x7FFFFFFF);

1312 if(
NewS
 !
DISABLE
)

1315 
FLASH
->
CR
 |
FLASH_IT
;

1320 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

1325 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1326 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1328 if(
NewS
 !
DISABLE
)

1331 
FLASH
->
CR
 |
FLASH_IT
;

1336 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

1339 
	}
}

1357 
FgStus
 
	$FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
)

1359 
FgStus
 
bus
 = 
RESET
;

1361 #ifde
STM32F10X_XL


1363 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

1364 if(
FLASH_FLAG
 =
FLASH_FLAG_OPTERR
)

1366 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
!(
ut32_t
)
RESET
)

1368 
bus
 = 
SET
;

1372 
bus
 = 
RESET
;

1377 if((
FLASH_FLAG
 & 0x80000000) != 0x0)

1379 if((
FLASH
->
SR2
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1381 
bus
 = 
SET
;

1385 
bus
 = 
RESET
;

1390 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1392 
bus
 = 
SET
;

1396 
bus
 = 
RESET
;

1402 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

1403 if(
FLASH_FLAG
 =
FLASH_FLAG_OPTERR
)

1405 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
!(
ut32_t
)
RESET
)

1407 
bus
 = 
SET
;

1411 
bus
 = 
RESET
;

1416 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1418 
bus
 = 
SET
;

1422 
bus
 = 
RESET
;

1428  
bus
;

1429 
	}
}

1443 
	$FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
)

1445 #ifde
STM32F10X_XL


1447 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

1449 if((
FLASH_FLAG
 & 0x80000000) != 0x0)

1452 
FLASH
->
SR2
 = 
FLASH_FLAG
;

1457 
FLASH
->
SR
 = 
FLASH_FLAG
;

1462 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

1465 
FLASH
->
SR
 = 
FLASH_FLAG
;

1467 
	}
}

1477 
FLASH_Stus
 
	$FLASH_GStus
()

1479 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

1481 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1483 
ashus
 = 
FLASH_BUSY
;

1487 if((
FLASH
->
SR
 & 
FLASH_FLAG_PGERR
) != 0)

1489 
ashus
 = 
FLASH_ERROR_PG
;

1493 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPRTERR
) != 0 )

1495 
ashus
 = 
FLASH_ERROR_WRP
;

1499 
ashus
 = 
FLASH_COMPLETE
;

1504  
ashus
;

1505 
	}
}

1515 
FLASH_Stus
 
	$FLASH_GBk1Stus
()

1517 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

1519 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_BSY
=
FLASH_FLAG_BSY
)

1521 
ashus
 = 
FLASH_BUSY
;

1525 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_PGERR
) != 0)

1527 
ashus
 = 
FLASH_ERROR_PG
;

1531 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_WRPRTERR
) != 0 )

1533 
ashus
 = 
FLASH_ERROR_WRP
;

1537 
ashus
 = 
FLASH_COMPLETE
;

1542  
ashus
;

1543 
	}
}

1545 #ifde
STM32F10X_XL


1553 
FLASH_Stus
 
	$FLASH_GBk2Stus
()

1555 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

1557 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_BSY
 & 0x7FFFFFFF)) == (FLASH_FLAG_BANK2_BSY & 0x7FFFFFFF))

1559 
ashus
 = 
FLASH_BUSY
;

1563 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_PGERR
 & 0x7FFFFFFF)) != 0)

1565 
ashus
 = 
FLASH_ERROR_PG
;

1569 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_WRPRTERR
 & 0x7FFFFFFF)) != 0 )

1571 
ashus
 = 
FLASH_ERROR_WRP
;

1575 
ashus
 = 
FLASH_COMPLETE
;

1580  
ashus
;

1581 
	}
}

1595 
FLASH_Stus
 
	$FLASH_WaFLaOti
(
ut32_t
 
Timeout
)

1597 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1600 
us
 = 
	`FLASH_GBk1Stus
();

1602 (
us
 =
FLASH_BUSY
&& (
Timeout
 != 0x00))

1604 
us
 = 
	`FLASH_GBk1Stus
();

1605 
Timeout
--;

1607 if(
Timeout
 == 0x00 )

1609 
us
 = 
FLASH_TIMEOUT
;

1612  
us
;

1613 
	}
}

1623 
FLASH_Stus
 
	$FLASH_WaFLaBk1Oti
(
ut32_t
 
Timeout
)

1625 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1628 
us
 = 
	`FLASH_GBk1Stus
();

1630 (
us
 =
FLASH_FLAG_BANK1_BSY
&& (
Timeout
 != 0x00))

1632 
us
 = 
	`FLASH_GBk1Stus
();

1633 
Timeout
--;

1635 if(
Timeout
 == 0x00 )

1637 
us
 = 
FLASH_TIMEOUT
;

1640  
us
;

1641 
	}
}

1643 #ifde
STM32F10X_XL


1651 
FLASH_Stus
 
	$FLASH_WaFLaBk2Oti
(
ut32_t
 
Timeout
)

1653 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1656 
us
 = 
	`FLASH_GBk2Stus
();

1658 (
us
 =(
FLASH_FLAG_BANK2_BSY
 & 0x7FFFFFFF)&& (
Timeout
 != 0x00))

1660 
us
 = 
	`FLASH_GBk2Stus
();

1661 
Timeout
--;

1663 if(
Timeout
 == 0x00 )

1665 
us
 = 
FLASH_TIMEOUT
;

1668  
us
;

1669 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST866E~1.C

23 
	~"m32f10x_u.h
"

24 
	~"m32f10x_rcc.h
"

47 
	#CR1_UE_S
 ((
ut16_t
)0x2000

	)

48 
	#CR1_UE_Ret
 ((
ut16_t
)0xDFFF

	)

50 
	#CR1_WAKE_Mask
 ((
ut16_t
)0xF7FF

	)

52 
	#CR1_RWU_S
 ((
ut16_t
)0x0002

	)

53 
	#CR1_RWU_Ret
 ((
ut16_t
)0xFFFD

	)

54 
	#CR1_SBK_S
 ((
ut16_t
)0x0001

	)

55 
	#CR1_CLEAR_Mask
 ((
ut16_t
)0xE9F3

	)

56 
	#CR2_Addss_Mask
 ((
ut16_t
)0xFFF0

	)

58 
	#CR2_LINEN_S
 ((
ut16_t
)0x4000

	)

59 
	#CR2_LINEN_Ret
 ((
ut16_t
)0xBFFF

	)

61 
	#CR2_LBDL_Mask
 ((
ut16_t
)0xFFDF

	)

62 
	#CR2_STOP_CLEAR_Mask
 ((
ut16_t
)0xCFFF

	)

63 
	#CR2_CLOCK_CLEAR_Mask
 ((
ut16_t
)0xF0FF

	)

65 
	#CR3_SCEN_S
 ((
ut16_t
)0x0020

	)

66 
	#CR3_SCEN_Ret
 ((
ut16_t
)0xFFDF

	)

68 
	#CR3_NACK_S
 ((
ut16_t
)0x0010

	)

69 
	#CR3_NACK_Ret
 ((
ut16_t
)0xFFEF

	)

71 
	#CR3_HDSEL_S
 ((
ut16_t
)0x0008

	)

72 
	#CR3_HDSEL_Ret
 ((
ut16_t
)0xFFF7

	)

74 
	#CR3_IRLP_Mask
 ((
ut16_t
)0xFFFB

	)

75 
	#CR3_CLEAR_Mask
 ((
ut16_t
)0xFCFF

	)

77 
	#CR3_IREN_S
 ((
ut16_t
)0x0002

	)

78 
	#CR3_IREN_Ret
 ((
ut16_t
)0xFFFD

	)

79 
	#GTPR_LSB_Mask
 ((
ut16_t
)0x00FF

	)

80 
	#GTPR_MSB_Mask
 ((
ut16_t
)0xFF00

	)

81 
	#IT_Mask
 ((
ut16_t
)0x001F

	)

84 
	#CR1_OVER8_S
 ((
u16
)0x8000

	)

85 
	#CR1_OVER8_Ret
 ((
u16
)0x7FFF

	)

88 
	#CR3_ONEBITE_S
 ((
u16
)0x0800

	)

89 
	#CR3_ONEBITE_Ret
 ((
u16
)0xF7FF

	)

130 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

133 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

135 i(
USARTx
 =
USART1
)

137 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

138 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

140 i(
USARTx
 =
USART2
)

142 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

143 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

145 i(
USARTx
 =
USART3
)

147 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

148 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

150 i(
USARTx
 =
UART4
)

152 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
ENABLE
);

153 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
DISABLE
);

157 i(
USARTx
 =
UART5
)

159 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
ENABLE
);

160 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
DISABLE
);

163 
	}
}

176 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

178 
ut32_t
 
tmeg
 = 0x00, 
bock
 = 0x00;

179 
ut32_t
 
gdivid
 = 0x00;

180 
ut32_t
 
aiڮdivid
 = 0x00;

181 
ut32_t
 
uxba
 = 0;

182 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

184 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

185 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

186 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

187 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

188 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

189 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

190 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

192 i(
USART_InSu
->
USART_HdweFlowCڌ
 !
USART_HdweFlowCڌ_Ne
)

194 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

197 
uxba
 = (
ut32_t
)
USARTx
;

200 
tmeg
 = 
USARTx
->
CR2
;

202 
tmeg
 &
CR2_STOP_CLEAR_Mask
;

205 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_StBs
;

208 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

211 
tmeg
 = 
USARTx
->
CR1
;

213 
tmeg
 &
CR1_CLEAR_Mask
;

218 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

219 
USART_InSu
->
USART_Mode
;

221 
USARTx
->
CR1
 = (
ut16_t
)
tmeg
;

224 
tmeg
 = 
USARTx
->
CR3
;

226 
tmeg
 &
CR3_CLEAR_Mask
;

229 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

231 
USARTx
->
CR3
 = (
ut16_t
)
tmeg
;

235 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

236 i(
uxba
 =
USART1_BASE
)

238 
bock
 = 
RCC_ClocksStus
.
PCLK2_Fqucy
;

242 
bock
 = 
RCC_ClocksStus
.
PCLK1_Fqucy
;

246 i((
USARTx
->
CR1
 & 
CR1_OVER8_S
) != 0)

249 
gdivid
 = ((25 * 
bock
/ (2 * (
USART_InSu
->
USART_BaudRe
)));

254 
gdivid
 = ((25 * 
bock
/ (4 * (
USART_InSu
->
USART_BaudRe
)));

256 
tmeg
 = (
gdivid
 / 100) << 4;

259 
aiڮdivid
 = 
gdivid
 - (100 * (
tmeg
 >> 4));

262 i((
USARTx
->
CR1
 & 
CR1_OVER8_S
) != 0)

264 
tmeg
 |((((
aiڮdivid
 * 8+ 50/ 100)& ((
ut8_t
)0x07);

268 
tmeg
 |((((
aiڮdivid
 * 16+ 50/ 100)& ((
ut8_t
)0x0F);

272 
USARTx
->
BRR
 = (
ut16_t
)
tmeg
;

273 
	}
}

281 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

284 
USART_InSu
->
USART_BaudRe
 = 9600;

285 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

286 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

287 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

288 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

289 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

290 
	}
}

302 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

304 
ut32_t
 
tmeg
 = 0x00;

306 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

307 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

308 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

309 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

310 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

313 
tmeg
 = 
USARTx
->
CR2
;

315 
tmeg
 &
CR2_CLOCK_CLEAR_Mask
;

321 
tmeg
 |(
ut32_t
)
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

322 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
;

324 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

325 
	}
}

333 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

336 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

337 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

338 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

339 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

340 
	}
}

351 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

354 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

355 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

357 i(
NewS
 !
DISABLE
)

360 
USARTx
->
CR1
 |
CR1_UE_S
;

365 
USARTx
->
CR1
 &
CR1_UE_Ret
;

367 
	}
}

388 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
)

390 
ut32_t
 
ug
 = 0x00, 
pos
 = 0x00, 
mask
 = 0x00;

391 
ut32_t
 
uxba
 = 0x00;

393 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

394 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

395 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

397 i(
USART_IT
 =
USART_IT_CTS
)

399 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

402 
uxba
 = (
ut32_t
)
USARTx
;

405 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

408 
pos
 = 
USART_IT
 & 
IT_Mask
;

409 
mask
 = (((
ut32_t
)0x01<< 
pos
);

411 i(
ug
 == 0x01)

413 
uxba
 += 0x0C;

415 i(
ug
 == 0x02)

417 
uxba
 += 0x10;

421 
uxba
 += 0x14;

423 i(
NewS
 !
DISABLE
)

425 *(
__IO
 
ut32_t
*)
uxba
 |
mask
;

429 *(
__IO
 
ut32_t
*)
uxba
 &~
mask
;

431 
	}
}

448 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

451 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

452 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

453 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

454 i(
NewS
 !
DISABLE
)

458 
USARTx
->
CR3
 |
USART_DMAReq
;

464 
USARTx
->
CR3
 &(
ut16_t
)~
USART_DMAReq
;

466 
	}
}

476 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
)

479 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

480 
	`as_m
(
	`IS_USART_ADDRESS
(
USART_Addss
));

483 
USARTx
->
CR2
 &
CR2_Addss_Mask
;

485 
USARTx
->
CR2
 |
USART_Addss
;

486 
	}
}

499 
	$USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
)

502 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

503 
	`as_m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

505 
USARTx
->
CR1
 &
CR1_WAKE_Mask
;

506 
USARTx
->
CR1
 |
USART_WakeUp
;

507 
	}
}

518 
	$USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

521 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

522 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

524 i(
NewS
 !
DISABLE
)

527 
USARTx
->
CR1
 |
CR1_RWU_S
;

532 
USARTx
->
CR1
 &
CR1_RWU_Ret
;

534 
	}
}

547 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
)

550 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

551 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

553 
USARTx
->
CR2
 &
CR2_LBDL_Mask
;

554 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

555 
	}
}

566 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

569 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

570 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

572 i(
NewS
 !
DISABLE
)

575 
USARTx
->
CR2
 |
CR2_LINEN_S
;

580 
USARTx
->
CR2
 &
CR2_LINEN_Ret
;

582 
	}
}

592 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
)

595 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

596 
	`as_m
(
	`IS_USART_DATA
(
Da
));

599 
USARTx
->
DR
 = (
Da
 & (
ut16_t
)0x01FF);

600 
	}
}

609 
ut16_t
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

612 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

615  (
ut16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

616 
	}
}

625 
	$USART_SdBak
(
USART_TyDef
* 
USARTx
)

628 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

631 
USARTx
->
CR1
 |
CR1_SBK_S
;

632 
	}
}

641 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
)

644 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

647 
USARTx
->
GTPR
 &
GTPR_LSB_Mask
;

649 
USARTx
->
GTPR
 |(
ut16_t
)((ut16_t)
USART_GudTime
 << 0x08);

650 
	}
}

661 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
)

664 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

667 
USARTx
->
GTPR
 &
GTPR_MSB_Mask
;

669 
USARTx
->
GTPR
 |
USART_Psr
;

670 
	}
}

680 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

683 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

684 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

685 i(
NewS
 !
DISABLE
)

688 
USARTx
->
CR3
 |
CR3_SCEN_S
;

693 
USARTx
->
CR3
 &
CR3_SCEN_Ret
;

695 
	}
}

705 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

708 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

709 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

710 i(
NewS
 !
DISABLE
)

713 
USARTx
->
CR3
 |
CR3_NACK_S
;

718 
USARTx
->
CR3
 &
CR3_NACK_Ret
;

720 
	}
}

731 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

734 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

735 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

737 i(
NewS
 !
DISABLE
)

740 
USARTx
->
CR3
 |
CR3_HDSEL_S
;

745 
USARTx
->
CR3
 &
CR3_HDSEL_Ret
;

747 
	}
}

762 
	$USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

765 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

766 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

768 i(
NewS
 !
DISABLE
)

771 
USARTx
->
CR1
 |
CR1_OVER8_S
;

776 
USARTx
->
CR1
 &
CR1_OVER8_Ret
;

778 
	}
}

789 
	$USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

792 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

793 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

795 i(
NewS
 !
DISABLE
)

798 
USARTx
->
CR3
 |
CR3_ONEBITE_S
;

803 
USARTx
->
CR3
 &
CR3_ONEBITE_Ret
;

805 
	}
}

818 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
)

821 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

822 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

824 
USARTx
->
CR3
 &
CR3_IRLP_Mask
;

825 
USARTx
->
CR3
 |
USART_IrDAMode
;

826 
	}
}

837 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

840 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

841 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

843 i(
NewS
 !
DISABLE
)

846 
USARTx
->
CR3
 |
CR3_IREN_S
;

851 
USARTx
->
CR3
 &
CR3_IREN_Ret
;

853 
	}
}

874 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

876 
FgStus
 
bus
 = 
RESET
;

878 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

879 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

881 i(
USART_FLAG
 =
USART_FLAG_CTS
)

883 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

886 i((
USARTx
->
SR
 & 
USART_FLAG
!(
ut16_t
)
RESET
)

888 
bus
 = 
SET
;

892 
bus
 = 
RESET
;

894  
bus
;

895 
	}
}

923 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

926 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

927 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

929 i((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

931 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

934 
USARTx
->
SR
 = (
ut16_t
)~
USART_FLAG
;

935 
	}
}

956 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

958 
ut32_t
 
bpos
 = 0x00, 
mask
 = 0x00, 
ug
 = 0x00;

959 
ITStus
 
bus
 = 
RESET
;

961 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

962 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

964 i(
USART_IT
 =
USART_IT_CTS
)

966 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

970 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

972 
mask
 = 
USART_IT
 & 
IT_Mask
;

973 
mask
 = (
ut32_t
)0x01 << itmask;

975 i(
ug
 == 0x01)

977 
mask
 &
USARTx
->
CR1
;

979 i(
ug
 == 0x02)

981 
mask
 &
USARTx
->
CR2
;

985 
mask
 &
USARTx
->
CR3
;

988 
bpos
 = 
USART_IT
 >> 0x08;

989 
bpos
 = (
ut32_t
)0x01 << bitpos;

990 
bpos
 &
USARTx
->
SR
;

991 i((
mask
 !(
ut16_t
)
RESET
)&&(
bpos
 != (uint16_t)RESET))

993 
bus
 = 
SET
;

997 
bus
 = 
RESET
;

1000  
bus
;

1001 
	}
}

1030 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1032 
ut16_t
 
bpos
 = 0x00, 
mask
 = 0x00;

1034 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1035 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1037 i(
USART_IT
 =
USART_IT_CTS
)

1039 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1042 
bpos
 = 
USART_IT
 >> 0x08;

1043 
mask
 = ((
ut16_t
)0x01 << (ut16_t)
bpos
);

1044 
USARTx
->
SR
 = (
ut16_t
)~
mask
;

1045 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST92BF~1.C

23 
	~"m32f10x_sdio.h
"

24 
	~"m32f10x_rcc.h
"

40 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

45 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

46 
	#CLKEN_BNumb
 0x08

	)

47 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32+ (
CLKEN_BNumb
 * 4))

	)

52 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

53 
	#SDIOSUSPEND_BNumb
 0x0B

	)

54 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
SDIOSUSPEND_BNumb
 * 4))

	)

57 
	#ENCMDCOMPL_BNumb
 0x0C

	)

58 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ENCMDCOMPL_BNumb
 * 4))

	)

61 
	#NIEN_BNumb
 0x0D

	)

62 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
NIEN_BNumb
 * 4))

	)

65 
	#ATACMD_BNumb
 0x0E

	)

66 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ATACMD_BNumb
 * 4))

	)

71 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

72 
	#DMAEN_BNumb
 0x03

	)

73 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
DMAEN_BNumb
 * 4))

	)

76 
	#RWSTART_BNumb
 0x08

	)

77 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTART_BNumb
 * 4))

	)

80 
	#RWSTOP_BNumb
 0x09

	)

81 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTOP_BNumb
 * 4))

	)

84 
	#RWMOD_BNumb
 0x0A

	)

85 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWMOD_BNumb
 * 4))

	)

88 
	#SDIOEN_BNumb
 0x0B

	)

89 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
SDIOEN_BNumb
 * 4))

	)

96 
	#CLKCR_CLEAR_MASK
 ((
ut32_t
)0xFFFF8100)

	)

101 
	#PWR_PWRCTRL_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

106 
	#DCTRL_CLEAR_MASK
 ((
ut32_t
)0xFFFFFF08)

	)

111 
	#CMD_CLEAR_MASK
 ((
ut32_t
)0xFFFFF800)

	)

114 
	#SDIO_RESP_ADDR
 ((
ut32_t
)(
SDIO_BASE
 + 0x14))

	)

161 
	$SDIO_DeIn
()

163 
SDIO
->
POWER
 = 0x00000000;

164 
SDIO
->
CLKCR
 = 0x00000000;

165 
SDIO
->
ARG
 = 0x00000000;

166 
SDIO
->
CMD
 = 0x00000000;

167 
SDIO
->
DTIMER
 = 0x00000000;

168 
SDIO
->
DLEN
 = 0x00000000;

169 
SDIO
->
DCTRL
 = 0x00000000;

170 
SDIO
->
ICR
 = 0x00C007FF;

171 
SDIO
->
MASK
 = 0x00000000;

172 
	}
}

181 
	$SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
)

183 
ut32_t
 
tmeg
 = 0;

186 
	`as_m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InSu
->
SDIO_ClockEdge
));

187 
	`as_m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InSu
->
SDIO_ClockByss
));

188 
	`as_m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InSu
->
SDIO_ClockPowSave
));

189 
	`as_m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InSu
->
SDIO_BusWide
));

190 
	`as_m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InSu
->
SDIO_HdweFlowCڌ
));

194 
tmeg
 = 
SDIO
->
CLKCR
;

197 
tmeg
 &
CLKCR_CLEAR_MASK
;

205 
tmeg
 |(
SDIO_InSu
->
SDIO_ClockDiv
 | SDIO_InSu->
SDIO_ClockPowSave
 |

206 
SDIO_InSu
->
SDIO_ClockByss
 | SDIO_InSu->
SDIO_BusWide
 |

207 
SDIO_InSu
->
SDIO_ClockEdge
 | SDIO_InSu->
SDIO_HdweFlowCڌ
);

210 
SDIO
->
CLKCR
 = 
tmeg
;

211 
	}
}

219 
	$SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
)

222 
SDIO_InSu
->
SDIO_ClockDiv
 = 0x00;

223 
SDIO_InSu
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risg
;

224 
SDIO_InSu
->
SDIO_ClockByss
 = 
SDIO_ClockByss_Dib
;

225 
SDIO_InSu
->
SDIO_ClockPowSave
 = 
SDIO_ClockPowSave_Dib
;

226 
SDIO_InSu
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

227 
SDIO_InSu
->
SDIO_HdweFlowCڌ
 = 
SDIO_HdweFlowCڌ_Dib
;

228 
	}
}

235 
	$SDIO_ClockCmd
(
FuniڮS
 
NewS
)

238 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

240 *(
__IO
 
ut32_t
 *
CLKCR_CLKEN_BB
 = (ut32_t)
NewS
;

241 
	}
}

251 
	$SDIO_SPowS
(
ut32_t
 
SDIO_PowS
)

254 
	`as_m
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowS
));

256 
SDIO
->
POWER
 &
PWR_PWRCTRL_MASK
;

257 
SDIO
->
POWER
 |
SDIO_PowS
;

258 
	}
}

269 
ut32_t
 
	$SDIO_GPowS
()

271  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

272 
	}
}

307 
	$SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
)

310 
	`as_m
(
	`IS_SDIO_IT
(
SDIO_IT
));

311 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

313 i(
NewS
 !
DISABLE
)

316 
SDIO
->
MASK
 |
SDIO_IT
;

321 
SDIO
->
MASK
 &~
SDIO_IT
;

323 
	}
}

331 
	$SDIO_DMACmd
(
FuniڮS
 
NewS
)

334 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

336 *(
__IO
 
ut32_t
 *
DCTRL_DMAEN_BB
 = (ut32_t)
NewS
;

337 
	}
}

346 
	$SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
)

348 
ut32_t
 
tmeg
 = 0;

351 
	`as_m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInSu
->
SDIO_CmdIndex
));

352 
	`as_m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInSu
->
SDIO_Reڣ
));

353 
	`as_m
(
	`IS_SDIO_WAIT
(
SDIO_CmdInSu
->
SDIO_Wa
));

354 
	`as_m
(
	`IS_SDIO_CPSM
(
SDIO_CmdInSu
->
SDIO_CPSM
));

358 
SDIO
->
ARG
 = 
SDIO_CmdInSu
->
SDIO_Argumt
;

362 
tmeg
 = 
SDIO
->
CMD
;

364 
tmeg
 &
CMD_CLEAR_MASK
;

369 
tmeg
 |(
ut32_t
)
SDIO_CmdInSu
->
SDIO_CmdIndex
 | SDIO_CmdInSu->
SDIO_Reڣ


370 | 
SDIO_CmdInSu
->
SDIO_Wa
 | SDIO_CmdInSu->
SDIO_CPSM
;

373 
SDIO
->
CMD
 = 
tmeg
;

374 
	}
}

382 
	$SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
)

385 
SDIO_CmdInSu
->
SDIO_Argumt
 = 0x00;

386 
SDIO_CmdInSu
->
SDIO_CmdIndex
 = 0x00;

387 
SDIO_CmdInSu
->
SDIO_Reڣ
 = 
SDIO_Reڣ_No
;

388 
SDIO_CmdInSu
->
SDIO_Wa
 = 
SDIO_Wa_No
;

389 
SDIO_CmdInSu
->
SDIO_CPSM
 = 
SDIO_CPSM_Dib
;

390 
	}
}

397 
ut8_t
 
	$SDIO_GCommdReڣ
()

399  (
ut8_t
)(
SDIO
->
RESPCMD
);

400 
	}
}

412 
ut32_t
 
	$SDIO_GReڣ
(
ut32_t
 
SDIO_RESP
)

414 
__IO
 
ut32_t
 
tmp
 = 0;

417 
	`as_m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

419 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

421  (*(
__IO
 
ut32_t
 *
tmp
);

422 
	}
}

431 
	$SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

433 
ut32_t
 
tmeg
 = 0;

436 
	`as_m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_DaInSu
->
SDIO_DaLgth
));

437 
	`as_m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_DaInSu
->
SDIO_DaBlockSize
));

438 
	`as_m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_DaInSu
->
SDIO_TnsrD
));

439 
	`as_m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_DaInSu
->
SDIO_TnsrMode
));

440 
	`as_m
(
	`IS_SDIO_DPSM
(
SDIO_DaInSu
->
SDIO_DPSM
));

444 
SDIO
->
DTIMER
 = 
SDIO_DaInSu
->
SDIO_DaTimeOut
;

448 
SDIO
->
DLEN
 = 
SDIO_DaInSu
->
SDIO_DaLgth
;

452 
tmeg
 = 
SDIO
->
DCTRL
;

454 
tmeg
 &
DCTRL_CLEAR_MASK
;

459 
tmeg
 |(
ut32_t
)
SDIO_DaInSu
->
SDIO_DaBlockSize
 | SDIO_DaInSu->
SDIO_TnsrD


460 | 
SDIO_DaInSu
->
SDIO_TnsrMode
 | SDIO_DaInSu->
SDIO_DPSM
;

463 
SDIO
->
DCTRL
 = 
tmeg
;

464 
	}
}

472 
	$SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

475 
SDIO_DaInSu
->
SDIO_DaTimeOut
 = 0xFFFFFFFF;

476 
SDIO_DaInSu
->
SDIO_DaLgth
 = 0x00;

477 
SDIO_DaInSu
->
SDIO_DaBlockSize
 = 
SDIO_DaBlockSize_1b
;

478 
SDIO_DaInSu
->
SDIO_TnsrD
 = 
SDIO_TnsrD_ToCd
;

479 
SDIO_DaInSu
->
SDIO_TnsrMode
 = 
SDIO_TnsrMode_Block
;

480 
SDIO_DaInSu
->
SDIO_DPSM
 = 
SDIO_DPSM_Dib
;

481 
	}
}

488 
ut32_t
 
	$SDIO_GDaCou
()

490  
SDIO
->
DCOUNT
;

491 
	}
}

498 
ut32_t
 
	$SDIO_RdDa
()

500  
SDIO
->
FIFO
;

501 
	}
}

508 
	$SDIO_WreDa
(
ut32_t
 
Da
)

510 
SDIO
->
FIFO
 = 
Da
;

511 
	}
}

518 
ut32_t
 
	$SDIO_GFIFOCou
()

520  
SDIO
->
FIFOCNT
;

521 
	}
}

529 
	$SDIO_SSDIORdWa
(
FuniڮS
 
NewS
)

532 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

534 *(
__IO
 
ut32_t
 *
DCTRL_RWSTART_BB
 = (ut32_t
NewS
;

535 
	}
}

543 
	$SDIO_StSDIORdWa
(
FuniڮS
 
NewS
)

546 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

548 *(
__IO
 
ut32_t
 *
DCTRL_RWSTOP_BB
 = (ut32_t
NewS
;

549 
	}
}

559 
	$SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
)

562 
	`as_m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RdWaMode
));

564 *(
__IO
 
ut32_t
 *
DCTRL_RWMOD_BB
 = 
SDIO_RdWaMode
;

565 
	}
}

573 
	$SDIO_SSDIOOti
(
FuniڮS
 
NewS
)

576 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

578 *(
__IO
 
ut32_t
 *
DCTRL_SDIOEN_BB
 = (ut32_t)
NewS
;

579 
	}
}

587 
	$SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
)

590 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

592 *(
__IO
 
ut32_t
 *
CMD_SDIOSUSPEND_BB
 = (ut32_t)
NewS
;

593 
	}
}

601 
	$SDIO_CommdComiCmd
(
FuniڮS
 
NewS
)

604 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

606 *(
__IO
 
ut32_t
 *
CMD_ENCMDCOMPL_BB
 = (ut32_t)
NewS
;

607 
	}
}

614 
	$SDIO_CEATAITCmd
(
FuniڮS
 
NewS
)

617 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

619 *(
__IO
 
ut32_t
 *
CMD_NIEN_BB
 = (ut32_t)((~((ut32_t)
NewS
)) & ((uint32_t)0x1));

620 
	}
}

627 
	$SDIO_SdCEATACmd
(
FuniڮS
 
NewS
)

630 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

632 *(
__IO
 
ut32_t
 *
CMD_ATACMD_BB
 = (ut32_t)
NewS
;

633 
	}
}

666 
FgStus
 
	$SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
)

668 
FgStus
 
bus
 = 
RESET
;

671 
	`as_m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

673 i((
SDIO
->
STA
 & 
SDIO_FLAG
!(
ut32_t
)
RESET
)

675 
bus
 = 
SET
;

679 
bus
 = 
RESET
;

681  
bus
;

682 
	}
}

704 
	$SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
)

707 
	`as_m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

709 
SDIO
->
ICR
 = 
SDIO_FLAG
;

710 
	}
}

743 
ITStus
 
	$SDIO_GITStus
(
ut32_t
 
SDIO_IT
)

745 
ITStus
 
bus
 = 
RESET
;

748 
	`as_m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

749 i((
SDIO
->
STA
 & 
SDIO_IT
!(
ut32_t
)
RESET
)

751 
bus
 = 
SET
;

755 
bus
 = 
RESET
;

757  
bus
;

758 
	}
}

779 
	$SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
)

782 
	`as_m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

784 
SDIO
->
ICR
 = 
SDIO_IT
;

785 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STA2D5~1.C

23 
	~"m32f10x_exti.h
"

46 
	#EXTI_LINENONE
 ((
ut32_t
)0x00000

	)

85 
	$EXTI_DeIn
()

87 
EXTI
->
IMR
 = 0x00000000;

88 
EXTI
->
EMR
 = 0x00000000;

89 
EXTI
->
RTSR
 = 0x00000000;

90 
EXTI
->
FTSR
 = 0x00000000;

91 
EXTI
->
PR
 = 0x000FFFFF;

92 
	}
}

101 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

103 
ut32_t
 
tmp
 = 0;

106 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

107 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

108 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_InSu
->
EXTI_Le
));

109 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

111 
tmp
 = (
ut32_t
)
EXTI_BASE
;

113 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

116 
EXTI
->
IMR
 &~
EXTI_InSu
->
EXTI_Le
;

117 
EXTI
->
EMR
 &~
EXTI_InSu
->
EXTI_Le
;

119 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

121 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

124 
EXTI
->
RTSR
 &~
EXTI_InSu
->
EXTI_Le
;

125 
EXTI
->
FTSR
 &~
EXTI_InSu
->
EXTI_Le
;

128 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

131 
EXTI
->
RTSR
 |
EXTI_InSu
->
EXTI_Le
;

132 
EXTI
->
FTSR
 |
EXTI_InSu
->
EXTI_Le
;

136 
tmp
 = (
ut32_t
)
EXTI_BASE
;

137 
tmp
 +
EXTI_InSu
->
EXTI_Trigg
;

139 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

144 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

147 *(
__IO
 
ut32_t
 *
tmp
 &~
EXTI_InSu
->
EXTI_Le
;

149 
	}
}

157 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

159 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LINENONE
;

160 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

161 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

162 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

163 
	}
}

171 
	$EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
)

174 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

176 
EXTI
->
SWIER
 |
EXTI_Le
;

177 
	}
}

186 
FgStus
 
	$EXTI_GFgStus
(
ut32_t
 
EXTI_Le
)

188 
FgStus
 
bus
 = 
RESET
;

190 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

192 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

194 
bus
 = 
SET
;

198 
bus
 = 
RESET
;

200  
bus
;

201 
	}
}

209 
	$EXTI_CˬFg
(
ut32_t
 
EXTI_Le
)

212 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

214 
EXTI
->
PR
 = 
EXTI_Le
;

215 
	}
}

224 
ITStus
 
	$EXTI_GITStus
(
ut32_t
 
EXTI_Le
)

226 
ITStus
 
bus
 = 
RESET
;

227 
ut32_t
 
abˡus
 = 0;

229 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

231 
abˡus
 = 
EXTI
->
IMR
 & 
EXTI_Le
;

232 i(((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

234 
bus
 = 
SET
;

238 
bus
 = 
RESET
;

240  
bus
;

241 
	}
}

249 
	$EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
)

252 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

254 
EXTI
->
PR
 = 
EXTI_Le
;

255 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STB65C~1.C

23 
	~"m32f10x_dma.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#DMA1_Chl1_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

49 
	#DMA1_Chl2_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

50 
	#DMA1_Chl3_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

51 
	#DMA1_Chl4_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

52 
	#DMA1_Chl5_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

53 
	#DMA1_Chl6_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF6
 | 
DMA_ISR_TCIF6
 | 
DMA_ISR_HTIF6
 | 
DMA_ISR_TEIF6
))

	)

54 
	#DMA1_Chl7_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF7
 | 
DMA_ISR_TCIF7
 | 
DMA_ISR_HTIF7
 | 
DMA_ISR_TEIF7
))

	)

57 
	#DMA2_Chl1_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

58 
	#DMA2_Chl2_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

59 
	#DMA2_Chl3_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

60 
	#DMA2_Chl4_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

61 
	#DMA2_Chl5_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

64 
	#FLAG_Mask
 ((
ut32_t
)0x10000000)

	)

67 
	#CCR_CLEAR_Mask
 ((
ut32_t
)0xFFFF800F)

	)

108 
	$DMA_DeIn
(
DMA_Chl_TyDef
* 
DMAy_Chlx
)

111 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

114 
DMAy_Chlx
->
CCR
 &(
ut16_t
)(~
DMA_CCR1_EN
);

117 
DMAy_Chlx
->
CCR
 = 0;

120 
DMAy_Chlx
->
CNDTR
 = 0;

123 
DMAy_Chlx
->
CPAR
 = 0;

126 
DMAy_Chlx
->
CMAR
 = 0;

128 i(
DMAy_Chlx
 =
DMA1_Chl1
)

131 
DMA1
->
IFCR
 |
DMA1_Chl1_IT_Mask
;

133 i(
DMAy_Chlx
 =
DMA1_Chl2
)

136 
DMA1
->
IFCR
 |
DMA1_Chl2_IT_Mask
;

138 i(
DMAy_Chlx
 =
DMA1_Chl3
)

141 
DMA1
->
IFCR
 |
DMA1_Chl3_IT_Mask
;

143 i(
DMAy_Chlx
 =
DMA1_Chl4
)

146 
DMA1
->
IFCR
 |
DMA1_Chl4_IT_Mask
;

148 i(
DMAy_Chlx
 =
DMA1_Chl5
)

151 
DMA1
->
IFCR
 |
DMA1_Chl5_IT_Mask
;

153 i(
DMAy_Chlx
 =
DMA1_Chl6
)

156 
DMA1
->
IFCR
 |
DMA1_Chl6_IT_Mask
;

158 i(
DMAy_Chlx
 =
DMA1_Chl7
)

161 
DMA1
->
IFCR
 |
DMA1_Chl7_IT_Mask
;

163 i(
DMAy_Chlx
 =
DMA2_Chl1
)

166 
DMA2
->
IFCR
 |
DMA2_Chl1_IT_Mask
;

168 i(
DMAy_Chlx
 =
DMA2_Chl2
)

171 
DMA2
->
IFCR
 |
DMA2_Chl2_IT_Mask
;

173 i(
DMAy_Chlx
 =
DMA2_Chl3
)

176 
DMA2
->
IFCR
 |
DMA2_Chl3_IT_Mask
;

178 i(
DMAy_Chlx
 =
DMA2_Chl4
)

181 
DMA2
->
IFCR
 |
DMA2_Chl4_IT_Mask
;

185 i(
DMAy_Chlx
 =
DMA2_Chl5
)

188 
DMA2
->
IFCR
 |
DMA2_Chl5_IT_Mask
;

191 
	}
}

202 
	$DMA_In
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
DMA_InTyDef
* 
DMA_InSu
)

204 
ut32_t
 
tmeg
 = 0;

207 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

208 
	`as_m
(
	`IS_DMA_DIR
(
DMA_InSu
->
DMA_DIR
));

209 
	`as_m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InSu
->
DMA_BufrSize
));

210 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

211 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

212 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

213 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

214 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

215 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

216 
	`as_m
(
	`IS_DMA_M2M_STATE
(
DMA_InSu
->
DMA_M2M
));

220 
tmeg
 = 
DMAy_Chlx
->
CCR
;

222 
tmeg
 &
CCR_CLEAR_Mask
;

232 
tmeg
 |
DMA_InSu
->
DMA_DIR
 | DMA_InSu->
DMA_Mode
 |

233 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

234 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

235 
DMA_InSu
->
DMA_Priܙy
 | DMA_InSu->
DMA_M2M
;

238 
DMAy_Chlx
->
CCR
 = 
tmeg
;

242 
DMAy_Chlx
->
CNDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

246 
DMAy_Chlx
->
CPAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

250 
DMAy_Chlx
->
CMAR
 = 
DMA_InSu
->
DMA_MemyBaAddr
;

251 
	}
}

259 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

263 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

265 
DMA_InSu
->
DMA_MemyBaAddr
 = 0;

267 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhSRC
;

269 
DMA_InSu
->
DMA_BufrSize
 = 0;

271 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

273 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

275 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

277 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

279 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

281 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

283 
DMA_InSu
->
DMA_M2M
 = 
DMA_M2M_Dib
;

284 
	}
}

294 
	$DMA_Cmd
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
FuniڮS
 
NewS
)

297 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

298 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

300 i(
NewS
 !
DISABLE
)

303 
DMAy_Chlx
->
CCR
 |
DMA_CCR1_EN
;

308 
DMAy_Chlx
->
CCR
 &(
ut16_t
)(~
DMA_CCR1_EN
);

310 
	}
}

326 
	$DMA_ITCfig
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
)

329 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

330 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

331 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

332 i(
NewS
 !
DISABLE
)

335 
DMAy_Chlx
->
CCR
 |
DMA_IT
;

340 
DMAy_Chlx
->
CCR
 &~
DMA_IT
;

342 
	}
}

353 
	$DMA_SCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut16_t
 
DaNumb
)

356 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

360 
DMAy_Chlx
->
CNDTR
 = 
DaNumb
;

361 
	}
}

371 
ut16_t
 
	$DMA_GCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
)

374 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

376  ((
ut16_t
)(
DMAy_Chlx
->
CNDTR
));

377 
	}
}

433 
FgStus
 
	$DMA_GFgStus
(
ut32_t
 
DMAy_FLAG
)

435 
FgStus
 
bus
 = 
RESET
;

436 
ut32_t
 
tmeg
 = 0;

439 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMAy_FLAG
));

442 i((
DMAy_FLAG
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

445 
tmeg
 = 
DMA2
->
ISR
 ;

450 
tmeg
 = 
DMA1
->
ISR
 ;

454 i((
tmeg
 & 
DMAy_FLAG
!(
ut32_t
)
RESET
)

457 
bus
 = 
SET
;

462 
bus
 = 
RESET
;

466  
bus
;

467 
	}
}

523 
	$DMA_CˬFg
(
ut32_t
 
DMAy_FLAG
)

526 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMAy_FLAG
));

529 i((
DMAy_FLAG
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

532 
DMA2
->
IFCR
 = 
DMAy_FLAG
;

537 
DMA1
->
IFCR
 = 
DMAy_FLAG
;

539 
	}
}

595 
ITStus
 
	$DMA_GITStus
(
ut32_t
 
DMAy_IT
)

597 
ITStus
 
bus
 = 
RESET
;

598 
ut32_t
 
tmeg
 = 0;

601 
	`as_m
(
	`IS_DMA_GET_IT
(
DMAy_IT
));

604 i((
DMAy_IT
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

607 
tmeg
 = 
DMA2
->
ISR
;

612 
tmeg
 = 
DMA1
->
ISR
;

616 i((
tmeg
 & 
DMAy_IT
!(
ut32_t
)
RESET
)

619 
bus
 = 
SET
;

624 
bus
 = 
RESET
;

627  
bus
;

628 
	}
}

684 
	$DMA_CˬITPdgB
(
ut32_t
 
DMAy_IT
)

687 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMAy_IT
));

690 i((
DMAy_IT
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

693 
DMA2
->
IFCR
 = 
DMAy_IT
;

698 
DMA1
->
IFCR
 = 
DMAy_IT
;

700 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STC0DE~1.C

23 
	~"m32f10x_i2c.h
"

24 
	~"m32f10x_rcc.h
"

49 
	#CR1_PE_S
 ((
ut16_t
)0x0001)

	)

50 
	#CR1_PE_Ret
 ((
ut16_t
)0xFFFE)

	)

53 
	#CR1_START_S
 ((
ut16_t
)0x0100)

	)

54 
	#CR1_START_Ret
 ((
ut16_t
)0xFEFF)

	)

57 
	#CR1_STOP_S
 ((
ut16_t
)0x0200)

	)

58 
	#CR1_STOP_Ret
 ((
ut16_t
)0xFDFF)

	)

61 
	#CR1_ACK_S
 ((
ut16_t
)0x0400)

	)

62 
	#CR1_ACK_Ret
 ((
ut16_t
)0xFBFF)

	)

65 
	#CR1_ENGC_S
 ((
ut16_t
)0x0040)

	)

66 
	#CR1_ENGC_Ret
 ((
ut16_t
)0xFFBF)

	)

69 
	#CR1_SWRST_S
 ((
ut16_t
)0x8000)

	)

70 
	#CR1_SWRST_Ret
 ((
ut16_t
)0x7FFF)

	)

73 
	#CR1_PEC_S
 ((
ut16_t
)0x1000)

	)

74 
	#CR1_PEC_Ret
 ((
ut16_t
)0xEFFF)

	)

77 
	#CR1_ENPEC_S
 ((
ut16_t
)0x0020)

	)

78 
	#CR1_ENPEC_Ret
 ((
ut16_t
)0xFFDF)

	)

81 
	#CR1_ENARP_S
 ((
ut16_t
)0x0010)

	)

82 
	#CR1_ENARP_Ret
 ((
ut16_t
)0xFFEF)

	)

85 
	#CR1_NOSTRETCH_S
 ((
ut16_t
)0x0080)

	)

86 
	#CR1_NOSTRETCH_Ret
 ((
ut16_t
)0xFF7F)

	)

89 
	#CR1_CLEAR_Mask
 ((
ut16_t
)0xFBF5)

	)

92 
	#CR2_DMAEN_S
 ((
ut16_t
)0x0800)

	)

93 
	#CR2_DMAEN_Ret
 ((
ut16_t
)0xF7FF)

	)

96 
	#CR2_LAST_S
 ((
ut16_t
)0x1000)

	)

97 
	#CR2_LAST_Ret
 ((
ut16_t
)0xEFFF)

	)

100 
	#CR2_FREQ_Ret
 ((
ut16_t
)0xFFC0)

	)

103 
	#OAR1_ADD0_S
 ((
ut16_t
)0x0001)

	)

104 
	#OAR1_ADD0_Ret
 ((
ut16_t
)0xFFFE)

	)

107 
	#OAR2_ENDUAL_S
 ((
ut16_t
)0x0001)

	)

108 
	#OAR2_ENDUAL_Ret
 ((
ut16_t
)0xFFFE)

	)

111 
	#OAR2_ADD2_Ret
 ((
ut16_t
)0xFF01)

	)

114 
	#CCR_FS_S
 ((
ut16_t
)0x8000)

	)

117 
	#CCR_CCR_S
 ((
ut16_t
)0x0FFF)

	)

120 
	#FLAG_Mask
 ((
ut32_t
)0x00FFFFFF)

	)

123 
	#ITEN_Mask
 ((
ut32_t
)0x07000000)

	)

162 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

165 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

167 i(
I2Cx
 =
I2C1
)

170 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

172 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

177 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

179 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

181 
	}
}

191 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

193 
ut16_t
 
tmeg
 = 0, 
eqnge
 = 0;

194 
ut16_t
 
su
 = 0x04;

195 
ut32_t
 
pk1
 = 8000000;

196 
RCC_ClocksTyDef
 
rcc_ocks
;

198 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

199 
	`as_m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InSu
->
I2C_ClockSed
));

200 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

201 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InSu
->
I2C_DutyCye
));

202 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

203 
	`as_m
(
	`IS_I2C_ACK_STATE
(
I2C_InSu
->
I2C_Ack
));

204 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

208 
tmeg
 = 
I2Cx
->
CR2
;

210 
tmeg
 &
CR2_FREQ_Ret
;

212 
	`RCC_GClocksFq
(&
rcc_ocks
);

213 
pk1
 = 
rcc_ocks
.
PCLK1_Fqucy
;

215 
eqnge
 = (
ut16_t
)(
pk1
 / 1000000);

216 
tmeg
 |
eqnge
;

218 
I2Cx
->
CR2
 = 
tmeg
;

222 
I2Cx
->
CR1
 &
CR1_PE_Ret
;

225 
tmeg
 = 0;

228 i(
I2C_InSu
->
I2C_ClockSed
 <= 100000)

231 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 << 1));

233 i(
su
 < 0x04)

236 
su
 = 0x04;

239 
tmeg
 |
su
;

241 
I2Cx
->
TRISE
 = 
eqnge
 + 1;

246 i(
I2C_InSu
->
I2C_DutyCye
 =
I2C_DutyCye_2
)

249 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 3));

254 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 25));

256 
su
 |
I2C_DutyCye_16_9
;

260 i((
su
 & 
CCR_CCR_S
) == 0)

263 
su
 |(
ut16_t
)0x0001;

266 
tmeg
 |(
ut16_t
)(
su
 | 
CCR_FS_S
);

268 
I2Cx
->
TRISE
 = (
ut16_t
)(((
eqnge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

272 
I2Cx
->
CCR
 = 
tmeg
;

274 
I2Cx
->
CR1
 |
CR1_PE_S
;

278 
tmeg
 = 
I2Cx
->
CR1
;

280 
tmeg
 &
CR1_CLEAR_Mask
;

284 
tmeg
 |(
ut16_t
)((
ut32_t
)
I2C_InSu
->
I2C_Mode
 | I2C_InSu->
I2C_Ack
);

286 
I2Cx
->
CR1
 = 
tmeg
;

290 
I2Cx
->
OAR1
 = (
I2C_InSu
->
I2C_AcknowdgedAddss
 | I2C_InSu->
I2C_OwnAddss1
);

291 
	}
}

298 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

302 
I2C_InSu
->
I2C_ClockSed
 = 5000;

304 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

306 
I2C_InSu
->
I2C_DutyCye
 = 
I2C_DutyCye_2
;

308 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

310 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

312 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

313 
	}
}

322 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

325 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

326 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

327 i(
NewS
 !
DISABLE
)

330 
I2Cx
->
CR1
 |
CR1_PE_S
;

335 
I2Cx
->
CR1
 &
CR1_PE_Ret
;

337 
	}
}

346 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

349 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

350 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

351 i(
NewS
 !
DISABLE
)

354 
I2Cx
->
CR2
 |
CR2_DMAEN_S
;

359 
I2Cx
->
CR2
 &
CR2_DMAEN_Ret
;

361 
	}
}

370 
	$I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

373 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

374 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

375 i(
NewS
 !
DISABLE
)

378 
I2Cx
->
CR2
 |
CR2_LAST_S
;

383 
I2Cx
->
CR2
 &
CR2_LAST_Ret
;

385 
	}
}

394 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

397 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

398 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

399 i(
NewS
 !
DISABLE
)

402 
I2Cx
->
CR1
 |
CR1_START_S
;

407 
I2Cx
->
CR1
 &
CR1_START_Ret
;

409 
	}
}

418 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

421 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

422 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

423 i(
NewS
 !
DISABLE
)

426 
I2Cx
->
CR1
 |
CR1_STOP_S
;

431 
I2Cx
->
CR1
 &
CR1_STOP_Ret
;

433 
	}
}

442 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

445 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

446 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

447 i(
NewS
 !
DISABLE
)

450 
I2Cx
->
CR1
 |
CR1_ACK_S
;

455 
I2Cx
->
CR1
 &
CR1_ACK_Ret
;

457 
	}
}

465 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
)

467 
ut16_t
 
tmeg
 = 0;

470 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

473 
tmeg
 = 
I2Cx
->
OAR2
;

476 
tmeg
 &
OAR2_ADD2_Ret
;

479 
tmeg
 |(
ut16_t
)((ut16_t)
Addss
 & (uint16_t)0x00FE);

482 
I2Cx
->
OAR2
 = 
tmeg
;

483 
	}
}

492 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

495 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

496 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

497 i(
NewS
 !
DISABLE
)

500 
I2Cx
->
OAR2
 |
OAR2_ENDUAL_S
;

505 
I2Cx
->
OAR2
 &
OAR2_ENDUAL_Ret
;

507 
	}
}

516 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

519 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

520 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

521 i(
NewS
 !
DISABLE
)

524 
I2Cx
->
CR1
 |
CR1_ENGC_S
;

529 
I2Cx
->
CR1
 &
CR1_ENGC_Ret
;

531 
	}
}

545 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
)

548 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

549 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

550 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

552 i(
NewS
 !
DISABLE
)

555 
I2Cx
->
CR2
 |
I2C_IT
;

560 
I2Cx
->
CR2
 &(
ut16_t
)~
I2C_IT
;

562 
	}
}

570 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

573 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

575 
I2Cx
->
DR
 = 
Da
;

576 
	}
}

583 
ut8_t
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

586 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

588  (
ut8_t
)
I2Cx
->
DR
;

589 
	}
}

601 
	$I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
)

604 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

605 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

607 i(
I2C_Dei
 !
I2C_Dei_Tnsmr
)

610 
Addss
 |
OAR1_ADD0_S
;

615 
Addss
 &
OAR1_ADD0_Ret
;

618 
I2Cx
->
DR
 = 
Addss
;

619 
	}
}

636 
ut16_t
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
)

638 
__IO
 
ut32_t
 
tmp
 = 0;

641 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

642 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

644 
tmp
 = (
ut32_t

I2Cx
;

645 
tmp
 +
I2C_Regi
;

648  (*(
__IO
 
ut16_t
 *
tmp
);

649 
	}
}

658 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

661 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

662 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

663 i(
NewS
 !
DISABLE
)

666 
I2Cx
->
CR1
 |
CR1_SWRST_S
;

671 
I2Cx
->
CR1
 &
CR1_SWRST_Ret
;

673 
	}
}

696 
	$I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
)

699 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

700 
	`as_m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosi
));

703 i(
I2C_NACKPosi
 =
I2C_NACKPosi_Next
)

706 
I2Cx
->
CR1
 |
I2C_NACKPosi_Next
;

711 
I2Cx
->
CR1
 &
I2C_NACKPosi_Cut
;

713 
	}
}

724 
	$I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
)

727 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

728 
	`as_m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusA˹
));

729 i(
I2C_SMBusA˹
 =
I2C_SMBusA˹_Low
)

732 
I2Cx
->
CR1
 |
I2C_SMBusA˹_Low
;

737 
I2Cx
->
CR1
 &
I2C_SMBusA˹_High
;

739 
	}
}

748 
	$I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

751 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

752 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

753 i(
NewS
 !
DISABLE
)

756 
I2Cx
->
CR1
 |
CR1_PEC_S
;

761 
I2Cx
->
CR1
 &
CR1_PEC_Ret
;

763 
	}
}

779 
	$I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
)

782 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

783 
	`as_m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosi
));

784 i(
I2C_PECPosi
 =
I2C_PECPosi_Next
)

787 
I2Cx
->
CR1
 |
I2C_PECPosi_Next
;

792 
I2Cx
->
CR1
 &
I2C_PECPosi_Cut
;

794 
	}
}

803 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

806 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

807 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

808 i(
NewS
 !
DISABLE
)

811 
I2Cx
->
CR1
 |
CR1_ENPEC_S
;

816 
I2Cx
->
CR1
 &
CR1_ENPEC_Ret
;

818 
	}
}

825 
ut8_t
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

828 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

830  ((
I2Cx
->
SR2
) >> 8);

831 
	}
}

840 
	$I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

843 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

844 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

845 i(
NewS
 !
DISABLE
)

848 
I2Cx
->
CR1
 |
CR1_ENARP_S
;

853 
I2Cx
->
CR1
 &
CR1_ENARP_Ret
;

855 
	}
}

864 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

867 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

868 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

869 i(
NewS
 =
DISABLE
)

872 
I2Cx
->
CR1
 |
CR1_NOSTRETCH_S
;

877 
I2Cx
->
CR1
 &
CR1_NOSTRETCH_Ret
;

879 
	}
}

890 
	$I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
)

893 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

894 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCye
));

895 i(
I2C_DutyCye
 !
I2C_DutyCye_16_9
)

898 
I2Cx
->
CCR
 &
I2C_DutyCye_2
;

903 
I2Cx
->
CCR
 |
I2C_DutyCye_16_9
;

905 
	}
}

1030 
EStus
 
	$I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
)

1032 
ut32_t
 
ϡevt
 = 0;

1033 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1034 
EStus
 
us
 = 
ERROR
;

1037 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1038 
	`as_m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1041 
ag1
 = 
I2Cx
->
SR1
;

1042 
ag2
 = 
I2Cx
->
SR2
;

1043 
ag2
 = flag2 << 16;

1046 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_Mask
;

1049 i((
ϡevt
 & 
I2C_EVENT
) == I2C_EVENT)

1052 
us
 = 
SUCCESS
;

1057 
us
 = 
ERROR
;

1060  
us
;

1061 
	}
}

1078 
ut32_t
 
	$I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
)

1080 
ut32_t
 
ϡevt
 = 0;

1081 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1084 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1087 
ag1
 = 
I2Cx
->
SR1
;

1088 
ag2
 = 
I2Cx
->
SR2
;

1089 
ag2
 = flag2 << 16;

1092 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_Mask
;

1095  
ϡevt
;

1096 
	}
}

1133 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1135 
FgStus
 
bus
 = 
RESET
;

1136 
__IO
 
ut32_t
 
i2eg
 = 0, 
i2cxba
 = 0;

1139 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1140 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1143 
i2cxba
 = (
ut32_t
)
I2Cx
;

1146 
i2eg
 = 
I2C_FLAG
 >> 28;

1149 
I2C_FLAG
 &
FLAG_Mask
;

1151 if(
i2eg
 != 0)

1154 
i2cxba
 += 0x14;

1159 
I2C_FLAG
 = (
ut32_t
)(I2C_FLAG >> 16);

1161 
i2cxba
 += 0x18;

1164 if(((*(
__IO
 
ut32_t
 *)
i2cxba
& 
I2C_FLAG
!(ut32_t)
RESET
)

1167 
bus
 = 
SET
;

1172 
bus
 = 
RESET
;

1176  
bus
;

1177 
	}
}

1212 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1214 
ut32_t
 
agpos
 = 0;

1216 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1217 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1219 
agpos
 = 
I2C_FLAG
 & 
FLAG_Mask
;

1221 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1222 
	}
}

1246 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1248 
ITStus
 
bus
 = 
RESET
;

1249 
ut32_t
 
abˡus
 = 0;

1252 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1253 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1256 
abˡus
 = (
ut32_t
)(((
I2C_IT
 & 
ITEN_Mask
>> 16& (
I2Cx
->
CR2
)) ;

1259 
I2C_IT
 &
FLAG_Mask
;

1262 i(((
I2Cx
->
SR1
 & 
I2C_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

1265 
bus
 = 
SET
;

1270 
bus
 = 
RESET
;

1273  
bus
;

1274 
	}
}

1307 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1309 
ut32_t
 
agpos
 = 0;

1311 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1312 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1314 
agpos
 = 
I2C_IT
 & 
FLAG_Mask
;

1316 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1317 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STCCCA~1.C

23 
	~"m32f10x_wwdg.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

51 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

52 
	#EWI_BNumb
 0x09

	)

53 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32+ (
EWI_BNumb
 * 4))

	)

58 
	#CR_WDGA_S
 ((
ut32_t
)0x00000080)

	)

61 
	#CFR_WDGTB_Mask
 ((
ut32_t
)0xFFFFFE7F)

	)

62 
	#CFR_W_Mask
 ((
ut32_t
)0xFFFFFF80)

	)

63 
	#BIT_Mask
 ((
ut8_t
)0x7F)

	)

102 
	$WWDG_DeIn
()

104 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

105 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

106 
	}
}

118 
	$WWDG_SPsr
(
ut32_t
 
WWDG_Psr
)

120 
ut32_t
 
tmeg
 = 0;

122 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

124 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_Mask
;

126 
tmeg
 |
WWDG_Psr
;

128 
WWDG
->
CFR
 = 
tmeg
;

129 
	}
}

137 
	$WWDG_SWdowVue
(
ut8_t
 
WdowVue
)

139 
__IO
 
ut32_t
 
tmeg
 = 0;

142 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

145 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_Mask
;

148 
tmeg
 |
WdowVue
 & (
ut32_t

BIT_Mask
;

151 
WWDG
->
CFR
 = 
tmeg
;

152 
	}
}

159 
	$WWDG_EbIT
()

161 *(
__IO
 
ut32_t
 *
CFR_EWI_BB
 = (ut32_t)
ENABLE
;

162 
	}
}

170 
	$WWDG_SCou
(
ut8_t
 
Cou
)

173 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

176 
WWDG
->
CR
 = 
Cou
 & 
BIT_Mask
;

177 
	}
}

185 
	$WWDG_Eb
(
ut8_t
 
Cou
)

188 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

189 
WWDG
->
CR
 = 
CR_WDGA_S
 | 
Cou
;

190 
	}
}

197 
FgStus
 
	$WWDG_GFgStus
()

199  (
FgStus
)(
WWDG
->
SR
);

200 
	}
}

207 
	$WWDG_CˬFg
()

209 
WWDG
->
SR
 = (
ut32_t
)
RESET
;

210 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STF68C~1.C

23 
	~"m32f10x_dbgmcu.h
"

46 
	#IDCODE_DEVID_MASK
 ((
ut32_t
)0x00000FFF)

	)

84 
ut32_t
 
	$DBGMCU_GREVID
()

86 (
DBGMCU
->
IDCODE
 >> 16);

87 
	}
}

94 
ut32_t
 
	$DBGMCU_GDEVID
()

96 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

97 
	}
}

134 
	$DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

137 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

138 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

140 i(
NewS
 !
DISABLE
)

142 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

146 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

148 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STF6A9~1.C

23 
	~"m32f10x_tim.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#SMCR_ETR_Mask
 ((
ut16_t
)0x00FF)

	)

49 
	#CCMR_Offt
 ((
ut16_t
)0x0018)

	)

50 
	#CCER_CCE_S
 ((
ut16_t
)0x0001)

	)

51 
	#CCER_CCNE_S
 ((
ut16_t
)0x0004)

	)

77 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

78 
ut16_t
 
TIM_ICFr
);

79 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

80 
ut16_t
 
TIM_ICFr
);

81 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

82 
ut16_t
 
TIM_ICFr
);

83 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

84 
ut16_t
 
TIM_ICFr
);

122 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

125 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

127 i(
TIMx
 =
TIM1
)

129 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

130 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
DISABLE
);

132 i(
TIMx
 =
TIM2
)

134 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

135 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

137 i(
TIMx
 =
TIM3
)

139 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

140 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

142 i(
TIMx
 =
TIM4
)

144 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
DISABLE
);

147 i(
TIMx
 =
TIM5
)

149 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

150 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
DISABLE
);

152 i(
TIMx
 =
TIM6
)

154 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

155 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

157 i(
TIMx
 =
TIM7
)

159 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

160 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

162 i(
TIMx
 =
TIM8
)

164 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

165 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
DISABLE
);

167 i(
TIMx
 =
TIM9
)

169 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

170 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
DISABLE
);

172 i(
TIMx
 =
TIM10
)

174 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
ENABLE
);

175 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
DISABLE
);

177 i(
TIMx
 =
TIM11
)

179 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
ENABLE
);

180 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
DISABLE
);

182 i(
TIMx
 =
TIM12
)

184 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

185 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
DISABLE
);

187 i(
TIMx
 =
TIM13
)

189 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
ENABLE
);

190 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
DISABLE
);

192 i(
TIMx
 =
TIM14
)

194 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
ENABLE
);

195 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
DISABLE
);

197 i(
TIMx
 =
TIM15
)

199 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM15
, 
ENABLE
);

200 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM15
, 
DISABLE
);

202 i(
TIMx
 =
TIM16
)

204 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM16
, 
ENABLE
);

205 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM16
, 
DISABLE
);

209 i(
TIMx
 =
TIM17
)

211 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM17
, 
ENABLE
);

212 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM17
, 
DISABLE
);

215 
	}
}

226 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

228 
ut16_t
 
tmp1
 = 0;

231 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

232 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

233 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

235 
tmp1
 = 
TIMx
->
CR1
;

237 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)|| (TIMx =
TIM2
|| (TIMx =
TIM3
)||

238 (
TIMx
 =
TIM4
|| (TIMx =
TIM5
))

241 
tmp1
 &(
ut16_t
)(~((ut16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

242 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_CouMode
;

245 if((
TIMx
 !
TIM6
&& (TIMx !
TIM7
))

248 
tmp1
 &(
ut16_t
)(~((ut16_t)
TIM_CR1_CKD
));

249 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
;

252 
TIMx
->
CR1
 = 
tmp1
;

255 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

258 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

260 i((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)|| (TIMx =
TIM15
)|| (TIMx =
TIM16
|| (TIMx =
TIM17
))

263 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

268 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

269 
	}
}

279 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

281 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

284 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

285 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

286 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

287 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

289 
TIMx
->
CCER
 &(
ut16_t
)(~(ut16_t)
TIM_CCER_CC1E
);

291 
tmpcr
 = 
TIMx
->
CCER
;

293 
tmp2
 = 
TIMx
->
CR2
;

296 
tmpccmrx
 = 
TIMx
->
CCMR1
;

299 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_OC1M
));

300 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_CC1S
));

303 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

306 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1P
));

308 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

311 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

313 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)|| (TIMx =
TIM15
)||

314 (
TIMx
 =
TIM16
)|| (TIMx =
TIM17
))

316 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

317 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

318 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

319 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

322 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1NP
));

324 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

327 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1NE
));

329 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

332 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS1
));

333 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS1N
));

336 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

338 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

341 
TIMx
->
CR2
 = 
tmp2
;

344 
TIMx
->
CCMR1
 = 
tmpccmrx
;

347 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

350 
TIMx
->
CCER
 = 
tmpcr
;

351 
	}
}

362 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

364 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

367 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

368 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

369 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

370 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

372 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2E
));

375 
tmpcr
 = 
TIMx
->
CCER
;

377 
tmp2
 = 
TIMx
->
CR2
;

380 
tmpccmrx
 = 
TIMx
->
CCMR1
;

383 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_OC2M
));

384 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_CC2S
));

387 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

390 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2P
));

392 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 4);

395 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 4);

397 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

399 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

400 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

401 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

402 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

405 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2NP
));

407 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 4);

410 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2NE
));

412 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 4);

415 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS2
));

416 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS2N
));

419 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 2);

421 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 2);

424 
TIMx
->
CR2
 = 
tmp2
;

427 
TIMx
->
CCMR1
 = 
tmpccmrx
;

430 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

433 
TIMx
->
CCER
 = 
tmpcr
;

434 
	}
}

444 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

446 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

449 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

450 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

451 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

452 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

454 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3E
));

457 
tmpcr
 = 
TIMx
->
CCER
;

459 
tmp2
 = 
TIMx
->
CR2
;

462 
tmpccmrx
 = 
TIMx
->
CCMR2
;

465 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_OC3M
));

466 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_CC3S
));

468 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

471 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3P
));

473 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 8);

476 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 8);

478 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

480 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

481 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

482 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

483 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

486 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3NP
));

488 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 8);

490 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3NE
));

493 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 8);

495 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS3
));

496 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS3N
));

498 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 4);

500 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 4);

503 
TIMx
->
CR2
 = 
tmp2
;

506 
TIMx
->
CCMR2
 = 
tmpccmrx
;

509 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

512 
TIMx
->
CCER
 = 
tmpcr
;

513 
	}
}

523 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

525 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

528 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

529 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

530 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

531 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

533 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC4E
));

536 
tmpcr
 = 
TIMx
->
CCER
;

538 
tmp2
 = 
TIMx
->
CR2
;

541 
tmpccmrx
 = 
TIMx
->
CCMR2
;

544 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_OC4M
));

545 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_CC4S
));

548 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

551 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC4P
));

553 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 12);

556 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 12);

558 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

560 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

562 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS4
));

564 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 6);

567 
TIMx
->
CR2
 = 
tmp2
;

570 
TIMx
->
CCMR2
 = 
tmpccmrx
;

573 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

576 
TIMx
->
CCER
 = 
tmpcr
;

577 
	}
}

587 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

590 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_ICInSu
->
TIM_Chl
));

591 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

592 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

593 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

595 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

596 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

598 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInSu
->
TIM_ICPެy
));

602 
	`as_m
(
	`IS_TIM_IC_POLARITY_LITE
(
TIM_ICInSu
->
TIM_ICPެy
));

604 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

606 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

608 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

609 
TIM_ICInSu
->
TIM_ICSei
,

610 
TIM_ICInSu
->
TIM_ICFr
);

612 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

614 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

616 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

618 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

619 
TIM_ICInSu
->
TIM_ICSei
,

620 
TIM_ICInSu
->
TIM_ICFr
);

622 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

624 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

626 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

628 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

629 
TIM_ICInSu
->
TIM_ICSei
,

630 
TIM_ICInSu
->
TIM_ICFr
);

632 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

636 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

638 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

639 
TIM_ICInSu
->
TIM_ICSei
,

640 
TIM_ICInSu
->
TIM_ICFr
);

642 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

644 
	}
}

654 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

656 
ut16_t
 
icposެy
 = 
TIM_ICPެy_Risg
;

657 
ut16_t
 
icposei
 = 
TIM_ICSei_DeTI
;

659 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

661 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

663 
icposެy
 = 
TIM_ICPެy_Flg
;

667 
icposެy
 = 
TIM_ICPެy_Risg
;

670 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

672 
icposei
 = 
TIM_ICSei_IndeTI
;

676 
icposei
 = 
TIM_ICSei_DeTI
;

678 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

681 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

682 
TIM_ICInSu
->
TIM_ICFr
);

684 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

686 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

688 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

693 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

694 
TIM_ICInSu
->
TIM_ICFr
);

696 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

698 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

700 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

702 
	}
}

712 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

715 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

716 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

717 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

718 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

719 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

720 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

721 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

724 
TIMx
->
BDTR
 = (
ut32_t
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

725 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

726 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

727 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

728 
	}
}

736 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

739 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFF;

740 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

741 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

742 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

743 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

744 
	}
}

752 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

755 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

756 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

757 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

758 
TIM_OCInSu
->
TIM_Pul
 = 0x0000;

759 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

760 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

761 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

762 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

763 
	}
}

771 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

774 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

775 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

776 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

777 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

778 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

779 
	}
}

787 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

790 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

791 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

792 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

793 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

794 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

795 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

796 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

797 
	}
}

806 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

809 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

810 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

812 i(
NewS
 !
DISABLE
)

815 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

820 
TIMx
->
CR1
 &(
ut16_t
)(~((ut16_t)
TIM_CR1_CEN
));

822 
	}
}

831 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

834 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

835 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

836 i(
NewS
 !
DISABLE
)

839 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

844 
TIMx
->
BDTR
 &(
ut16_t
)(~((ut16_t)
TIM_BDTR_MOE
));

846 
	}
}

872 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
)

875 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

876 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

877 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

879 i(
NewS
 !
DISABLE
)

882 
TIMx
->
DIER
 |
TIM_IT
;

887 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_IT
;

889 
	}
}

909 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
)

912 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

913 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

916 
TIMx
->
EGR
 = 
TIM_EvtSour
;

917 
	}
}

937 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
)

940 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

941 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

942 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

944 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

945 
	}
}

964 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

967 
	`as_m
(
	`IS_TIM_LIST9_PERIPH
(
TIMx
));

968 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

969 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

971 i(
NewS
 !
DISABLE
)

974 
TIMx
->
DIER
 |
TIM_DMASour
;

979 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_DMASour
;

981 
	}
}

989 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

992 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

994 
TIMx
->
SMCR
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

995 
	}
}

1008 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

1011 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1012 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

1014 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

1016 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

1017 
	}
}

1035 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1036 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
)

1039 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1040 
	`as_m
(
	`IS_TIM_TIXCLK_SOURCE
(
TIM_TIxExCLKSour
));

1041 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

1042 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

1044 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

1046 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

1050 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

1053 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

1055 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

1056 
	}
}

1075 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1076 
ut16_t
 
ExtTRGFr
)

1078 
ut16_t
 
tmpsm
 = 0;

1080 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1081 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

1082 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

1083 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

1085 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

1088 
tmpsm
 = 
TIMx
->
SMCR
;

1090 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

1092 
tmpsm
 |
TIM_SveMode_Ex1
;

1094 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_TS
));

1095 
tmpsm
 |
TIM_TS_ETRF
;

1097 
TIMx
->
SMCR
 = 
tmpsm
;

1098 
	}
}

1117 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1118 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

1121 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1122 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

1123 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

1124 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

1126 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

1128 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

1129 
	}
}

1148 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1149 
ut16_t
 
ExtTRGFr
)

1151 
ut16_t
 
tmpsm
 = 0;

1153 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1154 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

1155 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

1156 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

1157 
tmpsm
 = 
TIMx
->
SMCR
;

1159 
tmpsm
 &
SMCR_ETR_Mask
;

1161 
tmpsm
 |(
ut16_t
)(
TIM_ExtTRGPsr
 | (ut16_t)(
TIM_ExtTRGPެy
 | (ut16_t)(
ExtTRGFr
 << (uint16_t)8)));

1163 
TIMx
->
SMCR
 = 
tmpsm
;

1164 
	}
}

1176 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
)

1179 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1180 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

1182 
TIMx
->
PSC
 = 
Psr
;

1184 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

1185 
	}
}

1199 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
)

1201 
ut16_t
 
tmp1
 = 0;

1203 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1204 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

1205 
tmp1
 = 
TIMx
->
CR1
;

1207 
tmp1
 &(
ut16_t
)(~((ut16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

1209 
tmp1
 |
TIM_CouMode
;

1211 
TIMx
->
CR1
 = 
tmp1
;

1212 
	}
}

1229 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

1231 
ut16_t
 
tmpsm
 = 0;

1233 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1234 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

1236 
tmpsm
 = 
TIMx
->
SMCR
;

1238 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_TS
));

1240 
tmpsm
 |
TIM_IutTriggSour
;

1242 
TIMx
->
SMCR
 = 
tmpsm
;

1243 
	}
}

1264 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1265 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
)

1267 
ut16_t
 
tmpsm
 = 0;

1268 
ut16_t
 
tmpccmr1
 = 0;

1269 
ut16_t
 
tmpcr
 = 0;

1272 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1273 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

1274 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

1275 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

1278 
tmpsm
 = 
TIMx
->
SMCR
;

1281 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1284 
tmpcr
 = 
TIMx
->
CCER
;

1287 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

1288 
tmpsm
 |
TIM_EncodMode
;

1291 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC1S
)& (ut16_t)(~((ut16_t)
TIM_CCMR1_CC2S
)));

1292 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

1295 
tmpcr
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCER_CC1P
)& ((ut16_t)~((ut16_t)
TIM_CCER_CC2P
)));

1296 
tmpcr
 |(
ut16_t
)(
TIM_IC1Pެy
 | (ut16_t)(
TIM_IC2Pެy
 << (uint16_t)4));

1299 
TIMx
->
SMCR
 = 
tmpsm
;

1301 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1303 
TIMx
->
CCER
 = 
tmpcr
;

1304 
	}
}

1315 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1317 
ut16_t
 
tmpccmr1
 = 0;

1319 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1320 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1321 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1323 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1M
);

1325 
tmpccmr1
 |
TIM_FdAi
;

1327 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1328 
	}
}

1339 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1341 
ut16_t
 
tmpccmr1
 = 0;

1343 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1344 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1345 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1347 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2M
);

1349 
tmpccmr1
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1351 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1352 
	}
}

1363 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1365 
ut16_t
 
tmpccmr2
 = 0;

1367 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1368 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1369 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1371 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3M
);

1373 
tmpccmr2
 |
TIM_FdAi
;

1375 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1376 
	}
}

1387 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1389 
ut16_t
 
tmpccmr2
 = 0;

1391 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1392 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1393 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1395 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4M
);

1397 
tmpccmr2
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1399 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1400 
	}
}

1409 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1412 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1413 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1414 i(
NewS
 !
DISABLE
)

1417 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

1422 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_ARPE
);

1424 
	}
}

1433 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1436 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1437 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1438 i(
NewS
 !
DISABLE
)

1441 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

1446 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCUS
);

1448 
	}
}

1458 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1461 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1462 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1463 i(
NewS
 !
DISABLE
)

1466 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

1471 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCDS
);

1473 
	}
}

1483 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1486 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1487 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1488 i(
NewS
 !
DISABLE
)

1491 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

1496 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCPC
);

1498 
	}
}

1509 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1511 
ut16_t
 
tmpccmr1
 = 0;

1513 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1514 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1515 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1517 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1PE
);

1519 
tmpccmr1
 |
TIM_OCPld
;

1521 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1522 
	}
}

1534 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1536 
ut16_t
 
tmpccmr1
 = 0;

1538 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1539 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1540 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1542 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2PE
);

1544 
tmpccmr1
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1546 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1547 
	}
}

1558 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1560 
ut16_t
 
tmpccmr2
 = 0;

1562 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1563 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1564 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1566 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3PE
);

1568 
tmpccmr2
 |
TIM_OCPld
;

1570 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1571 
	}
}

1582 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1584 
ut16_t
 
tmpccmr2
 = 0;

1586 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1587 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1588 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1590 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4PE
);

1592 
tmpccmr2
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1594 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1595 
	}
}

1606 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1608 
ut16_t
 
tmpccmr1
 = 0;

1610 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1611 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1613 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1615 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1FE
);

1617 
tmpccmr1
 |
TIM_OCFa
;

1619 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1620 
	}
}

1632 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1634 
ut16_t
 
tmpccmr1
 = 0;

1636 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1637 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1639 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1641 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2FE
);

1643 
tmpccmr1
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1645 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1646 
	}
}

1657 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1659 
ut16_t
 
tmpccmr2
 = 0;

1661 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1662 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1664 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1666 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3FE
);

1668 
tmpccmr2
 |
TIM_OCFa
;

1670 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1671 
	}
}

1682 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1684 
ut16_t
 
tmpccmr2
 = 0;

1686 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1687 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1689 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1691 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4FE
);

1693 
tmpccmr2
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1695 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1696 
	}
}

1707 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1709 
ut16_t
 
tmpccmr1
 = 0;

1711 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1712 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1714 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1717 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1CE
);

1719 
tmpccmr1
 |
TIM_OCCˬ
;

1721 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1722 
	}
}

1733 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1735 
ut16_t
 
tmpccmr1
 = 0;

1737 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1738 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1739 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1741 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2CE
);

1743 
tmpccmr1
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1745 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1746 
	}
}

1757 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1759 
ut16_t
 
tmpccmr2
 = 0;

1761 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1762 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1763 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1765 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3CE
);

1767 
tmpccmr2
 |
TIM_OCCˬ
;

1769 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1770 
	}
}

1781 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1783 
ut16_t
 
tmpccmr2
 = 0;

1785 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1786 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1787 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1789 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4CE
);

1791 
tmpccmr2
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1793 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1794 
	}
}

1805 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1807 
ut16_t
 
tmpcr
 = 0;

1809 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1810 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1811 
tmpcr
 = 
TIMx
->
CCER
;

1813 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1P
);

1814 
tmpcr
 |
TIM_OCPެy
;

1816 
TIMx
->
CCER
 = 
tmpcr
;

1817 
	}
}

1828 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1830 
ut16_t
 
tmpcr
 = 0;

1832 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1833 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1835 
tmpcr
 = 
TIMx
->
CCER
;

1837 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1NP
);

1838 
tmpcr
 |
TIM_OCNPެy
;

1840 
TIMx
->
CCER
 = 
tmpcr
;

1841 
	}
}

1852 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1854 
ut16_t
 
tmpcr
 = 0;

1856 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1857 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1858 
tmpcr
 = 
TIMx
->
CCER
;

1860 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC2P
);

1861 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 4);

1863 
TIMx
->
CCER
 = 
tmpcr
;

1864 
	}
}

1875 
	$TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1877 
ut16_t
 
tmpcr
 = 0;

1879 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1880 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1882 
tmpcr
 = 
TIMx
->
CCER
;

1884 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC2NP
);

1885 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 4);

1887 
TIMx
->
CCER
 = 
tmpcr
;

1888 
	}
}

1899 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1901 
ut16_t
 
tmpcr
 = 0;

1903 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1904 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1905 
tmpcr
 = 
TIMx
->
CCER
;

1907 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC3P
);

1908 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 8);

1910 
TIMx
->
CCER
 = 
tmpcr
;

1911 
	}
}

1922 
	$TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1924 
ut16_t
 
tmpcr
 = 0;

1927 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1928 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1930 
tmpcr
 = 
TIMx
->
CCER
;

1932 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC3NP
);

1933 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 8);

1935 
TIMx
->
CCER
 = 
tmpcr
;

1936 
	}
}

1947 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1949 
ut16_t
 
tmpcr
 = 0;

1951 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1952 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1953 
tmpcr
 = 
TIMx
->
CCER
;

1955 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC4P
);

1956 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 12);

1958 
TIMx
->
CCER
 = 
tmpcr
;

1959 
	}
}

1974 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
)

1976 
ut16_t
 
tmp
 = 0;

1979 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1980 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1981 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1983 
tmp
 = 
CCER_CCE_S
 << 
TIM_Chl
;

1986 
TIMx
->
CCER
 &(
ut16_t
)~ 
tmp
;

1989 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCx
 << 
TIM_Chl
);

1990 
	}
}

2004 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
)

2006 
ut16_t
 
tmp
 = 0;

2009 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2010 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

2011 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

2013 
tmp
 = 
CCER_CCNE_S
 << 
TIM_Chl
;

2016 
TIMx
->
CCER
 &(
ut16_t
~
tmp
;

2019 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCxN
 << 
TIM_Chl
);

2020 
	}
}

2045 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
)

2047 
ut32_t
 
tmp
 = 0;

2048 
ut16_t
 
tmp1
 = 0;

2051 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2052 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

2053 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

2055 
tmp
 = (
ut32_t

TIMx
;

2056 
tmp
 +
CCMR_Offt
;

2058 
tmp1
 = 
CCER_CCE_S
 << (
ut16_t
)
TIM_Chl
;

2061 
TIMx
->
CCER
 &(
ut16_t
~
tmp1
;

2063 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

2065 
tmp
 +(
TIM_Chl
>>1);

2068 *(
__IO
 
ut32_t
 *
tmp
 &(ut32_t)~((ut32_t)
TIM_CCMR1_OC1M
);

2071 *(
__IO
 
ut32_t
 *
tmp
 |
TIM_OCMode
;

2075 
tmp
 +(
ut16_t
)(
TIM_Chl
 - (uint16_t)4)>> (uint16_t)1;

2078 *(
__IO
 
ut32_t
 *
tmp
 &(ut32_t)~((ut32_t)
TIM_CCMR1_OC2M
);

2081 *(
__IO
 
ut32_t
 *
tmp
 |(
ut16_t
)(
TIM_OCMode
 << 8);

2083 
	}
}

2092 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2095 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2096 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2097 i(
NewS
 !
DISABLE
)

2100 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

2105 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_UDIS
);

2107 
	}
}

2120 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
)

2123 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2124 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

2125 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

2128 
TIMx
->
CR1
 |
TIM_CR1_URS
;

2133 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_URS
);

2135 
	}
}

2144 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2147 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2148 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2149 i(
NewS
 !
DISABLE
)

2152 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

2157 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_TI1S
);

2159 
	}
}

2170 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
)

2173 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2174 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

2176 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_OPM
);

2178 
TIMx
->
CR1
 |
TIM_OPMode
;

2179 
	}
}

2202 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
)

2205 
	`as_m
(
	`IS_TIM_LIST7_PERIPH
(
TIMx
));

2206 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

2208 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_MMS
);

2210 
TIMx
->
CR2
 |
TIM_TRGOSour
;

2211 
	}
}

2225 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
)

2228 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2229 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

2231 
TIMx
->
SMCR
 &(
ut16_t
)~((ut16_t)
TIM_SMCR_SMS
);

2233 
TIMx
->
SMCR
 |
TIM_SveMode
;

2234 
	}
}

2246 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
)

2249 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2250 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

2252 
TIMx
->
SMCR
 &(
ut16_t
)~((ut16_t)
TIM_SMCR_MSM
);

2255 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

2256 
	}
}

2264 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Cou
)

2267 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2269 
TIMx
->
CNT
 = 
Cou
;

2270 
	}
}

2278 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Autܖd
)

2281 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2283 
TIMx
->
ARR
 = 
Autܖd
;

2284 
	}
}

2292 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com1
)

2295 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2297 
TIMx
->
CCR1
 = 
Com1
;

2298 
	}
}

2306 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com2
)

2309 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2311 
TIMx
->
CCR2
 = 
Com2
;

2312 
	}
}

2320 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com3
)

2323 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2325 
TIMx
->
CCR3
 = 
Com3
;

2326 
	}
}

2334 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com4
)

2337 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2339 
TIMx
->
CCR4
 = 
Com4
;

2340 
	}
}

2353 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2356 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2357 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2359 
TIMx
->
CCMR1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_IC1PSC
);

2361 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2362 
	}
}

2375 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2378 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2379 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2381 
TIMx
->
CCMR1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_IC2PSC
);

2383 
TIMx
->
CCMR1
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2384 
	}
}

2397 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2400 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2401 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2403 
TIMx
->
CCMR2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_IC3PSC
);

2405 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2406 
	}
}

2419 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2422 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2423 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2425 
TIMx
->
CCMR2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_IC4PSC
);

2427 
TIMx
->
CCMR2
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2428 
	}
}

2441 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
)

2444 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2445 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

2447 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_CKD
);

2449 
TIMx
->
CR1
 |
TIM_CKD
;

2450 
	}
}

2457 
ut16_t
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2460 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2462  
TIMx
->
CCR1
;

2463 
	}
}

2470 
ut16_t
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2473 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2475  
TIMx
->
CCR2
;

2476 
	}
}

2483 
ut16_t
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2486 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2488  
TIMx
->
CCR3
;

2489 
	}
}

2496 
ut16_t
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2499 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2501  
TIMx
->
CCR4
;

2502 
	}
}

2509 
ut16_t
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

2512 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2514  
TIMx
->
CNT
;

2515 
	}
}

2522 
ut16_t
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

2525 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2527  
TIMx
->
PSC
;

2528 
	}
}

2556 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2558 
ITStus
 
bus
 = 
RESET
;

2560 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2561 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2563 i((
TIMx
->
SR
 & 
TIM_FLAG
!(
ut16_t
)
RESET
)

2565 
bus
 = 
SET
;

2569 
bus
 = 
RESET
;

2571  
bus
;

2572 
	}
}

2600 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2603 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2604 
	`as_m
(
	`IS_TIM_CLEAR_FLAG
(
TIM_FLAG
));

2607 
TIMx
->
SR
 = (
ut16_t
)~
TIM_FLAG
;

2608 
	}
}

2632 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2634 
ITStus
 
bus
 = 
RESET
;

2635 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

2637 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2638 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2640 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2642 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2643 i((
us
 !(
ut16_t
)
RESET
&& (
ab
 != (uint16_t)RESET))

2645 
bus
 = 
SET
;

2649 
bus
 = 
RESET
;

2651  
bus
;

2652 
	}
}

2676 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2679 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2680 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2682 
TIMx
->
SR
 = (
ut16_t
)~
TIM_IT
;

2683 
	}
}

2701 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

2702 
ut16_t
 
TIM_ICFr
)

2704 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

2706 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1E
);

2707 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2708 
tmpcr
 = 
TIMx
->
CCER
;

2710 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC1S
)& ((ut16_t)~((ut16_t)
TIM_CCMR1_IC1F
)));

2711 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

2713 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

2714 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

2717 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC1P
));

2718 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

2723 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

2724 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

2728 
TIMx
->
CCMR1
 = 
tmpccmr1
;

2729 
TIMx
->
CCER
 = 
tmpcr
;

2730 
	}
}

2748 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

2749 
ut16_t
 
TIM_ICFr
)

2751 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

2753 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC2E
);

2754 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2755 
tmpcr
 = 
TIMx
->
CCER
;

2756 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 4);

2758 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC2S
)& ((ut16_t)~((ut16_t)
TIM_CCMR1_IC2F
)));

2759 
tmpccmr1
 |(
ut16_t
)(
TIM_ICFr
 << 12);

2760 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 << 8);

2762 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

2763 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

2766 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC2P
));

2767 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC2E
);

2772 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

2773 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC2E
);

2777 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

2778 
TIMx
->
CCER
 = 
tmpcr
;

2779 
	}
}

2797 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

2798 
ut16_t
 
TIM_ICFr
)

2800 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

2802 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC3E
);

2803 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2804 
tmpcr
 = 
TIMx
->
CCER
;

2805 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 8);

2807 
tmpccmr2
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR2_CC3S
)& ((ut16_t)~((ut16_t)
TIM_CCMR2_IC3F
)));

2808 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

2810 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

2811 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

2814 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC3P
));

2815 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC3E
);

2820 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

2821 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC3E
);

2825 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2826 
TIMx
->
CCER
 = 
tmpcr
;

2827 
	}
}

2845 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

2846 
ut16_t
 
TIM_ICFr
)

2848 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

2851 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC4E
);

2852 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2853 
tmpcr
 = 
TIMx
->
CCER
;

2854 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 12);

2856 
tmpccmr2
 &(
ut16_t
)((ut16_t)(~(ut16_t)
TIM_CCMR2_CC4S
& ((ut16_t)~((ut16_t)
TIM_CCMR2_IC4F
)));

2857 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 << 8);

2858 
tmpccmr2
 |(
ut16_t
)(
TIM_ICFr
 << 12);

2860 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

2861 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

2864 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC4P
));

2865 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC4E
);

2870 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC4NP
));

2871 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC4E
);

2874 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2875 
TIMx
->
CCER
 = 
tmpcr
;

2876 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STFD4F~1.C

23 
	~"m32f10x_pwr.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

53 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

54 
	#DBP_BNumb
 0x08

	)

55 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
DBP_BNumb
 * 4))

	)

58 
	#PVDE_BNumb
 0x04

	)

59 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PVDE_BNumb
 * 4))

	)

64 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

65 
	#EWUP_BNumb
 0x08

	)

66 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP_BNumb
 * 4))

	)

71 
	#CR_DS_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

72 
	#CR_PLS_MASK
 ((
ut32_t
)0xFFFFFF1F)

	)

112 
	$PWR_DeIn
()

114 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

115 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

116 
	}
}

124 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

127 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

128 *(
__IO
 
ut32_t
 *
CR_DBP_BB
 = (ut32_t)
NewS
;

129 
	}
}

137 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

140 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

141 *(
__IO
 
ut32_t
 *
CR_PVDE_BB
 = (ut32_t)
NewS
;

142 
	}
}

158 
	$PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
)

160 
ut32_t
 
tmeg
 = 0;

162 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

163 
tmeg
 = 
PWR
->
CR
;

165 
tmeg
 &
CR_PLS_MASK
;

167 
tmeg
 |
PWR_PVDLev
;

169 
PWR
->
CR
 = 
tmeg
;

170 
	}
}

178 
	$PWR_WakeUpPCmd
(
FuniڮS
 
NewS
)

181 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

182 *(
__IO
 
ut32_t
 *
CSR_EWUP_BB
 = (ut32_t)
NewS
;

183 
	}
}

197 
	$PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

199 
ut32_t
 
tmeg
 = 0;

201 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

202 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

205 
tmeg
 = 
PWR
->
CR
;

207 
tmeg
 &
CR_DS_MASK
;

209 
tmeg
 |
PWR_Regut
;

211 
PWR
->
CR
 = 
tmeg
;

213 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP
;

216 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

219 
	`__WFI
();

224 
	`__WFE
();

228 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP
);

229 
	}
}

236 
	$PWR_ESTANDBYMode
()

239 
PWR
->
CR
 |
PWR_CR_CWUF
;

241 
PWR
->
CR
 |
PWR_CR_PDDS
;

243 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP
;

245 #i
	`defed
 ( 
__CC_ARM
 )

246 
	`__f_es
();

249 
	`__WFI
();

250 
	}
}

261 
FgStus
 
	$PWR_GFgStus
(
ut32_t
 
PWR_FLAG
)

263 
FgStus
 
bus
 = 
RESET
;

265 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

267 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
ut32_t
)
RESET
)

269 
bus
 = 
SET
;

273 
bus
 = 
RESET
;

276  
bus
;

277 
	}
}

287 
	$PWR_CˬFg
(
ut32_t
 
PWR_FLAG
)

290 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

292 
PWR
->
CR
 |
PWR_FLAG
 << 2;

293 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STM32F~1.C

23 
	~"m32f10x_adc.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#CR1_DISCNUM_Ret
 ((
ut32_t
)0xFFFF1FFF)

	)

51 
	#CR1_DISCEN_S
 ((
ut32_t
)0x00000800)

	)

52 
	#CR1_DISCEN_Ret
 ((
ut32_t
)0xFFFFF7FF)

	)

55 
	#CR1_JAUTO_S
 ((
ut32_t
)0x00000400)

	)

56 
	#CR1_JAUTO_Ret
 ((
ut32_t
)0xFFFFFBFF)

	)

59 
	#CR1_JDISCEN_S
 ((
ut32_t
)0x00001000)

	)

60 
	#CR1_JDISCEN_Ret
 ((
ut32_t
)0xFFFFEFFF)

	)

63 
	#CR1_AWDCH_Ret
 ((
ut32_t
)0xFFFFFFE0)

	)

66 
	#CR1_AWDMode_Ret
 ((
ut32_t
)0xFF3FFDFF)

	)

69 
	#CR1_CLEAR_Mask
 ((
ut32_t
)0xFFF0FEFF)

	)

72 
	#CR2_ADON_S
 ((
ut32_t
)0x00000001)

	)

73 
	#CR2_ADON_Ret
 ((
ut32_t
)0xFFFFFFFE)

	)

76 
	#CR2_DMA_S
 ((
ut32_t
)0x00000100)

	)

77 
	#CR2_DMA_Ret
 ((
ut32_t
)0xFFFFFEFF)

	)

80 
	#CR2_RSTCAL_S
 ((
ut32_t
)0x00000008)

	)

83 
	#CR2_CAL_S
 ((
ut32_t
)0x00000004)

	)

86 
	#CR2_SWSTART_S
 ((
ut32_t
)0x00400000)

	)

89 
	#CR2_EXTTRIG_S
 ((
ut32_t
)0x00100000)

	)

90 
	#CR2_EXTTRIG_Ret
 ((
ut32_t
)0xFFEFFFFF)

	)

93 
	#CR2_EXTTRIG_SWSTART_S
 ((
ut32_t
)0x00500000)

	)

94 
	#CR2_EXTTRIG_SWSTART_Ret
 ((
ut32_t
)0xFFAFFFFF)

	)

97 
	#CR2_JEXTSEL_Ret
 ((
ut32_t
)0xFFFF8FFF)

	)

100 
	#CR2_JEXTTRIG_S
 ((
ut32_t
)0x00008000)

	)

101 
	#CR2_JEXTTRIG_Ret
 ((
ut32_t
)0xFFFF7FFF)

	)

104 
	#CR2_JSWSTART_S
 ((
ut32_t
)0x00200000)

	)

107 
	#CR2_JEXTTRIG_JSWSTART_S
 ((
ut32_t
)0x00208000)

	)

108 
	#CR2_JEXTTRIG_JSWSTART_Ret
 ((
ut32_t
)0xFFDF7FFF)

	)

111 
	#CR2_TSVREFE_S
 ((
ut32_t
)0x00800000)

	)

112 
	#CR2_TSVREFE_Ret
 ((
ut32_t
)0xFF7FFFFF)

	)

115 
	#CR2_CLEAR_Mask
 ((
ut32_t
)0xFFF1F7FD)

	)

118 
	#SQR3_SQ_S
 ((
ut32_t
)0x0000001F)

	)

119 
	#SQR2_SQ_S
 ((
ut32_t
)0x0000001F)

	)

120 
	#SQR1_SQ_S
 ((
ut32_t
)0x0000001F)

	)

123 
	#SQR1_CLEAR_Mask
 ((
ut32_t
)0xFF0FFFFF)

	)

126 
	#JSQR_JSQ_S
 ((
ut32_t
)0x0000001F)

	)

129 
	#JSQR_JL_S
 ((
ut32_t
)0x00300000)

	)

130 
	#JSQR_JL_Ret
 ((
ut32_t
)0xFFCFFFFF)

	)

133 
	#SMPR1_SMP_S
 ((
ut32_t
)0x00000007)

	)

134 
	#SMPR2_SMP_S
 ((
ut32_t
)0x00000007)

	)

137 
	#JDR_Offt
 ((
ut8_t
)0x28)

	)

140 
	#DR_ADDRESS
 ((
ut32_t
)0x4001244C)

	)

179 
	$ADC_DeIn
(
ADC_TyDef
* 
ADCx
)

182 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

184 i(
ADCx
 =
ADC1
)

187 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC1
, 
ENABLE
);

189 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC1
, 
DISABLE
);

191 i(
ADCx
 =
ADC2
)

194 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC2
, 
ENABLE
);

196 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC2
, 
DISABLE
);

200 i(
ADCx
 =
ADC3
)

203 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC3
, 
ENABLE
);

205 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC3
, 
DISABLE
);

208 
	}
}

218 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

220 
ut32_t
 
tmeg1
 = 0;

221 
ut8_t
 
tmeg2
 = 0;

223 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

224 
	`as_m
(
	`IS_ADC_MODE
(
ADC_InSu
->
ADC_Mode
));

225 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_SnCvMode
));

226 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_CtuousCvMode
));

227 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_InSu
->
ADC_ExTrigCv
));

228 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

229 
	`as_m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InSu
->
ADC_NbrOfChl
));

233 
tmeg1
 = 
ADCx
->
CR1
;

235 
tmeg1
 &
CR1_CLEAR_Mask
;

239 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_Mode
 | ((ut32_t)ADC_InSu->
ADC_SnCvMode
 << 8));

241 
ADCx
->
CR1
 = 
tmeg1
;

245 
tmeg1
 = 
ADCx
->
CR2
;

247 
tmeg1
 &
CR2_CLEAR_Mask
;

252 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_DaAlign
 | ADC_InSu->
ADC_ExTrigCv
 |

253 ((
ut32_t
)
ADC_InSu
->
ADC_CtuousCvMode
 << 1));

255 
ADCx
->
CR2
 = 
tmeg1
;

259 
tmeg1
 = 
ADCx
->
SQR1
;

261 
tmeg1
 &
SQR1_CLEAR_Mask
;

264 
tmeg2
 |(
ut8_t
(
ADC_InSu
->
ADC_NbrOfChl
 - (uint8_t)1);

265 
tmeg1
 |(
ut32_t
)
tmeg2
 << 20;

267 
ADCx
->
SQR1
 = 
tmeg1
;

268 
	}
}

275 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

279 
ADC_InSu
->
ADC_Mode
 = 
ADC_Mode_Inddt
;

281 
ADC_InSu
->
ADC_SnCvMode
 = 
DISABLE
;

283 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

285 
ADC_InSu
->
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T1_CC1
;

287 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

289 
ADC_InSu
->
ADC_NbrOfChl
 = 1;

290 
	}
}

299 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

302 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

303 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

304 i(
NewS
 !
DISABLE
)

307 
ADCx
->
CR2
 |
CR2_ADON_S
;

312 
ADCx
->
CR2
 &
CR2_ADON_Ret
;

314 
	}
}

324 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

327 
	`as_m
(
	`IS_ADC_DMA_PERIPH
(
ADCx
));

328 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

329 i(
NewS
 !
DISABLE
)

332 
ADCx
->
CR2
 |
CR2_DMA_S
;

337 
ADCx
->
CR2
 &
CR2_DMA_Ret
;

339 
	}
}

353 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
)

355 
ut8_t
 
mask
 = 0;

357 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

358 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

359 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

361 
mask
 = (
ut8_t
)
ADC_IT
;

362 i(
NewS
 !
DISABLE
)

365 
ADCx
->
CR1
 |
mask
;

370 
ADCx
->
CR1
 &(~(
ut32_t
)
mask
);

372 
	}
}

379 
	$ADC_RetCibti
(
ADC_TyDef
* 
ADCx
)

382 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

384 
ADCx
->
CR2
 |
CR2_RSTCAL_S
;

385 
	}
}

392 
FgStus
 
	$ADC_GRetCibtiStus
(
ADC_TyDef
* 
ADCx
)

394 
FgStus
 
bus
 = 
RESET
;

396 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

398 i((
ADCx
->
CR2
 & 
CR2_RSTCAL_S
!(
ut32_t
)
RESET
)

401 
bus
 = 
SET
;

406 
bus
 = 
RESET
;

409  
bus
;

410 
	}
}

417 
	$ADC_SCibti
(
ADC_TyDef
* 
ADCx
)

420 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

422 
ADCx
->
CR2
 |
CR2_CAL_S
;

423 
	}
}

430 
FgStus
 
	$ADC_GCibtiStus
(
ADC_TyDef
* 
ADCx
)

432 
FgStus
 
bus
 = 
RESET
;

434 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

436 i((
ADCx
->
CR2
 & 
CR2_CAL_S
!(
ut32_t
)
RESET
)

439 
bus
 = 
SET
;

444 
bus
 = 
RESET
;

447  
bus
;

448 
	}
}

457 
	$ADC_SoweSCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

460 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

461 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

462 i(
NewS
 !
DISABLE
)

466 
ADCx
->
CR2
 |
CR2_EXTTRIG_SWSTART_S
;

472 
ADCx
->
CR2
 &
CR2_EXTTRIG_SWSTART_Ret
;

474 
	}
}

481 
FgStus
 
	$ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
)

483 
FgStus
 
bus
 = 
RESET
;

485 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

487 i((
ADCx
->
CR2
 & 
CR2_SWSTART_S
!(
ut32_t
)
RESET
)

490 
bus
 = 
SET
;

495 
bus
 = 
RESET
;

498  
bus
;

499 
	}
}

509 
	$ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
)

511 
ut32_t
 
tmeg1
 = 0;

512 
ut32_t
 
tmeg2
 = 0;

514 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

515 
	`as_m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb
));

517 
tmeg1
 = 
ADCx
->
CR1
;

519 
tmeg1
 &
CR1_DISCNUM_Ret
;

521 
tmeg2
 = 
Numb
 - 1;

522 
tmeg1
 |
tmeg2
 << 13;

524 
ADCx
->
CR1
 = 
tmeg1
;

525 
	}
}

536 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

539 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

540 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

541 i(
NewS
 !
DISABLE
)

544 
ADCx
->
CR1
 |
CR1_DISCEN_S
;

549 
ADCx
->
CR1
 &
CR1_DISCEN_Ret
;

551 
	}
}

590 
	$ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

592 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

594 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

595 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

596 
	`as_m
(
	`IS_ADC_REGULAR_RANK
(
Rk
));

597 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

599 i(
ADC_Chl
 > 
ADC_Chl_9
)

602 
tmeg1
 = 
ADCx
->
SMPR1
;

604 
tmeg2
 = 
SMPR1_SMP_S
 << (3 * (
ADC_Chl
 - 10));

606 
tmeg1
 &~
tmeg2
;

608 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_Chl
 - 10));

610 
tmeg1
 |
tmeg2
;

612 
ADCx
->
SMPR1
 = 
tmeg1
;

617 
tmeg1
 = 
ADCx
->
SMPR2
;

619 
tmeg2
 = 
SMPR2_SMP_S
 << (3 * 
ADC_Chl
);

621 
tmeg1
 &~
tmeg2
;

623 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

625 
tmeg1
 |
tmeg2
;

627 
ADCx
->
SMPR2
 = 
tmeg1
;

630 i(
Rk
 < 7)

633 
tmeg1
 = 
ADCx
->
SQR3
;

635 
tmeg2
 = 
SQR3_SQ_S
 << (5 * (
Rk
 - 1));

637 
tmeg1
 &~
tmeg2
;

639 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 1));

641 
tmeg1
 |
tmeg2
;

643 
ADCx
->
SQR3
 = 
tmeg1
;

646 i(
Rk
 < 13)

649 
tmeg1
 = 
ADCx
->
SQR2
;

651 
tmeg2
 = 
SQR2_SQ_S
 << (5 * (
Rk
 - 7));

653 
tmeg1
 &~
tmeg2
;

655 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 7));

657 
tmeg1
 |
tmeg2
;

659 
ADCx
->
SQR2
 = 
tmeg1
;

665 
tmeg1
 = 
ADCx
->
SQR1
;

667 
tmeg2
 = 
SQR1_SQ_S
 << (5 * (
Rk
 - 13));

669 
tmeg1
 &~
tmeg2
;

671 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 13));

673 
tmeg1
 |
tmeg2
;

675 
ADCx
->
SQR1
 = 
tmeg1
;

677 
	}
}

686 
	$ADC_ExTrigCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

689 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

690 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

691 i(
NewS
 !
DISABLE
)

694 
ADCx
->
CR2
 |
CR2_EXTTRIG_S
;

699 
ADCx
->
CR2
 &
CR2_EXTTRIG_Ret
;

701 
	}
}

708 
ut16_t
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

711 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

713  (
ut16_t

ADCx
->
DR
;

714 
	}
}

720 
ut32_t
 
	$ADC_GDuModeCvsiVue
()

723  (*(
__IO
 
ut32_t
 *
DR_ADDRESS
);

724 
	}
}

734 
	$ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

737 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

738 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

739 i(
NewS
 !
DISABLE
)

742 
ADCx
->
CR1
 |
CR1_JAUTO_S
;

747 
ADCx
->
CR1
 &
CR1_JAUTO_Ret
;

749 
	}
}

760 
	$ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

763 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

764 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

765 i(
NewS
 !
DISABLE
)

768 
ADCx
->
CR1
 |
CR1_JDISCEN_S
;

773 
ADCx
->
CR1
 &
CR1_JDISCEN_Ret
;

775 
	}
}

799 
	$ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
)

801 
ut32_t
 
tmeg
 = 0;

803 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

804 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_ExTrigInjecCv
));

806 
tmeg
 = 
ADCx
->
CR2
;

808 
tmeg
 &
CR2_JEXTSEL_Ret
;

810 
tmeg
 |
ADC_ExTrigInjecCv
;

812 
ADCx
->
CR2
 = 
tmeg
;

813 
	}
}

824 
	$ADC_ExTrigInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

827 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

828 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

829 i(
NewS
 !
DISABLE
)

832 
ADCx
->
CR2
 |
CR2_JEXTTRIG_S
;

837 
ADCx
->
CR2
 &
CR2_JEXTTRIG_Ret
;

839 
	}
}

849 
	$ADC_SoweSInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

852 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

853 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

854 i(
NewS
 !
DISABLE
)

858 
ADCx
->
CR2
 |
CR2_JEXTTRIG_JSWSTART_S
;

864 
ADCx
->
CR2
 &
CR2_JEXTTRIG_JSWSTART_Ret
;

866 
	}
}

873 
FgStus
 
	$ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
)

875 
FgStus
 
bus
 = 
RESET
;

877 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

879 i((
ADCx
->
CR2
 & 
CR2_JSWSTART_S
!(
ut32_t
)
RESET
)

882 
bus
 = 
SET
;

887 
bus
 = 
RESET
;

890  
bus
;

891 
	}
}

930 
	$ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

932 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0, 
tmeg3
 = 0;

934 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

935 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

936 
	`as_m
(
	`IS_ADC_INJECTED_RANK
(
Rk
));

937 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

939 i(
ADC_Chl
 > 
ADC_Chl_9
)

942 
tmeg1
 = 
ADCx
->
SMPR1
;

944 
tmeg2
 = 
SMPR1_SMP_S
 << (3*(
ADC_Chl
 - 10));

946 
tmeg1
 &~
tmeg2
;

948 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3*(
ADC_Chl
 - 10));

950 
tmeg1
 |
tmeg2
;

952 
ADCx
->
SMPR1
 = 
tmeg1
;

957 
tmeg1
 = 
ADCx
->
SMPR2
;

959 
tmeg2
 = 
SMPR2_SMP_S
 << (3 * 
ADC_Chl
);

961 
tmeg1
 &~
tmeg2
;

963 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

965 
tmeg1
 |
tmeg2
;

967 
ADCx
->
SMPR2
 = 
tmeg1
;

971 
tmeg1
 = 
ADCx
->
JSQR
;

973 
tmeg3
 = (
tmeg1
 & 
JSQR_JL_S
)>> 20;

975 
tmeg2
 = 
JSQR_JSQ_S
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

977 
tmeg1
 &~
tmeg2
;

979 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

981 
tmeg1
 |
tmeg2
;

983 
ADCx
->
JSQR
 = 
tmeg1
;

984 
	}
}

993 
	$ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
)

995 
ut32_t
 
tmeg1
 = 0;

996 
ut32_t
 
tmeg2
 = 0;

998 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

999 
	`as_m
(
	`IS_ADC_INJECTED_LENGTH
(
Lgth
));

1002 
tmeg1
 = 
ADCx
->
JSQR
;

1004 
tmeg1
 &
JSQR_JL_Ret
;

1006 
tmeg2
 = 
Lgth
 - 1;

1007 
tmeg1
 |
tmeg2
 << 20;

1009 
ADCx
->
JSQR
 = 
tmeg1
;

1010 
	}
}

1025 
	$ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
)

1027 
__IO
 
ut32_t
 
tmp
 = 0;

1030 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1031 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1032 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1034 
tmp
 = (
ut32_t
)
ADCx
;

1035 
tmp
 +
ADC_InjeedChl
;

1038 *(
__IO
 
ut32_t
 *
tmp
 = (ut32_t)
Offt
;

1039 
	}
}

1052 
ut16_t
 
	$ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
)

1054 
__IO
 
ut32_t
 
tmp
 = 0;

1057 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1058 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1060 
tmp
 = (
ut32_t
)
ADCx
;

1061 
tmp
 +
ADC_InjeedChl
 + 
JDR_Offt
;

1064  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

1065 
	}
}

1082 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
)

1084 
ut32_t
 
tmeg
 = 0;

1086 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1087 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AlogWchdog
));

1089 
tmeg
 = 
ADCx
->
CR1
;

1091 
tmeg
 &
CR1_AWDMode_Ret
;

1093 
tmeg
 |
ADC_AlogWchdog
;

1095 
ADCx
->
CR1
 = 
tmeg
;

1096 
	}
}

1107 
	$ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,

1108 
ut16_t
 
LowThshd
)

1111 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1112 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

1113 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

1115 
ADCx
->
HTR
 = 
HighThshd
;

1117 
ADCx
->
LTR
 = 
LowThshd
;

1118 
	}
}

1145 
	$ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

1147 
ut32_t
 
tmeg
 = 0;

1149 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1150 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1152 
tmeg
 = 
ADCx
->
CR1
;

1154 
tmeg
 &
CR1_AWDCH_Ret
;

1156 
tmeg
 |
ADC_Chl
;

1158 
ADCx
->
CR1
 = 
tmeg
;

1159 
	}
}

1167 
	$ADC_TempSsVftCmd
(
FuniڮS
 
NewS
)

1170 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1171 i(
NewS
 !
DISABLE
)

1174 
ADC1
->
CR2
 |
CR2_TSVREFE_S
;

1179 
ADC1
->
CR2
 &
CR2_TSVREFE_Ret
;

1181 
	}
}

1195 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1197 
FgStus
 
bus
 = 
RESET
;

1199 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1200 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1202 i((
ADCx
->
SR
 & 
ADC_FLAG
!(
ut8_t
)
RESET
)

1205 
bus
 = 
SET
;

1210 
bus
 = 
RESET
;

1213  
bus
;

1214 
	}
}

1228 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1231 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1232 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1234 
ADCx
->
SR
 = ~(
ut32_t
)
ADC_FLAG
;

1235 
	}
}

1247 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1249 
ITStus
 
bus
 = 
RESET
;

1250 
ut32_t
 
mask
 = 0, 
abˡus
 = 0;

1252 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1253 
	`as_m
(
	`IS_ADC_GET_IT
(
ADC_IT
));

1255 
mask
 = 
ADC_IT
 >> 8;

1257 
abˡus
 = (
ADCx
->
CR1
 & (
ut8_t
)
ADC_IT
) ;

1259 i(((
ADCx
->
SR
 & 
mask
!(
ut32_t
)
RESET
&& 
abˡus
)

1262 
bus
 = 
SET
;

1267 
bus
 = 
RESET
;

1270  
bus
;

1271 
	}
}

1283 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1285 
ut8_t
 
mask
 = 0;

1287 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1288 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1290 
mask
 = (
ut8_t
)(
ADC_IT
 >> 8);

1292 
ADCx
->
SR
 = ~(
ut32_t
)
mask
;

1293 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STM32F~2.C

23 
	~"m32f10x_bkp.h
"

24 
	~"m32f10x_rcc.h
"

48 
	#BKP_OFFSET
 (
BKP_BASE
 - 
PERIPH_BASE
)

	)

53 
	#CR_OFFSET
 (
BKP_OFFSET
 + 0x30)

	)

54 
	#TPAL_BNumb
 0x01

	)

55 
	#CR_TPAL_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
TPAL_BNumb
 * 4))

	)

58 
	#TPE_BNumb
 0x00

	)

59 
	#CR_TPE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
TPE_BNumb
 * 4))

	)

64 
	#CSR_OFFSET
 (
BKP_OFFSET
 + 0x34)

	)

65 
	#TPIE_BNumb
 0x02

	)

66 
	#CSR_TPIE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TPIE_BNumb
 * 4))

	)

69 
	#TIF_BNumb
 0x09

	)

70 
	#CSR_TIF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TIF_BNumb
 * 4))

	)

73 
	#TEF_BNumb
 0x08

	)

74 
	#CSR_TEF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TEF_BNumb
 * 4))

	)

79 
	#RTCCR_CAL_MASK
 ((
ut16_t
)0xFF80)

	)

80 
	#RTCCR_MASK
 ((
ut16_t
)0xFC7F)

	)

120 
	$BKP_DeIn
()

122 
	`RCC_BackupRetCmd
(
ENABLE
);

123 
	`RCC_BackupRetCmd
(
DISABLE
);

124 
	}
}

134 
	$BKP_TamrPLevCfig
(
ut16_t
 
BKP_TamrPLev
)

137 
	`as_m
(
	`IS_BKP_TAMPER_PIN_LEVEL
(
BKP_TamrPLev
));

138 *(
__IO
 
ut32_t
 *
CR_TPAL_BB
 = 
BKP_TamrPLev
;

139 
	}
}

147 
	$BKP_TamrPCmd
(
FuniڮS
 
NewS
)

150 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

151 *(
__IO
 
ut32_t
 *
CR_TPE_BB
 = (ut32_t)
NewS
;

152 
	}
}

160 
	$BKP_ITCfig
(
FuniڮS
 
NewS
)

163 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

164 *(
__IO
 
ut32_t
 *
CSR_TPIE_BB
 = (ut32_t)
NewS
;

165 
	}
}

180 
	$BKP_RTCOuutCfig
(
ut16_t
 
BKP_RTCOuutSour
)

182 
ut16_t
 
tmeg
 = 0;

184 
	`as_m
(
	`IS_BKP_RTC_OUTPUT_SOURCE
(
BKP_RTCOuutSour
));

185 
tmeg
 = 
BKP
->
RTCCR
;

187 
tmeg
 &
RTCCR_MASK
;

190 
tmeg
 |
BKP_RTCOuutSour
;

192 
BKP
->
RTCCR
 = 
tmeg
;

193 
	}
}

201 
	$BKP_SRTCCibtiVue
(
ut8_t
 
CibtiVue
)

203 
ut16_t
 
tmeg
 = 0;

205 
	`as_m
(
	`IS_BKP_CALIBRATION_VALUE
(
CibtiVue
));

206 
tmeg
 = 
BKP
->
RTCCR
;

208 
tmeg
 &
RTCCR_CAL_MASK
;

210 
tmeg
 |
CibtiVue
;

212 
BKP
->
RTCCR
 = 
tmeg
;

213 
	}
}

222 
	$BKP_WreBackupRegi
(
ut16_t
 
BKP_DR
, ut16_
Da
)

224 
__IO
 
ut32_t
 
tmp
 = 0;

227 
	`as_m
(
	`IS_BKP_DR
(
BKP_DR
));

229 
tmp
 = (
ut32_t
)
BKP_BASE
;

230 
tmp
 +
BKP_DR
;

232 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

233 
	}
}

241 
ut16_t
 
	$BKP_RdBackupRegi
(
ut16_t
 
BKP_DR
)

243 
__IO
 
ut32_t
 
tmp
 = 0;

246 
	`as_m
(
	`IS_BKP_DR
(
BKP_DR
));

248 
tmp
 = (
ut32_t
)
BKP_BASE
;

249 
tmp
 +
BKP_DR
;

251  (*(
__IO
 
ut16_t
 *
tmp
);

252 
	}
}

259 
FgStus
 
	$BKP_GFgStus
()

261  (
FgStus
)(*(
__IO
 
ut32_t
 *
CSR_TEF_BB
);

262 
	}
}

269 
	$BKP_CˬFg
()

272 
BKP
->
CSR
 |
BKP_CSR_CTE
;

273 
	}
}

280 
ITStus
 
	$BKP_GITStus
()

282  (
ITStus
)(*(
__IO
 
ut32_t
 *
CSR_TIF_BB
);

283 
	}
}

290 
	$BKP_CˬITPdgB
()

293 
BKP
->
CSR
 |
BKP_CSR_CTI
;

294 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STM32F~3.C

23 
	~"m32f10x_n.h
"

24 
	~"m32f10x_rcc.h
"

49 
	#MCR_DBF
 ((
ut32_t
)0x00010000

	)

52 
	#TMIDxR_TXRQ
 ((
ut32_t
)0x00000001

	)

55 
	#FMR_FINIT
 ((
ut32_t
)0x00000001

	)

58 
	#INAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

60 
	#SLAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

65 
	#CAN_FLAGS_TSR
 ((
ut32_t
)0x08000000)

	)

67 
	#CAN_FLAGS_RF1R
 ((
ut32_t
)0x04000000)

	)

69 
	#CAN_FLAGS_RF0R
 ((
ut32_t
)0x02000000)

	)

71 
	#CAN_FLAGS_MSR
 ((
ut32_t
)0x01000000)

	)

73 
	#CAN_FLAGS_ESR
 ((
ut32_t
)0x00F00000)

	)

76 
	#CAN_TXMAILBOX_0
 ((
ut8_t
)0x00)

	)

77 
	#CAN_TXMAILBOX_1
 ((
ut8_t
)0x01)

	)

78 
	#CAN_TXMAILBOX_2
 ((
ut8_t
)0x02)

	)

82 
	#CAN_MODE_MASK
 ((
ut32_t
0x00000003)

	)

107 
ITStus
 
CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
);

122 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

125 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

127 i(
CANx
 =
CAN1
)

130 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
ENABLE
);

132 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
DISABLE
);

137 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
ENABLE
);

139 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
DISABLE
);

141 
	}
}

154 
ut8_t
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

156 
ut8_t
 
InStus
 = 
CAN_InStus_Faed
;

157 
ut32_t
 
wa_ack
 = 0x00000000;

159 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

160 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

161 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

162 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

163 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

164 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

165 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

166 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

167 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

168 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

169 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

170 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

173 
CANx
->
MCR
 &(~(
ut32_t
)
CAN_MCR_SLEEP
);

176 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

179 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
!CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

181 
wa_ack
++;

185 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

187 
InStus
 = 
CAN_InStus_Faed
;

192 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

194 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

198 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TTCM
;

202 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

204 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

208 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_ABOM
;

212 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

214 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

218 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_AWUM
;

222 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

224 
CANx
->
MCR
 |
CAN_MCR_NART
;

228 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_NART
;

232 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

234 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

238 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_RFLM
;

242 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

244 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

248 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TXFP
;

252 
CANx
->
BTR
 = (
ut32_t
)((ut32_t)
CAN_InSu
->
CAN_Mode
 << 30) | \

253 ((
ut32_t
)
CAN_InSu
->
CAN_SJW
 << 24) | \

254 ((
ut32_t
)
CAN_InSu
->
CAN_BS1
 << 16) | \

255 ((
ut32_t
)
CAN_InSu
->
CAN_BS2
 << 20) | \

256 ((
ut32_t
)
CAN_InSu
->
CAN_Psr
 - 1);

259 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_INRQ
;

262 
wa_ack
 = 0;

264 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
=CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

266 
wa_ack
++;

270 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

272 
InStus
 = 
CAN_InStus_Faed
;

276 
InStus
 = 
CAN_InStus_Sucss
 ;

281  
InStus
;

282 
	}
}

292 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

294 
ut32_t
 
fr_numb_b_pos
 = 0;

296 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

297 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

298 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

299 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

300 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

302 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

305 
CAN1
->
FMR
 |
FMR_FINIT
;

308 
CAN1
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

311 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

314 
CAN1
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

318 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

319 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

320 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

324 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

325 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

326 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

329 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

332 
CAN1
->
FS1R
 |
fr_numb_b_pos
;

334 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

335 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

336 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

338 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

339 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

340 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

344 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

347 
CAN1
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

352 
CAN1
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

356 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

359 
CAN1
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

362 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

365 
CAN1
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

369 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

371 
CAN1
->
FA1R
 |
fr_numb_b_pos
;

375 
CAN1
->
FMR
 &~
FMR_FINIT
;

376 
	}
}

384 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

389 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

392 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

395 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

398 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

401 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

404 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

407 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

410 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

413 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

416 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

419 
CAN_InSu
->
CAN_Psr
 = 1;

420 
	}
}

428 
	$CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
)

431 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

434 
CAN1
->
FMR
 |
FMR_FINIT
;

437 
CAN1
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

438 
CAN1
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

441 
CAN1
->
FMR
 &~
FMR_FINIT
;

442 
	}
}

451 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

454 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

455 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

457 i(
NewS
 !
DISABLE
)

460 
CANx
->
MCR
 |
MCR_DBF
;

465 
CANx
->
MCR
 &~
MCR_DBF
;

467 
	}
}

481 
	$CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

484 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

485 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

486 i(
NewS
 !
DISABLE
)

489 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

492 
CANx
->
sTxMaBox
[0].
TDTR
 |((
ut32_t
)
CAN_TDT0R_TGT
);

493 
CANx
->
sTxMaBox
[1].
TDTR
 |((
ut32_t
)
CAN_TDT1R_TGT
);

494 
CANx
->
sTxMaBox
[2].
TDTR
 |((
ut32_t
)
CAN_TDT2R_TGT
);

499 
CANx
->
MCR
 &(
ut32_t
)(~(ut32_t)
CAN_MCR_TTCM
);

502 
CANx
->
sTxMaBox
[0].
TDTR
 &((
ut32_t
)~
CAN_TDT0R_TGT
);

503 
CANx
->
sTxMaBox
[1].
TDTR
 &((
ut32_t
)~
CAN_TDT1R_TGT
);

504 
CANx
->
sTxMaBox
[2].
TDTR
 &((
ut32_t
)~
CAN_TDT2R_TGT
);

506 
	}
}

515 
ut8_t
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

517 
ut8_t
 
sm_mabox
 = 0;

519 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

520 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

521 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

522 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

525 i((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

527 
sm_mabox
 = 0;

529 i((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

531 
sm_mabox
 = 1;

533 i((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

535 
sm_mabox
 = 2;

539 
sm_mabox
 = 
CAN_TxStus_NoMaBox
;

542 i(
sm_mabox
 !
CAN_TxStus_NoMaBox
)

545 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 &
TMIDxR_TXRQ
;

546 i(
TxMesge
->
IDE
 =
CAN_Id_Sndd
)

548 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

549 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
StdId
 << 21) | \

550 
TxMesge
->
RTR
);

554 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

555 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
ExtId
 << 3) | \

556 
TxMesge
->
IDE
 | \

557 
TxMesge
->
RTR
);

561 
TxMesge
->
DLC
 &(
ut8_t
)0x0000000F;

562 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 &(
ut32_t
)0xFFFFFFF0;

563 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 |
TxMesge
->
DLC
;

566 
CANx
->
sTxMaBox
[
sm_mabox
].
TDLR
 = (((
ut32_t
)
TxMesge
->
Da
[3] << 24) |

567 ((
ut32_t
)
TxMesge
->
Da
[2] << 16) |

568 ((
ut32_t
)
TxMesge
->
Da
[1] << 8) |

569 ((
ut32_t
)
TxMesge
->
Da
[0]));

570 
CANx
->
sTxMaBox
[
sm_mabox
].
TDHR
 = (((
ut32_t
)
TxMesge
->
Da
[7] << 24) |

571 ((
ut32_t
)
TxMesge
->
Da
[6] << 16) |

572 ((
ut32_t
)
TxMesge
->
Da
[5] << 8) |

573 ((
ut32_t
)
TxMesge
->
Da
[4]));

575 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |
TMIDxR_TXRQ
;

577  
sm_mabox
;

578 
	}
}

589 
ut8_t
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
TnsmMabox
)

591 
ut32_t
 
e
 = 0;

594 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

595 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

597 
TnsmMabox
)

599 (
CAN_TXMAILBOX_0
):

600 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

602 (
CAN_TXMAILBOX_1
):

603 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

605 (
CAN_TXMAILBOX_2
):

606 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

609 
e
 = 
CAN_TxStus_Faed
;

612 
e
)

615 (0x0): 
e
 = 
CAN_TxStus_Pdg
;

618 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
e
 = 
CAN_TxStus_Faed
;

620 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
e
 = 
CAN_TxStus_Faed
;

622 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
e
 = 
CAN_TxStus_Faed
;

625 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
e
 = 
CAN_TxStus_Ok
;

627 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
e
 = 
CAN_TxStus_Ok
;

629 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
e
 = 
CAN_TxStus_Ok
;

631 : 
e
 = 
CAN_TxStus_Faed
;

634  (
ut8_t

e
;

635 
	}
}

643 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
)

646 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

647 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

649 
Mabox
)

651 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

653 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

655 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

660 
	}
}

671 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

674 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

675 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

677 
RxMesge
->
IDE
 = (
ut8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

678 i(
RxMesge
->
IDE
 =
CAN_Id_Sndd
)

680 
RxMesge
->
StdId
 = (
ut32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

684 
RxMesge
->
ExtId
 = (
ut32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

687 
RxMesge
->
RTR
 = (
ut8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

689 
RxMesge
->
DLC
 = (
ut8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

691 
RxMesge
->
FMI
 = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

693 
RxMesge
->
Da
[0] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

694 
RxMesge
->
Da
[1] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

695 
RxMesge
->
Da
[2] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

696 
RxMesge
->
Da
[3] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

697 
RxMesge
->
Da
[4] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

698 
RxMesge
->
Da
[5] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

699 
RxMesge
->
Da
[6] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

700 
RxMesge
->
Da
[7] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

703 i(
FIFONumb
 =
CAN_FIFO0
)

705 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

710 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

712 
	}
}

720 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

723 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

724 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

726 i(
FIFONumb
 =
CAN_FIFO0
)

728 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

733 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

735 
	}
}

743 
ut8_t
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

745 
ut8_t
 
mesge_ndg
=0;

747 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

748 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

749 i(
FIFONumb
 =
CAN_FIFO0
)

751 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF0R
&(
ut32_t
)0x03);

753 i(
FIFONumb
 =
CAN_FIFO1
)

755 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF1R
&(
ut32_t
)0x03);

759 
mesge_ndg
 = 0;

761  
mesge_ndg
;

762 
	}
}

774 
ut8_t
 
	$CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_OtgMode
)

776 
ut8_t
 
us
 = 
CAN_ModeStus_Faed
;

779 
ut32_t
 
timeout
 = 
INAK_TIMEOUT
;

782 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

783 
	`as_m
(
	`IS_CAN_OPERATING_MODE
(
CAN_OtgMode
));

785 i(
CAN_OtgMode
 =
CAN_OtgMode_Inlizi
)

788 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_SLEEP
)| 
CAN_MCR_INRQ
);

791 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
&& (
timeout
 != 0))

793 
timeout
--;

795 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
)

797 
us
 = 
CAN_ModeStus_Faed
;

801 
us
 = 
CAN_ModeStus_Sucss
;

804 i(
CAN_OtgMode
 =
CAN_OtgMode_Nm
)

807 
CANx
->
MCR
 &(
ut32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

810 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!0&& (
timeout
!=0))

812 
timeout
--;

814 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

816 
us
 = 
CAN_ModeStus_Faed
;

820 
us
 = 
CAN_ModeStus_Sucss
;

823 i(
CAN_OtgMode
 =
CAN_OtgMode_S˕
)

826 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

829 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
&& (
timeout
!=0))

831 
timeout
--;

833 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
)

835 
us
 = 
CAN_ModeStus_Faed
;

839 
us
 = 
CAN_ModeStus_Sucss
;

844 
us
 = 
CAN_ModeStus_Faed
;

847  (
ut8_t

us
;

848 
	}
}

856 
ut8_t
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

858 
ut8_t
 
pus
 = 
CAN_S˕_Faed
;

861 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

864 
CANx
->
MCR
 = (((CANx->MCR& (
ut32_t
)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

867 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

870 
pus
 = 
CAN_S˕_Ok
;

873  (
ut8_t
)
pus
;

874 
	}
}

882 
ut8_t
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

884 
ut32_t
 
wa_ak
 = 
SLAK_TIMEOUT
;

885 
ut8_t
 
wakeupus
 = 
CAN_WakeUp_Faed
;

888 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

891 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_SLEEP
;

894 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
wa_ak
!=0x00))

896 
wa_ak
--;

898 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

901 
wakeupus
 = 
CAN_WakeUp_Ok
;

904  (
ut8_t
)
wakeupus
;

905 
	}
}

922 
ut8_t
 
	$CAN_GLaECode
(
CAN_TyDef
* 
CANx
)

924 
ut8_t
 
rcode
=0;

927 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

930 
rcode
 = (((
ut8_t
)
CANx
->
ESR
& (ut8_t)
CAN_ESR_LEC
);

933  
rcode
;

934 
	}
}

946 
ut8_t
 
	$CAN_GReiveECou
(
CAN_TyDef
* 
CANx
)

948 
ut8_t
 
cou
=0;

951 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

954 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

957  
cou
;

958 
	}
}

966 
ut8_t
 
	$CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
)

968 
ut8_t
 
cou
=0;

971 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

974 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

977  
cou
;

978 
	}
}

1003 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
)

1006 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1007 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1008 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1010 i(
NewS
 !
DISABLE
)

1013 
CANx
->
IER
 |
CAN_IT
;

1018 
CANx
->
IER
 &~
CAN_IT
;

1020 
	}
}

1043 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1045 
FgStus
 
bus
 = 
RESET
;

1048 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1049 
	`as_m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1052 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
!(
ut32_t
)
RESET
)

1055 i((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1058 
bus
 = 
SET
;

1063 
bus
 = 
RESET
;

1066 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
!(
ut32_t
)
RESET
)

1069 i((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1072 
bus
 = 
SET
;

1077 
bus
 = 
RESET
;

1080 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
!(
ut32_t
)
RESET
)

1083 i((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1086 
bus
 = 
SET
;

1091 
bus
 = 
RESET
;

1094 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
!(
ut32_t
)
RESET
)

1097 i((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1100 
bus
 = 
SET
;

1105 
bus
 = 
RESET
;

1111 i((
ut32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)!(ut32_t)
RESET
)

1114 
bus
 = 
SET
;

1119 
bus
 = 
RESET
;

1123  
bus
;

1124 
	}
}

1143 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1145 
ut32_t
 
agtmp
=0;

1147 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1148 
	`as_m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1150 i(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1153 
CANx
->
ESR
 = (
ut32_t
)
RESET
;

1157 
agtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1159 i((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ut32_t
)
RESET
)

1162 
CANx
->
RF0R
 = (
ut32_t
)(
agtmp
);

1164 i((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ut32_t
)
RESET
)

1167 
CANx
->
RF1R
 = (
ut32_t
)(
agtmp
);

1169 i((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ut32_t
)
RESET
)

1172 
CANx
->
TSR
 = (
ut32_t
)(
agtmp
);

1177 
CANx
->
MSR
 = (
ut32_t
)(
agtmp
);

1180 
	}
}

1203 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1205 
ITStus
 
us
 = 
RESET
;

1207 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1208 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1211 if((
CANx
->
IER
 & 
CAN_IT
!
RESET
)

1214 
CAN_IT
)

1216 
CAN_IT_TME
:

1218 
us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1220 
CAN_IT_FMP0
:

1222 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1224 
CAN_IT_FF0
:

1226 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1228 
CAN_IT_FOV0
:

1230 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1232 
CAN_IT_FMP1
:

1234 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1236 
CAN_IT_FF1
:

1238 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1240 
CAN_IT_FOV1
:

1242 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1244 
CAN_IT_WKU
:

1246 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1248 
CAN_IT_SLK
:

1250 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1252 
CAN_IT_EWG
:

1254 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1256 
CAN_IT_EPV
:

1258 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1260 
CAN_IT_BOF
:

1262 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1264 
CAN_IT_LEC
:

1266 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1268 
CAN_IT_ERR
:

1270 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1274 
us
 = 
RESET
;

1281 
us
 = 
RESET
;

1285  
us
;

1286 
	}
}

1306 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1309 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1310 
	`as_m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1312 
CAN_IT
)

1314 
CAN_IT_TME
:

1316 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1318 
CAN_IT_FF0
:

1320 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1322 
CAN_IT_FOV0
:

1324 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1326 
CAN_IT_FF1
:

1328 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1330 
CAN_IT_FOV1
:

1332 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1334 
CAN_IT_WKU
:

1336 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1338 
CAN_IT_SLK
:

1340 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1342 
CAN_IT_EWG
:

1344 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1348 
CAN_IT_EPV
:

1350 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1354 
CAN_IT_BOF
:

1356 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1360 
CAN_IT_LEC
:

1362 
CANx
->
ESR
 = 
RESET
;

1364 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1366 
CAN_IT_ERR
:

1368 
CANx
->
ESR
 = 
RESET
;

1370 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1377 
	}
}

1385 
ITStus
 
	$CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
)

1387 
ITStus
 
ndgbus
 = 
RESET
;

1389 i((
CAN_Reg
 & 
It_B
!(
ut32_t
)
RESET
)

1392 
ndgbus
 = 
SET
;

1397 
ndgbus
 = 
RESET
;

1399  
ndgbus
;

1400 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STM32F~4.C

23 
	~"m32f10x_c.h
"

24 
	~"m32f10x_rcc.h
"

49 
	#CEC_OFFSET
 (
CEC_BASE
 - 
PERIPH_BASE
)

	)

54 
	#CFGR_OFFSET
 (
CEC_OFFSET
 + 0x00)

	)

55 
	#PE_BNumb
 0x00

	)

56 
	#CFGR_PE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
PE_BNumb
 * 4))

	)

59 
	#IE_BNumb
 0x01

	)

60 
	#CFGR_IE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
IE_BNumb
 * 4))

	)

65 
	#CSR_OFFSET
 (
CEC_OFFSET
 + 0x10)

	)

66 
	#TSOM_BNumb
 0x00

	)

67 
	#CSR_TSOM_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TSOM_BNumb
 * 4))

	)

70 
	#TEOM_BNumb
 0x01

	)

71 
	#CSR_TEOM_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TEOM_BNumb
 * 4))

	)

73 
	#CFGR_CLEAR_Mask
 (
ut8_t
)(0xF3

	)

74 
	#FLAG_Mask
 ((
ut32_t
)0x00FFFFFF

	)

118 
	$CEC_DeIn
()

121 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CEC
, 
ENABLE
);

123 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CEC
, 
DISABLE
);

124 
	}
}

135 
	$CEC_In
(
CEC_InTyDef
* 
CEC_InSu
)

137 
ut16_t
 
tmeg
 = 0;

140 
	`as_m
(
	`IS_CEC_BIT_TIMING_ERROR_MODE
(
CEC_InSu
->
CEC_BTimgMode
));

141 
	`as_m
(
	`IS_CEC_BIT_PERIOD_ERROR_MODE
(
CEC_InSu
->
CEC_BPiodMode
));

145 
tmeg
 = 
CEC
->
CFGR
;

148 
tmeg
 &
CFGR_CLEAR_Mask
;

151 
tmeg
 |(
ut16_t
)(
CEC_InSu
->
CEC_BTimgMode
 | CEC_InSu->
CEC_BPiodMode
);

154 
CEC
->
CFGR
 = 
tmeg
;

156 
	}
}

164 
	$CEC_Cmd
(
FuniڮS
 
NewS
)

167 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

169 *(
__IO
 
ut32_t
 *
CFGR_PE_BB
 = (ut32_t)
NewS
;

171 if(
NewS
 =
DISABLE
)

174 (
CEC
->
CFGR
 & 
CEC_CFGR_PE
!(
ut32_t
)
RESET
)

178 
	}
}

186 
	$CEC_ITCfig
(
FuniڮS
 
NewS
)

189 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

191 *(
__IO
 
ut32_t
 *
CFGR_IE_BB
 = (ut32_t)
NewS
;

192 
	}
}

199 
	$CEC_OwnAddssCfig
(
ut8_t
 
CEC_OwnAddss
)

202 
	`as_m
(
	`IS_CEC_ADDRESS
(
CEC_OwnAddss
));

205 
CEC
->
OAR
 = 
CEC_OwnAddss
;

206 
	}
}

213 
	$CEC_SPsr
(
ut16_t
 
CEC_Psr
)

216 
	`as_m
(
	`IS_CEC_PRESCALER
(
CEC_Psr
));

219 
CEC
->
PRES
 = 
CEC_Psr
;

220 
	}
}

227 
	$CEC_SdDaBy
(
ut8_t
 
Da
)

230 
CEC
->
TXD
 = 
Da
 ;

231 
	}
}

239 
ut8_t
 
	$CEC_ReiveDaBy
()

242  (
ut8_t
)(
CEC
->
RXD
);

243 
	}
}

250 
	$CEC_SOfMesge
()

253 *(
__IO
 
ut32_t
 *
CSR_TSOM_BB
 = (uint32_t)0x1;

254 
	}
}

262 
	$CEC_EndOfMesgeCmd
(
FuniڮS
 
NewS
)

265 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

268 *(
__IO
 
ut32_t
 *
CSR_TEOM_BB
 = (ut32_t)
NewS
;

269 
	}
}

291 
FgStus
 
	$CEC_GFgStus
(
ut32_t
 
CEC_FLAG
)

293 
FgStus
 
bus
 = 
RESET
;

294 
ut32_t
 
eg
 = 0, 
cba
 = 0;

297 
	`as_m
(
	`IS_CEC_GET_FLAG
(
CEC_FLAG
));

300 
cba
 = (
ut32_t
)(
CEC_BASE
);

303 
eg
 = 
CEC_FLAG
 >> 28;

306 
CEC_FLAG
 &
FLAG_Mask
;

308 if(
eg
 != 0)

311 
CEC_FLAG
 = (
ut32_t
)(CEC_FLAG >> 16);

314 
cba
 += 0xC;

319 
cba
 += 0x10;

322 if(((*(
__IO
 
ut32_t
 *)
cba
& 
CEC_FLAG
!(ut32_t)
RESET
)

325 
bus
 = 
SET
;

330 
bus
 = 
RESET
;

334  
bus
;

335 
	}
}

349 
	$CEC_CˬFg
(
ut32_t
 
CEC_FLAG
)

351 
ut32_t
 
tmp
 = 0x0;

354 
	`as_m
(
	`IS_CEC_CLEAR_FLAG
(
CEC_FLAG
));

356 
tmp
 = 
CEC
->
CSR
 & 0x2;

359 
CEC
->
CSR
 &(
ut32_t
)(((~(ut32_t)
CEC_FLAG
& 0xFFFFFFFC| 
tmp
);

360 
	}
}

372 
ITStus
 
	$CEC_GITStus
(
ut8_t
 
CEC_IT
)

374 
ITStus
 
bus
 = 
RESET
;

375 
ut32_t
 
abˡus
 = 0;

378 
	`as_m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

381 
abˡus
 = (
CEC
->
CFGR
 & (
ut8_t
)
CEC_CFGR_IE
) ;

384 i(((
CEC
->
CSR
 & 
CEC_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

387 
bus
 = 
SET
;

392 
bus
 = 
RESET
;

395  
bus
;

396 
	}
}

408 
	$CEC_CˬITPdgB
(
ut16_t
 
CEC_IT
)

410 
ut32_t
 
tmp
 = 0x0;

413 
	`as_m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

415 
tmp
 = 
CEC
->
CSR
 & 0x2;

418 
CEC
->
CSR
 &(
ut32_t
)(((~(ut32_t)
CEC_IT
& 0xFFFFFFFC| 
tmp
);

419 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\misc.c

24 
	~"misc.h
"

47 
	#AIRCR_VECTKEY_MASK
 ((
ut32_t
)0x05FA0000)

	)

96 
	$NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
)

99 
	`as_m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriܙyGroup
));

102 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriܙyGroup
;

103 
	}
}

112 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

114 
ut32_t
 
tmriܙy
 = 0x00, 
tm
 = 0x00, 
tmpsub
 = 0x0F;

117 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

118 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
));

119 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
));

121 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

124 
tmriܙy
 = (0x700 - ((
SCB
->
AIRCR
& (
ut32_t
)0x700))>> 0x08;

125 
tm
 = (0x4 - 
tmriܙy
);

126 
tmpsub
 =mpsub >> 
tmriܙy
;

128 
tmriܙy
 = (
ut32_t
)
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 << 
tm
;

129 
tmriܙy
 |
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 & 
tmpsub
;

130 
tmriܙy
 =mppriority << 0x04;

132 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
] = 
tmriܙy
;

135 
NVIC
->
ISER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

136 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

141 
NVIC
->
ICER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

142 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

144 
	}
}

156 
	$NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
)

159 
	`as_m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeTab
));

160 
	`as_m
(
	`IS_NVIC_OFFSET
(
Offt
));

162 
SCB
->
VTOR
 = 
NVIC_VeTab
 | (
Offt
 & (
ut32_t
)0x1FFFFF80);

163 
	}
}

175 
	$NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
)

178 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

179 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

181 i(
NewS
 !
DISABLE
)

183 
SCB
->
SCR
 |
LowPowMode
;

187 
SCB
->
SCR
 &(
ut32_t
)(~(ut32_t)
LowPowMode
);

189 
	}
}

199 
	$SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
)

202 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

203 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

205 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

209 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

211 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\STM32F~1.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 64
K


41 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 20
K


42 
	}
}

72 
	gSECTIONS


74 .
	gxt
 :

76 
KEEP
(*(.
i_ve
))

77 *(.
xt
*)

79 
KEEP
(*(.

))

80 
KEEP
(*(.
fi
))

83 *
tbeg
.
o
(.
s
)

84 *
tbeg
?.
o
(.
s
)

85 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
s
)

86 *(
SORT
(.
s
.*))

87 *(.
s
)

90 *
tbeg
.
o
(.
dts
)

91 *
tbeg
?.
o
(.
dts
)

92 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
dts
)

93 *(
SORT
(.
dts
.*))

94 *(.
dts
)

96 *(.
roda
*)

98 
KEEP
(*(.
eh_ame
*))

99 } > 
ROM


101 .
ARM
.
exb
 :

103 *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*)

104 } > 
ROM


106 
__exidx_t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lk
.
mexidx
.*)

110 } > 
ROM


111 
__exidx_d
 = .;

113 
	g__ext
 = .;

115 .
	gda
 : 
AT
 (
__ext
)

117 
__da_t__
 = .;

118 *(
	gvb
)

119 *(.
	gda
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

124 
KEEP
(*(.
e_y
))

125 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
___y_t
 = .);

130 
KEEP
(*(
SORT
(.
_y
.*)))

131 
KEEP
(*(.
_y
))

132 
PROVIDE_HIDDEN
 (
___y_d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

138 
KEEP
(*(
SORT
(.
fi_y
.*)))

139 
KEEP
(*(.
fi_y
))

140 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

142 . = 
ALIGN
(4);

144 
	g__da_d__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_d__
 = .;

154 } > 
	gRAM


156 .
hp
 (
NOLOAD
):

158 
__d__
 = .;

159 
	gd
 = 
__d__
;

160 *(.
	ghp
*)

161 
	g__HpLim
 = .;

162 } > 
	gRAM


167 .
ack_dummy
 (
NOLOAD
):

169 *(.
ack
)

170 } > 
RAM


174 
__SckT
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

175 
	g__SckLim
 = 
__SckT
 - 
SIZEOF
(.
ack_dummy
);

176 
PROVIDE
(
__ack
 = 
__SckT
);

179 
ASSERT
(
__SckLim
 >
__HpLim
, "region RAM overflowed with stack")

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\STM32F~2.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 64
K


41 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 20
K


42 
	}
}

72 
	gSECTIONS


74 .
	gxt
 :

76 
KEEP
(*(.
i_ve
))

77 *(.
xt
*)

79 
KEEP
(*(.

))

80 
KEEP
(*(.
fi
))

83 *
tbeg
.
o
(.
s
)

84 *
tbeg
?.
o
(.
s
)

85 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
s
)

86 *(
SORT
(.
s
.*))

87 *(.
s
)

90 *
tbeg
.
o
(.
dts
)

91 *
tbeg
?.
o
(.
dts
)

92 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
dts
)

93 *(
SORT
(.
dts
.*))

94 *(.
dts
)

96 *(.
roda
*)

98 
KEEP
(*(.
eh_ame
*))

99 } > 
RAM


101 .
ARM
.
exb
 :

103 *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*)

104 } > 
RAM


106 
__exidx_t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lk
.
mexidx
.*)

110 } > 
RAM


111 
__exidx_d
 = .;

113 
	g__ext
 = .;

115 .
	gda
 : 
AT
 (
__ext
)

117 
__da_t__
 = .;

118 *(
	gvb
)

119 *(.
	gda
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

124 
KEEP
(*(.
e_y
))

125 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
___y_t
 = .);

130 
KEEP
(*(
SORT
(.
_y
.*)))

131 
KEEP
(*(.
_y
))

132 
PROVIDE_HIDDEN
 (
___y_d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

138 
KEEP
(*(
SORT
(.
fi_y
.*)))

139 
KEEP
(*(.
fi_y
))

140 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

142 . = 
ALIGN
(4);

144 
	g__da_d__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_d__
 = .;

154 } > 
	gRAM


156 .
hp
 (
NOLOAD
):

158 
__d__
 = .;

159 
	gd
 = 
__d__
;

160 *(.
	ghp
*)

161 
	g__HpLim
 = .;

162 } > 
	gRAM


167 .
ack_dummy
 (
NOLOAD
):

169 . = 
ALIGN
(8);

170 *(.
	gack
)

171 } > 
RAM


175 
	g__SckT
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

176 
	g__SckLim
 = 
__SckT
 - 
SIZEOF
(.
ack_dummy
);

177 
PROVIDE
(
__ack
 = 
__SckT
);

180 
ASSERT
(
__SckLim
 >
__HpLim
, "region RAM overflowed with stack")

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\cmsis\CORE_C~1.H

24 #ide
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

50 
__STATIC_INLINE
 
ut32_t
 
	$__g_CONTROL
()

52 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

53 (
__gCڌ
);

54 
	}
}

63 
__STATIC_INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

65 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

66 
__gCڌ
 = 
cڌ
;

67 
	}
}

76 
__STATIC_INLINE
 
ut32_t
 
	$__g_IPSR
()

78 
ut32_t
 
__gIPSR
 
	`__ASM
("ipsr");

79 (
__gIPSR
);

80 
	}
}

89 
__STATIC_INLINE
 
ut32_t
 
	$__g_APSR
()

91 
ut32_t
 
__gAPSR
 
	`__ASM
("apsr");

92 (
__gAPSR
);

93 
	}
}

102 
__STATIC_INLINE
 
ut32_t
 
	$__g_xPSR
()

104 
ut32_t
 
__gXPSR
 
	`__ASM
("xpsr");

105 (
__gXPSR
);

106 
	}
}

115 
__STATIC_INLINE
 
ut32_t
 
	$__g_PSP
()

117 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

118 (
__gProssSckPor
);

119 
	}
}

128 
__STATIC_INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

130 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

131 
__gProssSckPor
 = 
tOfProcSck
;

132 
	}
}

141 
__STATIC_INLINE
 
ut32_t
 
	$__g_MSP
()

143 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

144 (
__gMaSckPor
);

145 
	}
}

154 
__STATIC_INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

156 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

157 
__gMaSckPor
 = 
tOfMaSck
;

158 
	}
}

167 
__STATIC_INLINE
 
ut32_t
 
	$__g_PRIMASK
()

169 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

170 (
__gPriMask
);

171 
	}
}

180 
__STATIC_INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

182 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

183 
__gPriMask
 = (
iMask
);

184 
	}
}

187 #i (
__CORTEX_M
 >= 0x03)

194 
	#__ab_u_q
 
__ab_fiq


	)

202 
	#__dib_u_q
 
__dib_fiq


	)

211 
__STATIC_INLINE
 
ut32_t
 
	$__g_BASEPRI
()

213 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

214 (
__gBaPri
);

215 
	}
}

224 
__STATIC_INLINE
 
	$__t_BASEPRI
(
ut32_t
 
baPri
)

226 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

227 
__gBaPri
 = (
baPri
 & 0xff);

228 
	}
}

237 
__STATIC_INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

239 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

240 (
__gFauMask
);

241 
	}
}

250 
__STATIC_INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

252 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

253 
__gFauMask
 = (
uMask
 & (
ut32_t
)1);

254 
	}
}

259 #i (
__CORTEX_M
 == 0x04)

267 
__STATIC_INLINE
 
ut32_t
 
	$__g_FPSCR
()

269 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

270 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

271 (
__gs
);

275 
	}
}

284 
__STATIC_INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

286 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

287 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

288 
__gs
 = (
s
);

290 
	}
}

295 #i
defed
 ( 
__ICCARM__
 )

298 
	~<cmsis_r.h
>

301 #i
defed
 ( 
__TMS470__
 )

304 
	~<cmsis_ccs.h
>

307 #i
defed
 ( 
__GNUC__
 )

315 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__ab_q
()

317 
__ASM
 volatile ("cpsie i");

318 
	}
}

326 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__dib_q
()

328 
__ASM
 volatile ("cpsid i");

329 
	}
}

338 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_CONTROL
()

340 
ut32_t
 
su
;

342 
__ASM
 vީ("MRS %0, cڌ" : "" (
su
) );

343 (
su
);

344 
	}
}

353 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

355 
__ASM
 vީ("MSR cڌ, %0" : : "r" (
cڌ
) );

356 
	}
}

365 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_IPSR
()

367 
ut32_t
 
su
;

369 
__ASM
 vީ("MRS %0, ip" : "" (
su
) );

370 (
su
);

371 
	}
}

380 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_APSR
()

382 
ut32_t
 
su
;

384 
__ASM
 vީ("MRS %0,p" : "" (
su
) );

385 (
su
);

386 
	}
}

395 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_xPSR
()

397 
ut32_t
 
su
;

399 
__ASM
 vީ("MRS %0, xp" : "" (
su
) );

400 (
su
);

401 
	}
}

410 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_PSP
()

412 
ut32_t
 
su
;

414 
__ASM
 vީ("MRS %0,\n" : "" (
su
) );

415 (
su
);

416 
	}
}

425 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

427 
__ASM
 vީ("MSR, %0\n" : : "r" (
tOfProcSck
) );

428 
	}
}

437 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_MSP
()

439 
ut32_t
 
su
;

441 
__ASM
 vީ("MRS %0, m\n" : "" (
su
) );

442 (
su
);

443 
	}
}

452 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

454 
__ASM
 vީ("MSR m, %0\n" : : "r" (
tOfMaSck
) );

455 
	}
}

464 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_PRIMASK
()

466 
ut32_t
 
su
;

468 
__ASM
 vީ("MRS %0,rimask" : "" (
su
) );

469 (
su
);

470 
	}
}

479 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

481 
__ASM
 vީ("MSRrimask, %0" : : "r" (
iMask
) );

482 
	}
}

485 #i (
__CORTEX_M
 >= 0x03)

492 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__ab_u_q
()

494 
__ASM
 volatile ("cpsie f");

495 
	}
}

503 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__dib_u_q
()

505 
__ASM
 volatile ("cpsid f");

506 
	}
}

515 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_BASEPRI
()

517 
ut32_t
 
su
;

519 
__ASM
 vީ("MRS %0, bai_max" : "" (
su
) );

520 (
su
);

521 
	}
}

530 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_BASEPRI
(
ut32_t
 
vue
)

532 
__ASM
 vީ("MSR bai, %0" : : "r" (
vue
) );

533 
	}
}

542 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

544 
ut32_t
 
su
;

546 
__ASM
 vީ("MRS %0, faumask" : "" (
su
) );

547 (
su
);

548 
	}
}

557 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

559 
__ASM
 vީ("MSR faumask, %0" : : "r" (
uMask
) );

560 
	}
}

565 #i (
__CORTEX_M
 == 0x04)

573 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_FPSCR
()

575 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

576 
ut32_t
 
su
;

578 
__ASM
 vީ("VMRS %0, fps" : "" (
su
) );

579 (
su
);

583 
	}
}

592 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

594 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

595 
__ASM
 vީ("VMSR fps, %0" : : "r" (
s
) );

597 
	}
}

602 #i
defed
 ( 
__TASKING__
 )

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\cmsis\CORE_C~2.H

24 #ide
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__n


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__w


	)

69 
	#__SEV
 
__v


	)

78 
	#__ISB
(
	`__isb
(0xF)

	)

86 
	#__DSB
(
	`__dsb
(0xF)

	)

94 
	#__DMB
(
	`__dmb
(0xF)

	)

104 
	#__REV
 
__v


	)

114 
__ibu__
((
i
(".v16_xt"))
__STATIC_INLINE
 
__ASM
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

116 
v16
 
r0
,0

117 
bx
 



118 
	}
}

128 
__ibu__
((
i
(".vsh_xt"))
__STATIC_INLINE
 
__ASM
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

130 
vsh
 
r0
,0

131 
bx
 



132 
	}
}

143 
	#__ROR
 
__r


	)

146 #i (
__CORTEX_M
 >= 0x03)

155 
	#__RBIT
 
__rb


	)

165 
	#__LDREXB
(
r
((
ut8_t
 ) 
	`__ldx
Ռ))

	)

175 
	#__LDREXH
(
r
((
ut16_t

	`__ldx
Ռ))

	)

185 
	#__LDREXW
(
r
((
ut32_t
 ) 
	`__ldx
Ռ))

	)

197 
	#__STREXB
(
vue
, 
r

	`__x
(vue,)

	)

209 
	#__STREXH
(
vue
, 
r

	`__x
(vue,)

	)

221 
	#__STREXW
(
vue
, 
r

	`__x
(vue,)

	)

229 
	#__CLREX
 
__x


	)

240 
	#__SSAT
 
__st


	)

251 
	#__USAT
 
__ut


	)

261 
	#__CLZ
 
__z


	)

267 #i
defed
 ( 
__ICCARM__
 )

270 
	~<cmsis_r.h
>

273 #i
defed
 ( 
__TMS470__
 )

276 
	~<cmsis_ccs.h
>

279 #i
defed
 ( 
__GNUC__
 )

286 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__NOP
()

288 
__ASM
 volatile ("nop");

289 
	}
}

297 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__WFI
()

299 
__ASM
 volatile ("wfi");

300 
	}
}

308 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__WFE
()

310 
__ASM
 volatile ("wfe");

311 
	}
}

318 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__SEV
()

320 
__ASM
 volatile ("sev");

321 
	}
}

330 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__ISB
()

332 
__ASM
 volatile ("isb");

333 
	}
}

341 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__DSB
()

343 
__ASM
 volatile ("dsb");

344 
	}
}

352 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__DMB
()

354 
__ASM
 volatile ("dmb");

355 
	}
}

365 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__REV
(
ut32_t
 
vue
)

367 
ut32_t
 
su
;

369 
__ASM
 vީ("v %0, %1" : "" (
su
: "r" (
vue
) );

370 (
su
);

371 
	}
}

381 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

383 
ut32_t
 
su
;

385 
__ASM
 vީ("v16 %0, %1" : "" (
su
: "r" (
vue
) );

386 (
su
);

387 
	}
}

397 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

399 
ut32_t
 
su
;

401 
__ASM
 vީ("vsh %0, %1" : "" (
su
: "r" (
vue
) );

402 (
su
);

403 
	}
}

414 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__ROR
(
ut32_t
 
1
, ut32_
2
)

417 
__ASM
 vީ("r %0, %0, %1" : "+r" (
1
: "r" (
2
) );

418 (
1
);

419 
	}
}

422 #i (
__CORTEX_M
 >= 0x03)

431 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__RBIT
(
ut32_t
 
vue
)

433 
ut32_t
 
su
;

435 
__ASM
 vީ("rb %0, %1" : "" (
su
: "r" (
vue
) );

436 (
su
);

437 
	}
}

447 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut8_t
 
	$__LDREXB
(vީ
ut8_t
 *
addr
)

449 
ut8_t
 
su
;

451 
__ASM
 vީ("ldxb %0, [%1]" : "" (
su
: "r" (
addr
) );

452 (
su
);

453 
	}
}

463 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut16_t
 
	$__LDREXH
(vީ
ut16_t
 *
addr
)

465 
ut16_t
 
su
;

467 
__ASM
 vީ("ldxh %0, [%1]" : "" (
su
: "r" (
addr
) );

468 (
su
);

469 
	}
}

479 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__LDREXW
(vީ
ut32_t
 *
addr
)

481 
ut32_t
 
su
;

483 
__ASM
 vީ("ldx %0, [%1]" : "" (
su
: "r" (
addr
) );

484 (
su
);

485 
	}
}

497 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__STREXB
(
ut8_t
 
vue
, vީut8_*
addr
)

499 
ut32_t
 
su
;

501 
__ASM
 vީ("xb %0, %2, [%1]" : "=&r" (
su
: "r" (
addr
), "r" (
vue
) );

502 (
su
);

503 
	}
}

515 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__STREXH
(
ut16_t
 
vue
, vީut16_*
addr
)

517 
ut32_t
 
su
;

519 
__ASM
 vީ("xh %0, %2, [%1]" : "=&r" (
su
: "r" (
addr
), "r" (
vue
) );

520 (
su
);

521 
	}
}

533 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__STREXW
(
ut32_t
 
vue
, vީut32_*
addr
)

535 
ut32_t
 
su
;

537 
__ASM
 vީ("x %0, %2, [%1]" : "=&r" (
su
: "r" (
addr
), "r" (
vue
) );

538 (
su
);

539 
	}
}

547 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__CLREX
()

549 
__ASM
 volatile ("clrex");

550 
	}
}

561 
	#__SSAT
(
ARG1
,
ARG2
) \

563 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

564 
	`__ASM
 ("s%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

565 
__RES
; \

566 })

	)

577 
	#__USAT
(
ARG1
,
ARG2
) \

579 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

580 
	`__ASM
 ("u%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

581 
__RES
; \

582 })

	)

592 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut8_t
 
	$__CLZ
(
ut32_t
 
vue
)

594 
ut8_t
 
su
;

596 
__ASM
 vީ("z %0, %1" : "" (
su
: "r" (
vue
) );

597 (
su
);

598 
	}
}

605 #i
defed
 ( 
__TASKING__
 )

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\cmsis\core_cm3.h

23 #i
defed
 ( 
__ICCARM__
 )

24 #agm
syem_ude


27 #ifde
__lulus


31 #ide
__CORE_CM3_H_GENERIC


32 
	#__CORE_CM3_H_GENERIC


	)

56 
	#__CM3_CMSIS_VERSION_MAIN
 (0x03

	)

57 
	#__CM3_CMSIS_VERSION_SUB
 (0x00

	)

58 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16) | \

59 
__CM3_CMSIS_VERSION_SUB
 )

	)

61 
	#__CORTEX_M
 (0x03

	)

64 #i 
defed
 ( 
__CC_ARM
 )

65 
	#__ASM
 
__asm


	)

66 
	#__INLINE
 
__le


	)

67 
	#__STATIC_INLINE
 
__le


	)

69 #i
defed
 ( 
__ICCARM__
 )

70 
	#__ASM
 
__asm


	)

71 
	#__INLINE
 
le


	)

72 
	#__STATIC_INLINE
 
le


	)

74 #i
defed
 ( 
__TMS470__
 )

75 
	#__ASM
 
__asm


	)

76 
	#__STATIC_INLINE
 
le


	)

78 #i
defed
 ( 
__GNUC__
 )

79 
	#__ASM
 
__asm


	)

80 
	#__INLINE
 
le


	)

81 
	#__STATIC_INLINE
 
le


	)

83 #i
defed
 ( 
__TASKING__
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
le


	)

86 
	#__STATIC_INLINE
 
le


	)

92 
	#__FPU_USED
 0

	)

94 #i
defed
 ( 
__CC_ARM
 )

95 #i
defed
 
__TARGET_FPU_VFP


99 #i
defed
 ( 
__ICCARM__
 )

100 #i
defed
 
__ARMVFP__


104 #i
defed
 ( 
__TMS470__
 )

105 #i
defed
 
__TI__VFP_SUPPORT____


109 #i
defed
 ( 
__GNUC__
 )

110 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

114 #i
defed
 ( 
__TASKING__
 )

118 
	~<dt.h
>

119 
	~<ce_cmInr.h
>

120 
	~<ce_cmFunc.h
>

124 #ide
__CMSIS_GENERIC


126 #ide
__CORE_CM3_H_DEPENDANT


127 
	#__CORE_CM3_H_DEPENDANT


	)

130 #i
defed
 
__CHECK_DEVICE_DEFINES


131 #ide
__CM3_REV


132 
	#__CM3_REV
 0x0200

	)

136 #ide
__MPU_PRESENT


137 
	#__MPU_PRESENT
 0

	)

141 #ide
__NVIC_PRIO_BITS


142 
	#__NVIC_PRIO_BITS
 4

	)

146 #ide
__Vd_SysTickCfig


147 
	#__Vd_SysTickCfig
 0

	)

160 #ifde
__lulus


161 
	#__I
 vީ

	)

163 
	#__I
 vީcڡ

	)

165 
	#__O
 vީ

	)

166 
	#__IO
 vީ

	)

198 #i(
__CORTEX_M
 != 0x04)

199 
ut32_t
 
_rved0
:27;

201 
ut32_t
 
_rved0
:16;

202 
ut32_t
 
GE
:4;

203 
ut32_t
 
_rved1
:7;

205 
ut32_t
 
Q
:1;

206 
ut32_t
 
V
:1;

207 
ut32_t
 
C
:1;

208 
ut32_t
 
Z
:1;

209 
ut32_t
 
N
:1;

210 } 
b
;

211 
ut32_t
 
w
;

212 } 
	tAPSR_Ty
;

221 
ut32_t
 
	mISR
:9;

222 
ut32_t
 
	m_rved0
:23;

223 } 
	mb
;

224 
ut32_t
 
	mw
;

225 } 
	tIPSR_Ty
;

234 
ut32_t
 
	mISR
:9;

235 #i(
__CORTEX_M
 != 0x04)

236 
ut32_t
 
	m_rved0
:15;

238 
ut32_t
 
	m_rved0
:7;

239 
ut32_t
 
	mGE
:4;

240 
ut32_t
 
	m_rved1
:4;

242 
ut32_t
 
	mT
:1;

243 
ut32_t
 
	mIT
:2;

244 
ut32_t
 
	mQ
:1;

245 
ut32_t
 
	mV
:1;

246 
ut32_t
 
	mC
:1;

247 
ut32_t
 
	mZ
:1;

248 
ut32_t
 
	mN
:1;

249 } 
	mb
;

250 
ut32_t
 
	mw
;

251 } 
	txPSR_Ty
;

260 
ut32_t
 
	mnPRIV
:1;

261 
ut32_t
 
	mSPSEL
:1;

262 
ut32_t
 
	mFPCA
:1;

263 
ut32_t
 
	m_rved0
:29;

264 } 
	mb
;

265 
ut32_t
 
	mw
;

266 } 
	tCONTROL_Ty
;

281 
__IO
 
ut32_t
 
	mISER
[8];

282 
ut32_t
 
	mRESERVED0
[24];

283 
__IO
 
ut32_t
 
	mICER
[8];

284 
ut32_t
 
	mRSERVED1
[24];

285 
__IO
 
ut32_t
 
	mISPR
[8];

286 
ut32_t
 
	mRESERVED2
[24];

287 
__IO
 
ut32_t
 
	mICPR
[8];

288 
ut32_t
 
	mRESERVED3
[24];

289 
__IO
 
ut32_t
 
	mIABR
[8];

290 
ut32_t
 
	mRESERVED4
[56];

291 
__IO
 
ut8_t
 
	mIP
[240];

292 
ut32_t
 
	mRESERVED5
[644];

293 
__O
 
ut32_t
 
	mSTIR
;

294 } 
	tNVIC_Ty
;

297 
	#NVIC_STIR_INTID_Pos
 0

	)

298 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos


	)

313 
__I
 
ut32_t
 
	mCPUID
;

314 
__IO
 
ut32_t
 
	mICSR
;

315 
__IO
 
ut32_t
 
	mVTOR
;

316 
__IO
 
ut32_t
 
	mAIRCR
;

317 
__IO
 
ut32_t
 
	mSCR
;

318 
__IO
 
ut32_t
 
	mCCR
;

319 
__IO
 
ut8_t
 
	mSHP
[12];

320 
__IO
 
ut32_t
 
	mSHCSR
;

321 
__IO
 
ut32_t
 
	mCFSR
;

322 
__IO
 
ut32_t
 
	mHFSR
;

323 
__IO
 
ut32_t
 
	mDFSR
;

324 
__IO
 
ut32_t
 
	mMMFAR
;

325 
__IO
 
ut32_t
 
	mBFAR
;

326 
__IO
 
ut32_t
 
	mAFSR
;

327 
__I
 
ut32_t
 
	mPFR
[2];

328 
__I
 
ut32_t
 
	mDFR
;

329 
__I
 
ut32_t
 
	mADR
;

330 
__I
 
ut32_t
 
	mMMFR
[4];

331 
__I
 
ut32_t
 
	mISAR
[5];

332 
ut32_t
 
	mRESERVED0
[5];

333 
__IO
 
ut32_t
 
	mCPACR
;

334 } 
	tSCB_Ty
;

337 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

338 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

340 
	#SCB_CPUID_VARIANT_Pos
 20

	)

341 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

343 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

344 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

346 
	#SCB_CPUID_PARTNO_Pos
 4

	)

347 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

349 
	#SCB_CPUID_REVISION_Pos
 0

	)

350 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

353 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

354 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

356 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

357 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

359 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

360 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

362 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

363 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

365 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

366 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

368 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

369 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

371 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

372 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

374 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

375 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

377 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

378 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

380 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

381 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

384 #i(
__CM3_REV
 < 0x0201)

385 
	#SCB_VTOR_TBLBASE_Pos
 29

	)

386 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos


	)

388 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

389 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

391 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

392 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

396 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

397 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

399 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

400 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

402 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

403 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

405 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

406 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

408 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

409 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

411 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

412 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

414 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

415 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos


	)

418 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

419 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

421 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

422 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

424 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

425 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

428 
	#SCB_CCR_STKALIGN_Pos
 9

	)

429 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

431 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

432 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

434 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

435 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

437 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

438 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

440 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

441 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

443 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

444 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos


	)

447 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

448 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

450 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

451 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

453 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

454 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

456 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

457 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

459 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

460 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

462 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

463 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

465 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

466 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

468 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

469 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

471 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

472 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

474 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

475 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

477 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

478 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

480 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

481 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

483 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

484 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

486 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

487 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos


	)

490 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

491 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

493 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

494 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

496 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

497 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos


	)

500 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

501 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

503 
	#SCB_HFSR_FORCED_Pos
 30

	)

504 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

506 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

507 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

510 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

511 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

513 
	#SCB_DFSR_VCATCH_Pos
 3

	)

514 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

516 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

517 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

519 
	#SCB_DFSR_BKPT_Pos
 1

	)

520 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

522 
	#SCB_DFSR_HALTED_Pos
 0

	)

523 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos


	)

538 
ut32_t
 
	mRESERVED0
[1];

539 
__I
 
ut32_t
 
	mICTR
;

540 #i((
defed
 
__CM3_REV
) && (__CM3_REV >= 0x200))

541 
__IO
 
ut32_t
 
	mACTLR
;

543 
ut32_t
 
	mRESERVED1
[1];

545 } 
	tSCnSCB_Ty
;

548 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

549 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos


	)

553 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

554 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos


	)

556 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

557 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos


	)

559 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

560 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos


	)

575 
__IO
 
ut32_t
 
	mCTRL
;

576 
__IO
 
ut32_t
 
	mLOAD
;

577 
__IO
 
ut32_t
 
	mVAL
;

578 
__I
 
ut32_t
 
	mCALIB
;

579 } 
	tSysTick_Ty
;

582 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

583 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

585 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

586 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

588 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

589 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

591 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

592 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

595 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

596 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

599 
	#SysTick_VAL_CURRENT_Pos
 0

	)

600 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

603 
	#SysTick_CALIB_NOREF_Pos
 31

	)

604 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

606 
	#SysTick_CALIB_SKEW_Pos
 30

	)

607 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

609 
	#SysTick_CALIB_TENMS_Pos
 0

	)

610 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

625 
__O
 union

627 
__O
 
ut8_t
 
	mu8
;

628 
__O
 
ut16_t
 
	mu16
;

629 
__O
 
ut32_t
 
	mu32
;

630 } 
	mPORT
 [32];

631 
ut32_t
 
	mRESERVED0
[864];

632 
__IO
 
ut32_t
 
	mTER
;

633 
ut32_t
 
	mRESERVED1
[15];

634 
__IO
 
ut32_t
 
	mTPR
;

635 
ut32_t
 
	mRESERVED2
[15];

636 
__IO
 
ut32_t
 
	mTCR
;

637 } 
	tITM_Ty
;

640 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

641 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos


	)

644 
	#ITM_TCR_BUSY_Pos
 23

	)

645 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

647 
	#ITM_TCR_TBusID_Pos
 16

	)

648 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

650 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

651 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

653 
	#ITM_TCR_TSPs_Pos
 8

	)

654 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

656 
	#ITM_TCR_SWOENA_Pos
 4

	)

657 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

659 
	#ITM_TCR_TXENA_Pos
 3

	)

660 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos


	)

662 
	#ITM_TCR_SYNCENA_Pos
 2

	)

663 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

665 
	#ITM_TCR_TSENA_Pos
 1

	)

666 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

668 
	#ITM_TCR_ITMENA_Pos
 0

	)

669 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos


	)

684 
__IO
 
ut32_t
 
	mCTRL
;

685 
__IO
 
ut32_t
 
	mCYCCNT
;

686 
__IO
 
ut32_t
 
	mCPICNT
;

687 
__IO
 
ut32_t
 
	mEXCCNT
;

688 
__IO
 
ut32_t
 
	mSLEEPCNT
;

689 
__IO
 
ut32_t
 
	mLSUCNT
;

690 
__IO
 
ut32_t
 
	mFOLDCNT
;

691 
__I
 
ut32_t
 
	mPCSR
;

692 
__IO
 
ut32_t
 
	mCOMP0
;

693 
__IO
 
ut32_t
 
	mMASK0
;

694 
__IO
 
ut32_t
 
	mFUNCTION0
;

695 
ut32_t
 
	mRESERVED0
[1];

696 
__IO
 
ut32_t
 
	mCOMP1
;

697 
__IO
 
ut32_t
 
	mMASK1
;

698 
__IO
 
ut32_t
 
	mFUNCTION1
;

699 
ut32_t
 
	mRESERVED1
[1];

700 
__IO
 
ut32_t
 
	mCOMP2
;

701 
__IO
 
ut32_t
 
	mMASK2
;

702 
__IO
 
ut32_t
 
	mFUNCTION2
;

703 
ut32_t
 
	mRESERVED2
[1];

704 
__IO
 
ut32_t
 
	mCOMP3
;

705 
__IO
 
ut32_t
 
	mMASK3
;

706 
__IO
 
ut32_t
 
	mFUNCTION3
;

707 } 
	tDWT_Ty
;

710 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

711 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos


	)

713 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

714 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos


	)

716 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

717 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos


	)

719 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

720 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos


	)

722 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

723 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos


	)

725 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

726 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos


	)

728 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

729 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos


	)

731 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

732 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos


	)

734 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

735 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos


	)

737 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

738 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos


	)

740 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

741 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos


	)

743 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

744 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos


	)

746 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

747 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos


	)

749 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

750 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos


	)

752 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

753 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos


	)

755 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

756 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos


	)

758 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

759 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos


	)

761 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

762 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCCNTENA_Pos


	)

765 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

766 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL << 
DWT_CPICNT_CPICNT_Pos


	)

769 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

770 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL << 
DWT_EXCCNT_EXCCNT_Pos


	)

773 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

774 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL << 
DWT_SLEEPCNT_SLEEPCNT_Pos


	)

777 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

778 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL << 
DWT_LSUCNT_LSUCNT_Pos


	)

781 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

782 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL << 
DWT_FOLDCNT_FOLDCNT_Pos


	)

785 
	#DWT_MASK_MASK_Pos
 0

	)

786 
	#DWT_MASK_MASK_Msk
 (0x1FUL << 
DWT_MASK_MASK_Pos


	)

789 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

790 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos


	)

792 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

793 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos


	)

795 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

796 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos


	)

798 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

799 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos


	)

801 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

802 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos


	)

804 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

805 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos


	)

807 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

808 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos


	)

810 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

811 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos


	)

813 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

814 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL << 
DWT_FUNCTION_FUNCTION_Pos


	)

829 
__IO
 
ut32_t
 
	mSSPSR
;

830 
__IO
 
ut32_t
 
	mCSPSR
;

831 
ut32_t
 
	mRESERVED0
[2];

832 
__IO
 
ut32_t
 
	mACPR
;

833 
ut32_t
 
	mRESERVED1
[55];

834 
__IO
 
ut32_t
 
	mSPPR
;

835 
ut32_t
 
	mRESERVED2
[131];

836 
__I
 
ut32_t
 
	mFFSR
;

837 
__IO
 
ut32_t
 
	mFFCR
;

838 
__I
 
ut32_t
 
	mFSCR
;

839 
ut32_t
 
	mRESERVED3
[759];

840 
__I
 
ut32_t
 
	mTRIGGER
;

841 
__I
 
ut32_t
 
	mFIFO0
;

842 
__I
 
ut32_t
 
	mITATBCTR2
;

843 
ut32_t
 
	mRESERVED4
[1];

844 
__I
 
ut32_t
 
	mITATBCTR0
;

845 
__I
 
ut32_t
 
	mFIFO1
;

846 
__IO
 
ut32_t
 
	mITCTRL
;

847 
ut32_t
 
	mRESERVED5
[39];

848 
__IO
 
ut32_t
 
	mCLAIMSET
;

849 
__IO
 
ut32_t
 
	mCLAIMCLR
;

850 
ut32_t
 
	mRESERVED7
[8];

851 
__I
 
ut32_t
 
	mDEVID
;

852 
__I
 
ut32_t
 
	mDEVTYPE
;

853 } 
	tTPI_Ty
;

856 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

857 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL << 
TPI_ACPR_PRESCALER_Pos


	)

860 
	#TPI_SPPR_TXMODE_Pos
 0

	)

861 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL << 
TPI_SPPR_TXMODE_Pos


	)

864 
	#TPI_FFSR_FtNSt_Pos
 3

	)

865 
	#TPI_FFSR_FtNSt_Msk
 (0x1UL << 
TPI_FFSR_FtNSt_Pos


	)

867 
	#TPI_FFSR_TCP_Pos
 2

	)

868 
	#TPI_FFSR_TCP_Msk
 (0x1UL << 
TPI_FFSR_TCP_Pos


	)

870 
	#TPI_FFSR_FtStݳd_Pos
 1

	)

871 
	#TPI_FFSR_FtStݳd_Msk
 (0x1UL << 
TPI_FFSR_FtStݳd_Pos


	)

873 
	#TPI_FFSR_FlInProg_Pos
 0

	)

874 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL << 
TPI_FFSR_FlInProg_Pos


	)

877 
	#TPI_FFCR_TrigIn_Pos
 8

	)

878 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos


	)

880 
	#TPI_FFCR_EnFCt_Pos
 1

	)

881 
	#TPI_FFCR_EnFCt_Msk
 (0x1UL << 
TPI_FFCR_EnFCt_Pos


	)

884 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

885 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL << 
TPI_TRIGGER_TRIGGER_Pos


	)

888 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

889 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos


	)

891 
	#TPI_FIFO0_ITM_bycou_Pos
 27

	)

892 
	#TPI_FIFO0_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ITM_bycou_Pos


	)

894 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

895 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos


	)

897 
	#TPI_FIFO0_ETM_bycou_Pos
 24

	)

898 
	#TPI_FIFO0_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ETM_bycou_Pos


	)

900 
	#TPI_FIFO0_ETM2_Pos
 16

	)

901 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos


	)

903 
	#TPI_FIFO0_ETM1_Pos
 8

	)

904 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos


	)

906 
	#TPI_FIFO0_ETM0_Pos
 0

	)

907 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL << 
TPI_FIFO0_ETM0_Pos


	)

910 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

911 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR2_ATREADY_Pos


	)

914 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

915 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos


	)

917 
	#TPI_FIFO1_ITM_bycou_Pos
 27

	)

918 
	#TPI_FIFO1_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ITM_bycou_Pos


	)

920 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

921 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos


	)

923 
	#TPI_FIFO1_ETM_bycou_Pos
 24

	)

924 
	#TPI_FIFO1_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ETM_bycou_Pos


	)

926 
	#TPI_FIFO1_ITM2_Pos
 16

	)

927 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos


	)

929 
	#TPI_FIFO1_ITM1_Pos
 8

	)

930 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos


	)

932 
	#TPI_FIFO1_ITM0_Pos
 0

	)

933 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL << 
TPI_FIFO1_ITM0_Pos


	)

936 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

937 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR0_ATREADY_Pos


	)

940 
	#TPI_ITCTRL_Mode_Pos
 0

	)

941 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL << 
TPI_ITCTRL_Mode_Pos


	)

944 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

945 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos


	)

947 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

948 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos


	)

950 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

951 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos


	)

953 
	#TPI_DEVID_MBufSz_Pos
 6

	)

954 
	#TPI_DEVID_MBufSz_Msk
 (0x7UL << 
TPI_DEVID_MBufSz_Pos


	)

956 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

957 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos


	)

959 
	#TPI_DEVID_NrTIut_Pos
 0

	)

960 
	#TPI_DEVID_NrTIut_Msk
 (0x1FUL << 
TPI_DEVID_NrTIut_Pos


	)

963 
	#TPI_DEVTYPE_SubTy_Pos
 0

	)

964 
	#TPI_DEVTYPE_SubTy_Msk
 (0xFUL << 
TPI_DEVTYPE_SubTy_Pos


	)

966 
	#TPI_DEVTYPE_MajTy_Pos
 4

	)

967 
	#TPI_DEVTYPE_MajTy_Msk
 (0xFUL << 
TPI_DEVTYPE_MajTy_Pos


	)

972 #i(
__MPU_PRESENT
 == 1)

983 
__I
 
ut32_t
 
	mTYPE
;

984 
__IO
 
ut32_t
 
	mCTRL
;

985 
__IO
 
ut32_t
 
	mRNR
;

986 
__IO
 
ut32_t
 
	mRBAR
;

987 
__IO
 
ut32_t
 
	mRASR
;

988 
__IO
 
ut32_t
 
	mRBAR_A1
;

989 
__IO
 
ut32_t
 
	mRASR_A1
;

990 
__IO
 
ut32_t
 
	mRBAR_A2
;

991 
__IO
 
ut32_t
 
	mRASR_A2
;

992 
__IO
 
ut32_t
 
	mRBAR_A3
;

993 
__IO
 
ut32_t
 
	mRASR_A3
;

994 } 
	tMPU_Ty
;

997 
	#MPU_TYPE_IREGION_Pos
 16

	)

998 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

1000 
	#MPU_TYPE_DREGION_Pos
 8

	)

1001 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

1003 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1004 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos


	)

1007 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1008 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

1010 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1011 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

1013 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1014 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos


	)

1017 
	#MPU_RNR_REGION_Pos
 0

	)

1018 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos


	)

1021 
	#MPU_RBAR_ADDR_Pos
 5

	)

1022 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

1024 
	#MPU_RBAR_VALID_Pos
 4

	)

1025 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

1027 
	#MPU_RBAR_REGION_Pos
 0

	)

1028 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos


	)

1031 
	#MPU_RASR_ATTRS_Pos
 16

	)

1032 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

1034 
	#MPU_RASR_SRD_Pos
 8

	)

1035 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

1037 
	#MPU_RASR_SIZE_Pos
 1

	)

1038 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

1040 
	#MPU_RASR_ENABLE_Pos
 0

	)

1041 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos


	)

1057 
__IO
 
ut32_t
 
	mDHCSR
;

1058 
__O
 
ut32_t
 
	mDCRSR
;

1059 
__IO
 
ut32_t
 
	mDCRDR
;

1060 
__IO
 
ut32_t
 
	mDEMCR
;

1061 } 
	tCeDebug_Ty
;

1064 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

1065 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

1067 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1068 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

1070 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1071 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

1073 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1074 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

1076 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

1077 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

1079 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

1080 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

1082 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

1083 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

1085 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1086 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

1088 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1089 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

1091 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

1092 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

1094 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

1095 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

1097 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1098 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CeDebug_DHCSR_C_DEBUGEN_Pos


	)

1101 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

1102 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

1104 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

1105 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CeDebug_DCRSR_REGSEL_Pos


	)

1108 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

1109 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

1111 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

1112 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

1114 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

1115 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

1117 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

1118 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

1120 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

1121 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

1123 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1124 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

1126 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

1127 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

1129 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1130 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

1132 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

1133 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

1135 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1136 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

1138 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1139 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

1141 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

1142 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

1144 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1145 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CeDebug_DEMCR_VC_CORERESET_Pos


	)

1157 
	#SCS_BASE
 (0xE000E000UL

	)

1158 
	#ITM_BASE
 (0xE0000000UL

	)

1159 
	#DWT_BASE
 (0xE0001000UL

	)

1160 
	#TPI_BASE
 (0xE0040000UL

	)

1161 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

1162 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

1163 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

1164 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

1166 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

1167 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

1168 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

1169 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

1170 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

1171 
	#DWT
 ((
DWT_Ty
 *
DWT_BASE
 )

	)

1172 
	#TPI
 ((
TPI_Ty
 *
TPI_BASE
 )

	)

1173 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

1175 #i(
__MPU_PRESENT
 == 1)

1176 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

1177 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

1214 
__STATIC_INLINE
 
	$NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1216 
ut32_t
 
g_vue
;

1217 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07);

1219 
g_vue
 = 
SCB
->
AIRCR
;

1220 
g_vue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1221 
g_vue
 = (reg_value |

1222 ((
ut32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1223 (
PriܙyGroupTmp
 << 8));

1224 
SCB
->
AIRCR
 = 
g_vue
;

1225 
	}
}

1234 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPriܙyGroupg
()

1236  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
);

1237 
	}
}

1246 
__STATIC_INLINE
 
	$NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1248 
NVIC
->
ISER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1249 
	}
}

1258 
__STATIC_INLINE
 
	$NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1260 
NVIC
->
ICER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1261 
	}
}

1274 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1276 ((
ut32_t
((
NVIC
->
ISPR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1277 
	}
}

1286 
__STATIC_INLINE
 
	$NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1288 
NVIC
->
ISPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1289 
	}
}

1298 
__STATIC_INLINE
 
	$NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1300 
NVIC
->
ICPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1301 
	}
}

1313 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1315 ((
ut32_t
)((
NVIC
->
IABR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1316 
	}
}

1328 
__STATIC_INLINE
 
	$NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1330 if(
IRQn
 < 0) {

1331 
SCB
->
SHP
[((
ut32_t
)(
IRQn
& 0xF)-4] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1333 
NVIC
->
IP
[(
ut32_t
)(
IRQn
)] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1334 
	}
}

1348 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1351 if(
IRQn
 < 0) {

1352 ((
ut32_t
)(
SCB
->
SHP
[((ut32_t)(
IRQn
& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1354 ((
ut32_t
)(
NVIC
->
IP
[(ut32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1355 
	}
}

1370 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_EncodePriܙy
 (
ut32_t
 
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1372 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1373 
ut32_t
 
PemPriܙyBs
;

1374 
ut32_t
 
SubPriܙyBs
;

1376 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1377 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1380 ((
PemPriܙy
 & ((1 << (
PemPriܙyBs
)- 1)<< 
SubPriܙyBs
) |

1381 ((
SubPriܙy
 & ((1 << (
SubPriܙyBs
 )) - 1)))

1383 
	}
}

1398 
__STATIC_INLINE
 
	$NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1400 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1401 
ut32_t
 
PemPriܙyBs
;

1402 
ut32_t
 
SubPriܙyBs
;

1404 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1405 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1407 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& ((1 << (
PemPriܙyBs
)) - 1);

1408 *
pSubPriܙy
 = (
Priܙy
 ) & ((1 << (
SubPriܙyBs
 )) - 1);

1409 
	}
}

1416 
__STATIC_INLINE
 
	$NVIC_SyemRet
()

1418 
	`__DSB
();

1420 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1421 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1422 
SCB_AIRCR_SYSRESETREQ_Msk
);

1423 
	`__DSB
();

1425 
	}
}

1438 #i(
__Vd_SysTickCfig
 == 0)

1455 
__STATIC_INLINE
 
ut32_t
 
	$SysTick_Cfig
(
ut32_t
 
ticks
)

1457 i(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1459 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1460 
	`NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1461 
SysTick
->
VAL
 = 0;

1462 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1463 
SysTick_CTRL_TICKINT_Msk
 |

1464 
SysTick_CTRL_ENABLE_Msk
;

1466 
	}
}

1481 vީ
t32_t
 
ITM_RxBufr
;

1482 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1495 
__STATIC_INLINE
 
ut32_t
 
	$ITM_SdCh
 (
ut32_t
 
ch
)

1497 i((
ITM
->
TCR
 & 
ITM_TCR_ITMENA_Msk
) &&

1498 (
ITM
->
TER
 & (1UL << 0) ) )

1500 
ITM
->
PORT
[0].
u32
 == 0);

1501 
ITM
->
PORT
[0].
u8
 = (
ut8_t

ch
;

1503  (
ch
);

1504 
	}
}

1514 
__STATIC_INLINE
 
t32_t
 
	$ITM_ReiveCh
 () {

1515 
t32_t
 
ch
 = -1;

1517 i(
ITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

1518 
ch
 = 
ITM_RxBufr
;

1519 
ITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

1522  (
ch
);

1523 
	}
}

1533 
__STATIC_INLINE
 
t32_t
 
	$ITM_CheckCh
 () {

1535 i(
ITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

1540 
	}
}

1548 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\inc\STM32F~1.H

56 #ide
__STM32F10x_H


57 
	#__STM32F10x_H


	)

59 #ifde
__lulus


71 #i!
defed
 (
STM32F10X_LD
&& !defed (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD
&& !defed (
STM32F10X_HD_VL
&& !defed (
STM32F10X_XL
&& !defed (
STM32F10X_CL
)

101 #i!
defed
 (
STM32F10X_LD
&& !defed (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD
&& !defed (
STM32F10X_HD_VL
&& !defed (
STM32F10X_XL
&& !defed (
STM32F10X_CL
)

105 #i!
defed
 (
USE_STDPERIPH_DRIVER
)

121 #i!
defed
 
HSE_VALUE


122 #ifde
STM32F10X_CL


123 
	#HSE_VALUE
 ((
ut32_t
)25000000

	)

125 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

133 #i!
defed
 (
HSE_STARTUP_TIMEOUT
)

134 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x0500

	)

137 #i!
defed
 (
HSI_VALUE
)

138 
	#HSI_VALUE
 ((
ut32_t
)8000000

	)

144 
	#__STM32F10X_STDPERIPH_VERSION_MAIN
 (0x03

	)

145 
	#__STM32F10X_STDPERIPH_VERSION_SUB1
 (0x06

	)

146 
	#__STM32F10X_STDPERIPH_VERSION_SUB2
 (0x01

	)

147 
	#__STM32F10X_STDPERIPH_VERSION_RC
 (0x00

	)

148 
	#__STM32F10X_STDPERIPH_VERSION
 ((
__STM32F10X_STDPERIPH_VERSION_MAIN
 << 24)\

149 |(
__STM32F10X_STDPERIPH_VERSION_SUB1
 << 16)\

150 |(
__STM32F10X_STDPERIPH_VERSION_SUB2
 << 8)\

151 |(
__STM32F10X_STDPERIPH_VERSION_RC
))

	)

164 #ifde
STM32F10X_XL


165 
	#__MPU_PRESENT
 1

	)

167 
	#__MPU_PRESENT
 0

	)

169 
	#__CM3_REV
 0x0200

	)

170 
	#__NVIC_PRIO_BITS
 4

	)

171 
	#__Vd_SysTickCfig
 0

	)

177 
	eIRQn


180 
NMaskabI_IRQn
 = -14,

181 
MemyMagemt_IRQn
 = -12,

182 
BusFau_IRQn
 = -11,

183 
UgeFau_IRQn
 = -10,

184 
SVCl_IRQn
 = -5,

185 
DebugMڙ_IRQn
 = -4,

186 
PdSV_IRQn
 = -2,

187 
SysTick_IRQn
 = -1,

190 
WWDG_IRQn
 = 0,

191 
PVD_IRQn
 = 1,

192 
TAMPER_IRQn
 = 2,

193 
RTC_IRQn
 = 3,

194 
FLASH_IRQn
 = 4,

195 
RCC_IRQn
 = 5,

196 
EXTI0_IRQn
 = 6,

197 
EXTI1_IRQn
 = 7,

198 
EXTI2_IRQn
 = 8,

199 
EXTI3_IRQn
 = 9,

200 
EXTI4_IRQn
 = 10,

201 
DMA1_Chl1_IRQn
 = 11,

202 
DMA1_Chl2_IRQn
 = 12,

203 
DMA1_Chl3_IRQn
 = 13,

204 
DMA1_Chl4_IRQn
 = 14,

205 
DMA1_Chl5_IRQn
 = 15,

206 
DMA1_Chl6_IRQn
 = 16,

207 
DMA1_Chl7_IRQn
 = 17,

209 #ifde
STM32F10X_LD


210 
ADC1_2_IRQn
 = 18,

211 
USB_HP_CAN1_TX_IRQn
 = 19,

212 
USB_LP_CAN1_RX0_IRQn
 = 20,

213 
CAN1_RX1_IRQn
 = 21,

214 
CAN1_SCE_IRQn
 = 22,

215 
EXTI9_5_IRQn
 = 23,

216 
TIM1_BRK_IRQn
 = 24,

217 
TIM1_UP_IRQn
 = 25,

218 
TIM1_TRG_COM_IRQn
 = 26,

219 
TIM1_CC_IRQn
 = 27,

220 
TIM2_IRQn
 = 28,

221 
TIM3_IRQn
 = 29,

222 
I2C1_EV_IRQn
 = 31,

223 
I2C1_ER_IRQn
 = 32,

224 
SPI1_IRQn
 = 35,

225 
USART1_IRQn
 = 37,

226 
USART2_IRQn
 = 38,

227 
EXTI15_10_IRQn
 = 40,

228 
RTCArm_IRQn
 = 41,

229 
USBWakeUp_IRQn
 = 42

232 #ifde
STM32F10X_LD_VL


233 
ADC1_IRQn
 = 18,

234 
EXTI9_5_IRQn
 = 23,

235 
TIM1_BRK_TIM15_IRQn
 = 24,

236 
TIM1_UP_TIM16_IRQn
 = 25,

237 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

238 
TIM1_CC_IRQn
 = 27,

239 
TIM2_IRQn
 = 28,

240 
TIM3_IRQn
 = 29,

241 
I2C1_EV_IRQn
 = 31,

242 
I2C1_ER_IRQn
 = 32,

243 
SPI1_IRQn
 = 35,

244 
USART1_IRQn
 = 37,

245 
USART2_IRQn
 = 38,

246 
EXTI15_10_IRQn
 = 40,

247 
RTCArm_IRQn
 = 41,

248 
CEC_IRQn
 = 42,

249 
TIM6_DAC_IRQn
 = 54,

250 
TIM7_IRQn
 = 55

253 #ifde
STM32F10X_MD


254 
ADC1_2_IRQn
 = 18,

255 
USB_HP_CAN1_TX_IRQn
 = 19,

256 
USB_LP_CAN1_RX0_IRQn
 = 20,

257 
CAN1_RX1_IRQn
 = 21,

258 
CAN1_SCE_IRQn
 = 22,

259 
EXTI9_5_IRQn
 = 23,

260 
TIM1_BRK_IRQn
 = 24,

261 
TIM1_UP_IRQn
 = 25,

262 
TIM1_TRG_COM_IRQn
 = 26,

263 
TIM1_CC_IRQn
 = 27,

264 
TIM2_IRQn
 = 28,

265 
TIM3_IRQn
 = 29,

266 
TIM4_IRQn
 = 30,

267 
I2C1_EV_IRQn
 = 31,

268 
I2C1_ER_IRQn
 = 32,

269 
I2C2_EV_IRQn
 = 33,

270 
I2C2_ER_IRQn
 = 34,

271 
SPI1_IRQn
 = 35,

272 
SPI2_IRQn
 = 36,

273 
USART1_IRQn
 = 37,

274 
USART2_IRQn
 = 38,

275 
USART3_IRQn
 = 39,

276 
EXTI15_10_IRQn
 = 40,

277 
RTCArm_IRQn
 = 41,

278 
USBWakeUp_IRQn
 = 42

281 #ifde
STM32F10X_MD_VL


282 
ADC1_IRQn
 = 18,

283 
EXTI9_5_IRQn
 = 23,

284 
TIM1_BRK_TIM15_IRQn
 = 24,

285 
TIM1_UP_TIM16_IRQn
 = 25,

286 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

287 
TIM1_CC_IRQn
 = 27,

288 
TIM2_IRQn
 = 28,

289 
TIM3_IRQn
 = 29,

290 
TIM4_IRQn
 = 30,

291 
I2C1_EV_IRQn
 = 31,

292 
I2C1_ER_IRQn
 = 32,

293 
I2C2_EV_IRQn
 = 33,

294 
I2C2_ER_IRQn
 = 34,

295 
SPI1_IRQn
 = 35,

296 
SPI2_IRQn
 = 36,

297 
USART1_IRQn
 = 37,

298 
USART2_IRQn
 = 38,

299 
USART3_IRQn
 = 39,

300 
EXTI15_10_IRQn
 = 40,

301 
RTCArm_IRQn
 = 41,

302 
CEC_IRQn
 = 42,

303 
TIM6_DAC_IRQn
 = 54,

304 
TIM7_IRQn
 = 55

307 #ifde
STM32F10X_HD


308 
ADC1_2_IRQn
 = 18,

309 
USB_HP_CAN1_TX_IRQn
 = 19,

310 
USB_LP_CAN1_RX0_IRQn
 = 20,

311 
CAN1_RX1_IRQn
 = 21,

312 
CAN1_SCE_IRQn
 = 22,

313 
EXTI9_5_IRQn
 = 23,

314 
TIM1_BRK_IRQn
 = 24,

315 
TIM1_UP_IRQn
 = 25,

316 
TIM1_TRG_COM_IRQn
 = 26,

317 
TIM1_CC_IRQn
 = 27,

318 
TIM2_IRQn
 = 28,

319 
TIM3_IRQn
 = 29,

320 
TIM4_IRQn
 = 30,

321 
I2C1_EV_IRQn
 = 31,

322 
I2C1_ER_IRQn
 = 32,

323 
I2C2_EV_IRQn
 = 33,

324 
I2C2_ER_IRQn
 = 34,

325 
SPI1_IRQn
 = 35,

326 
SPI2_IRQn
 = 36,

327 
USART1_IRQn
 = 37,

328 
USART2_IRQn
 = 38,

329 
USART3_IRQn
 = 39,

330 
EXTI15_10_IRQn
 = 40,

331 
RTCArm_IRQn
 = 41,

332 
USBWakeUp_IRQn
 = 42,

333 
TIM8_BRK_IRQn
 = 43,

334 
TIM8_UP_IRQn
 = 44,

335 
TIM8_TRG_COM_IRQn
 = 45,

336 
TIM8_CC_IRQn
 = 46,

337 
ADC3_IRQn
 = 47,

338 
FSMC_IRQn
 = 48,

339 
SDIO_IRQn
 = 49,

340 
TIM5_IRQn
 = 50,

341 
SPI3_IRQn
 = 51,

342 
UART4_IRQn
 = 52,

343 
UART5_IRQn
 = 53,

344 
TIM6_IRQn
 = 54,

345 
TIM7_IRQn
 = 55,

346 
DMA2_Chl1_IRQn
 = 56,

347 
DMA2_Chl2_IRQn
 = 57,

348 
DMA2_Chl3_IRQn
 = 58,

349 
DMA2_Chl4_5_IRQn
 = 59

352 #ifde
STM32F10X_HD_VL


353 
ADC1_IRQn
 = 18,

354 
EXTI9_5_IRQn
 = 23,

355 
TIM1_BRK_TIM15_IRQn
 = 24,

356 
TIM1_UP_TIM16_IRQn
 = 25,

357 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

358 
TIM1_CC_IRQn
 = 27,

359 
TIM2_IRQn
 = 28,

360 
TIM3_IRQn
 = 29,

361 
TIM4_IRQn
 = 30,

362 
I2C1_EV_IRQn
 = 31,

363 
I2C1_ER_IRQn
 = 32,

364 
I2C2_EV_IRQn
 = 33,

365 
I2C2_ER_IRQn
 = 34,

366 
SPI1_IRQn
 = 35,

367 
SPI2_IRQn
 = 36,

368 
USART1_IRQn
 = 37,

369 
USART2_IRQn
 = 38,

370 
USART3_IRQn
 = 39,

371 
EXTI15_10_IRQn
 = 40,

372 
RTCArm_IRQn
 = 41,

373 
CEC_IRQn
 = 42,

374 
TIM12_IRQn
 = 43,

375 
TIM13_IRQn
 = 44,

376 
TIM14_IRQn
 = 45,

377 
TIM5_IRQn
 = 50,

378 
SPI3_IRQn
 = 51,

379 
UART4_IRQn
 = 52,

380 
UART5_IRQn
 = 53,

381 
TIM6_DAC_IRQn
 = 54,

382 
TIM7_IRQn
 = 55,

383 
DMA2_Chl1_IRQn
 = 56,

384 
DMA2_Chl2_IRQn
 = 57,

385 
DMA2_Chl3_IRQn
 = 58,

386 
DMA2_Chl4_5_IRQn
 = 59,

387 
DMA2_Chl5_IRQn
 = 60

392 #ifde
STM32F10X_XL


393 
ADC1_2_IRQn
 = 18,

394 
USB_HP_CAN1_TX_IRQn
 = 19,

395 
USB_LP_CAN1_RX0_IRQn
 = 20,

396 
CAN1_RX1_IRQn
 = 21,

397 
CAN1_SCE_IRQn
 = 22,

398 
EXTI9_5_IRQn
 = 23,

399 
TIM1_BRK_TIM9_IRQn
 = 24,

400 
TIM1_UP_TIM10_IRQn
 = 25,

401 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

402 
TIM1_CC_IRQn
 = 27,

403 
TIM2_IRQn
 = 28,

404 
TIM3_IRQn
 = 29,

405 
TIM4_IRQn
 = 30,

406 
I2C1_EV_IRQn
 = 31,

407 
I2C1_ER_IRQn
 = 32,

408 
I2C2_EV_IRQn
 = 33,

409 
I2C2_ER_IRQn
 = 34,

410 
SPI1_IRQn
 = 35,

411 
SPI2_IRQn
 = 36,

412 
USART1_IRQn
 = 37,

413 
USART2_IRQn
 = 38,

414 
USART3_IRQn
 = 39,

415 
EXTI15_10_IRQn
 = 40,

416 
RTCArm_IRQn
 = 41,

417 
USBWakeUp_IRQn
 = 42,

418 
TIM8_BRK_TIM12_IRQn
 = 43,

419 
TIM8_UP_TIM13_IRQn
 = 44,

420 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

421 
TIM8_CC_IRQn
 = 46,

422 
ADC3_IRQn
 = 47,

423 
FSMC_IRQn
 = 48,

424 
SDIO_IRQn
 = 49,

425 
TIM5_IRQn
 = 50,

426 
SPI3_IRQn
 = 51,

427 
UART4_IRQn
 = 52,

428 
UART5_IRQn
 = 53,

429 
TIM6_IRQn
 = 54,

430 
TIM7_IRQn
 = 55,

431 
DMA2_Chl1_IRQn
 = 56,

432 
DMA2_Chl2_IRQn
 = 57,

433 
DMA2_Chl3_IRQn
 = 58,

434 
DMA2_Chl4_5_IRQn
 = 59

437 #ifde
STM32F10X_CL


438 
ADC1_2_IRQn
 = 18,

439 
CAN1_TX_IRQn
 = 19,

440 
CAN1_RX0_IRQn
 = 20,

441 
CAN1_RX1_IRQn
 = 21,

442 
CAN1_SCE_IRQn
 = 22,

443 
EXTI9_5_IRQn
 = 23,

444 
TIM1_BRK_IRQn
 = 24,

445 
TIM1_UP_IRQn
 = 25,

446 
TIM1_TRG_COM_IRQn
 = 26,

447 
TIM1_CC_IRQn
 = 27,

448 
TIM2_IRQn
 = 28,

449 
TIM3_IRQn
 = 29,

450 
TIM4_IRQn
 = 30,

451 
I2C1_EV_IRQn
 = 31,

452 
I2C1_ER_IRQn
 = 32,

453 
I2C2_EV_IRQn
 = 33,

454 
I2C2_ER_IRQn
 = 34,

455 
SPI1_IRQn
 = 35,

456 
SPI2_IRQn
 = 36,

457 
USART1_IRQn
 = 37,

458 
USART2_IRQn
 = 38,

459 
USART3_IRQn
 = 39,

460 
EXTI15_10_IRQn
 = 40,

461 
RTCArm_IRQn
 = 41,

462 
OTG_FS_WKUP_IRQn
 = 42,

463 
TIM5_IRQn
 = 50,

464 
SPI3_IRQn
 = 51,

465 
UART4_IRQn
 = 52,

466 
UART5_IRQn
 = 53,

467 
TIM6_IRQn
 = 54,

468 
TIM7_IRQn
 = 55,

469 
DMA2_Chl1_IRQn
 = 56,

470 
DMA2_Chl2_IRQn
 = 57,

471 
DMA2_Chl3_IRQn
 = 58,

472 
DMA2_Chl4_IRQn
 = 59,

473 
DMA2_Chl5_IRQn
 = 60,

474 
ETH_IRQn
 = 61,

475 
ETH_WKUP_IRQn
 = 62,

476 
CAN2_TX_IRQn
 = 63,

477 
CAN2_RX0_IRQn
 = 64,

478 
CAN2_RX1_IRQn
 = 65,

479 
CAN2_SCE_IRQn
 = 66,

480 
OTG_FS_IRQn
 = 67

482 } 
	tIRQn_Ty
;

488 
	~"ce_cm3.h
"

489 
	~"syem_m32f10x.h
"

490 
	~<dt.h
>

497 
t32_t
 
	ts32
;

498 
t16_t
 
	ts16
;

499 
t8_t
 
	ts8
;

501 cڡ 
	tt32_t
 
	tsc32
;

502 cڡ 
	tt16_t
 
	tsc16
;

503 cڡ 
	tt8_t
 
	tsc8
;

505 
__IO
 
	tt32_t
 
	tvs32
;

506 
__IO
 
	tt16_t
 
	tvs16
;

507 
__IO
 
	tt8_t
 
	tvs8
;

509 
__I
 
	tt32_t
 
	tvsc32
;

510 
__I
 
	tt16_t
 
	tvsc16
;

511 
__I
 
	tt8_t
 
	tvsc8
;

513 
ut32_t
 
	tu32
;

514 
ut16_t
 
	tu16
;

515 
ut8_t
 
	tu8
;

517 cڡ 
	tut32_t
 
	tuc32
;

518 cڡ 
	tut16_t
 
	tuc16
;

519 cڡ 
	tut8_t
 
	tuc8
;

521 
__IO
 
	tut32_t
 
	tvu32
;

522 
__IO
 
	tut16_t
 
	tvu16
;

523 
__IO
 
	tut8_t
 
	tvu8
;

525 
__I
 
	tut32_t
 
	tvuc32
;

526 
__I
 
	tut16_t
 
	tvuc16
;

527 
__I
 
	tut8_t
 
	tvuc8
;

529 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

531 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

532 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

534 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

537 
	#HSESUp_TimeOut
 
HSE_STARTUP_TIMEOUT


	)

538 
	#HSE_Vue
 
HSE_VALUE


	)

539 
	#HSI_Vue
 
HSI_VALUE


	)

554 
__IO
 
ut32_t
 
SR
;

555 
__IO
 
ut32_t
 
CR1
;

556 
__IO
 
ut32_t
 
CR2
;

557 
__IO
 
ut32_t
 
SMPR1
;

558 
__IO
 
ut32_t
 
SMPR2
;

559 
__IO
 
ut32_t
 
JOFR1
;

560 
__IO
 
ut32_t
 
JOFR2
;

561 
__IO
 
ut32_t
 
JOFR3
;

562 
__IO
 
ut32_t
 
JOFR4
;

563 
__IO
 
ut32_t
 
HTR
;

564 
__IO
 
ut32_t
 
LTR
;

565 
__IO
 
ut32_t
 
SQR1
;

566 
__IO
 
ut32_t
 
SQR2
;

567 
__IO
 
ut32_t
 
SQR3
;

568 
__IO
 
ut32_t
 
JSQR
;

569 
__IO
 
ut32_t
 
JDR1
;

570 
__IO
 
ut32_t
 
JDR2
;

571 
__IO
 
ut32_t
 
JDR3
;

572 
__IO
 
ut32_t
 
JDR4
;

573 
__IO
 
ut32_t
 
DR
;

574 } 
	tADC_TyDef
;

582 
ut32_t
 
RESERVED0
;

583 
__IO
 
ut16_t
 
DR1
;

584 
ut16_t
 
RESERVED1
;

585 
__IO
 
ut16_t
 
DR2
;

586 
ut16_t
 
RESERVED2
;

587 
__IO
 
ut16_t
 
DR3
;

588 
ut16_t
 
RESERVED3
;

589 
__IO
 
ut16_t
 
DR4
;

590 
ut16_t
 
RESERVED4
;

591 
__IO
 
ut16_t
 
DR5
;

592 
ut16_t
 
RESERVED5
;

593 
__IO
 
ut16_t
 
DR6
;

594 
ut16_t
 
RESERVED6
;

595 
__IO
 
ut16_t
 
DR7
;

596 
ut16_t
 
RESERVED7
;

597 
__IO
 
ut16_t
 
DR8
;

598 
ut16_t
 
RESERVED8
;

599 
__IO
 
ut16_t
 
DR9
;

600 
ut16_t
 
RESERVED9
;

601 
__IO
 
ut16_t
 
DR10
;

602 
ut16_t
 
RESERVED10
;

603 
__IO
 
ut16_t
 
RTCCR
;

604 
ut16_t
 
RESERVED11
;

605 
__IO
 
ut16_t
 
CR
;

606 
ut16_t
 
RESERVED12
;

607 
__IO
 
ut16_t
 
CSR
;

608 
ut16_t
 
RESERVED13
[5];

609 
__IO
 
ut16_t
 
DR11
;

610 
ut16_t
 
RESERVED14
;

611 
__IO
 
ut16_t
 
DR12
;

612 
ut16_t
 
RESERVED15
;

613 
__IO
 
ut16_t
 
DR13
;

614 
ut16_t
 
RESERVED16
;

615 
__IO
 
ut16_t
 
DR14
;

616 
ut16_t
 
RESERVED17
;

617 
__IO
 
ut16_t
 
DR15
;

618 
ut16_t
 
RESERVED18
;

619 
__IO
 
ut16_t
 
DR16
;

620 
ut16_t
 
RESERVED19
;

621 
__IO
 
ut16_t
 
DR17
;

622 
ut16_t
 
RESERVED20
;

623 
__IO
 
ut16_t
 
DR18
;

624 
ut16_t
 
RESERVED21
;

625 
__IO
 
ut16_t
 
DR19
;

626 
ut16_t
 
RESERVED22
;

627 
__IO
 
ut16_t
 
DR20
;

628 
ut16_t
 
RESERVED23
;

629 
__IO
 
ut16_t
 
DR21
;

630 
ut16_t
 
RESERVED24
;

631 
__IO
 
ut16_t
 
DR22
;

632 
ut16_t
 
RESERVED25
;

633 
__IO
 
ut16_t
 
DR23
;

634 
ut16_t
 
RESERVED26
;

635 
__IO
 
ut16_t
 
DR24
;

636 
ut16_t
 
RESERVED27
;

637 
__IO
 
ut16_t
 
DR25
;

638 
ut16_t
 
RESERVED28
;

639 
__IO
 
ut16_t
 
DR26
;

640 
ut16_t
 
RESERVED29
;

641 
__IO
 
ut16_t
 
DR27
;

642 
ut16_t
 
RESERVED30
;

643 
__IO
 
ut16_t
 
DR28
;

644 
ut16_t
 
RESERVED31
;

645 
__IO
 
ut16_t
 
DR29
;

646 
ut16_t
 
RESERVED32
;

647 
__IO
 
ut16_t
 
DR30
;

648 
ut16_t
 
RESERVED33
;

649 
__IO
 
ut16_t
 
DR31
;

650 
ut16_t
 
RESERVED34
;

651 
__IO
 
ut16_t
 
DR32
;

652 
ut16_t
 
RESERVED35
;

653 
__IO
 
ut16_t
 
DR33
;

654 
ut16_t
 
RESERVED36
;

655 
__IO
 
ut16_t
 
DR34
;

656 
ut16_t
 
RESERVED37
;

657 
__IO
 
ut16_t
 
DR35
;

658 
ut16_t
 
RESERVED38
;

659 
__IO
 
ut16_t
 
DR36
;

660 
ut16_t
 
RESERVED39
;

661 
__IO
 
ut16_t
 
DR37
;

662 
ut16_t
 
RESERVED40
;

663 
__IO
 
ut16_t
 
DR38
;

664 
ut16_t
 
RESERVED41
;

665 
__IO
 
ut16_t
 
DR39
;

666 
ut16_t
 
RESERVED42
;

667 
__IO
 
ut16_t
 
DR40
;

668 
ut16_t
 
RESERVED43
;

669 
__IO
 
ut16_t
 
DR41
;

670 
ut16_t
 
RESERVED44
;

671 
__IO
 
ut16_t
 
DR42
;

672 
ut16_t
 
RESERVED45
;

673 } 
	tBKP_TyDef
;

681 
__IO
 
ut32_t
 
TIR
;

682 
__IO
 
ut32_t
 
TDTR
;

683 
__IO
 
ut32_t
 
TDLR
;

684 
__IO
 
ut32_t
 
TDHR
;

685 } 
	tCAN_TxMaBox_TyDef
;

693 
__IO
 
ut32_t
 
RIR
;

694 
__IO
 
ut32_t
 
RDTR
;

695 
__IO
 
ut32_t
 
RDLR
;

696 
__IO
 
ut32_t
 
RDHR
;

697 } 
	tCAN_FIFOMaBox_TyDef
;

705 
__IO
 
ut32_t
 
FR1
;

706 
__IO
 
ut32_t
 
FR2
;

707 } 
	tCAN_FrRegi_TyDef
;

715 
__IO
 
ut32_t
 
MCR
;

716 
__IO
 
ut32_t
 
MSR
;

717 
__IO
 
ut32_t
 
TSR
;

718 
__IO
 
ut32_t
 
RF0R
;

719 
__IO
 
ut32_t
 
RF1R
;

720 
__IO
 
ut32_t
 
IER
;

721 
__IO
 
ut32_t
 
ESR
;

722 
__IO
 
ut32_t
 
BTR
;

723 
ut32_t
 
RESERVED0
[88];

724 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

725 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

726 
ut32_t
 
RESERVED1
[12];

727 
__IO
 
ut32_t
 
FMR
;

728 
__IO
 
ut32_t
 
FM1R
;

729 
ut32_t
 
RESERVED2
;

730 
__IO
 
ut32_t
 
FS1R
;

731 
ut32_t
 
RESERVED3
;

732 
__IO
 
ut32_t
 
FFA1R
;

733 
ut32_t
 
RESERVED4
;

734 
__IO
 
ut32_t
 
FA1R
;

735 
ut32_t
 
RESERVED5
[8];

736 #ide
STM32F10X_CL


737 
CAN_FrRegi_TyDef
 
sFrRegi
[14];

739 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

741 } 
	tCAN_TyDef
;

748 
__IO
 
ut32_t
 
CFGR
;

749 
__IO
 
ut32_t
 
OAR
;

750 
__IO
 
ut32_t
 
PRES
;

751 
__IO
 
ut32_t
 
ESR
;

752 
__IO
 
ut32_t
 
CSR
;

753 
__IO
 
ut32_t
 
TXD
;

754 
__IO
 
ut32_t
 
RXD
;

755 } 
	tCEC_TyDef
;

763 
__IO
 
ut32_t
 
DR
;

764 
__IO
 
ut8_t
 
IDR
;

765 
ut8_t
 
RESERVED0
;

766 
ut16_t
 
RESERVED1
;

767 
__IO
 
ut32_t
 
CR
;

768 } 
	tCRC_TyDef
;

776 
__IO
 
ut32_t
 
CR
;

777 
__IO
 
ut32_t
 
SWTRIGR
;

778 
__IO
 
ut32_t
 
DHR12R1
;

779 
__IO
 
ut32_t
 
DHR12L1
;

780 
__IO
 
ut32_t
 
DHR8R1
;

781 
__IO
 
ut32_t
 
DHR12R2
;

782 
__IO
 
ut32_t
 
DHR12L2
;

783 
__IO
 
ut32_t
 
DHR8R2
;

784 
__IO
 
ut32_t
 
DHR12RD
;

785 
__IO
 
ut32_t
 
DHR12LD
;

786 
__IO
 
ut32_t
 
DHR8RD
;

787 
__IO
 
ut32_t
 
DOR1
;

788 
__IO
 
ut32_t
 
DOR2
;

789 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

790 
__IO
 
ut32_t
 
SR
;

792 } 
	tDAC_TyDef
;

800 
__IO
 
ut32_t
 
IDCODE
;

801 
__IO
 
ut32_t
 
CR
;

802 }
	tDBGMCU_TyDef
;

810 
__IO
 
ut32_t
 
CCR
;

811 
__IO
 
ut32_t
 
CNDTR
;

812 
__IO
 
ut32_t
 
CPAR
;

813 
__IO
 
ut32_t
 
CMAR
;

814 } 
	tDMA_Chl_TyDef
;

818 
__IO
 
ut32_t
 
ISR
;

819 
__IO
 
ut32_t
 
IFCR
;

820 } 
	tDMA_TyDef
;

828 
__IO
 
ut32_t
 
MACCR
;

829 
__IO
 
ut32_t
 
MACFFR
;

830 
__IO
 
ut32_t
 
MACHTHR
;

831 
__IO
 
ut32_t
 
MACHTLR
;

832 
__IO
 
ut32_t
 
MACMIIAR
;

833 
__IO
 
ut32_t
 
MACMIIDR
;

834 
__IO
 
ut32_t
 
MACFCR
;

835 
__IO
 
ut32_t
 
MACVLANTR
;

836 
ut32_t
 
RESERVED0
[2];

837 
__IO
 
ut32_t
 
MACRWUFFR
;

838 
__IO
 
ut32_t
 
MACPMTCSR
;

839 
ut32_t
 
RESERVED1
[2];

840 
__IO
 
ut32_t
 
MACSR
;

841 
__IO
 
ut32_t
 
MACIMR
;

842 
__IO
 
ut32_t
 
MACA0HR
;

843 
__IO
 
ut32_t
 
MACA0LR
;

844 
__IO
 
ut32_t
 
MACA1HR
;

845 
__IO
 
ut32_t
 
MACA1LR
;

846 
__IO
 
ut32_t
 
MACA2HR
;

847 
__IO
 
ut32_t
 
MACA2LR
;

848 
__IO
 
ut32_t
 
MACA3HR
;

849 
__IO
 
ut32_t
 
MACA3LR
;

850 
ut32_t
 
RESERVED2
[40];

851 
__IO
 
ut32_t
 
MMCCR
;

852 
__IO
 
ut32_t
 
MMCRIR
;

853 
__IO
 
ut32_t
 
MMCTIR
;

854 
__IO
 
ut32_t
 
MMCRIMR
;

855 
__IO
 
ut32_t
 
MMCTIMR
;

856 
ut32_t
 
RESERVED3
[14];

857 
__IO
 
ut32_t
 
MMCTGFSCCR
;

858 
__IO
 
ut32_t
 
MMCTGFMSCCR
;

859 
ut32_t
 
RESERVED4
[5];

860 
__IO
 
ut32_t
 
MMCTGFCR
;

861 
ut32_t
 
RESERVED5
[10];

862 
__IO
 
ut32_t
 
MMCRFCECR
;

863 
__IO
 
ut32_t
 
MMCRFAECR
;

864 
ut32_t
 
RESERVED6
[10];

865 
__IO
 
ut32_t
 
MMCRGUFCR
;

866 
ut32_t
 
RESERVED7
[334];

867 
__IO
 
ut32_t
 
PTPTSCR
;

868 
__IO
 
ut32_t
 
PTPSSIR
;

869 
__IO
 
ut32_t
 
PTPTSHR
;

870 
__IO
 
ut32_t
 
PTPTSLR
;

871 
__IO
 
ut32_t
 
PTPTSHUR
;

872 
__IO
 
ut32_t
 
PTPTSLUR
;

873 
__IO
 
ut32_t
 
PTPTSAR
;

874 
__IO
 
ut32_t
 
PTPTTHR
;

875 
__IO
 
ut32_t
 
PTPTTLR
;

876 
ut32_t
 
RESERVED8
[567];

877 
__IO
 
ut32_t
 
DMABMR
;

878 
__IO
 
ut32_t
 
DMATPDR
;

879 
__IO
 
ut32_t
 
DMARPDR
;

880 
__IO
 
ut32_t
 
DMARDLAR
;

881 
__IO
 
ut32_t
 
DMATDLAR
;

882 
__IO
 
ut32_t
 
DMASR
;

883 
__IO
 
ut32_t
 
DMAOMR
;

884 
__IO
 
ut32_t
 
DMAIER
;

885 
__IO
 
ut32_t
 
DMAMFBOCR
;

886 
ut32_t
 
RESERVED9
[9];

887 
__IO
 
ut32_t
 
DMACHTDR
;

888 
__IO
 
ut32_t
 
DMACHRDR
;

889 
__IO
 
ut32_t
 
DMACHTBAR
;

890 
__IO
 
ut32_t
 
DMACHRBAR
;

891 } 
	tETH_TyDef
;

899 
__IO
 
ut32_t
 
IMR
;

900 
__IO
 
ut32_t
 
EMR
;

901 
__IO
 
ut32_t
 
RTSR
;

902 
__IO
 
ut32_t
 
FTSR
;

903 
__IO
 
ut32_t
 
SWIER
;

904 
__IO
 
ut32_t
 
PR
;

905 } 
	tEXTI_TyDef
;

913 
__IO
 
ut32_t
 
ACR
;

914 
__IO
 
ut32_t
 
KEYR
;

915 
__IO
 
ut32_t
 
OPTKEYR
;

916 
__IO
 
ut32_t
 
SR
;

917 
__IO
 
ut32_t
 
CR
;

918 
__IO
 
ut32_t
 
AR
;

919 
__IO
 
ut32_t
 
RESERVED
;

920 
__IO
 
ut32_t
 
OBR
;

921 
__IO
 
ut32_t
 
WRPR
;

922 #ifde
STM32F10X_XL


923 
ut32_t
 
RESERVED1
[8];

924 
__IO
 
ut32_t
 
KEYR2
;

925 
ut32_t
 
RESERVED2
;

926 
__IO
 
ut32_t
 
SR2
;

927 
__IO
 
ut32_t
 
CR2
;

928 
__IO
 
ut32_t
 
AR2
;

930 } 
	tFLASH_TyDef
;

938 
__IO
 
ut16_t
 
RDP
;

939 
__IO
 
ut16_t
 
USER
;

940 
__IO
 
ut16_t
 
Da0
;

941 
__IO
 
ut16_t
 
Da1
;

942 
__IO
 
ut16_t
 
WRP0
;

943 
__IO
 
ut16_t
 
WRP1
;

944 
__IO
 
ut16_t
 
WRP2
;

945 
__IO
 
ut16_t
 
WRP3
;

946 } 
	tOB_TyDef
;

954 
__IO
 
ut32_t
 
BTCR
[8];

955 } 
	tFSMC_Bk1_TyDef
;

963 
__IO
 
ut32_t
 
BWTR
[7];

964 } 
	tFSMC_Bk1E_TyDef
;

972 
__IO
 
ut32_t
 
PCR2
;

973 
__IO
 
ut32_t
 
SR2
;

974 
__IO
 
ut32_t
 
PMEM2
;

975 
__IO
 
ut32_t
 
PATT2
;

976 
ut32_t
 
RESERVED0
;

977 
__IO
 
ut32_t
 
ECCR2
;

978 } 
	tFSMC_Bk2_TyDef
;

986 
__IO
 
ut32_t
 
PCR3
;

987 
__IO
 
ut32_t
 
SR3
;

988 
__IO
 
ut32_t
 
PMEM3
;

989 
__IO
 
ut32_t
 
PATT3
;

990 
ut32_t
 
RESERVED0
;

991 
__IO
 
ut32_t
 
ECCR3
;

992 } 
	tFSMC_Bk3_TyDef
;

1000 
__IO
 
ut32_t
 
PCR4
;

1001 
__IO
 
ut32_t
 
SR4
;

1002 
__IO
 
ut32_t
 
PMEM4
;

1003 
__IO
 
ut32_t
 
PATT4
;

1004 
__IO
 
ut32_t
 
PIO4
;

1005 } 
	tFSMC_Bk4_TyDef
;

1013 
__IO
 
ut32_t
 
CRL
;

1014 
__IO
 
ut32_t
 
CRH
;

1015 
__IO
 
ut32_t
 
IDR
;

1016 
__IO
 
ut32_t
 
ODR
;

1017 
__IO
 
ut32_t
 
BSRR
;

1018 
__IO
 
ut32_t
 
BRR
;

1019 
__IO
 
ut32_t
 
LCKR
;

1020 } 
	tGPIO_TyDef
;

1028 
__IO
 
ut32_t
 
EVCR
;

1029 
__IO
 
ut32_t
 
MAPR
;

1030 
__IO
 
ut32_t
 
EXTICR
[4];

1031 
ut32_t
 
RESERVED0
;

1032 
__IO
 
ut32_t
 
MAPR2
;

1033 } 
	tAFIO_TyDef
;

1040 
__IO
 
ut16_t
 
CR1
;

1041 
ut16_t
 
RESERVED0
;

1042 
__IO
 
ut16_t
 
CR2
;

1043 
ut16_t
 
RESERVED1
;

1044 
__IO
 
ut16_t
 
OAR1
;

1045 
ut16_t
 
RESERVED2
;

1046 
__IO
 
ut16_t
 
OAR2
;

1047 
ut16_t
 
RESERVED3
;

1048 
__IO
 
ut16_t
 
DR
;

1049 
ut16_t
 
RESERVED4
;

1050 
__IO
 
ut16_t
 
SR1
;

1051 
ut16_t
 
RESERVED5
;

1052 
__IO
 
ut16_t
 
SR2
;

1053 
ut16_t
 
RESERVED6
;

1054 
__IO
 
ut16_t
 
CCR
;

1055 
ut16_t
 
RESERVED7
;

1056 
__IO
 
ut16_t
 
TRISE
;

1057 
ut16_t
 
RESERVED8
;

1058 } 
	tI2C_TyDef
;

1066 
__IO
 
ut32_t
 
KR
;

1067 
__IO
 
ut32_t
 
PR
;

1068 
__IO
 
ut32_t
 
RLR
;

1069 
__IO
 
ut32_t
 
SR
;

1070 } 
	tIWDG_TyDef
;

1078 
__IO
 
ut32_t
 
CR
;

1079 
__IO
 
ut32_t
 
CSR
;

1080 } 
	tPWR_TyDef
;

1088 
__IO
 
ut32_t
 
CR
;

1089 
__IO
 
ut32_t
 
CFGR
;

1090 
__IO
 
ut32_t
 
CIR
;

1091 
__IO
 
ut32_t
 
APB2RSTR
;

1092 
__IO
 
ut32_t
 
APB1RSTR
;

1093 
__IO
 
ut32_t
 
AHBENR
;

1094 
__IO
 
ut32_t
 
APB2ENR
;

1095 
__IO
 
ut32_t
 
APB1ENR
;

1096 
__IO
 
ut32_t
 
BDCR
;

1097 
__IO
 
ut32_t
 
CSR
;

1099 #ifde
STM32F10X_CL


1100 
__IO
 
ut32_t
 
AHBRSTR
;

1101 
__IO
 
ut32_t
 
CFGR2
;

1104 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

1105 
ut32_t
 
RESERVED0
;

1106 
__IO
 
ut32_t
 
CFGR2
;

1108 } 
	tRCC_TyDef
;

1116 
__IO
 
ut16_t
 
CRH
;

1117 
ut16_t
 
RESERVED0
;

1118 
__IO
 
ut16_t
 
CRL
;

1119 
ut16_t
 
RESERVED1
;

1120 
__IO
 
ut16_t
 
PRLH
;

1121 
ut16_t
 
RESERVED2
;

1122 
__IO
 
ut16_t
 
PRLL
;

1123 
ut16_t
 
RESERVED3
;

1124 
__IO
 
ut16_t
 
DIVH
;

1125 
ut16_t
 
RESERVED4
;

1126 
__IO
 
ut16_t
 
DIVL
;

1127 
ut16_t
 
RESERVED5
;

1128 
__IO
 
ut16_t
 
CNTH
;

1129 
ut16_t
 
RESERVED6
;

1130 
__IO
 
ut16_t
 
CNTL
;

1131 
ut16_t
 
RESERVED7
;

1132 
__IO
 
ut16_t
 
ALRH
;

1133 
ut16_t
 
RESERVED8
;

1134 
__IO
 
ut16_t
 
ALRL
;

1135 
ut16_t
 
RESERVED9
;

1136 } 
	tRTC_TyDef
;

1144 
__IO
 
ut32_t
 
POWER
;

1145 
__IO
 
ut32_t
 
CLKCR
;

1146 
__IO
 
ut32_t
 
ARG
;

1147 
__IO
 
ut32_t
 
CMD
;

1148 
__I
 
ut32_t
 
RESPCMD
;

1149 
__I
 
ut32_t
 
RESP1
;

1150 
__I
 
ut32_t
 
RESP2
;

1151 
__I
 
ut32_t
 
RESP3
;

1152 
__I
 
ut32_t
 
RESP4
;

1153 
__IO
 
ut32_t
 
DTIMER
;

1154 
__IO
 
ut32_t
 
DLEN
;

1155 
__IO
 
ut32_t
 
DCTRL
;

1156 
__I
 
ut32_t
 
DCOUNT
;

1157 
__I
 
ut32_t
 
STA
;

1158 
__IO
 
ut32_t
 
ICR
;

1159 
__IO
 
ut32_t
 
MASK
;

1160 
ut32_t
 
RESERVED0
[2];

1161 
__I
 
ut32_t
 
FIFOCNT
;

1162 
ut32_t
 
RESERVED1
[13];

1163 
__IO
 
ut32_t
 
FIFO
;

1164 } 
	tSDIO_TyDef
;

1172 
__IO
 
ut16_t
 
CR1
;

1173 
ut16_t
 
RESERVED0
;

1174 
__IO
 
ut16_t
 
CR2
;

1175 
ut16_t
 
RESERVED1
;

1176 
__IO
 
ut16_t
 
SR
;

1177 
ut16_t
 
RESERVED2
;

1178 
__IO
 
ut16_t
 
DR
;

1179 
ut16_t
 
RESERVED3
;

1180 
__IO
 
ut16_t
 
CRCPR
;

1181 
ut16_t
 
RESERVED4
;

1182 
__IO
 
ut16_t
 
RXCRCR
;

1183 
ut16_t
 
RESERVED5
;

1184 
__IO
 
ut16_t
 
TXCRCR
;

1185 
ut16_t
 
RESERVED6
;

1186 
__IO
 
ut16_t
 
I2SCFGR
;

1187 
ut16_t
 
RESERVED7
;

1188 
__IO
 
ut16_t
 
I2SPR
;

1189 
ut16_t
 
RESERVED8
;

1190 } 
	tSPI_TyDef
;

1198 
__IO
 
ut16_t
 
CR1
;

1199 
ut16_t
 
RESERVED0
;

1200 
__IO
 
ut16_t
 
CR2
;

1201 
ut16_t
 
RESERVED1
;

1202 
__IO
 
ut16_t
 
SMCR
;

1203 
ut16_t
 
RESERVED2
;

1204 
__IO
 
ut16_t
 
DIER
;

1205 
ut16_t
 
RESERVED3
;

1206 
__IO
 
ut16_t
 
SR
;

1207 
ut16_t
 
RESERVED4
;

1208 
__IO
 
ut16_t
 
EGR
;

1209 
ut16_t
 
RESERVED5
;

1210 
__IO
 
ut16_t
 
CCMR1
;

1211 
ut16_t
 
RESERVED6
;

1212 
__IO
 
ut16_t
 
CCMR2
;

1213 
ut16_t
 
RESERVED7
;

1214 
__IO
 
ut16_t
 
CCER
;

1215 
ut16_t
 
RESERVED8
;

1216 
__IO
 
ut16_t
 
CNT
;

1217 
ut16_t
 
RESERVED9
;

1218 
__IO
 
ut16_t
 
PSC
;

1219 
ut16_t
 
RESERVED10
;

1220 
__IO
 
ut16_t
 
ARR
;

1221 
ut16_t
 
RESERVED11
;

1222 
__IO
 
ut16_t
 
RCR
;

1223 
ut16_t
 
RESERVED12
;

1224 
__IO
 
ut16_t
 
CCR1
;

1225 
ut16_t
 
RESERVED13
;

1226 
__IO
 
ut16_t
 
CCR2
;

1227 
ut16_t
 
RESERVED14
;

1228 
__IO
 
ut16_t
 
CCR3
;

1229 
ut16_t
 
RESERVED15
;

1230 
__IO
 
ut16_t
 
CCR4
;

1231 
ut16_t
 
RESERVED16
;

1232 
__IO
 
ut16_t
 
BDTR
;

1233 
ut16_t
 
RESERVED17
;

1234 
__IO
 
ut16_t
 
DCR
;

1235 
ut16_t
 
RESERVED18
;

1236 
__IO
 
ut16_t
 
DMAR
;

1237 
ut16_t
 
RESERVED19
;

1238 } 
	tTIM_TyDef
;

1246 
__IO
 
ut16_t
 
SR
;

1247 
ut16_t
 
RESERVED0
;

1248 
__IO
 
ut16_t
 
DR
;

1249 
ut16_t
 
RESERVED1
;

1250 
__IO
 
ut16_t
 
BRR
;

1251 
ut16_t
 
RESERVED2
;

1252 
__IO
 
ut16_t
 
CR1
;

1253 
ut16_t
 
RESERVED3
;

1254 
__IO
 
ut16_t
 
CR2
;

1255 
ut16_t
 
RESERVED4
;

1256 
__IO
 
ut16_t
 
CR3
;

1257 
ut16_t
 
RESERVED5
;

1258 
__IO
 
ut16_t
 
GTPR
;

1259 
ut16_t
 
RESERVED6
;

1260 } 
	tUSART_TyDef
;

1268 
__IO
 
ut32_t
 
CR
;

1269 
__IO
 
ut32_t
 
CFR
;

1270 
__IO
 
ut32_t
 
SR
;

1271 } 
	tWWDG_TyDef
;

1282 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

1283 
	#SRAM_BASE
 ((
ut32_t
)0x20000000

	)

1284 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

1286 
	#SRAM_BB_BASE
 ((
ut32_t
)0x22000000

	)

1287 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

1289 
	#FSMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1292 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1293 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

1294 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x20000)

	)

1296 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1297 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1298 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1299 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1300 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1301 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1302 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1303 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1304 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1305 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1306 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1307 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1308 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1309 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1310 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1311 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1312 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1313 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1314 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1315 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1316 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1317 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1318 
	#BKP_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

1319 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1320 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1321 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1323 
	#AFIO_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1324 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1325 
	#GPIOA_BASE
 (
APB2PERIPH_BASE
 + 0x0800)

	)

1326 
	#GPIOB_BASE
 (
APB2PERIPH_BASE
 + 0x0C00)

	)

1327 
	#GPIOC_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1328 
	#GPIOD_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1329 
	#GPIOE_BASE
 (
APB2PERIPH_BASE
 + 0x1800)

	)

1330 
	#GPIOF_BASE
 (
APB2PERIPH_BASE
 + 0x1C00)

	)

1331 
	#GPIOG_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1332 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2400)

	)

1333 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2800)

	)

1334 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1335 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1336 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1337 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1338 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1339 
	#TIM15_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1340 
	#TIM16_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1341 
	#TIM17_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1342 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4C00)

	)

1343 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1344 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1346 
	#SDIO_BASE
 (
PERIPH_BASE
 + 0x18000)

	)

1348 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x0000)

	)

1349 
	#DMA1_Chl1_BASE
 (
AHBPERIPH_BASE
 + 0x0008)

	)

1350 
	#DMA1_Chl2_BASE
 (
AHBPERIPH_BASE
 + 0x001C)

	)

1351 
	#DMA1_Chl3_BASE
 (
AHBPERIPH_BASE
 + 0x0030)

	)

1352 
	#DMA1_Chl4_BASE
 (
AHBPERIPH_BASE
 + 0x0044)

	)

1353 
	#DMA1_Chl5_BASE
 (
AHBPERIPH_BASE
 + 0x0058)

	)

1354 
	#DMA1_Chl6_BASE
 (
AHBPERIPH_BASE
 + 0x006C)

	)

1355 
	#DMA1_Chl7_BASE
 (
AHBPERIPH_BASE
 + 0x0080)

	)

1356 
	#DMA2_BASE
 (
AHBPERIPH_BASE
 + 0x0400)

	)

1357 
	#DMA2_Chl1_BASE
 (
AHBPERIPH_BASE
 + 0x0408)

	)

1358 
	#DMA2_Chl2_BASE
 (
AHBPERIPH_BASE
 + 0x041C)

	)

1359 
	#DMA2_Chl3_BASE
 (
AHBPERIPH_BASE
 + 0x0430)

	)

1360 
	#DMA2_Chl4_BASE
 (
AHBPERIPH_BASE
 + 0x0444)

	)

1361 
	#DMA2_Chl5_BASE
 (
AHBPERIPH_BASE
 + 0x0458)

	)

1362 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x1000)

	)

1363 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x3000)

	)

1365 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x2000

	)

1366 
	#OB_BASE
 ((
ut32_t
)0x1FFFF800

	)

1368 
	#ETH_BASE
 (
AHBPERIPH_BASE
 + 0x8000)

	)

1369 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1370 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1371 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1372 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1374 
	#FSMC_Bk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000

	)

1375 
	#FSMC_Bk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104

	)

1376 
	#FSMC_Bk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060

	)

1377 
	#FSMC_Bk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080

	)

1378 
	#FSMC_Bk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0

	)

1380 
	#DBGMCU_BASE
 ((
ut32_t
)0xE0042000

	)

1390 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

1391 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

1392 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

1393 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

1394 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

1395 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

1396 
	#TIM12
 ((
TIM_TyDef
 *
TIM12_BASE
)

	)

1397 
	#TIM13
 ((
TIM_TyDef
 *
TIM13_BASE
)

	)

1398 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

1399 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

1400 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

1401 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

1402 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

1403 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

1404 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

1405 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

1406 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

1407 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

1408 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

1409 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

1410 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

1411 
	#CAN2
 ((
CAN_TyDef
 *
CAN2_BASE
)

	)

1412 
	#BKP
 ((
BKP_TyDef
 *
BKP_BASE
)

	)

1413 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

1414 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

1415 
	#CEC
 ((
CEC_TyDef
 *
CEC_BASE
)

	)

1416 
	#AFIO
 ((
AFIO_TyDef
 *
AFIO_BASE
)

	)

1417 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

1418 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

1419 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

1420 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

1421 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

1422 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

1423 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

1424 
	#GPIOG
 ((
GPIO_TyDef
 *
GPIOG_BASE
)

	)

1425 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

1426 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

1427 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

1428 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

1429 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

1430 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

1431 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

1432 
	#TIM15
 ((
TIM_TyDef
 *
TIM15_BASE
)

	)

1433 
	#TIM16
 ((
TIM_TyDef
 *
TIM16_BASE
)

	)

1434 
	#TIM17
 ((
TIM_TyDef
 *
TIM17_BASE
)

	)

1435 
	#TIM9
 ((
TIM_TyDef
 *
TIM9_BASE
)

	)

1436 
	#TIM10
 ((
TIM_TyDef
 *
TIM10_BASE
)

	)

1437 
	#TIM11
 ((
TIM_TyDef
 *
TIM11_BASE
)

	)

1438 
	#SDIO
 ((
SDIO_TyDef
 *
SDIO_BASE
)

	)

1439 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

1440 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

1441 
	#DMA1_Chl1
 ((
DMA_Chl_TyDef
 *
DMA1_Chl1_BASE
)

	)

1442 
	#DMA1_Chl2
 ((
DMA_Chl_TyDef
 *
DMA1_Chl2_BASE
)

	)

1443 
	#DMA1_Chl3
 ((
DMA_Chl_TyDef
 *
DMA1_Chl3_BASE
)

	)

1444 
	#DMA1_Chl4
 ((
DMA_Chl_TyDef
 *
DMA1_Chl4_BASE
)

	)

1445 
	#DMA1_Chl5
 ((
DMA_Chl_TyDef
 *
DMA1_Chl5_BASE
)

	)

1446 
	#DMA1_Chl6
 ((
DMA_Chl_TyDef
 *
DMA1_Chl6_BASE
)

	)

1447 
	#DMA1_Chl7
 ((
DMA_Chl_TyDef
 *
DMA1_Chl7_BASE
)

	)

1448 
	#DMA2_Chl1
 ((
DMA_Chl_TyDef
 *
DMA2_Chl1_BASE
)

	)

1449 
	#DMA2_Chl2
 ((
DMA_Chl_TyDef
 *
DMA2_Chl2_BASE
)

	)

1450 
	#DMA2_Chl3
 ((
DMA_Chl_TyDef
 *
DMA2_Chl3_BASE
)

	)

1451 
	#DMA2_Chl4
 ((
DMA_Chl_TyDef
 *
DMA2_Chl4_BASE
)

	)

1452 
	#DMA2_Chl5
 ((
DMA_Chl_TyDef
 *
DMA2_Chl5_BASE
)

	)

1453 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

1454 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

1455 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

1456 
	#OB
 ((
OB_TyDef
 *
OB_BASE
)

	)

1457 
	#ETH
 ((
ETH_TyDef
 *
ETH_BASE
)

	)

1458 
	#FSMC_Bk1
 ((
FSMC_Bk1_TyDef
 *
FSMC_Bk1_R_BASE
)

	)

1459 
	#FSMC_Bk1E
 ((
FSMC_Bk1E_TyDef
 *
FSMC_Bk1E_R_BASE
)

	)

1460 
	#FSMC_Bk2
 ((
FSMC_Bk2_TyDef
 *
FSMC_Bk2_R_BASE
)

	)

1461 
	#FSMC_Bk3
 ((
FSMC_Bk3_TyDef
 *
FSMC_Bk3_R_BASE
)

	)

1462 
	#FSMC_Bk4
 ((
FSMC_Bk4_TyDef
 *
FSMC_Bk4_R_BASE
)

	)

1463 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

1488 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

1492 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

1496 
	#CRC_CR_RESET
 ((
ut8_t
)0x01

	)

1505 
	#PWR_CR_LPDS
 ((
ut16_t
)0x0001

	)

1506 
	#PWR_CR_PDDS
 ((
ut16_t
)0x0002

	)

1507 
	#PWR_CR_CWUF
 ((
ut16_t
)0x0004

	)

1508 
	#PWR_CR_CSBF
 ((
ut16_t
)0x0008

	)

1509 
	#PWR_CR_PVDE
 ((
ut16_t
)0x0010

	)

1511 
	#PWR_CR_PLS
 ((
ut16_t
)0x00E0

	)

1512 
	#PWR_CR_PLS_0
 ((
ut16_t
)0x0020

	)

1513 
	#PWR_CR_PLS_1
 ((
ut16_t
)0x0040

	)

1514 
	#PWR_CR_PLS_2
 ((
ut16_t
)0x0080

	)

1517 
	#PWR_CR_PLS_2V2
 ((
ut16_t
)0x0000

	)

1518 
	#PWR_CR_PLS_2V3
 ((
ut16_t
)0x0020

	)

1519 
	#PWR_CR_PLS_2V4
 ((
ut16_t
)0x0040

	)

1520 
	#PWR_CR_PLS_2V5
 ((
ut16_t
)0x0060

	)

1521 
	#PWR_CR_PLS_2V6
 ((
ut16_t
)0x0080

	)

1522 
	#PWR_CR_PLS_2V7
 ((
ut16_t
)0x00A0

	)

1523 
	#PWR_CR_PLS_2V8
 ((
ut16_t
)0x00C0

	)

1524 
	#PWR_CR_PLS_2V9
 ((
ut16_t
)0x00E0

	)

1526 
	#PWR_CR_DBP
 ((
ut16_t
)0x0100

	)

1530 
	#PWR_CSR_WUF
 ((
ut16_t
)0x0001

	)

1531 
	#PWR_CSR_SBF
 ((
ut16_t
)0x0002

	)

1532 
	#PWR_CSR_PVDO
 ((
ut16_t
)0x0004

	)

1533 
	#PWR_CSR_EWUP
 ((
ut16_t
)0x0100

	)

1542 
	#BKP_DR1_D
 ((
ut16_t
)0xFFFF

	)

1545 
	#BKP_DR2_D
 ((
ut16_t
)0xFFFF

	)

1548 
	#BKP_DR3_D
 ((
ut16_t
)0xFFFF

	)

1551 
	#BKP_DR4_D
 ((
ut16_t
)0xFFFF

	)

1554 
	#BKP_DR5_D
 ((
ut16_t
)0xFFFF

	)

1557 
	#BKP_DR6_D
 ((
ut16_t
)0xFFFF

	)

1560 
	#BKP_DR7_D
 ((
ut16_t
)0xFFFF

	)

1563 
	#BKP_DR8_D
 ((
ut16_t
)0xFFFF

	)

1566 
	#BKP_DR9_D
 ((
ut16_t
)0xFFFF

	)

1569 
	#BKP_DR10_D
 ((
ut16_t
)0xFFFF

	)

1572 
	#BKP_DR11_D
 ((
ut16_t
)0xFFFF

	)

1575 
	#BKP_DR12_D
 ((
ut16_t
)0xFFFF

	)

1578 
	#BKP_DR13_D
 ((
ut16_t
)0xFFFF

	)

1581 
	#BKP_DR14_D
 ((
ut16_t
)0xFFFF

	)

1584 
	#BKP_DR15_D
 ((
ut16_t
)0xFFFF

	)

1587 
	#BKP_DR16_D
 ((
ut16_t
)0xFFFF

	)

1590 
	#BKP_DR17_D
 ((
ut16_t
)0xFFFF

	)

1593 
	#BKP_DR18_D
 ((
ut16_t
)0xFFFF

	)

1596 
	#BKP_DR19_D
 ((
ut16_t
)0xFFFF

	)

1599 
	#BKP_DR20_D
 ((
ut16_t
)0xFFFF

	)

1602 
	#BKP_DR21_D
 ((
ut16_t
)0xFFFF

	)

1605 
	#BKP_DR22_D
 ((
ut16_t
)0xFFFF

	)

1608 
	#BKP_DR23_D
 ((
ut16_t
)0xFFFF

	)

1611 
	#BKP_DR24_D
 ((
ut16_t
)0xFFFF

	)

1614 
	#BKP_DR25_D
 ((
ut16_t
)0xFFFF

	)

1617 
	#BKP_DR26_D
 ((
ut16_t
)0xFFFF

	)

1620 
	#BKP_DR27_D
 ((
ut16_t
)0xFFFF

	)

1623 
	#BKP_DR28_D
 ((
ut16_t
)0xFFFF

	)

1626 
	#BKP_DR29_D
 ((
ut16_t
)0xFFFF

	)

1629 
	#BKP_DR30_D
 ((
ut16_t
)0xFFFF

	)

1632 
	#BKP_DR31_D
 ((
ut16_t
)0xFFFF

	)

1635 
	#BKP_DR32_D
 ((
ut16_t
)0xFFFF

	)

1638 
	#BKP_DR33_D
 ((
ut16_t
)0xFFFF

	)

1641 
	#BKP_DR34_D
 ((
ut16_t
)0xFFFF

	)

1644 
	#BKP_DR35_D
 ((
ut16_t
)0xFFFF

	)

1647 
	#BKP_DR36_D
 ((
ut16_t
)0xFFFF

	)

1650 
	#BKP_DR37_D
 ((
ut16_t
)0xFFFF

	)

1653 
	#BKP_DR38_D
 ((
ut16_t
)0xFFFF

	)

1656 
	#BKP_DR39_D
 ((
ut16_t
)0xFFFF

	)

1659 
	#BKP_DR40_D
 ((
ut16_t
)0xFFFF

	)

1662 
	#BKP_DR41_D
 ((
ut16_t
)0xFFFF

	)

1665 
	#BKP_DR42_D
 ((
ut16_t
)0xFFFF

	)

1668 
	#BKP_RTCCR_CAL
 ((
ut16_t
)0x007F

	)

1669 
	#BKP_RTCCR_CCO
 ((
ut16_t
)0x0080

	)

1670 
	#BKP_RTCCR_ASOE
 ((
ut16_t
)0x0100

	)

1671 
	#BKP_RTCCR_ASOS
 ((
ut16_t
)0x0200

	)

1674 
	#BKP_CR_TPE
 ((
ut8_t
)0x01

	)

1675 
	#BKP_CR_TPAL
 ((
ut8_t
)0x02

	)

1678 
	#BKP_CSR_CTE
 ((
ut16_t
)0x0001

	)

1679 
	#BKP_CSR_CTI
 ((
ut16_t
)0x0002

	)

1680 
	#BKP_CSR_TPIE
 ((
ut16_t
)0x0004

	)

1681 
	#BKP_CSR_TEF
 ((
ut16_t
)0x0100

	)

1682 
	#BKP_CSR_TIF
 ((
ut16_t
)0x0200

	)

1691 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001

	)

1692 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002

	)

1693 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8

	)

1694 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00

	)

1695 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000

	)

1696 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000

	)

1697 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000

	)

1698 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000

	)

1699 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000

	)

1700 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000

	)

1702 #ifde
STM32F10X_CL


1703 
	#RCC_CR_PLL2ON
 ((
ut32_t
)0x04000000

	)

1704 
	#RCC_CR_PLL2RDY
 ((
ut32_t
)0x08000000

	)

1705 
	#RCC_CR_PLL3ON
 ((
ut32_t
)0x10000000

	)

1706 
	#RCC_CR_PLL3RDY
 ((
ut32_t
)0x20000000

	)

1711 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

1712 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

1713 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

1715 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

1716 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

1717 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

1720 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

1721 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

1722 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

1724 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

1725 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

1726 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

1729 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

1730 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

1731 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

1732 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

1733 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

1735 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

1736 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

1737 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

1738 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

1739 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

1740 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

1741 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

1742 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

1743 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

1746 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00000700

	)

1747 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000100

	)

1748 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000200

	)

1749 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00000400

	)

1751 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

1752 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00000400

	)

1753 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00000500

	)

1754 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00000600

	)

1755 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00000700

	)

1758 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x00003800

	)

1759 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00000800

	)

1760 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00001000

	)

1761 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00002000

	)

1763 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

1764 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00002000

	)

1765 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x00002800

	)

1766 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x00003000

	)

1767 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x00003800

	)

1770 
	#RCC_CFGR_ADCPRE
 ((
ut32_t
)0x0000C000

	)

1771 
	#RCC_CFGR_ADCPRE_0
 ((
ut32_t
)0x00004000

	)

1772 
	#RCC_CFGR_ADCPRE_1
 ((
ut32_t
)0x00008000

	)

1774 
	#RCC_CFGR_ADCPRE_DIV2
 ((
ut32_t
)0x00000000

	)

1775 
	#RCC_CFGR_ADCPRE_DIV4
 ((
ut32_t
)0x00004000

	)

1776 
	#RCC_CFGR_ADCPRE_DIV6
 ((
ut32_t
)0x00008000

	)

1777 
	#RCC_CFGR_ADCPRE_DIV8
 ((
ut32_t
)0x0000C000

	)

1779 
	#RCC_CFGR_PLLSRC
 ((
ut32_t
)0x00010000

	)

1781 
	#RCC_CFGR_PLLXTPRE
 ((
ut32_t
)0x00020000

	)

1784 
	#RCC_CFGR_PLLMULL
 ((
ut32_t
)0x003C0000

	)

1785 
	#RCC_CFGR_PLLMULL_0
 ((
ut32_t
)0x00040000

	)

1786 
	#RCC_CFGR_PLLMULL_1
 ((
ut32_t
)0x00080000

	)

1787 
	#RCC_CFGR_PLLMULL_2
 ((
ut32_t
)0x00100000

	)

1788 
	#RCC_CFGR_PLLMULL_3
 ((
ut32_t
)0x00200000

	)

1790 #ifde
STM32F10X_CL


1791 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ut32_t
)0x00000000

	)

1792 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ut32_t
)0x00010000

	)

1794 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ut32_t
)0x00000000

	)

1795 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ut32_t
)0x00020000

	)

1797 
	#RCC_CFGR_PLLMULL4
 ((
ut32_t
)0x00080000

	)

1798 
	#RCC_CFGR_PLLMULL5
 ((
ut32_t
)0x000C0000

	)

1799 
	#RCC_CFGR_PLLMULL6
 ((
ut32_t
)0x00100000

	)

1800 
	#RCC_CFGR_PLLMULL7
 ((
ut32_t
)0x00140000

	)

1801 
	#RCC_CFGR_PLLMULL8
 ((
ut32_t
)0x00180000

	)

1802 
	#RCC_CFGR_PLLMULL9
 ((
ut32_t
)0x001C0000

	)

1803 
	#RCC_CFGR_PLLMULL6_5
 ((
ut32_t
)0x00340000

	)

1805 
	#RCC_CFGR_OTGFSPRE
 ((
ut32_t
)0x00400000

	)

1808 
	#RCC_CFGR_MCO
 ((
ut32_t
)0x0F000000

	)

1809 
	#RCC_CFGR_MCO_0
 ((
ut32_t
)0x01000000

	)

1810 
	#RCC_CFGR_MCO_1
 ((
ut32_t
)0x02000000

	)

1811 
	#RCC_CFGR_MCO_2
 ((
ut32_t
)0x04000000

	)

1812 
	#RCC_CFGR_MCO_3
 ((
ut32_t
)0x08000000

	)

1814 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ut32_t
)0x00000000

	)

1815 
	#RCC_CFGR_MCO_SYSCLK
 ((
ut32_t
)0x04000000

	)

1816 
	#RCC_CFGR_MCO_HSI
 ((
ut32_t
)0x05000000

	)

1817 
	#RCC_CFGR_MCO_HSE
 ((
ut32_t
)0x06000000

	)

1818 
	#RCC_CFGR_MCO_PLLCLK_Div2
 ((
ut32_t
)0x07000000

	)

1819 
	#RCC_CFGR_MCO_PLL2CLK
 ((
ut32_t
)0x08000000

	)

1820 
	#RCC_CFGR_MCO_PLL3CLK_Div2
 ((
ut32_t
)0x09000000

	)

1821 
	#RCC_CFGR_MCO_Ext_HSE
 ((
ut32_t
)0x0A000000

	)

1822 
	#RCC_CFGR_MCO_PLL3CLK
 ((
ut32_t
)0x0B000000

	)

1823 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

1824 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ut32_t
)0x00000000

	)

1825 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ut32_t
)0x00010000

	)

1827 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ut32_t
)0x00000000

	)

1828 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ut32_t
)0x00020000

	)

1830 
	#RCC_CFGR_PLLMULL2
 ((
ut32_t
)0x00000000

	)

1831 
	#RCC_CFGR_PLLMULL3
 ((
ut32_t
)0x00040000

	)

1832 
	#RCC_CFGR_PLLMULL4
 ((
ut32_t
)0x00080000

	)

1833 
	#RCC_CFGR_PLLMULL5
 ((
ut32_t
)0x000C0000

	)

1834 
	#RCC_CFGR_PLLMULL6
 ((
ut32_t
)0x00100000

	)

1835 
	#RCC_CFGR_PLLMULL7
 ((
ut32_t
)0x00140000

	)

1836 
	#RCC_CFGR_PLLMULL8
 ((
ut32_t
)0x00180000

	)

1837 
	#RCC_CFGR_PLLMULL9
 ((
ut32_t
)0x001C0000

	)

1838 
	#RCC_CFGR_PLLMULL10
 ((
ut32_t
)0x00200000

	)

1839 
	#RCC_CFGR_PLLMULL11
 ((
ut32_t
)0x00240000

	)

1840 
	#RCC_CFGR_PLLMULL12
 ((
ut32_t
)0x00280000

	)

1841 
	#RCC_CFGR_PLLMULL13
 ((
ut32_t
)0x002C0000

	)

1842 
	#RCC_CFGR_PLLMULL14
 ((
ut32_t
)0x00300000

	)

1843 
	#RCC_CFGR_PLLMULL15
 ((
ut32_t
)0x00340000

	)

1844 
	#RCC_CFGR_PLLMULL16
 ((
ut32_t
)0x00380000

	)

1847 
	#RCC_CFGR_MCO
 ((
ut32_t
)0x07000000

	)

1848 
	#RCC_CFGR_MCO_0
 ((
ut32_t
)0x01000000

	)

1849 
	#RCC_CFGR_MCO_1
 ((
ut32_t
)0x02000000

	)

1850 
	#RCC_CFGR_MCO_2
 ((
ut32_t
)0x04000000

	)

1852 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ut32_t
)0x00000000

	)

1853 
	#RCC_CFGR_MCO_SYSCLK
 ((
ut32_t
)0x04000000

	)

1854 
	#RCC_CFGR_MCO_HSI
 ((
ut32_t
)0x05000000

	)

1855 
	#RCC_CFGR_MCO_HSE
 ((
ut32_t
)0x06000000

	)

1856 
	#RCC_CFGR_MCO_PLL
 ((
ut32_t
)0x07000000

	)

1858 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ut32_t
)0x00000000

	)

1859 
	#RCC_CFGR_PLLSRC_HSE
 ((
ut32_t
)0x00010000

	)

1861 
	#RCC_CFGR_PLLXTPRE_HSE
 ((
ut32_t
)0x00000000

	)

1862 
	#RCC_CFGR_PLLXTPRE_HSE_Div2
 ((
ut32_t
)0x00020000

	)

1864 
	#RCC_CFGR_PLLMULL2
 ((
ut32_t
)0x00000000

	)

1865 
	#RCC_CFGR_PLLMULL3
 ((
ut32_t
)0x00040000

	)

1866 
	#RCC_CFGR_PLLMULL4
 ((
ut32_t
)0x00080000

	)

1867 
	#RCC_CFGR_PLLMULL5
 ((
ut32_t
)0x000C0000

	)

1868 
	#RCC_CFGR_PLLMULL6
 ((
ut32_t
)0x00100000

	)

1869 
	#RCC_CFGR_PLLMULL7
 ((
ut32_t
)0x00140000

	)

1870 
	#RCC_CFGR_PLLMULL8
 ((
ut32_t
)0x00180000

	)

1871 
	#RCC_CFGR_PLLMULL9
 ((
ut32_t
)0x001C0000

	)

1872 
	#RCC_CFGR_PLLMULL10
 ((
ut32_t
)0x00200000

	)

1873 
	#RCC_CFGR_PLLMULL11
 ((
ut32_t
)0x00240000

	)

1874 
	#RCC_CFGR_PLLMULL12
 ((
ut32_t
)0x00280000

	)

1875 
	#RCC_CFGR_PLLMULL13
 ((
ut32_t
)0x002C0000

	)

1876 
	#RCC_CFGR_PLLMULL14
 ((
ut32_t
)0x00300000

	)

1877 
	#RCC_CFGR_PLLMULL15
 ((
ut32_t
)0x00340000

	)

1878 
	#RCC_CFGR_PLLMULL16
 ((
ut32_t
)0x00380000

	)

1879 
	#RCC_CFGR_USBPRE
 ((
ut32_t
)0x00400000

	)

1882 
	#RCC_CFGR_MCO
 ((
ut32_t
)0x07000000

	)

1883 
	#RCC_CFGR_MCO_0
 ((
ut32_t
)0x01000000

	)

1884 
	#RCC_CFGR_MCO_1
 ((
ut32_t
)0x02000000

	)

1885 
	#RCC_CFGR_MCO_2
 ((
ut32_t
)0x04000000

	)

1887 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ut32_t
)0x00000000

	)

1888 
	#RCC_CFGR_MCO_SYSCLK
 ((
ut32_t
)0x04000000

	)

1889 
	#RCC_CFGR_MCO_HSI
 ((
ut32_t
)0x05000000

	)

1890 
	#RCC_CFGR_MCO_HSE
 ((
ut32_t
)0x06000000

	)

1891 
	#RCC_CFGR_MCO_PLL
 ((
ut32_t
)0x07000000

	)

1895 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001

	)

1896 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002

	)

1897 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004

	)

1898 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008

	)

1899 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010

	)

1900 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080

	)

1901 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100

	)

1902 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200

	)

1903 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400

	)

1904 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800

	)

1905 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000

	)

1906 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000

	)

1907 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000

	)

1908 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000

	)

1909 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000

	)

1910 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000

	)

1911 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000

	)

1913 #ifde
STM32F10X_CL


1914 
	#RCC_CIR_PLL2RDYF
 ((
ut32_t
)0x00000020

	)

1915 
	#RCC_CIR_PLL3RDYF
 ((
ut32_t
)0x00000040

	)

1916 
	#RCC_CIR_PLL2RDYIE
 ((
ut32_t
)0x00002000

	)

1917 
	#RCC_CIR_PLL3RDYIE
 ((
ut32_t
)0x00004000

	)

1918 
	#RCC_CIR_PLL2RDYC
 ((
ut32_t
)0x00200000

	)

1919 
	#RCC_CIR_PLL3RDYC
 ((
ut32_t
)0x00400000

	)

1923 
	#RCC_APB2RSTR_AFIORST
 ((
ut32_t
)0x00000001

	)

1924 
	#RCC_APB2RSTR_IOPARST
 ((
ut32_t
)0x00000004

	)

1925 
	#RCC_APB2RSTR_IOPBRST
 ((
ut32_t
)0x00000008

	)

1926 
	#RCC_APB2RSTR_IOPCRST
 ((
ut32_t
)0x00000010

	)

1927 
	#RCC_APB2RSTR_IOPDRST
 ((
ut32_t
)0x00000020

	)

1928 
	#RCC_APB2RSTR_ADC1RST
 ((
ut32_t
)0x00000200

	)

1930 #i!
defed
 (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD_VL
)

1931 
	#RCC_APB2RSTR_ADC2RST
 ((
ut32_t
)0x00000400

	)

1934 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000800

	)

1935 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000

	)

1936 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00004000

	)

1938 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

1939 
	#RCC_APB2RSTR_TIM15RST
 ((
ut32_t
)0x00010000

	)

1940 
	#RCC_APB2RSTR_TIM16RST
 ((
ut32_t
)0x00020000

	)

1941 
	#RCC_APB2RSTR_TIM17RST
 ((
ut32_t
)0x00040000

	)

1944 #i!
defed
 (
STM32F10X_LD
&& !defed (
STM32F10X_LD_VL
)

1945 
	#RCC_APB2RSTR_IOPERST
 ((
ut32_t
)0x00000040

	)

1948 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_XL
)

1949 
	#RCC_APB2RSTR_IOPFRST
 ((
ut32_t
)0x00000080

	)

1950 
	#RCC_APB2RSTR_IOPGRST
 ((
ut32_t
)0x00000100

	)

1951 
	#RCC_APB2RSTR_TIM8RST
 ((
ut32_t
)0x00002000

	)

1952 
	#RCC_APB2RSTR_ADC3RST
 ((
ut32_t
)0x00008000

	)

1955 #i
defed
 (
STM32F10X_HD_VL
)

1956 
	#RCC_APB2RSTR_IOPFRST
 ((
ut32_t
)0x00000080

	)

1957 
	#RCC_APB2RSTR_IOPGRST
 ((
ut32_t
)0x00000100

	)

1960 #ifde
STM32F10X_XL


1961 
	#RCC_APB2RSTR_TIM9RST
 ((
ut32_t
)0x00080000

	)

1962 
	#RCC_APB2RSTR_TIM10RST
 ((
ut32_t
)0x00100000

	)

1963 
	#RCC_APB2RSTR_TIM11RST
 ((
ut32_t
)0x00200000

	)

1967 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001

	)

1968 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002

	)

1969 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800

	)

1970 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000

	)

1971 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000

	)

1973 #i!
defed
 (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD_VL
)

1974 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000

	)

1977 
	#RCC_APB1RSTR_BKPRST
 ((
ut32_t
)0x08000000

	)

1978 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000

	)

1980 #i!
defed
 (
STM32F10X_LD
&& !defed (
STM32F10X_LD_VL
)

1981 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004

	)

1982 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00004000

	)

1983 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000

	)

1984 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000

	)

1987 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_MD
|| defed (
STM32F10X_LD
|| defed (
STM32F10X_XL
)

1988 
	#RCC_APB1RSTR_USBRST
 ((
ut32_t
)0x00800000

	)

1991 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_CL
|| defed (
STM32F10X_XL
)

1992 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008

	)

1993 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010

	)

1994 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020

	)

1995 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000

	)

1996 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000

	)

1997 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000

	)

1998 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000

	)

2001 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

2002 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010

	)

2003 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020

	)

2004 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000

	)

2005 
	#RCC_APB1RSTR_CECRST
 ((
ut32_t
)0x40000000

	)

2008 #i
defed
 (
STM32F10X_HD_VL
)

2009 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008

	)

2010 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040

	)

2011 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080

	)

2012 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100

	)

2013 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000

	)

2014 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000

	)

2015 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000

	)

2018 #ifde
STM32F10X_CL


2019 
	#RCC_APB1RSTR_CAN2RST
 ((
ut32_t
)0x04000000

	)

2022 #ifde
STM32F10X_XL


2023 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040

	)

2024 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080

	)

2025 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100

	)

2029 
	#RCC_AHBENR_DMA1EN
 ((
ut16_t
)0x0001

	)

2030 
	#RCC_AHBENR_SRAMEN
 ((
ut16_t
)0x0004

	)

2031 
	#RCC_AHBENR_FLITFEN
 ((
ut16_t
)0x0010

	)

2032 
	#RCC_AHBENR_CRCEN
 ((
ut16_t
)0x0040

	)

2034 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_XL
|| defed (
STM32F10X_CL
|| defed (
STM32F10X_HD_VL
)

2035 
	#RCC_AHBENR_DMA2EN
 ((
ut16_t
)0x0002

	)

2038 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_XL
)

2039 
	#RCC_AHBENR_FSMCEN
 ((
ut16_t
)0x0100

	)

2040 
	#RCC_AHBENR_SDIOEN
 ((
ut16_t
)0x0400

	)

2043 #i
defed
 (
STM32F10X_HD_VL
)

2044 
	#RCC_AHBENR_FSMCEN
 ((
ut16_t
)0x0100

	)

2047 #ifde
STM32F10X_CL


2048 
	#RCC_AHBENR_OTGFSEN
 ((
ut32_t
)0x00001000

	)

2049 
	#RCC_AHBENR_ETHMACEN
 ((
ut32_t
)0x00004000

	)

2050 
	#RCC_AHBENR_ETHMACTXEN
 ((
ut32_t
)0x00008000

	)

2051 
	#RCC_AHBENR_ETHMACRXEN
 ((
ut32_t
)0x00010000

	)

2055 
	#RCC_APB2ENR_AFIOEN
 ((
ut32_t
)0x00000001

	)

2056 
	#RCC_APB2ENR_IOPAEN
 ((
ut32_t
)0x00000004

	)

2057 
	#RCC_APB2ENR_IOPBEN
 ((
ut32_t
)0x00000008

	)

2058 
	#RCC_APB2ENR_IOPCEN
 ((
ut32_t
)0x00000010

	)

2059 
	#RCC_APB2ENR_IOPDEN
 ((
ut32_t
)0x00000020

	)

2060 
	#RCC_APB2ENR_ADC1EN
 ((
ut32_t
)0x00000200

	)

2062 #i!
defed
 (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD_VL
)

2063 
	#RCC_APB2ENR_ADC2EN
 ((
ut32_t
)0x00000400

	)

2066 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000800

	)

2067 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000

	)

2068 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00004000

	)

2070 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

2071 
	#RCC_APB2ENR_TIM15EN
 ((
ut32_t
)0x00010000

	)

2072 
	#RCC_APB2ENR_TIM16EN
 ((
ut32_t
)0x00020000

	)

2073 
	#RCC_APB2ENR_TIM17EN
 ((
ut32_t
)0x00040000

	)

2076 #i!
defed
 (
STM32F10X_LD
&& !defed (
STM32F10X_LD_VL
)

2077 
	#RCC_APB2ENR_IOPEEN
 ((
ut32_t
)0x00000040

	)

2080 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_XL
)

2081 
	#RCC_APB2ENR_IOPFEN
 ((
ut32_t
)0x00000080

	)

2082 
	#RCC_APB2ENR_IOPGEN
 ((
ut32_t
)0x00000100

	)

2083 
	#RCC_APB2ENR_TIM8EN
 ((
ut32_t
)0x00002000

	)

2084 
	#RCC_APB2ENR_ADC3EN
 ((
ut32_t
)0x00008000

	)

2087 #i
defed
 (
STM32F10X_HD_VL
)

2088 
	#RCC_APB2ENR_IOPFEN
 ((
ut32_t
)0x00000080

	)

2089 
	#RCC_APB2ENR_IOPGEN
 ((
ut32_t
)0x00000100

	)

2092 #ifde
STM32F10X_XL


2093 
	#RCC_APB2ENR_TIM9EN
 ((
ut32_t
)0x00080000

	)

2094 
	#RCC_APB2ENR_TIM10EN
 ((
ut32_t
)0x00100000

	)

2095 
	#RCC_APB2ENR_TIM11EN
 ((
ut32_t
)0x00200000

	)

2099 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001

	)

2100 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002

	)

2101 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800

	)

2102 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000

	)

2103 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000

	)

2105 #i!
defed
 (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD_VL
)

2106 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000

	)

2109 
	#RCC_APB1ENR_BKPEN
 ((
ut32_t
)0x08000000

	)

2110 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000

	)

2112 #i!
defed
 (
STM32F10X_LD
&& !defed (
STM32F10X_LD_VL
)

2113 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004

	)

2114 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000

	)

2115 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000

	)

2116 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000

	)

2119 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_MD
|| defed (
STM32F10X_LD
)

2120 
	#RCC_APB1ENR_USBEN
 ((
ut32_t
)0x00800000

	)

2123 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_CL
)

2124 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008

	)

2125 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010

	)

2126 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020

	)

2127 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000

	)

2128 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000

	)

2129 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000

	)

2130 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000

	)

2133 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

2134 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010

	)

2135 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020

	)

2136 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000

	)

2137 
	#RCC_APB1ENR_CECEN
 ((
ut32_t
)0x40000000

	)

2140 #ifde
STM32F10X_HD_VL


2141 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008

	)

2142 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040

	)

2143 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080

	)

2144 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100

	)

2145 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000

	)

2146 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000

	)

2147 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000

	)

2150 #ifde
STM32F10X_CL


2151 
	#RCC_APB1ENR_CAN2EN
 ((
ut32_t
)0x04000000

	)

2154 #ifde
STM32F10X_XL


2155 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040

	)

2156 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080

	)

2157 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100

	)

2161 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001

	)

2162 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002

	)

2163 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004

	)

2165 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300

	)

2166 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100

	)

2167 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200

	)

2170 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
ut32_t
)0x00000000

	)

2171 
	#RCC_BDCR_RTCSEL_LSE
 ((
ut32_t
)0x00000100

	)

2172 
	#RCC_BDCR_RTCSEL_LSI
 ((
ut32_t
)0x00000200

	)

2173 
	#RCC_BDCR_RTCSEL_HSE
 ((
ut32_t
)0x00000300

	)

2175 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000

	)

2176 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000

	)

2179 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001

	)

2180 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002

	)

2181 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000

	)

2182 
	#RCC_CSR_PINRSTF
 ((
ut32_t
)0x04000000

	)

2183 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000

	)

2184 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000

	)

2185 
	#RCC_CSR_IWDGRSTF
 ((
ut32_t
)0x20000000

	)

2186 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000

	)

2187 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000

	)

2189 #ifde
STM32F10X_CL


2191 
	#RCC_AHBRSTR_OTGFSRST
 ((
ut32_t
)0x00001000

	)

2192 
	#RCC_AHBRSTR_ETHMACRST
 ((
ut32_t
)0x00004000

	)

2196 
	#RCC_CFGR2_PREDIV1
 ((
ut32_t
)0x0000000F

	)

2197 
	#RCC_CFGR2_PREDIV1_0
 ((
ut32_t
)0x00000001

	)

2198 
	#RCC_CFGR2_PREDIV1_1
 ((
ut32_t
)0x00000002

	)

2199 
	#RCC_CFGR2_PREDIV1_2
 ((
ut32_t
)0x00000004

	)

2200 
	#RCC_CFGR2_PREDIV1_3
 ((
ut32_t
)0x00000008

	)

2202 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ut32_t
)0x00000000

	)

2203 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ut32_t
)0x00000001

	)

2204 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ut32_t
)0x00000002

	)

2205 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ut32_t
)0x00000003

	)

2206 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ut32_t
)0x00000004

	)

2207 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ut32_t
)0x00000005

	)

2208 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ut32_t
)0x00000006

	)

2209 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ut32_t
)0x00000007

	)

2210 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ut32_t
)0x00000008

	)

2211 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ut32_t
)0x00000009

	)

2212 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ut32_t
)0x0000000A

	)

2213 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ut32_t
)0x0000000B

	)

2214 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ut32_t
)0x0000000C

	)

2215 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ut32_t
)0x0000000D

	)

2216 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ut32_t
)0x0000000E

	)

2217 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ut32_t
)0x0000000F

	)

2220 
	#RCC_CFGR2_PREDIV2
 ((
ut32_t
)0x000000F0

	)

2221 
	#RCC_CFGR2_PREDIV2_0
 ((
ut32_t
)0x00000010

	)

2222 
	#RCC_CFGR2_PREDIV2_1
 ((
ut32_t
)0x00000020

	)

2223 
	#RCC_CFGR2_PREDIV2_2
 ((
ut32_t
)0x00000040

	)

2224 
	#RCC_CFGR2_PREDIV2_3
 ((
ut32_t
)0x00000080

	)

2226 
	#RCC_CFGR2_PREDIV2_DIV1
 ((
ut32_t
)0x00000000

	)

2227 
	#RCC_CFGR2_PREDIV2_DIV2
 ((
ut32_t
)0x00000010

	)

2228 
	#RCC_CFGR2_PREDIV2_DIV3
 ((
ut32_t
)0x00000020

	)

2229 
	#RCC_CFGR2_PREDIV2_DIV4
 ((
ut32_t
)0x00000030

	)

2230 
	#RCC_CFGR2_PREDIV2_DIV5
 ((
ut32_t
)0x00000040

	)

2231 
	#RCC_CFGR2_PREDIV2_DIV6
 ((
ut32_t
)0x00000050

	)

2232 
	#RCC_CFGR2_PREDIV2_DIV7
 ((
ut32_t
)0x00000060

	)

2233 
	#RCC_CFGR2_PREDIV2_DIV8
 ((
ut32_t
)0x00000070

	)

2234 
	#RCC_CFGR2_PREDIV2_DIV9
 ((
ut32_t
)0x00000080

	)

2235 
	#RCC_CFGR2_PREDIV2_DIV10
 ((
ut32_t
)0x00000090

	)

2236 
	#RCC_CFGR2_PREDIV2_DIV11
 ((
ut32_t
)0x000000A0

	)

2237 
	#RCC_CFGR2_PREDIV2_DIV12
 ((
ut32_t
)0x000000B0

	)

2238 
	#RCC_CFGR2_PREDIV2_DIV13
 ((
ut32_t
)0x000000C0

	)

2239 
	#RCC_CFGR2_PREDIV2_DIV14
 ((
ut32_t
)0x000000D0

	)

2240 
	#RCC_CFGR2_PREDIV2_DIV15
 ((
ut32_t
)0x000000E0

	)

2241 
	#RCC_CFGR2_PREDIV2_DIV16
 ((
ut32_t
)0x000000F0

	)

2244 
	#RCC_CFGR2_PLL2MUL
 ((
ut32_t
)0x00000F00

	)

2245 
	#RCC_CFGR2_PLL2MUL_0
 ((
ut32_t
)0x00000100

	)

2246 
	#RCC_CFGR2_PLL2MUL_1
 ((
ut32_t
)0x00000200

	)

2247 
	#RCC_CFGR2_PLL2MUL_2
 ((
ut32_t
)0x00000400

	)

2248 
	#RCC_CFGR2_PLL2MUL_3
 ((
ut32_t
)0x00000800

	)

2250 
	#RCC_CFGR2_PLL2MUL8
 ((
ut32_t
)0x00000600

	)

2251 
	#RCC_CFGR2_PLL2MUL9
 ((
ut32_t
)0x00000700

	)

2252 
	#RCC_CFGR2_PLL2MUL10
 ((
ut32_t
)0x00000800

	)

2253 
	#RCC_CFGR2_PLL2MUL11
 ((
ut32_t
)0x00000900

	)

2254 
	#RCC_CFGR2_PLL2MUL12
 ((
ut32_t
)0x00000A00

	)

2255 
	#RCC_CFGR2_PLL2MUL13
 ((
ut32_t
)0x00000B00

	)

2256 
	#RCC_CFGR2_PLL2MUL14
 ((
ut32_t
)0x00000C00

	)

2257 
	#RCC_CFGR2_PLL2MUL16
 ((
ut32_t
)0x00000E00

	)

2258 
	#RCC_CFGR2_PLL2MUL20
 ((
ut32_t
)0x00000F00

	)

2261 
	#RCC_CFGR2_PLL3MUL
 ((
ut32_t
)0x0000F000

	)

2262 
	#RCC_CFGR2_PLL3MUL_0
 ((
ut32_t
)0x00001000

	)

2263 
	#RCC_CFGR2_PLL3MUL_1
 ((
ut32_t
)0x00002000

	)

2264 
	#RCC_CFGR2_PLL3MUL_2
 ((
ut32_t
)0x00004000

	)

2265 
	#RCC_CFGR2_PLL3MUL_3
 ((
ut32_t
)0x00008000

	)

2267 
	#RCC_CFGR2_PLL3MUL8
 ((
ut32_t
)0x00006000

	)

2268 
	#RCC_CFGR2_PLL3MUL9
 ((
ut32_t
)0x00007000

	)

2269 
	#RCC_CFGR2_PLL3MUL10
 ((
ut32_t
)0x00008000

	)

2270 
	#RCC_CFGR2_PLL3MUL11
 ((
ut32_t
)0x00009000

	)

2271 
	#RCC_CFGR2_PLL3MUL12
 ((
ut32_t
)0x0000A000

	)

2272 
	#RCC_CFGR2_PLL3MUL13
 ((
ut32_t
)0x0000B000

	)

2273 
	#RCC_CFGR2_PLL3MUL14
 ((
ut32_t
)0x0000C000

	)

2274 
	#RCC_CFGR2_PLL3MUL16
 ((
ut32_t
)0x0000E000

	)

2275 
	#RCC_CFGR2_PLL3MUL20
 ((
ut32_t
)0x0000F000

	)

2277 
	#RCC_CFGR2_PREDIV1SRC
 ((
ut32_t
)0x00010000

	)

2278 
	#RCC_CFGR2_PREDIV1SRC_PLL2
 ((
ut32_t
)0x00010000

	)

2279 
	#RCC_CFGR2_PREDIV1SRC_HSE
 ((
ut32_t
)0x00000000

	)

2280 
	#RCC_CFGR2_I2S2SRC
 ((
ut32_t
)0x00020000

	)

2281 
	#RCC_CFGR2_I2S3SRC
 ((
ut32_t
)0x00040000

	)

2284 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

2287 
	#RCC_CFGR2_PREDIV1
 ((
ut32_t
)0x0000000F

	)

2288 
	#RCC_CFGR2_PREDIV1_0
 ((
ut32_t
)0x00000001

	)

2289 
	#RCC_CFGR2_PREDIV1_1
 ((
ut32_t
)0x00000002

	)

2290 
	#RCC_CFGR2_PREDIV1_2
 ((
ut32_t
)0x00000004

	)

2291 
	#RCC_CFGR2_PREDIV1_3
 ((
ut32_t
)0x00000008

	)

2293 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ut32_t
)0x00000000

	)

2294 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ut32_t
)0x00000001

	)

2295 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ut32_t
)0x00000002

	)

2296 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ut32_t
)0x00000003

	)

2297 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ut32_t
)0x00000004

	)

2298 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ut32_t
)0x00000005

	)

2299 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ut32_t
)0x00000006

	)

2300 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ut32_t
)0x00000007

	)

2301 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ut32_t
)0x00000008

	)

2302 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ut32_t
)0x00000009

	)

2303 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ut32_t
)0x0000000A

	)

2304 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ut32_t
)0x0000000B

	)

2305 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ut32_t
)0x0000000C

	)

2306 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ut32_t
)0x0000000D

	)

2307 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ut32_t
)0x0000000E

	)

2308 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ut32_t
)0x0000000F

	)

2318 
	#GPIO_CRL_MODE
 ((
ut32_t
)0x33333333

	)

2320 
	#GPIO_CRL_MODE0
 ((
ut32_t
)0x00000003

	)

2321 
	#GPIO_CRL_MODE0_0
 ((
ut32_t
)0x00000001

	)

2322 
	#GPIO_CRL_MODE0_1
 ((
ut32_t
)0x00000002

	)

2324 
	#GPIO_CRL_MODE1
 ((
ut32_t
)0x00000030

	)

2325 
	#GPIO_CRL_MODE1_0
 ((
ut32_t
)0x00000010

	)

2326 
	#GPIO_CRL_MODE1_1
 ((
ut32_t
)0x00000020

	)

2328 
	#GPIO_CRL_MODE2
 ((
ut32_t
)0x00000300

	)

2329 
	#GPIO_CRL_MODE2_0
 ((
ut32_t
)0x00000100

	)

2330 
	#GPIO_CRL_MODE2_1
 ((
ut32_t
)0x00000200

	)

2332 
	#GPIO_CRL_MODE3
 ((
ut32_t
)0x00003000

	)

2333 
	#GPIO_CRL_MODE3_0
 ((
ut32_t
)0x00001000

	)

2334 
	#GPIO_CRL_MODE3_1
 ((
ut32_t
)0x00002000

	)

2336 
	#GPIO_CRL_MODE4
 ((
ut32_t
)0x00030000

	)

2337 
	#GPIO_CRL_MODE4_0
 ((
ut32_t
)0x00010000

	)

2338 
	#GPIO_CRL_MODE4_1
 ((
ut32_t
)0x00020000

	)

2340 
	#GPIO_CRL_MODE5
 ((
ut32_t
)0x00300000

	)

2341 
	#GPIO_CRL_MODE5_0
 ((
ut32_t
)0x00100000

	)

2342 
	#GPIO_CRL_MODE5_1
 ((
ut32_t
)0x00200000

	)

2344 
	#GPIO_CRL_MODE6
 ((
ut32_t
)0x03000000

	)

2345 
	#GPIO_CRL_MODE6_0
 ((
ut32_t
)0x01000000

	)

2346 
	#GPIO_CRL_MODE6_1
 ((
ut32_t
)0x02000000

	)

2348 
	#GPIO_CRL_MODE7
 ((
ut32_t
)0x30000000

	)

2349 
	#GPIO_CRL_MODE7_0
 ((
ut32_t
)0x10000000

	)

2350 
	#GPIO_CRL_MODE7_1
 ((
ut32_t
)0x20000000

	)

2352 
	#GPIO_CRL_CNF
 ((
ut32_t
)0xCCCCCCCC

	)

2354 
	#GPIO_CRL_CNF0
 ((
ut32_t
)0x0000000C

	)

2355 
	#GPIO_CRL_CNF0_0
 ((
ut32_t
)0x00000004

	)

2356 
	#GPIO_CRL_CNF0_1
 ((
ut32_t
)0x00000008

	)

2358 
	#GPIO_CRL_CNF1
 ((
ut32_t
)0x000000C0

	)

2359 
	#GPIO_CRL_CNF1_0
 ((
ut32_t
)0x00000040

	)

2360 
	#GPIO_CRL_CNF1_1
 ((
ut32_t
)0x00000080

	)

2362 
	#GPIO_CRL_CNF2
 ((
ut32_t
)0x00000C00

	)

2363 
	#GPIO_CRL_CNF2_0
 ((
ut32_t
)0x00000400

	)

2364 
	#GPIO_CRL_CNF2_1
 ((
ut32_t
)0x00000800

	)

2366 
	#GPIO_CRL_CNF3
 ((
ut32_t
)0x0000C000

	)

2367 
	#GPIO_CRL_CNF3_0
 ((
ut32_t
)0x00004000

	)

2368 
	#GPIO_CRL_CNF3_1
 ((
ut32_t
)0x00008000

	)

2370 
	#GPIO_CRL_CNF4
 ((
ut32_t
)0x000C0000

	)

2371 
	#GPIO_CRL_CNF4_0
 ((
ut32_t
)0x00040000

	)

2372 
	#GPIO_CRL_CNF4_1
 ((
ut32_t
)0x00080000

	)

2374 
	#GPIO_CRL_CNF5
 ((
ut32_t
)0x00C00000

	)

2375 
	#GPIO_CRL_CNF5_0
 ((
ut32_t
)0x00400000

	)

2376 
	#GPIO_CRL_CNF5_1
 ((
ut32_t
)0x00800000

	)

2378 
	#GPIO_CRL_CNF6
 ((
ut32_t
)0x0C000000

	)

2379 
	#GPIO_CRL_CNF6_0
 ((
ut32_t
)0x04000000

	)

2380 
	#GPIO_CRL_CNF6_1
 ((
ut32_t
)0x08000000

	)

2382 
	#GPIO_CRL_CNF7
 ((
ut32_t
)0xC0000000

	)

2383 
	#GPIO_CRL_CNF7_0
 ((
ut32_t
)0x40000000

	)

2384 
	#GPIO_CRL_CNF7_1
 ((
ut32_t
)0x80000000

	)

2387 
	#GPIO_CRH_MODE
 ((
ut32_t
)0x33333333

	)

2389 
	#GPIO_CRH_MODE8
 ((
ut32_t
)0x00000003

	)

2390 
	#GPIO_CRH_MODE8_0
 ((
ut32_t
)0x00000001

	)

2391 
	#GPIO_CRH_MODE8_1
 ((
ut32_t
)0x00000002

	)

2393 
	#GPIO_CRH_MODE9
 ((
ut32_t
)0x00000030

	)

2394 
	#GPIO_CRH_MODE9_0
 ((
ut32_t
)0x00000010

	)

2395 
	#GPIO_CRH_MODE9_1
 ((
ut32_t
)0x00000020

	)

2397 
	#GPIO_CRH_MODE10
 ((
ut32_t
)0x00000300

	)

2398 
	#GPIO_CRH_MODE10_0
 ((
ut32_t
)0x00000100

	)

2399 
	#GPIO_CRH_MODE10_1
 ((
ut32_t
)0x00000200

	)

2401 
	#GPIO_CRH_MODE11
 ((
ut32_t
)0x00003000

	)

2402 
	#GPIO_CRH_MODE11_0
 ((
ut32_t
)0x00001000

	)

2403 
	#GPIO_CRH_MODE11_1
 ((
ut32_t
)0x00002000

	)

2405 
	#GPIO_CRH_MODE12
 ((
ut32_t
)0x00030000

	)

2406 
	#GPIO_CRH_MODE12_0
 ((
ut32_t
)0x00010000

	)

2407 
	#GPIO_CRH_MODE12_1
 ((
ut32_t
)0x00020000

	)

2409 
	#GPIO_CRH_MODE13
 ((
ut32_t
)0x00300000

	)

2410 
	#GPIO_CRH_MODE13_0
 ((
ut32_t
)0x00100000

	)

2411 
	#GPIO_CRH_MODE13_1
 ((
ut32_t
)0x00200000

	)

2413 
	#GPIO_CRH_MODE14
 ((
ut32_t
)0x03000000

	)

2414 
	#GPIO_CRH_MODE14_0
 ((
ut32_t
)0x01000000

	)

2415 
	#GPIO_CRH_MODE14_1
 ((
ut32_t
)0x02000000

	)

2417 
	#GPIO_CRH_MODE15
 ((
ut32_t
)0x30000000

	)

2418 
	#GPIO_CRH_MODE15_0
 ((
ut32_t
)0x10000000

	)

2419 
	#GPIO_CRH_MODE15_1
 ((
ut32_t
)0x20000000

	)

2421 
	#GPIO_CRH_CNF
 ((
ut32_t
)0xCCCCCCCC

	)

2423 
	#GPIO_CRH_CNF8
 ((
ut32_t
)0x0000000C

	)

2424 
	#GPIO_CRH_CNF8_0
 ((
ut32_t
)0x00000004

	)

2425 
	#GPIO_CRH_CNF8_1
 ((
ut32_t
)0x00000008

	)

2427 
	#GPIO_CRH_CNF9
 ((
ut32_t
)0x000000C0

	)

2428 
	#GPIO_CRH_CNF9_0
 ((
ut32_t
)0x00000040

	)

2429 
	#GPIO_CRH_CNF9_1
 ((
ut32_t
)0x00000080

	)

2431 
	#GPIO_CRH_CNF10
 ((
ut32_t
)0x00000C00

	)

2432 
	#GPIO_CRH_CNF10_0
 ((
ut32_t
)0x00000400

	)

2433 
	#GPIO_CRH_CNF10_1
 ((
ut32_t
)0x00000800

	)

2435 
	#GPIO_CRH_CNF11
 ((
ut32_t
)0x0000C000

	)

2436 
	#GPIO_CRH_CNF11_0
 ((
ut32_t
)0x00004000

	)

2437 
	#GPIO_CRH_CNF11_1
 ((
ut32_t
)0x00008000

	)

2439 
	#GPIO_CRH_CNF12
 ((
ut32_t
)0x000C0000

	)

2440 
	#GPIO_CRH_CNF12_0
 ((
ut32_t
)0x00040000

	)

2441 
	#GPIO_CRH_CNF12_1
 ((
ut32_t
)0x00080000

	)

2443 
	#GPIO_CRH_CNF13
 ((
ut32_t
)0x00C00000

	)

2444 
	#GPIO_CRH_CNF13_0
 ((
ut32_t
)0x00400000

	)

2445 
	#GPIO_CRH_CNF13_1
 ((
ut32_t
)0x00800000

	)

2447 
	#GPIO_CRH_CNF14
 ((
ut32_t
)0x0C000000

	)

2448 
	#GPIO_CRH_CNF14_0
 ((
ut32_t
)0x04000000

	)

2449 
	#GPIO_CRH_CNF14_1
 ((
ut32_t
)0x08000000

	)

2451 
	#GPIO_CRH_CNF15
 ((
ut32_t
)0xC0000000

	)

2452 
	#GPIO_CRH_CNF15_0
 ((
ut32_t
)0x40000000

	)

2453 
	#GPIO_CRH_CNF15_1
 ((
ut32_t
)0x80000000

	)

2456 
	#GPIO_IDR_IDR0
 ((
ut16_t
)0x0001

	)

2457 
	#GPIO_IDR_IDR1
 ((
ut16_t
)0x0002

	)

2458 
	#GPIO_IDR_IDR2
 ((
ut16_t
)0x0004

	)

2459 
	#GPIO_IDR_IDR3
 ((
ut16_t
)0x0008

	)

2460 
	#GPIO_IDR_IDR4
 ((
ut16_t
)0x0010

	)

2461 
	#GPIO_IDR_IDR5
 ((
ut16_t
)0x0020

	)

2462 
	#GPIO_IDR_IDR6
 ((
ut16_t
)0x0040

	)

2463 
	#GPIO_IDR_IDR7
 ((
ut16_t
)0x0080

	)

2464 
	#GPIO_IDR_IDR8
 ((
ut16_t
)0x0100

	)

2465 
	#GPIO_IDR_IDR9
 ((
ut16_t
)0x0200

	)

2466 
	#GPIO_IDR_IDR10
 ((
ut16_t
)0x0400

	)

2467 
	#GPIO_IDR_IDR11
 ((
ut16_t
)0x0800

	)

2468 
	#GPIO_IDR_IDR12
 ((
ut16_t
)0x1000

	)

2469 
	#GPIO_IDR_IDR13
 ((
ut16_t
)0x2000

	)

2470 
	#GPIO_IDR_IDR14
 ((
ut16_t
)0x4000

	)

2471 
	#GPIO_IDR_IDR15
 ((
ut16_t
)0x8000

	)

2474 
	#GPIO_ODR_ODR0
 ((
ut16_t
)0x0001

	)

2475 
	#GPIO_ODR_ODR1
 ((
ut16_t
)0x0002

	)

2476 
	#GPIO_ODR_ODR2
 ((
ut16_t
)0x0004

	)

2477 
	#GPIO_ODR_ODR3
 ((
ut16_t
)0x0008

	)

2478 
	#GPIO_ODR_ODR4
 ((
ut16_t
)0x0010

	)

2479 
	#GPIO_ODR_ODR5
 ((
ut16_t
)0x0020

	)

2480 
	#GPIO_ODR_ODR6
 ((
ut16_t
)0x0040

	)

2481 
	#GPIO_ODR_ODR7
 ((
ut16_t
)0x0080

	)

2482 
	#GPIO_ODR_ODR8
 ((
ut16_t
)0x0100

	)

2483 
	#GPIO_ODR_ODR9
 ((
ut16_t
)0x0200

	)

2484 
	#GPIO_ODR_ODR10
 ((
ut16_t
)0x0400

	)

2485 
	#GPIO_ODR_ODR11
 ((
ut16_t
)0x0800

	)

2486 
	#GPIO_ODR_ODR12
 ((
ut16_t
)0x1000

	)

2487 
	#GPIO_ODR_ODR13
 ((
ut16_t
)0x2000

	)

2488 
	#GPIO_ODR_ODR14
 ((
ut16_t
)0x4000

	)

2489 
	#GPIO_ODR_ODR15
 ((
ut16_t
)0x8000

	)

2492 
	#GPIO_BSRR_BS0
 ((
ut32_t
)0x00000001

	)

2493 
	#GPIO_BSRR_BS1
 ((
ut32_t
)0x00000002

	)

2494 
	#GPIO_BSRR_BS2
 ((
ut32_t
)0x00000004

	)

2495 
	#GPIO_BSRR_BS3
 ((
ut32_t
)0x00000008

	)

2496 
	#GPIO_BSRR_BS4
 ((
ut32_t
)0x00000010

	)

2497 
	#GPIO_BSRR_BS5
 ((
ut32_t
)0x00000020

	)

2498 
	#GPIO_BSRR_BS6
 ((
ut32_t
)0x00000040

	)

2499 
	#GPIO_BSRR_BS7
 ((
ut32_t
)0x00000080

	)

2500 
	#GPIO_BSRR_BS8
 ((
ut32_t
)0x00000100

	)

2501 
	#GPIO_BSRR_BS9
 ((
ut32_t
)0x00000200

	)

2502 
	#GPIO_BSRR_BS10
 ((
ut32_t
)0x00000400

	)

2503 
	#GPIO_BSRR_BS11
 ((
ut32_t
)0x00000800

	)

2504 
	#GPIO_BSRR_BS12
 ((
ut32_t
)0x00001000

	)

2505 
	#GPIO_BSRR_BS13
 ((
ut32_t
)0x00002000

	)

2506 
	#GPIO_BSRR_BS14
 ((
ut32_t
)0x00004000

	)

2507 
	#GPIO_BSRR_BS15
 ((
ut32_t
)0x00008000

	)

2509 
	#GPIO_BSRR_BR0
 ((
ut32_t
)0x00010000

	)

2510 
	#GPIO_BSRR_BR1
 ((
ut32_t
)0x00020000

	)

2511 
	#GPIO_BSRR_BR2
 ((
ut32_t
)0x00040000

	)

2512 
	#GPIO_BSRR_BR3
 ((
ut32_t
)0x00080000

	)

2513 
	#GPIO_BSRR_BR4
 ((
ut32_t
)0x00100000

	)

2514 
	#GPIO_BSRR_BR5
 ((
ut32_t
)0x00200000

	)

2515 
	#GPIO_BSRR_BR6
 ((
ut32_t
)0x00400000

	)

2516 
	#GPIO_BSRR_BR7
 ((
ut32_t
)0x00800000

	)

2517 
	#GPIO_BSRR_BR8
 ((
ut32_t
)0x01000000

	)

2518 
	#GPIO_BSRR_BR9
 ((
ut32_t
)0x02000000

	)

2519 
	#GPIO_BSRR_BR10
 ((
ut32_t
)0x04000000

	)

2520 
	#GPIO_BSRR_BR11
 ((
ut32_t
)0x08000000

	)

2521 
	#GPIO_BSRR_BR12
 ((
ut32_t
)0x10000000

	)

2522 
	#GPIO_BSRR_BR13
 ((
ut32_t
)0x20000000

	)

2523 
	#GPIO_BSRR_BR14
 ((
ut32_t
)0x40000000

	)

2524 
	#GPIO_BSRR_BR15
 ((
ut32_t
)0x80000000

	)

2527 
	#GPIO_BRR_BR0
 ((
ut16_t
)0x0001

	)

2528 
	#GPIO_BRR_BR1
 ((
ut16_t
)0x0002

	)

2529 
	#GPIO_BRR_BR2
 ((
ut16_t
)0x0004

	)

2530 
	#GPIO_BRR_BR3
 ((
ut16_t
)0x0008

	)

2531 
	#GPIO_BRR_BR4
 ((
ut16_t
)0x0010

	)

2532 
	#GPIO_BRR_BR5
 ((
ut16_t
)0x0020

	)

2533 
	#GPIO_BRR_BR6
 ((
ut16_t
)0x0040

	)

2534 
	#GPIO_BRR_BR7
 ((
ut16_t
)0x0080

	)

2535 
	#GPIO_BRR_BR8
 ((
ut16_t
)0x0100

	)

2536 
	#GPIO_BRR_BR9
 ((
ut16_t
)0x0200

	)

2537 
	#GPIO_BRR_BR10
 ((
ut16_t
)0x0400

	)

2538 
	#GPIO_BRR_BR11
 ((
ut16_t
)0x0800

	)

2539 
	#GPIO_BRR_BR12
 ((
ut16_t
)0x1000

	)

2540 
	#GPIO_BRR_BR13
 ((
ut16_t
)0x2000

	)

2541 
	#GPIO_BRR_BR14
 ((
ut16_t
)0x4000

	)

2542 
	#GPIO_BRR_BR15
 ((
ut16_t
)0x8000

	)

2545 
	#GPIO_LCKR_LCK0
 ((
ut32_t
)0x00000001

	)

2546 
	#GPIO_LCKR_LCK1
 ((
ut32_t
)0x00000002

	)

2547 
	#GPIO_LCKR_LCK2
 ((
ut32_t
)0x00000004

	)

2548 
	#GPIO_LCKR_LCK3
 ((
ut32_t
)0x00000008

	)

2549 
	#GPIO_LCKR_LCK4
 ((
ut32_t
)0x00000010

	)

2550 
	#GPIO_LCKR_LCK5
 ((
ut32_t
)0x00000020

	)

2551 
	#GPIO_LCKR_LCK6
 ((
ut32_t
)0x00000040

	)

2552 
	#GPIO_LCKR_LCK7
 ((
ut32_t
)0x00000080

	)

2553 
	#GPIO_LCKR_LCK8
 ((
ut32_t
)0x00000100

	)

2554 
	#GPIO_LCKR_LCK9
 ((
ut32_t
)0x00000200

	)

2555 
	#GPIO_LCKR_LCK10
 ((
ut32_t
)0x00000400

	)

2556 
	#GPIO_LCKR_LCK11
 ((
ut32_t
)0x00000800

	)

2557 
	#GPIO_LCKR_LCK12
 ((
ut32_t
)0x00001000

	)

2558 
	#GPIO_LCKR_LCK13
 ((
ut32_t
)0x00002000

	)

2559 
	#GPIO_LCKR_LCK14
 ((
ut32_t
)0x00004000

	)

2560 
	#GPIO_LCKR_LCK15
 ((
ut32_t
)0x00008000

	)

2561 
	#GPIO_LCKR_LCKK
 ((
ut32_t
)0x00010000

	)

2566 
	#AFIO_EVCR_PIN
 ((
ut8_t
)0x0F

	)

2567 
	#AFIO_EVCR_PIN_0
 ((
ut8_t
)0x01

	)

2568 
	#AFIO_EVCR_PIN_1
 ((
ut8_t
)0x02

	)

2569 
	#AFIO_EVCR_PIN_2
 ((
ut8_t
)0x04

	)

2570 
	#AFIO_EVCR_PIN_3
 ((
ut8_t
)0x08

	)

2573 
	#AFIO_EVCR_PIN_PX0
 ((
ut8_t
)0x00

	)

2574 
	#AFIO_EVCR_PIN_PX1
 ((
ut8_t
)0x01

	)

2575 
	#AFIO_EVCR_PIN_PX2
 ((
ut8_t
)0x02

	)

2576 
	#AFIO_EVCR_PIN_PX3
 ((
ut8_t
)0x03

	)

2577 
	#AFIO_EVCR_PIN_PX4
 ((
ut8_t
)0x04

	)

2578 
	#AFIO_EVCR_PIN_PX5
 ((
ut8_t
)0x05

	)

2579 
	#AFIO_EVCR_PIN_PX6
 ((
ut8_t
)0x06

	)

2580 
	#AFIO_EVCR_PIN_PX7
 ((
ut8_t
)0x07

	)

2581 
	#AFIO_EVCR_PIN_PX8
 ((
ut8_t
)0x08

	)

2582 
	#AFIO_EVCR_PIN_PX9
 ((
ut8_t
)0x09

	)

2583 
	#AFIO_EVCR_PIN_PX10
 ((
ut8_t
)0x0A

	)

2584 
	#AFIO_EVCR_PIN_PX11
 ((
ut8_t
)0x0B

	)

2585 
	#AFIO_EVCR_PIN_PX12
 ((
ut8_t
)0x0C

	)

2586 
	#AFIO_EVCR_PIN_PX13
 ((
ut8_t
)0x0D

	)

2587 
	#AFIO_EVCR_PIN_PX14
 ((
ut8_t
)0x0E

	)

2588 
	#AFIO_EVCR_PIN_PX15
 ((
ut8_t
)0x0F

	)

2590 
	#AFIO_EVCR_PORT
 ((
ut8_t
)0x70

	)

2591 
	#AFIO_EVCR_PORT_0
 ((
ut8_t
)0x10

	)

2592 
	#AFIO_EVCR_PORT_1
 ((
ut8_t
)0x20

	)

2593 
	#AFIO_EVCR_PORT_2
 ((
ut8_t
)0x40

	)

2596 
	#AFIO_EVCR_PORT_PA
 ((
ut8_t
)0x00

	)

2597 
	#AFIO_EVCR_PORT_PB
 ((
ut8_t
)0x10

	)

2598 
	#AFIO_EVCR_PORT_PC
 ((
ut8_t
)0x20

	)

2599 
	#AFIO_EVCR_PORT_PD
 ((
ut8_t
)0x30

	)

2600 
	#AFIO_EVCR_PORT_PE
 ((
ut8_t
)0x40

	)

2602 
	#AFIO_EVCR_EVOE
 ((
ut8_t
)0x80

	)

2605 
	#AFIO_MAPR_SPI1_REMAP
 ((
ut32_t
)0x00000001

	)

2606 
	#AFIO_MAPR_I2C1_REMAP
 ((
ut32_t
)0x00000002

	)

2607 
	#AFIO_MAPR_USART1_REMAP
 ((
ut32_t
)0x00000004

	)

2608 
	#AFIO_MAPR_USART2_REMAP
 ((
ut32_t
)0x00000008

	)

2610 
	#AFIO_MAPR_USART3_REMAP
 ((
ut32_t
)0x00000030

	)

2611 
	#AFIO_MAPR_USART3_REMAP_0
 ((
ut32_t
)0x00000010

	)

2612 
	#AFIO_MAPR_USART3_REMAP_1
 ((
ut32_t
)0x00000020

	)

2615 
	#AFIO_MAPR_USART3_REMAP_NOREMAP
 ((
ut32_t
)0x00000000

	)

2616 
	#AFIO_MAPR_USART3_REMAP_PARTIALREMAP
 ((
ut32_t
)0x00000010

	)

2617 
	#AFIO_MAPR_USART3_REMAP_FULLREMAP
 ((
ut32_t
)0x00000030

	)

2619 
	#AFIO_MAPR_TIM1_REMAP
 ((
ut32_t
)0x000000C0

	)

2620 
	#AFIO_MAPR_TIM1_REMAP_0
 ((
ut32_t
)0x00000040

	)

2621 
	#AFIO_MAPR_TIM1_REMAP_1
 ((
ut32_t
)0x00000080

	)

2624 
	#AFIO_MAPR_TIM1_REMAP_NOREMAP
 ((
ut32_t
)0x00000000

	)

2625 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
 ((
ut32_t
)0x00000040

	)

2626 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP
 ((
ut32_t
)0x000000C0

	)

2628 
	#AFIO_MAPR_TIM2_REMAP
 ((
ut32_t
)0x00000300

	)

2629 
	#AFIO_MAPR_TIM2_REMAP_0
 ((
ut32_t
)0x00000100

	)

2630 
	#AFIO_MAPR_TIM2_REMAP_1
 ((
ut32_t
)0x00000200

	)

2633 
	#AFIO_MAPR_TIM2_REMAP_NOREMAP
 ((
ut32_t
)0x00000000

	)

2634 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
 ((
ut32_t
)0x00000100

	)

2635 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
 ((
ut32_t
)0x00000200

	)

2636 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP
 ((
ut32_t
)0x00000300

	)

2638 
	#AFIO_MAPR_TIM3_REMAP
 ((
ut32_t
)0x00000C00

	)

2639 
	#AFIO_MAPR_TIM3_REMAP_0
 ((
ut32_t
)0x00000400

	)

2640 
	#AFIO_MAPR_TIM3_REMAP_1
 ((
ut32_t
)0x00000800

	)

2643 
	#AFIO_MAPR_TIM3_REMAP_NOREMAP
 ((
ut32_t
)0x00000000

	)

2644 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
 ((
ut32_t
)0x00000800

	)

2645 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP
 ((
ut32_t
)0x00000C00

	)

2647 
	#AFIO_MAPR_TIM4_REMAP
 ((
ut32_t
)0x00001000

	)

2649 
	#AFIO_MAPR_CAN_REMAP
 ((
ut32_t
)0x00006000

	)

2650 
	#AFIO_MAPR_CAN_REMAP_0
 ((
ut32_t
)0x00002000

	)

2651 
	#AFIO_MAPR_CAN_REMAP_1
 ((
ut32_t
)0x00004000

	)

2654 
	#AFIO_MAPR_CAN_REMAP_REMAP1
 ((
ut32_t
)0x00000000

	)

2655 
	#AFIO_MAPR_CAN_REMAP_REMAP2
 ((
ut32_t
)0x00004000

	)

2656 
	#AFIO_MAPR_CAN_REMAP_REMAP3
 ((
ut32_t
)0x00006000

	)

2658 
	#AFIO_MAPR_PD01_REMAP
 ((
ut32_t
)0x00008000

	)

2659 
	#AFIO_MAPR_TIM5CH4_IREMAP
 ((
ut32_t
)0x00010000

	)

2660 
	#AFIO_MAPR_ADC1_ETRGINJ_REMAP
 ((
ut32_t
)0x00020000

	)

2661 
	#AFIO_MAPR_ADC1_ETRGREG_REMAP
 ((
ut32_t
)0x00040000

	)

2662 
	#AFIO_MAPR_ADC2_ETRGINJ_REMAP
 ((
ut32_t
)0x00080000

	)

2663 
	#AFIO_MAPR_ADC2_ETRGREG_REMAP
 ((
ut32_t
)0x00100000

	)

2666 
	#AFIO_MAPR_SWJ_CFG
 ((
ut32_t
)0x07000000

	)

2667 
	#AFIO_MAPR_SWJ_CFG_0
 ((
ut32_t
)0x01000000

	)

2668 
	#AFIO_MAPR_SWJ_CFG_1
 ((
ut32_t
)0x02000000

	)

2669 
	#AFIO_MAPR_SWJ_CFG_2
 ((
ut32_t
)0x04000000

	)

2671 
	#AFIO_MAPR_SWJ_CFG_RESET
 ((
ut32_t
)0x00000000

	)

2672 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST
 ((
ut32_t
)0x01000000

	)

2673 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE
 ((
ut32_t
)0x02000000

	)

2674 
	#AFIO_MAPR_SWJ_CFG_DISABLE
 ((
ut32_t
)0x04000000

	)

2676 #ifde
STM32F10X_CL


2678 
	#AFIO_MAPR_ETH_REMAP
 ((
ut32_t
)0x00200000

	)

2681 
	#AFIO_MAPR_CAN2_REMAP
 ((
ut32_t
)0x00400000

	)

2684 
	#AFIO_MAPR_MII_RMII_SEL
 ((
ut32_t
)0x00800000

	)

2687 
	#AFIO_MAPR_SPI3_REMAP
 ((
ut32_t
)0x10000000

	)

2690 
	#AFIO_MAPR_TIM2ITR1_IREMAP
 ((
ut32_t
)0x20000000

	)

2693 
	#AFIO_MAPR_PTP_PPS_REMAP
 ((
ut32_t
)0x40000000

	)

2697 
	#AFIO_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

2698 
	#AFIO_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

2699 
	#AFIO_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

2700 
	#AFIO_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

2703 
	#AFIO_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

2704 
	#AFIO_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

2705 
	#AFIO_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

2706 
	#AFIO_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

2707 
	#AFIO_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

2708 
	#AFIO_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

2709 
	#AFIO_EXTICR1_EXTI0_PG
 ((
ut16_t
)0x0006

	)

2712 
	#AFIO_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

2713 
	#AFIO_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

2714 
	#AFIO_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

2715 
	#AFIO_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

2716 
	#AFIO_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

2717 
	#AFIO_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

2718 
	#AFIO_EXTICR1_EXTI1_PG
 ((
ut16_t
)0x0060

	)

2721 
	#AFIO_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

2722 
	#AFIO_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

2723 
	#AFIO_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

2724 
	#AFIO_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

2725 
	#AFIO_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

2726 
	#AFIO_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

2727 
	#AFIO_EXTICR1_EXTI2_PG
 ((
ut16_t
)0x0600

	)

2730 
	#AFIO_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

2731 
	#AFIO_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

2732 
	#AFIO_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

2733 
	#AFIO_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

2734 
	#AFIO_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

2735 
	#AFIO_EXTICR1_EXTI3_PF
 ((
ut16_t
)0x5000

	)

2736 
	#AFIO_EXTICR1_EXTI3_PG
 ((
ut16_t
)0x6000

	)

2739 
	#AFIO_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

2740 
	#AFIO_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

2741 
	#AFIO_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

2742 
	#AFIO_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

2745 
	#AFIO_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

2746 
	#AFIO_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

2747 
	#AFIO_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

2748 
	#AFIO_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

2749 
	#AFIO_EXTICR2_EXTI4_PE
 ((
ut16_t
)0x0004

	)

2750 
	#AFIO_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

2751 
	#AFIO_EXTICR2_EXTI4_PG
 ((
ut16_t
)0x0006

	)

2754 
	#AFIO_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

2755 
	#AFIO_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

2756 
	#AFIO_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

2757 
	#AFIO_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

2758 
	#AFIO_EXTICR2_EXTI5_PE
 ((
ut16_t
)0x0040

	)

2759 
	#AFIO_EXTICR2_EXTI5_PF
 ((
ut16_t
)0x0050

	)

2760 
	#AFIO_EXTICR2_EXTI5_PG
 ((
ut16_t
)0x0060

	)

2763 
	#AFIO_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

2764 
	#AFIO_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

2765 
	#AFIO_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

2766 
	#AFIO_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

2767 
	#AFIO_EXTICR2_EXTI6_PE
 ((
ut16_t
)0x0400

	)

2768 
	#AFIO_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

2769 
	#AFIO_EXTICR2_EXTI6_PG
 ((
ut16_t
)0x0600

	)

2772 
	#AFIO_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

2773 
	#AFIO_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

2774 
	#AFIO_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

2775 
	#AFIO_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

2776 
	#AFIO_EXTICR2_EXTI7_PE
 ((
ut16_t
)0x4000

	)

2777 
	#AFIO_EXTICR2_EXTI7_PF
 ((
ut16_t
)0x5000

	)

2778 
	#AFIO_EXTICR2_EXTI7_PG
 ((
ut16_t
)0x6000

	)

2781 
	#AFIO_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

2782 
	#AFIO_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

2783 
	#AFIO_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

2784 
	#AFIO_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

2787 
	#AFIO_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

2788 
	#AFIO_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

2789 
	#AFIO_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

2790 
	#AFIO_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

2791 
	#AFIO_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

2792 
	#AFIO_EXTICR3_EXTI8_PF
 ((
ut16_t
)0x0005

	)

2793 
	#AFIO_EXTICR3_EXTI8_PG
 ((
ut16_t
)0x0006

	)

2796 
	#AFIO_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

2797 
	#AFIO_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

2798 
	#AFIO_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

2799 
	#AFIO_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

2800 
	#AFIO_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

2801 
	#AFIO_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

2802 
	#AFIO_EXTICR3_EXTI9_PG
 ((
ut16_t
)0x0060

	)

2805 
	#AFIO_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

2806 
	#AFIO_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

2807 
	#AFIO_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

2808 
	#AFIO_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

2809 
	#AFIO_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

2810 
	#AFIO_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

2811 
	#AFIO_EXTICR3_EXTI10_PG
 ((
ut16_t
)0x0600

	)

2814 
	#AFIO_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

2815 
	#AFIO_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

2816 
	#AFIO_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

2817 
	#AFIO_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

2818 
	#AFIO_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

2819 
	#AFIO_EXTICR3_EXTI11_PF
 ((
ut16_t
)0x5000

	)

2820 
	#AFIO_EXTICR3_EXTI11_PG
 ((
ut16_t
)0x6000

	)

2823 
	#AFIO_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

2824 
	#AFIO_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

2825 
	#AFIO_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

2826 
	#AFIO_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

2829 
	#AFIO_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

2830 
	#AFIO_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

2831 
	#AFIO_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

2832 
	#AFIO_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

2833 
	#AFIO_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

2834 
	#AFIO_EXTICR4_EXTI12_PF
 ((
ut16_t
)0x0005

	)

2835 
	#AFIO_EXTICR4_EXTI12_PG
 ((
ut16_t
)0x0006

	)

2838 
	#AFIO_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

2839 
	#AFIO_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

2840 
	#AFIO_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

2841 
	#AFIO_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

2842 
	#AFIO_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

2843 
	#AFIO_EXTICR4_EXTI13_PF
 ((
ut16_t
)0x0050

	)

2844 
	#AFIO_EXTICR4_EXTI13_PG
 ((
ut16_t
)0x0060

	)

2847 
	#AFIO_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

2848 
	#AFIO_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

2849 
	#AFIO_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

2850 
	#AFIO_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

2851 
	#AFIO_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

2852 
	#AFIO_EXTICR4_EXTI14_PF
 ((
ut16_t
)0x0500

	)

2853 
	#AFIO_EXTICR4_EXTI14_PG
 ((
ut16_t
)0x0600

	)

2856 
	#AFIO_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

2857 
	#AFIO_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

2858 
	#AFIO_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

2859 
	#AFIO_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

2860 
	#AFIO_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

2861 
	#AFIO_EXTICR4_EXTI15_PF
 ((
ut16_t
)0x5000

	)

2862 
	#AFIO_EXTICR4_EXTI15_PG
 ((
ut16_t
)0x6000

	)

2864 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

2866 
	#AFIO_MAPR2_TIM15_REMAP
 ((
ut32_t
)0x00000001

	)

2867 
	#AFIO_MAPR2_TIM16_REMAP
 ((
ut32_t
)0x00000002

	)

2868 
	#AFIO_MAPR2_TIM17_REMAP
 ((
ut32_t
)0x00000004

	)

2869 
	#AFIO_MAPR2_CEC_REMAP
 ((
ut32_t
)0x00000008

	)

2870 
	#AFIO_MAPR2_TIM1_DMA_REMAP
 ((
ut32_t
)0x00000010

	)

2873 #ifde
STM32F10X_HD_VL


2874 
	#AFIO_MAPR2_TIM13_REMAP
 ((
ut32_t
)0x00000100

	)

2875 
	#AFIO_MAPR2_TIM14_REMAP
 ((
ut32_t
)0x00000200

	)

2876 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
ut32_t
)0x00000400

	)

2877 
	#AFIO_MAPR2_TIM67_DAC_DMA_REMAP
 ((
ut32_t
)0x00000800

	)

2878 
	#AFIO_MAPR2_TIM12_REMAP
 ((
ut32_t
)0x00001000

	)

2879 
	#AFIO_MAPR2_MISC_REMAP
 ((
ut32_t
)0x00002000

	)

2882 #ifde
STM32F10X_XL


2884 
	#AFIO_MAPR2_TIM9_REMAP
 ((
ut32_t
)0x00000020

	)

2885 
	#AFIO_MAPR2_TIM10_REMAP
 ((
ut32_t
)0x00000040

	)

2886 
	#AFIO_MAPR2_TIM11_REMAP
 ((
ut32_t
)0x00000080

	)

2887 
	#AFIO_MAPR2_TIM13_REMAP
 ((
ut32_t
)0x00000100

	)

2888 
	#AFIO_MAPR2_TIM14_REMAP
 ((
ut32_t
)0x00000200

	)

2889 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
ut32_t
)0x00000400

	)

2899 
	#SysTick_CTRL_ENABLE
 ((
ut32_t
)0x00000001

	)

2900 
	#SysTick_CTRL_TICKINT
 ((
ut32_t
)0x00000002

	)

2901 
	#SysTick_CTRL_CLKSOURCE
 ((
ut32_t
)0x00000004

	)

2902 
	#SysTick_CTRL_COUNTFLAG
 ((
ut32_t
)0x00010000

	)

2905 
	#SysTick_LOAD_RELOAD
 ((
ut32_t
)0x00FFFFFF

	)

2908 
	#SysTick_VAL_CURRENT
 ((
ut32_t
)0x00FFFFFF

	)

2911 
	#SysTick_CALIB_TENMS
 ((
ut32_t
)0x00FFFFFF

	)

2912 
	#SysTick_CALIB_SKEW
 ((
ut32_t
)0x40000000

	)

2913 
	#SysTick_CALIB_NOREF
 ((
ut32_t
)0x80000000

	)

2922 
	#NVIC_ISER_SETENA
 ((
ut32_t
)0xFFFFFFFF

	)

2923 
	#NVIC_ISER_SETENA_0
 ((
ut32_t
)0x00000001

	)

2924 
	#NVIC_ISER_SETENA_1
 ((
ut32_t
)0x00000002

	)

2925 
	#NVIC_ISER_SETENA_2
 ((
ut32_t
)0x00000004

	)

2926 
	#NVIC_ISER_SETENA_3
 ((
ut32_t
)0x00000008

	)

2927 
	#NVIC_ISER_SETENA_4
 ((
ut32_t
)0x00000010

	)

2928 
	#NVIC_ISER_SETENA_5
 ((
ut32_t
)0x00000020

	)

2929 
	#NVIC_ISER_SETENA_6
 ((
ut32_t
)0x00000040

	)

2930 
	#NVIC_ISER_SETENA_7
 ((
ut32_t
)0x00000080

	)

2931 
	#NVIC_ISER_SETENA_8
 ((
ut32_t
)0x00000100

	)

2932 
	#NVIC_ISER_SETENA_9
 ((
ut32_t
)0x00000200

	)

2933 
	#NVIC_ISER_SETENA_10
 ((
ut32_t
)0x00000400

	)

2934 
	#NVIC_ISER_SETENA_11
 ((
ut32_t
)0x00000800

	)

2935 
	#NVIC_ISER_SETENA_12
 ((
ut32_t
)0x00001000

	)

2936 
	#NVIC_ISER_SETENA_13
 ((
ut32_t
)0x00002000

	)

2937 
	#NVIC_ISER_SETENA_14
 ((
ut32_t
)0x00004000

	)

2938 
	#NVIC_ISER_SETENA_15
 ((
ut32_t
)0x00008000

	)

2939 
	#NVIC_ISER_SETENA_16
 ((
ut32_t
)0x00010000

	)

2940 
	#NVIC_ISER_SETENA_17
 ((
ut32_t
)0x00020000

	)

2941 
	#NVIC_ISER_SETENA_18
 ((
ut32_t
)0x00040000

	)

2942 
	#NVIC_ISER_SETENA_19
 ((
ut32_t
)0x00080000

	)

2943 
	#NVIC_ISER_SETENA_20
 ((
ut32_t
)0x00100000

	)

2944 
	#NVIC_ISER_SETENA_21
 ((
ut32_t
)0x00200000

	)

2945 
	#NVIC_ISER_SETENA_22
 ((
ut32_t
)0x00400000

	)

2946 
	#NVIC_ISER_SETENA_23
 ((
ut32_t
)0x00800000

	)

2947 
	#NVIC_ISER_SETENA_24
 ((
ut32_t
)0x01000000

	)

2948 
	#NVIC_ISER_SETENA_25
 ((
ut32_t
)0x02000000

	)

2949 
	#NVIC_ISER_SETENA_26
 ((
ut32_t
)0x04000000

	)

2950 
	#NVIC_ISER_SETENA_27
 ((
ut32_t
)0x08000000

	)

2951 
	#NVIC_ISER_SETENA_28
 ((
ut32_t
)0x10000000

	)

2952 
	#NVIC_ISER_SETENA_29
 ((
ut32_t
)0x20000000

	)

2953 
	#NVIC_ISER_SETENA_30
 ((
ut32_t
)0x40000000

	)

2954 
	#NVIC_ISER_SETENA_31
 ((
ut32_t
)0x80000000

	)

2957 
	#NVIC_ICER_CLRENA
 ((
ut32_t
)0xFFFFFFFF

	)

2958 
	#NVIC_ICER_CLRENA_0
 ((
ut32_t
)0x00000001

	)

2959 
	#NVIC_ICER_CLRENA_1
 ((
ut32_t
)0x00000002

	)

2960 
	#NVIC_ICER_CLRENA_2
 ((
ut32_t
)0x00000004

	)

2961 
	#NVIC_ICER_CLRENA_3
 ((
ut32_t
)0x00000008

	)

2962 
	#NVIC_ICER_CLRENA_4
 ((
ut32_t
)0x00000010

	)

2963 
	#NVIC_ICER_CLRENA_5
 ((
ut32_t
)0x00000020

	)

2964 
	#NVIC_ICER_CLRENA_6
 ((
ut32_t
)0x00000040

	)

2965 
	#NVIC_ICER_CLRENA_7
 ((
ut32_t
)0x00000080

	)

2966 
	#NVIC_ICER_CLRENA_8
 ((
ut32_t
)0x00000100

	)

2967 
	#NVIC_ICER_CLRENA_9
 ((
ut32_t
)0x00000200

	)

2968 
	#NVIC_ICER_CLRENA_10
 ((
ut32_t
)0x00000400

	)

2969 
	#NVIC_ICER_CLRENA_11
 ((
ut32_t
)0x00000800

	)

2970 
	#NVIC_ICER_CLRENA_12
 ((
ut32_t
)0x00001000

	)

2971 
	#NVIC_ICER_CLRENA_13
 ((
ut32_t
)0x00002000

	)

2972 
	#NVIC_ICER_CLRENA_14
 ((
ut32_t
)0x00004000

	)

2973 
	#NVIC_ICER_CLRENA_15
 ((
ut32_t
)0x00008000

	)

2974 
	#NVIC_ICER_CLRENA_16
 ((
ut32_t
)0x00010000

	)

2975 
	#NVIC_ICER_CLRENA_17
 ((
ut32_t
)0x00020000

	)

2976 
	#NVIC_ICER_CLRENA_18
 ((
ut32_t
)0x00040000

	)

2977 
	#NVIC_ICER_CLRENA_19
 ((
ut32_t
)0x00080000

	)

2978 
	#NVIC_ICER_CLRENA_20
 ((
ut32_t
)0x00100000

	)

2979 
	#NVIC_ICER_CLRENA_21
 ((
ut32_t
)0x00200000

	)

2980 
	#NVIC_ICER_CLRENA_22
 ((
ut32_t
)0x00400000

	)

2981 
	#NVIC_ICER_CLRENA_23
 ((
ut32_t
)0x00800000

	)

2982 
	#NVIC_ICER_CLRENA_24
 ((
ut32_t
)0x01000000

	)

2983 
	#NVIC_ICER_CLRENA_25
 ((
ut32_t
)0x02000000

	)

2984 
	#NVIC_ICER_CLRENA_26
 ((
ut32_t
)0x04000000

	)

2985 
	#NVIC_ICER_CLRENA_27
 ((
ut32_t
)0x08000000

	)

2986 
	#NVIC_ICER_CLRENA_28
 ((
ut32_t
)0x10000000

	)

2987 
	#NVIC_ICER_CLRENA_29
 ((
ut32_t
)0x20000000

	)

2988 
	#NVIC_ICER_CLRENA_30
 ((
ut32_t
)0x40000000

	)

2989 
	#NVIC_ICER_CLRENA_31
 ((
ut32_t
)0x80000000

	)

2992 
	#NVIC_ISPR_SETPEND
 ((
ut32_t
)0xFFFFFFFF

	)

2993 
	#NVIC_ISPR_SETPEND_0
 ((
ut32_t
)0x00000001

	)

2994 
	#NVIC_ISPR_SETPEND_1
 ((
ut32_t
)0x00000002

	)

2995 
	#NVIC_ISPR_SETPEND_2
 ((
ut32_t
)0x00000004

	)

2996 
	#NVIC_ISPR_SETPEND_3
 ((
ut32_t
)0x00000008

	)

2997 
	#NVIC_ISPR_SETPEND_4
 ((
ut32_t
)0x00000010

	)

2998 
	#NVIC_ISPR_SETPEND_5
 ((
ut32_t
)0x00000020

	)

2999 
	#NVIC_ISPR_SETPEND_6
 ((
ut32_t
)0x00000040

	)

3000 
	#NVIC_ISPR_SETPEND_7
 ((
ut32_t
)0x00000080

	)

3001 
	#NVIC_ISPR_SETPEND_8
 ((
ut32_t
)0x00000100

	)

3002 
	#NVIC_ISPR_SETPEND_9
 ((
ut32_t
)0x00000200

	)

3003 
	#NVIC_ISPR_SETPEND_10
 ((
ut32_t
)0x00000400

	)

3004 
	#NVIC_ISPR_SETPEND_11
 ((
ut32_t
)0x00000800

	)

3005 
	#NVIC_ISPR_SETPEND_12
 ((
ut32_t
)0x00001000

	)

3006 
	#NVIC_ISPR_SETPEND_13
 ((
ut32_t
)0x00002000

	)

3007 
	#NVIC_ISPR_SETPEND_14
 ((
ut32_t
)0x00004000

	)

3008 
	#NVIC_ISPR_SETPEND_15
 ((
ut32_t
)0x00008000

	)

3009 
	#NVIC_ISPR_SETPEND_16
 ((
ut32_t
)0x00010000

	)

3010 
	#NVIC_ISPR_SETPEND_17
 ((
ut32_t
)0x00020000

	)

3011 
	#NVIC_ISPR_SETPEND_18
 ((
ut32_t
)0x00040000

	)

3012 
	#NVIC_ISPR_SETPEND_19
 ((
ut32_t
)0x00080000

	)

3013 
	#NVIC_ISPR_SETPEND_20
 ((
ut32_t
)0x00100000

	)

3014 
	#NVIC_ISPR_SETPEND_21
 ((
ut32_t
)0x00200000

	)

3015 
	#NVIC_ISPR_SETPEND_22
 ((
ut32_t
)0x00400000

	)

3016 
	#NVIC_ISPR_SETPEND_23
 ((
ut32_t
)0x00800000

	)

3017 
	#NVIC_ISPR_SETPEND_24
 ((
ut32_t
)0x01000000

	)

3018 
	#NVIC_ISPR_SETPEND_25
 ((
ut32_t
)0x02000000

	)

3019 
	#NVIC_ISPR_SETPEND_26
 ((
ut32_t
)0x04000000

	)

3020 
	#NVIC_ISPR_SETPEND_27
 ((
ut32_t
)0x08000000

	)

3021 
	#NVIC_ISPR_SETPEND_28
 ((
ut32_t
)0x10000000

	)

3022 
	#NVIC_ISPR_SETPEND_29
 ((
ut32_t
)0x20000000

	)

3023 
	#NVIC_ISPR_SETPEND_30
 ((
ut32_t
)0x40000000

	)

3024 
	#NVIC_ISPR_SETPEND_31
 ((
ut32_t
)0x80000000

	)

3027 
	#NVIC_ICPR_CLRPEND
 ((
ut32_t
)0xFFFFFFFF

	)

3028 
	#NVIC_ICPR_CLRPEND_0
 ((
ut32_t
)0x00000001

	)

3029 
	#NVIC_ICPR_CLRPEND_1
 ((
ut32_t
)0x00000002

	)

3030 
	#NVIC_ICPR_CLRPEND_2
 ((
ut32_t
)0x00000004

	)

3031 
	#NVIC_ICPR_CLRPEND_3
 ((
ut32_t
)0x00000008

	)

3032 
	#NVIC_ICPR_CLRPEND_4
 ((
ut32_t
)0x00000010

	)

3033 
	#NVIC_ICPR_CLRPEND_5
 ((
ut32_t
)0x00000020

	)

3034 
	#NVIC_ICPR_CLRPEND_6
 ((
ut32_t
)0x00000040

	)

3035 
	#NVIC_ICPR_CLRPEND_7
 ((
ut32_t
)0x00000080

	)

3036 
	#NVIC_ICPR_CLRPEND_8
 ((
ut32_t
)0x00000100

	)

3037 
	#NVIC_ICPR_CLRPEND_9
 ((
ut32_t
)0x00000200

	)

3038 
	#NVIC_ICPR_CLRPEND_10
 ((
ut32_t
)0x00000400

	)

3039 
	#NVIC_ICPR_CLRPEND_11
 ((
ut32_t
)0x00000800

	)

3040 
	#NVIC_ICPR_CLRPEND_12
 ((
ut32_t
)0x00001000

	)

3041 
	#NVIC_ICPR_CLRPEND_13
 ((
ut32_t
)0x00002000

	)

3042 
	#NVIC_ICPR_CLRPEND_14
 ((
ut32_t
)0x00004000

	)

3043 
	#NVIC_ICPR_CLRPEND_15
 ((
ut32_t
)0x00008000

	)

3044 
	#NVIC_ICPR_CLRPEND_16
 ((
ut32_t
)0x00010000

	)

3045 
	#NVIC_ICPR_CLRPEND_17
 ((
ut32_t
)0x00020000

	)

3046 
	#NVIC_ICPR_CLRPEND_18
 ((
ut32_t
)0x00040000

	)

3047 
	#NVIC_ICPR_CLRPEND_19
 ((
ut32_t
)0x00080000

	)

3048 
	#NVIC_ICPR_CLRPEND_20
 ((
ut32_t
)0x00100000

	)

3049 
	#NVIC_ICPR_CLRPEND_21
 ((
ut32_t
)0x00200000

	)

3050 
	#NVIC_ICPR_CLRPEND_22
 ((
ut32_t
)0x00400000

	)

3051 
	#NVIC_ICPR_CLRPEND_23
 ((
ut32_t
)0x00800000

	)

3052 
	#NVIC_ICPR_CLRPEND_24
 ((
ut32_t
)0x01000000

	)

3053 
	#NVIC_ICPR_CLRPEND_25
 ((
ut32_t
)0x02000000

	)

3054 
	#NVIC_ICPR_CLRPEND_26
 ((
ut32_t
)0x04000000

	)

3055 
	#NVIC_ICPR_CLRPEND_27
 ((
ut32_t
)0x08000000

	)

3056 
	#NVIC_ICPR_CLRPEND_28
 ((
ut32_t
)0x10000000

	)

3057 
	#NVIC_ICPR_CLRPEND_29
 ((
ut32_t
)0x20000000

	)

3058 
	#NVIC_ICPR_CLRPEND_30
 ((
ut32_t
)0x40000000

	)

3059 
	#NVIC_ICPR_CLRPEND_31
 ((
ut32_t
)0x80000000

	)

3062 
	#NVIC_IABR_ACTIVE
 ((
ut32_t
)0xFFFFFFFF

	)

3063 
	#NVIC_IABR_ACTIVE_0
 ((
ut32_t
)0x00000001

	)

3064 
	#NVIC_IABR_ACTIVE_1
 ((
ut32_t
)0x00000002

	)

3065 
	#NVIC_IABR_ACTIVE_2
 ((
ut32_t
)0x00000004

	)

3066 
	#NVIC_IABR_ACTIVE_3
 ((
ut32_t
)0x00000008

	)

3067 
	#NVIC_IABR_ACTIVE_4
 ((
ut32_t
)0x00000010

	)

3068 
	#NVIC_IABR_ACTIVE_5
 ((
ut32_t
)0x00000020

	)

3069 
	#NVIC_IABR_ACTIVE_6
 ((
ut32_t
)0x00000040

	)

3070 
	#NVIC_IABR_ACTIVE_7
 ((
ut32_t
)0x00000080

	)

3071 
	#NVIC_IABR_ACTIVE_8
 ((
ut32_t
)0x00000100

	)

3072 
	#NVIC_IABR_ACTIVE_9
 ((
ut32_t
)0x00000200

	)

3073 
	#NVIC_IABR_ACTIVE_10
 ((
ut32_t
)0x00000400

	)

3074 
	#NVIC_IABR_ACTIVE_11
 ((
ut32_t
)0x00000800

	)

3075 
	#NVIC_IABR_ACTIVE_12
 ((
ut32_t
)0x00001000

	)

3076 
	#NVIC_IABR_ACTIVE_13
 ((
ut32_t
)0x00002000

	)

3077 
	#NVIC_IABR_ACTIVE_14
 ((
ut32_t
)0x00004000

	)

3078 
	#NVIC_IABR_ACTIVE_15
 ((
ut32_t
)0x00008000

	)

3079 
	#NVIC_IABR_ACTIVE_16
 ((
ut32_t
)0x00010000

	)

3080 
	#NVIC_IABR_ACTIVE_17
 ((
ut32_t
)0x00020000

	)

3081 
	#NVIC_IABR_ACTIVE_18
 ((
ut32_t
)0x00040000

	)

3082 
	#NVIC_IABR_ACTIVE_19
 ((
ut32_t
)0x00080000

	)

3083 
	#NVIC_IABR_ACTIVE_20
 ((
ut32_t
)0x00100000

	)

3084 
	#NVIC_IABR_ACTIVE_21
 ((
ut32_t
)0x00200000

	)

3085 
	#NVIC_IABR_ACTIVE_22
 ((
ut32_t
)0x00400000

	)

3086 
	#NVIC_IABR_ACTIVE_23
 ((
ut32_t
)0x00800000

	)

3087 
	#NVIC_IABR_ACTIVE_24
 ((
ut32_t
)0x01000000

	)

3088 
	#NVIC_IABR_ACTIVE_25
 ((
ut32_t
)0x02000000

	)

3089 
	#NVIC_IABR_ACTIVE_26
 ((
ut32_t
)0x04000000

	)

3090 
	#NVIC_IABR_ACTIVE_27
 ((
ut32_t
)0x08000000

	)

3091 
	#NVIC_IABR_ACTIVE_28
 ((
ut32_t
)0x10000000

	)

3092 
	#NVIC_IABR_ACTIVE_29
 ((
ut32_t
)0x20000000

	)

3093 
	#NVIC_IABR_ACTIVE_30
 ((
ut32_t
)0x40000000

	)

3094 
	#NVIC_IABR_ACTIVE_31
 ((
ut32_t
)0x80000000

	)

3097 
	#NVIC_IPR0_PRI_0
 ((
ut32_t
)0x000000FF

	)

3098 
	#NVIC_IPR0_PRI_1
 ((
ut32_t
)0x0000FF00

	)

3099 
	#NVIC_IPR0_PRI_2
 ((
ut32_t
)0x00FF0000

	)

3100 
	#NVIC_IPR0_PRI_3
 ((
ut32_t
)0xFF000000

	)

3103 
	#NVIC_IPR1_PRI_4
 ((
ut32_t
)0x000000FF

	)

3104 
	#NVIC_IPR1_PRI_5
 ((
ut32_t
)0x0000FF00

	)

3105 
	#NVIC_IPR1_PRI_6
 ((
ut32_t
)0x00FF0000

	)

3106 
	#NVIC_IPR1_PRI_7
 ((
ut32_t
)0xFF000000

	)

3109 
	#NVIC_IPR2_PRI_8
 ((
ut32_t
)0x000000FF

	)

3110 
	#NVIC_IPR2_PRI_9
 ((
ut32_t
)0x0000FF00

	)

3111 
	#NVIC_IPR2_PRI_10
 ((
ut32_t
)0x00FF0000

	)

3112 
	#NVIC_IPR2_PRI_11
 ((
ut32_t
)0xFF000000

	)

3115 
	#NVIC_IPR3_PRI_12
 ((
ut32_t
)0x000000FF

	)

3116 
	#NVIC_IPR3_PRI_13
 ((
ut32_t
)0x0000FF00

	)

3117 
	#NVIC_IPR3_PRI_14
 ((
ut32_t
)0x00FF0000

	)

3118 
	#NVIC_IPR3_PRI_15
 ((
ut32_t
)0xFF000000

	)

3121 
	#NVIC_IPR4_PRI_16
 ((
ut32_t
)0x000000FF

	)

3122 
	#NVIC_IPR4_PRI_17
 ((
ut32_t
)0x0000FF00

	)

3123 
	#NVIC_IPR4_PRI_18
 ((
ut32_t
)0x00FF0000

	)

3124 
	#NVIC_IPR4_PRI_19
 ((
ut32_t
)0xFF000000

	)

3127 
	#NVIC_IPR5_PRI_20
 ((
ut32_t
)0x000000FF

	)

3128 
	#NVIC_IPR5_PRI_21
 ((
ut32_t
)0x0000FF00

	)

3129 
	#NVIC_IPR5_PRI_22
 ((
ut32_t
)0x00FF0000

	)

3130 
	#NVIC_IPR5_PRI_23
 ((
ut32_t
)0xFF000000

	)

3133 
	#NVIC_IPR6_PRI_24
 ((
ut32_t
)0x000000FF

	)

3134 
	#NVIC_IPR6_PRI_25
 ((
ut32_t
)0x0000FF00

	)

3135 
	#NVIC_IPR6_PRI_26
 ((
ut32_t
)0x00FF0000

	)

3136 
	#NVIC_IPR6_PRI_27
 ((
ut32_t
)0xFF000000

	)

3139 
	#NVIC_IPR7_PRI_28
 ((
ut32_t
)0x000000FF

	)

3140 
	#NVIC_IPR7_PRI_29
 ((
ut32_t
)0x0000FF00

	)

3141 
	#NVIC_IPR7_PRI_30
 ((
ut32_t
)0x00FF0000

	)

3142 
	#NVIC_IPR7_PRI_31
 ((
ut32_t
)0xFF000000

	)

3145 
	#SCB_CPUID_REVISION
 ((
ut32_t
)0x0000000F

	)

3146 
	#SCB_CPUID_PARTNO
 ((
ut32_t
)0x0000FFF0

	)

3147 
	#SCB_CPUID_Cڡt
 ((
ut32_t
)0x000F0000

	)

3148 
	#SCB_CPUID_VARIANT
 ((
ut32_t
)0x00F00000

	)

3149 
	#SCB_CPUID_IMPLEMENTER
 ((
ut32_t
)0xFF000000

	)

3152 
	#SCB_ICSR_VECTACTIVE
 ((
ut32_t
)0x000001FF

	)

3153 
	#SCB_ICSR_RETTOBASE
 ((
ut32_t
)0x00000800

	)

3154 
	#SCB_ICSR_VECTPENDING
 ((
ut32_t
)0x003FF000

	)

3155 
	#SCB_ICSR_ISRPENDING
 ((
ut32_t
)0x00400000

	)

3156 
	#SCB_ICSR_ISRPREEMPT
 ((
ut32_t
)0x00800000

	)

3157 
	#SCB_ICSR_PENDSTCLR
 ((
ut32_t
)0x02000000

	)

3158 
	#SCB_ICSR_PENDSTSET
 ((
ut32_t
)0x04000000

	)

3159 
	#SCB_ICSR_PENDSVCLR
 ((
ut32_t
)0x08000000

	)

3160 
	#SCB_ICSR_PENDSVSET
 ((
ut32_t
)0x10000000

	)

3161 
	#SCB_ICSR_NMIPENDSET
 ((
ut32_t
)0x80000000

	)

3164 
	#SCB_VTOR_TBLOFF
 ((
ut32_t
)0x1FFFFF80

	)

3165 
	#SCB_VTOR_TBLBASE
 ((
ut32_t
)0x20000000

	)

3168 
	#SCB_AIRCR_VECTRESET
 ((
ut32_t
)0x00000001

	)

3169 
	#SCB_AIRCR_VECTCLRACTIVE
 ((
ut32_t
)0x00000002

	)

3170 
	#SCB_AIRCR_SYSRESETREQ
 ((
ut32_t
)0x00000004

	)

3172 
	#SCB_AIRCR_PRIGROUP
 ((
ut32_t
)0x00000700

	)

3173 
	#SCB_AIRCR_PRIGROUP_0
 ((
ut32_t
)0x00000100

	)

3174 
	#SCB_AIRCR_PRIGROUP_1
 ((
ut32_t
)0x00000200

	)

3175 
	#SCB_AIRCR_PRIGROUP_2
 ((
ut32_t
)0x00000400

	)

3178 
	#SCB_AIRCR_PRIGROUP0
 ((
ut32_t
)0x00000000

	)

3179 
	#SCB_AIRCR_PRIGROUP1
 ((
ut32_t
)0x00000100

	)

3180 
	#SCB_AIRCR_PRIGROUP2
 ((
ut32_t
)0x00000200

	)

3181 
	#SCB_AIRCR_PRIGROUP3
 ((
ut32_t
)0x00000300

	)

3182 
	#SCB_AIRCR_PRIGROUP4
 ((
ut32_t
)0x00000400

	)

3183 
	#SCB_AIRCR_PRIGROUP5
 ((
ut32_t
)0x00000500

	)

3184 
	#SCB_AIRCR_PRIGROUP6
 ((
ut32_t
)0x00000600

	)

3185 
	#SCB_AIRCR_PRIGROUP7
 ((
ut32_t
)0x00000700

	)

3187 
	#SCB_AIRCR_ENDIANESS
 ((
ut32_t
)0x00008000

	)

3188 
	#SCB_AIRCR_VECTKEY
 ((
ut32_t
)0xFFFF0000

	)

3191 
	#SCB_SCR_SLEEPONEXIT
 ((
ut8_t
)0x02

	)

3192 
	#SCB_SCR_SLEEPDEEP
 ((
ut8_t
)0x04

	)

3193 
	#SCB_SCR_SEVONPEND
 ((
ut8_t
)0x10

	)

3196 
	#SCB_CCR_NONBASETHRDENA
 ((
ut16_t
)0x0001

	)

3197 
	#SCB_CCR_USERSETMPEND
 ((
ut16_t
)0x0002

	)

3198 
	#SCB_CCR_UNALIGN_TRP
 ((
ut16_t
)0x0008

	)

3199 
	#SCB_CCR_DIV_0_TRP
 ((
ut16_t
)0x0010

	)

3200 
	#SCB_CCR_BFHFNMIGN
 ((
ut16_t
)0x0100

	)

3201 
	#SCB_CCR_STKALIGN
 ((
ut16_t
)0x0200

	)

3204 
	#SCB_SHPR_PRI_N
 ((
ut32_t
)0x000000FF

	)

3205 
	#SCB_SHPR_PRI_N1
 ((
ut32_t
)0x0000FF00

	)

3206 
	#SCB_SHPR_PRI_N2
 ((
ut32_t
)0x00FF0000

	)

3207 
	#SCB_SHPR_PRI_N3
 ((
ut32_t
)0xFF000000

	)

3210 
	#SCB_SHCSR_MEMFAULTACT
 ((
ut32_t
)0x00000001

	)

3211 
	#SCB_SHCSR_BUSFAULTACT
 ((
ut32_t
)0x00000002

	)

3212 
	#SCB_SHCSR_USGFAULTACT
 ((
ut32_t
)0x00000008

	)

3213 
	#SCB_SHCSR_SVCALLACT
 ((
ut32_t
)0x00000080

	)

3214 
	#SCB_SHCSR_MONITORACT
 ((
ut32_t
)0x00000100

	)

3215 
	#SCB_SHCSR_PENDSVACT
 ((
ut32_t
)0x00000400

	)

3216 
	#SCB_SHCSR_SYSTICKACT
 ((
ut32_t
)0x00000800

	)

3217 
	#SCB_SHCSR_USGFAULTPENDED
 ((
ut32_t
)0x00001000

	)

3218 
	#SCB_SHCSR_MEMFAULTPENDED
 ((
ut32_t
)0x00002000

	)

3219 
	#SCB_SHCSR_BUSFAULTPENDED
 ((
ut32_t
)0x00004000

	)

3220 
	#SCB_SHCSR_SVCALLPENDED
 ((
ut32_t
)0x00008000

	)

3221 
	#SCB_SHCSR_MEMFAULTENA
 ((
ut32_t
)0x00010000

	)

3222 
	#SCB_SHCSR_BUSFAULTENA
 ((
ut32_t
)0x00020000

	)

3223 
	#SCB_SHCSR_USGFAULTENA
 ((
ut32_t
)0x00040000

	)

3227 
	#SCB_CFSR_IACCVIOL
 ((
ut32_t
)0x00000001

	)

3228 
	#SCB_CFSR_DACCVIOL
 ((
ut32_t
)0x00000002

	)

3229 
	#SCB_CFSR_MUNSTKERR
 ((
ut32_t
)0x00000008

	)

3230 
	#SCB_CFSR_MSTKERR
 ((
ut32_t
)0x00000010

	)

3231 
	#SCB_CFSR_MMARVALID
 ((
ut32_t
)0x00000080

	)

3233 
	#SCB_CFSR_IBUSERR
 ((
ut32_t
)0x00000100

	)

3234 
	#SCB_CFSR_PRECISERR
 ((
ut32_t
)0x00000200

	)

3235 
	#SCB_CFSR_IMPRECISERR
 ((
ut32_t
)0x00000400

	)

3236 
	#SCB_CFSR_UNSTKERR
 ((
ut32_t
)0x00000800

	)

3237 
	#SCB_CFSR_STKERR
 ((
ut32_t
)0x00001000

	)

3238 
	#SCB_CFSR_BFARVALID
 ((
ut32_t
)0x00008000

	)

3240 
	#SCB_CFSR_UNDEFINSTR
 ((
ut32_t
)0x00010000

	)

3241 
	#SCB_CFSR_INVSTATE
 ((
ut32_t
)0x00020000

	)

3242 
	#SCB_CFSR_INVPC
 ((
ut32_t
)0x00040000

	)

3243 
	#SCB_CFSR_NOCP
 ((
ut32_t
)0x00080000

	)

3244 
	#SCB_CFSR_UNALIGNED
 ((
ut32_t
)0x01000000

	)

3245 
	#SCB_CFSR_DIVBYZERO
 ((
ut32_t
)0x02000000

	)

3248 
	#SCB_HFSR_VECTTBL
 ((
ut32_t
)0x00000002

	)

3249 
	#SCB_HFSR_FORCED
 ((
ut32_t
)0x40000000

	)

3250 
	#SCB_HFSR_DEBUGEVT
 ((
ut32_t
)0x80000000

	)

3253 
	#SCB_DFSR_HALTED
 ((
ut8_t
)0x01

	)

3254 
	#SCB_DFSR_BKPT
 ((
ut8_t
)0x02

	)

3255 
	#SCB_DFSR_DWTTRAP
 ((
ut8_t
)0x04

	)

3256 
	#SCB_DFSR_VCATCH
 ((
ut8_t
)0x08

	)

3257 
	#SCB_DFSR_EXTERNAL
 ((
ut8_t
)0x10

	)

3260 
	#SCB_MMFAR_ADDRESS
 ((
ut32_t
)0xFFFFFFFF

	)

3263 
	#SCB_BFAR_ADDRESS
 ((
ut32_t
)0xFFFFFFFF

	)

3266 
	#SCB_AFSR_IMPDEF
 ((
ut32_t
)0xFFFFFFFF

	)

3275 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

3276 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

3277 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

3278 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

3279 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

3280 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

3281 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

3282 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

3283 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

3284 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

3285 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

3286 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

3287 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

3288 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

3289 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

3290 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

3291 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

3292 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

3293 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

3294 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

3297 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

3298 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

3299 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

3300 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

3301 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

3302 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

3303 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

3304 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

3305 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

3306 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

3307 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

3308 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

3309 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

3310 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

3311 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

3312 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

3313 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

3314 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

3315 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

3316 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

3319 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

3320 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

3321 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

3322 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

3323 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

3324 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

3325 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

3326 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

3327 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

3328 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

3329 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

3330 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

3331 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

3332 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

3333 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

3334 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

3335 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

3336 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

3337 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

3338 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

3341 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

3342 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

3343 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

3344 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

3345 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

3346 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

3347 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

3348 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

3349 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

3350 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

3351 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

3352 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

3353 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

3354 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

3355 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

3356 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

3357 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

3358 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

3359 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

3360 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

3363 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

3364 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

3365 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

3366 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

3367 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

3368 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

3369 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

3370 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

3371 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

3372 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

3373 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

3374 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

3375 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

3376 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

3377 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

3378 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

3379 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

3380 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

3381 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

3382 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

3385 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

3386 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

3387 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

3388 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

3389 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

3390 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

3391 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

3392 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

3393 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

3394 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

3395 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

3396 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

3397 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

3398 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

3399 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

3400 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

3401 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

3402 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

3403 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

3404 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

3413 
	#DMA_ISR_GIF1
 ((
ut32_t
)0x00000001

	)

3414 
	#DMA_ISR_TCIF1
 ((
ut32_t
)0x00000002

	)

3415 
	#DMA_ISR_HTIF1
 ((
ut32_t
)0x00000004

	)

3416 
	#DMA_ISR_TEIF1
 ((
ut32_t
)0x00000008

	)

3417 
	#DMA_ISR_GIF2
 ((
ut32_t
)0x00000010

	)

3418 
	#DMA_ISR_TCIF2
 ((
ut32_t
)0x00000020

	)

3419 
	#DMA_ISR_HTIF2
 ((
ut32_t
)0x00000040

	)

3420 
	#DMA_ISR_TEIF2
 ((
ut32_t
)0x00000080

	)

3421 
	#DMA_ISR_GIF3
 ((
ut32_t
)0x00000100

	)

3422 
	#DMA_ISR_TCIF3
 ((
ut32_t
)0x00000200

	)

3423 
	#DMA_ISR_HTIF3
 ((
ut32_t
)0x00000400

	)

3424 
	#DMA_ISR_TEIF3
 ((
ut32_t
)0x00000800

	)

3425 
	#DMA_ISR_GIF4
 ((
ut32_t
)0x00001000

	)

3426 
	#DMA_ISR_TCIF4
 ((
ut32_t
)0x00002000

	)

3427 
	#DMA_ISR_HTIF4
 ((
ut32_t
)0x00004000

	)

3428 
	#DMA_ISR_TEIF4
 ((
ut32_t
)0x00008000

	)

3429 
	#DMA_ISR_GIF5
 ((
ut32_t
)0x00010000

	)

3430 
	#DMA_ISR_TCIF5
 ((
ut32_t
)0x00020000

	)

3431 
	#DMA_ISR_HTIF5
 ((
ut32_t
)0x00040000

	)

3432 
	#DMA_ISR_TEIF5
 ((
ut32_t
)0x00080000

	)

3433 
	#DMA_ISR_GIF6
 ((
ut32_t
)0x00100000

	)

3434 
	#DMA_ISR_TCIF6
 ((
ut32_t
)0x00200000

	)

3435 
	#DMA_ISR_HTIF6
 ((
ut32_t
)0x00400000

	)

3436 
	#DMA_ISR_TEIF6
 ((
ut32_t
)0x00800000

	)

3437 
	#DMA_ISR_GIF7
 ((
ut32_t
)0x01000000

	)

3438 
	#DMA_ISR_TCIF7
 ((
ut32_t
)0x02000000

	)

3439 
	#DMA_ISR_HTIF7
 ((
ut32_t
)0x04000000

	)

3440 
	#DMA_ISR_TEIF7
 ((
ut32_t
)0x08000000

	)

3443 
	#DMA_IFCR_CGIF1
 ((
ut32_t
)0x00000001

	)

3444 
	#DMA_IFCR_CTCIF1
 ((
ut32_t
)0x00000002

	)

3445 
	#DMA_IFCR_CHTIF1
 ((
ut32_t
)0x00000004

	)

3446 
	#DMA_IFCR_CTEIF1
 ((
ut32_t
)0x00000008

	)

3447 
	#DMA_IFCR_CGIF2
 ((
ut32_t
)0x00000010

	)

3448 
	#DMA_IFCR_CTCIF2
 ((
ut32_t
)0x00000020

	)

3449 
	#DMA_IFCR_CHTIF2
 ((
ut32_t
)0x00000040

	)

3450 
	#DMA_IFCR_CTEIF2
 ((
ut32_t
)0x00000080

	)

3451 
	#DMA_IFCR_CGIF3
 ((
ut32_t
)0x00000100

	)

3452 
	#DMA_IFCR_CTCIF3
 ((
ut32_t
)0x00000200

	)

3453 
	#DMA_IFCR_CHTIF3
 ((
ut32_t
)0x00000400

	)

3454 
	#DMA_IFCR_CTEIF3
 ((
ut32_t
)0x00000800

	)

3455 
	#DMA_IFCR_CGIF4
 ((
ut32_t
)0x00001000

	)

3456 
	#DMA_IFCR_CTCIF4
 ((
ut32_t
)0x00002000

	)

3457 
	#DMA_IFCR_CHTIF4
 ((
ut32_t
)0x00004000

	)

3458 
	#DMA_IFCR_CTEIF4
 ((
ut32_t
)0x00008000

	)

3459 
	#DMA_IFCR_CGIF5
 ((
ut32_t
)0x00010000

	)

3460 
	#DMA_IFCR_CTCIF5
 ((
ut32_t
)0x00020000

	)

3461 
	#DMA_IFCR_CHTIF5
 ((
ut32_t
)0x00040000

	)

3462 
	#DMA_IFCR_CTEIF5
 ((
ut32_t
)0x00080000

	)

3463 
	#DMA_IFCR_CGIF6
 ((
ut32_t
)0x00100000

	)

3464 
	#DMA_IFCR_CTCIF6
 ((
ut32_t
)0x00200000

	)

3465 
	#DMA_IFCR_CHTIF6
 ((
ut32_t
)0x00400000

	)

3466 
	#DMA_IFCR_CTEIF6
 ((
ut32_t
)0x00800000

	)

3467 
	#DMA_IFCR_CGIF7
 ((
ut32_t
)0x01000000

	)

3468 
	#DMA_IFCR_CTCIF7
 ((
ut32_t
)0x02000000

	)

3469 
	#DMA_IFCR_CHTIF7
 ((
ut32_t
)0x04000000

	)

3470 
	#DMA_IFCR_CTEIF7
 ((
ut32_t
)0x08000000

	)

3473 
	#DMA_CCR1_EN
 ((
ut16_t
)0x0001

	)

3474 
	#DMA_CCR1_TCIE
 ((
ut16_t
)0x0002

	)

3475 
	#DMA_CCR1_HTIE
 ((
ut16_t
)0x0004

	)

3476 
	#DMA_CCR1_TEIE
 ((
ut16_t
)0x0008

	)

3477 
	#DMA_CCR1_DIR
 ((
ut16_t
)0x0010

	)

3478 
	#DMA_CCR1_CIRC
 ((
ut16_t
)0x0020

	)

3479 
	#DMA_CCR1_PINC
 ((
ut16_t
)0x0040

	)

3480 
	#DMA_CCR1_MINC
 ((
ut16_t
)0x0080

	)

3482 
	#DMA_CCR1_PSIZE
 ((
ut16_t
)0x0300

	)

3483 
	#DMA_CCR1_PSIZE_0
 ((
ut16_t
)0x0100

	)

3484 
	#DMA_CCR1_PSIZE_1
 ((
ut16_t
)0x0200

	)

3486 
	#DMA_CCR1_MSIZE
 ((
ut16_t
)0x0C00

	)

3487 
	#DMA_CCR1_MSIZE_0
 ((
ut16_t
)0x0400

	)

3488 
	#DMA_CCR1_MSIZE_1
 ((
ut16_t
)0x0800

	)

3490 
	#DMA_CCR1_PL
 ((
ut16_t
)0x3000

	)

3491 
	#DMA_CCR1_PL_0
 ((
ut16_t
)0x1000

	)

3492 
	#DMA_CCR1_PL_1
 ((
ut16_t
)0x2000

	)

3494 
	#DMA_CCR1_MEM2MEM
 ((
ut16_t
)0x4000

	)

3497 
	#DMA_CCR2_EN
 ((
ut16_t
)0x0001

	)

3498 
	#DMA_CCR2_TCIE
 ((
ut16_t
)0x0002

	)

3499 
	#DMA_CCR2_HTIE
 ((
ut16_t
)0x0004

	)

3500 
	#DMA_CCR2_TEIE
 ((
ut16_t
)0x0008

	)

3501 
	#DMA_CCR2_DIR
 ((
ut16_t
)0x0010

	)

3502 
	#DMA_CCR2_CIRC
 ((
ut16_t
)0x0020

	)

3503 
	#DMA_CCR2_PINC
 ((
ut16_t
)0x0040

	)

3504 
	#DMA_CCR2_MINC
 ((
ut16_t
)0x0080

	)

3506 
	#DMA_CCR2_PSIZE
 ((
ut16_t
)0x0300

	)

3507 
	#DMA_CCR2_PSIZE_0
 ((
ut16_t
)0x0100

	)

3508 
	#DMA_CCR2_PSIZE_1
 ((
ut16_t
)0x0200

	)

3510 
	#DMA_CCR2_MSIZE
 ((
ut16_t
)0x0C00

	)

3511 
	#DMA_CCR2_MSIZE_0
 ((
ut16_t
)0x0400

	)

3512 
	#DMA_CCR2_MSIZE_1
 ((
ut16_t
)0x0800

	)

3514 
	#DMA_CCR2_PL
 ((
ut16_t
)0x3000

	)

3515 
	#DMA_CCR2_PL_0
 ((
ut16_t
)0x1000

	)

3516 
	#DMA_CCR2_PL_1
 ((
ut16_t
)0x2000

	)

3518 
	#DMA_CCR2_MEM2MEM
 ((
ut16_t
)0x4000

	)

3521 
	#DMA_CCR3_EN
 ((
ut16_t
)0x0001

	)

3522 
	#DMA_CCR3_TCIE
 ((
ut16_t
)0x0002

	)

3523 
	#DMA_CCR3_HTIE
 ((
ut16_t
)0x0004

	)

3524 
	#DMA_CCR3_TEIE
 ((
ut16_t
)0x0008

	)

3525 
	#DMA_CCR3_DIR
 ((
ut16_t
)0x0010

	)

3526 
	#DMA_CCR3_CIRC
 ((
ut16_t
)0x0020

	)

3527 
	#DMA_CCR3_PINC
 ((
ut16_t
)0x0040

	)

3528 
	#DMA_CCR3_MINC
 ((
ut16_t
)0x0080

	)

3530 
	#DMA_CCR3_PSIZE
 ((
ut16_t
)0x0300

	)

3531 
	#DMA_CCR3_PSIZE_0
 ((
ut16_t
)0x0100

	)

3532 
	#DMA_CCR3_PSIZE_1
 ((
ut16_t
)0x0200

	)

3534 
	#DMA_CCR3_MSIZE
 ((
ut16_t
)0x0C00

	)

3535 
	#DMA_CCR3_MSIZE_0
 ((
ut16_t
)0x0400

	)

3536 
	#DMA_CCR3_MSIZE_1
 ((
ut16_t
)0x0800

	)

3538 
	#DMA_CCR3_PL
 ((
ut16_t
)0x3000

	)

3539 
	#DMA_CCR3_PL_0
 ((
ut16_t
)0x1000

	)

3540 
	#DMA_CCR3_PL_1
 ((
ut16_t
)0x2000

	)

3542 
	#DMA_CCR3_MEM2MEM
 ((
ut16_t
)0x4000

	)

3545 
	#DMA_CCR4_EN
 ((
ut16_t
)0x0001

	)

3546 
	#DMA_CCR4_TCIE
 ((
ut16_t
)0x0002

	)

3547 
	#DMA_CCR4_HTIE
 ((
ut16_t
)0x0004

	)

3548 
	#DMA_CCR4_TEIE
 ((
ut16_t
)0x0008

	)

3549 
	#DMA_CCR4_DIR
 ((
ut16_t
)0x0010

	)

3550 
	#DMA_CCR4_CIRC
 ((
ut16_t
)0x0020

	)

3551 
	#DMA_CCR4_PINC
 ((
ut16_t
)0x0040

	)

3552 
	#DMA_CCR4_MINC
 ((
ut16_t
)0x0080

	)

3554 
	#DMA_CCR4_PSIZE
 ((
ut16_t
)0x0300

	)

3555 
	#DMA_CCR4_PSIZE_0
 ((
ut16_t
)0x0100

	)

3556 
	#DMA_CCR4_PSIZE_1
 ((
ut16_t
)0x0200

	)

3558 
	#DMA_CCR4_MSIZE
 ((
ut16_t
)0x0C00

	)

3559 
	#DMA_CCR4_MSIZE_0
 ((
ut16_t
)0x0400

	)

3560 
	#DMA_CCR4_MSIZE_1
 ((
ut16_t
)0x0800

	)

3562 
	#DMA_CCR4_PL
 ((
ut16_t
)0x3000

	)

3563 
	#DMA_CCR4_PL_0
 ((
ut16_t
)0x1000

	)

3564 
	#DMA_CCR4_PL_1
 ((
ut16_t
)0x2000

	)

3566 
	#DMA_CCR4_MEM2MEM
 ((
ut16_t
)0x4000

	)

3569 
	#DMA_CCR5_EN
 ((
ut16_t
)0x0001

	)

3570 
	#DMA_CCR5_TCIE
 ((
ut16_t
)0x0002

	)

3571 
	#DMA_CCR5_HTIE
 ((
ut16_t
)0x0004

	)

3572 
	#DMA_CCR5_TEIE
 ((
ut16_t
)0x0008

	)

3573 
	#DMA_CCR5_DIR
 ((
ut16_t
)0x0010

	)

3574 
	#DMA_CCR5_CIRC
 ((
ut16_t
)0x0020

	)

3575 
	#DMA_CCR5_PINC
 ((
ut16_t
)0x0040

	)

3576 
	#DMA_CCR5_MINC
 ((
ut16_t
)0x0080

	)

3578 
	#DMA_CCR5_PSIZE
 ((
ut16_t
)0x0300

	)

3579 
	#DMA_CCR5_PSIZE_0
 ((
ut16_t
)0x0100

	)

3580 
	#DMA_CCR5_PSIZE_1
 ((
ut16_t
)0x0200

	)

3582 
	#DMA_CCR5_MSIZE
 ((
ut16_t
)0x0C00

	)

3583 
	#DMA_CCR5_MSIZE_0
 ((
ut16_t
)0x0400

	)

3584 
	#DMA_CCR5_MSIZE_1
 ((
ut16_t
)0x0800

	)

3586 
	#DMA_CCR5_PL
 ((
ut16_t
)0x3000

	)

3587 
	#DMA_CCR5_PL_0
 ((
ut16_t
)0x1000

	)

3588 
	#DMA_CCR5_PL_1
 ((
ut16_t
)0x2000

	)

3590 
	#DMA_CCR5_MEM2MEM
 ((
ut16_t
)0x4000

	)

3593 
	#DMA_CCR6_EN
 ((
ut16_t
)0x0001

	)

3594 
	#DMA_CCR6_TCIE
 ((
ut16_t
)0x0002

	)

3595 
	#DMA_CCR6_HTIE
 ((
ut16_t
)0x0004

	)

3596 
	#DMA_CCR6_TEIE
 ((
ut16_t
)0x0008

	)

3597 
	#DMA_CCR6_DIR
 ((
ut16_t
)0x0010

	)

3598 
	#DMA_CCR6_CIRC
 ((
ut16_t
)0x0020

	)

3599 
	#DMA_CCR6_PINC
 ((
ut16_t
)0x0040

	)

3600 
	#DMA_CCR6_MINC
 ((
ut16_t
)0x0080

	)

3602 
	#DMA_CCR6_PSIZE
 ((
ut16_t
)0x0300

	)

3603 
	#DMA_CCR6_PSIZE_0
 ((
ut16_t
)0x0100

	)

3604 
	#DMA_CCR6_PSIZE_1
 ((
ut16_t
)0x0200

	)

3606 
	#DMA_CCR6_MSIZE
 ((
ut16_t
)0x0C00

	)

3607 
	#DMA_CCR6_MSIZE_0
 ((
ut16_t
)0x0400

	)

3608 
	#DMA_CCR6_MSIZE_1
 ((
ut16_t
)0x0800

	)

3610 
	#DMA_CCR6_PL
 ((
ut16_t
)0x3000

	)

3611 
	#DMA_CCR6_PL_0
 ((
ut16_t
)0x1000

	)

3612 
	#DMA_CCR6_PL_1
 ((
ut16_t
)0x2000

	)

3614 
	#DMA_CCR6_MEM2MEM
 ((
ut16_t
)0x4000

	)

3617 
	#DMA_CCR7_EN
 ((
ut16_t
)0x0001

	)

3618 
	#DMA_CCR7_TCIE
 ((
ut16_t
)0x0002

	)

3619 
	#DMA_CCR7_HTIE
 ((
ut16_t
)0x0004

	)

3620 
	#DMA_CCR7_TEIE
 ((
ut16_t
)0x0008

	)

3621 
	#DMA_CCR7_DIR
 ((
ut16_t
)0x0010

	)

3622 
	#DMA_CCR7_CIRC
 ((
ut16_t
)0x0020

	)

3623 
	#DMA_CCR7_PINC
 ((
ut16_t
)0x0040

	)

3624 
	#DMA_CCR7_MINC
 ((
ut16_t
)0x0080

	)

3626 
	#DMA_CCR7_PSIZE
 , ((
ut16_t
)0x0300

	)

3627 
	#DMA_CCR7_PSIZE_0
 ((
ut16_t
)0x0100

	)

3628 
	#DMA_CCR7_PSIZE_1
 ((
ut16_t
)0x0200

	)

3630 
	#DMA_CCR7_MSIZE
 ((
ut16_t
)0x0C00

	)

3631 
	#DMA_CCR7_MSIZE_0
 ((
ut16_t
)0x0400

	)

3632 
	#DMA_CCR7_MSIZE_1
 ((
ut16_t
)0x0800

	)

3634 
	#DMA_CCR7_PL
 ((
ut16_t
)0x3000

	)

3635 
	#DMA_CCR7_PL_0
 ((
ut16_t
)0x1000

	)

3636 
	#DMA_CCR7_PL_1
 ((
ut16_t
)0x2000

	)

3638 
	#DMA_CCR7_MEM2MEM
 ((
ut16_t
)0x4000

	)

3641 
	#DMA_CNDTR1_NDT
 ((
ut16_t
)0xFFFF

	)

3644 
	#DMA_CNDTR2_NDT
 ((
ut16_t
)0xFFFF

	)

3647 
	#DMA_CNDTR3_NDT
 ((
ut16_t
)0xFFFF

	)

3650 
	#DMA_CNDTR4_NDT
 ((
ut16_t
)0xFFFF

	)

3653 
	#DMA_CNDTR5_NDT
 ((
ut16_t
)0xFFFF

	)

3656 
	#DMA_CNDTR6_NDT
 ((
ut16_t
)0xFFFF

	)

3659 
	#DMA_CNDTR7_NDT
 ((
ut16_t
)0xFFFF

	)

3662 
	#DMA_CPAR1_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3665 
	#DMA_CPAR2_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3668 
	#DMA_CPAR3_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3672 
	#DMA_CPAR4_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3675 
	#DMA_CPAR5_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3678 
	#DMA_CPAR6_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3682 
	#DMA_CPAR7_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3685 
	#DMA_CMAR1_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3688 
	#DMA_CMAR2_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3691 
	#DMA_CMAR3_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3695 
	#DMA_CMAR4_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3698 
	#DMA_CMAR5_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3701 
	#DMA_CMAR6_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3704 
	#DMA_CMAR7_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3713 
	#ADC_SR_AWD
 ((
ut8_t
)0x01

	)

3714 
	#ADC_SR_EOC
 ((
ut8_t
)0x02

	)

3715 
	#ADC_SR_JEOC
 ((
ut8_t
)0x04

	)

3716 
	#ADC_SR_JSTRT
 ((
ut8_t
)0x08

	)

3717 
	#ADC_SR_STRT
 ((
ut8_t
)0x10

	)

3720 
	#ADC_CR1_AWDCH
 ((
ut32_t
)0x0000001F

	)

3721 
	#ADC_CR1_AWDCH_0
 ((
ut32_t
)0x00000001

	)

3722 
	#ADC_CR1_AWDCH_1
 ((
ut32_t
)0x00000002

	)

3723 
	#ADC_CR1_AWDCH_2
 ((
ut32_t
)0x00000004

	)

3724 
	#ADC_CR1_AWDCH_3
 ((
ut32_t
)0x00000008

	)

3725 
	#ADC_CR1_AWDCH_4
 ((
ut32_t
)0x00000010

	)

3727 
	#ADC_CR1_EOCIE
 ((
ut32_t
)0x00000020

	)

3728 
	#ADC_CR1_AWDIE
 ((
ut32_t
)0x00000040

	)

3729 
	#ADC_CR1_JEOCIE
 ((
ut32_t
)0x00000080

	)

3730 
	#ADC_CR1_SCAN
 ((
ut32_t
)0x00000100

	)

3731 
	#ADC_CR1_AWDSGL
 ((
ut32_t
)0x00000200

	)

3732 
	#ADC_CR1_JAUTO
 ((
ut32_t
)0x00000400

	)

3733 
	#ADC_CR1_DISCEN
 ((
ut32_t
)0x00000800

	)

3734 
	#ADC_CR1_JDISCEN
 ((
ut32_t
)0x00001000

	)

3736 
	#ADC_CR1_DISCNUM
 ((
ut32_t
)0x0000E000

	)

3737 
	#ADC_CR1_DISCNUM_0
 ((
ut32_t
)0x00002000

	)

3738 
	#ADC_CR1_DISCNUM_1
 ((
ut32_t
)0x00004000

	)

3739 
	#ADC_CR1_DISCNUM_2
 ((
ut32_t
)0x00008000

	)

3741 
	#ADC_CR1_DUALMOD
 ((
ut32_t
)0x000F0000

	)

3742 
	#ADC_CR1_DUALMOD_0
 ((
ut32_t
)0x00010000

	)

3743 
	#ADC_CR1_DUALMOD_1
 ((
ut32_t
)0x00020000

	)

3744 
	#ADC_CR1_DUALMOD_2
 ((
ut32_t
)0x00040000

	)

3745 
	#ADC_CR1_DUALMOD_3
 ((
ut32_t
)0x00080000

	)

3747 
	#ADC_CR1_JAWDEN
 ((
ut32_t
)0x00400000

	)

3748 
	#ADC_CR1_AWDEN
 ((
ut32_t
)0x00800000

	)

3752 
	#ADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

3753 
	#ADC_CR2_CONT
 ((
ut32_t
)0x00000002

	)

3754 
	#ADC_CR2_CAL
 ((
ut32_t
)0x00000004

	)

3755 
	#ADC_CR2_RSTCAL
 ((
ut32_t
)0x00000008

	)

3756 
	#ADC_CR2_DMA
 ((
ut32_t
)0x00000100

	)

3757 
	#ADC_CR2_ALIGN
 ((
ut32_t
)0x00000800

	)

3759 
	#ADC_CR2_JEXTSEL
 ((
ut32_t
)0x00007000

	)

3760 
	#ADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00001000

	)

3761 
	#ADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00002000

	)

3762 
	#ADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00004000

	)

3764 
	#ADC_CR2_JEXTTRIG
 ((
ut32_t
)0x00008000

	)

3766 
	#ADC_CR2_EXTSEL
 ((
ut32_t
)0x000E0000

	)

3767 
	#ADC_CR2_EXTSEL_0
 ((
ut32_t
)0x00020000

	)

3768 
	#ADC_CR2_EXTSEL_1
 ((
ut32_t
)0x00040000

	)

3769 
	#ADC_CR2_EXTSEL_2
 ((
ut32_t
)0x00080000

	)

3771 
	#ADC_CR2_EXTTRIG
 ((
ut32_t
)0x00100000

	)

3772 
	#ADC_CR2_JSWSTART
 ((
ut32_t
)0x00200000

	)

3773 
	#ADC_CR2_SWSTART
 ((
ut32_t
)0x00400000

	)

3774 
	#ADC_CR2_TSVREFE
 ((
ut32_t
)0x00800000

	)

3777 
	#ADC_SMPR1_SMP10
 ((
ut32_t
)0x00000007

	)

3778 
	#ADC_SMPR1_SMP10_0
 ((
ut32_t
)0x00000001

	)

3779 
	#ADC_SMPR1_SMP10_1
 ((
ut32_t
)0x00000002

	)

3780 
	#ADC_SMPR1_SMP10_2
 ((
ut32_t
)0x00000004

	)

3782 
	#ADC_SMPR1_SMP11
 ((
ut32_t
)0x00000038

	)

3783 
	#ADC_SMPR1_SMP11_0
 ((
ut32_t
)0x00000008

	)

3784 
	#ADC_SMPR1_SMP11_1
 ((
ut32_t
)0x00000010

	)

3785 
	#ADC_SMPR1_SMP11_2
 ((
ut32_t
)0x00000020

	)

3787 
	#ADC_SMPR1_SMP12
 ((
ut32_t
)0x000001C0

	)

3788 
	#ADC_SMPR1_SMP12_0
 ((
ut32_t
)0x00000040

	)

3789 
	#ADC_SMPR1_SMP12_1
 ((
ut32_t
)0x00000080

	)

3790 
	#ADC_SMPR1_SMP12_2
 ((
ut32_t
)0x00000100

	)

3792 
	#ADC_SMPR1_SMP13
 ((
ut32_t
)0x00000E00

	)

3793 
	#ADC_SMPR1_SMP13_0
 ((
ut32_t
)0x00000200

	)

3794 
	#ADC_SMPR1_SMP13_1
 ((
ut32_t
)0x00000400

	)

3795 
	#ADC_SMPR1_SMP13_2
 ((
ut32_t
)0x00000800

	)

3797 
	#ADC_SMPR1_SMP14
 ((
ut32_t
)0x00007000

	)

3798 
	#ADC_SMPR1_SMP14_0
 ((
ut32_t
)0x00001000

	)

3799 
	#ADC_SMPR1_SMP14_1
 ((
ut32_t
)0x00002000

	)

3800 
	#ADC_SMPR1_SMP14_2
 ((
ut32_t
)0x00004000

	)

3802 
	#ADC_SMPR1_SMP15
 ((
ut32_t
)0x00038000

	)

3803 
	#ADC_SMPR1_SMP15_0
 ((
ut32_t
)0x00008000

	)

3804 
	#ADC_SMPR1_SMP15_1
 ((
ut32_t
)0x00010000

	)

3805 
	#ADC_SMPR1_SMP15_2
 ((
ut32_t
)0x00020000

	)

3807 
	#ADC_SMPR1_SMP16
 ((
ut32_t
)0x001C0000

	)

3808 
	#ADC_SMPR1_SMP16_0
 ((
ut32_t
)0x00040000

	)

3809 
	#ADC_SMPR1_SMP16_1
 ((
ut32_t
)0x00080000

	)

3810 
	#ADC_SMPR1_SMP16_2
 ((
ut32_t
)0x00100000

	)

3812 
	#ADC_SMPR1_SMP17
 ((
ut32_t
)0x00E00000

	)

3813 
	#ADC_SMPR1_SMP17_0
 ((
ut32_t
)0x00200000

	)

3814 
	#ADC_SMPR1_SMP17_1
 ((
ut32_t
)0x00400000

	)

3815 
	#ADC_SMPR1_SMP17_2
 ((
ut32_t
)0x00800000

	)

3818 
	#ADC_SMPR2_SMP0
 ((
ut32_t
)0x00000007

	)

3819 
	#ADC_SMPR2_SMP0_0
 ((
ut32_t
)0x00000001

	)

3820 
	#ADC_SMPR2_SMP0_1
 ((
ut32_t
)0x00000002

	)

3821 
	#ADC_SMPR2_SMP0_2
 ((
ut32_t
)0x00000004

	)

3823 
	#ADC_SMPR2_SMP1
 ((
ut32_t
)0x00000038

	)

3824 
	#ADC_SMPR2_SMP1_0
 ((
ut32_t
)0x00000008

	)

3825 
	#ADC_SMPR2_SMP1_1
 ((
ut32_t
)0x00000010

	)

3826 
	#ADC_SMPR2_SMP1_2
 ((
ut32_t
)0x00000020

	)

3828 
	#ADC_SMPR2_SMP2
 ((
ut32_t
)0x000001C0

	)

3829 
	#ADC_SMPR2_SMP2_0
 ((
ut32_t
)0x00000040

	)

3830 
	#ADC_SMPR2_SMP2_1
 ((
ut32_t
)0x00000080

	)

3831 
	#ADC_SMPR2_SMP2_2
 ((
ut32_t
)0x00000100

	)

3833 
	#ADC_SMPR2_SMP3
 ((
ut32_t
)0x00000E00

	)

3834 
	#ADC_SMPR2_SMP3_0
 ((
ut32_t
)0x00000200

	)

3835 
	#ADC_SMPR2_SMP3_1
 ((
ut32_t
)0x00000400

	)

3836 
	#ADC_SMPR2_SMP3_2
 ((
ut32_t
)0x00000800

	)

3838 
	#ADC_SMPR2_SMP4
 ((
ut32_t
)0x00007000

	)

3839 
	#ADC_SMPR2_SMP4_0
 ((
ut32_t
)0x00001000

	)

3840 
	#ADC_SMPR2_SMP4_1
 ((
ut32_t
)0x00002000

	)

3841 
	#ADC_SMPR2_SMP4_2
 ((
ut32_t
)0x00004000

	)

3843 
	#ADC_SMPR2_SMP5
 ((
ut32_t
)0x00038000

	)

3844 
	#ADC_SMPR2_SMP5_0
 ((
ut32_t
)0x00008000

	)

3845 
	#ADC_SMPR2_SMP5_1
 ((
ut32_t
)0x00010000

	)

3846 
	#ADC_SMPR2_SMP5_2
 ((
ut32_t
)0x00020000

	)

3848 
	#ADC_SMPR2_SMP6
 ((
ut32_t
)0x001C0000

	)

3849 
	#ADC_SMPR2_SMP6_0
 ((
ut32_t
)0x00040000

	)

3850 
	#ADC_SMPR2_SMP6_1
 ((
ut32_t
)0x00080000

	)

3851 
	#ADC_SMPR2_SMP6_2
 ((
ut32_t
)0x00100000

	)

3853 
	#ADC_SMPR2_SMP7
 ((
ut32_t
)0x00E00000

	)

3854 
	#ADC_SMPR2_SMP7_0
 ((
ut32_t
)0x00200000

	)

3855 
	#ADC_SMPR2_SMP7_1
 ((
ut32_t
)0x00400000

	)

3856 
	#ADC_SMPR2_SMP7_2
 ((
ut32_t
)0x00800000

	)

3858 
	#ADC_SMPR2_SMP8
 ((
ut32_t
)0x07000000

	)

3859 
	#ADC_SMPR2_SMP8_0
 ((
ut32_t
)0x01000000

	)

3860 
	#ADC_SMPR2_SMP8_1
 ((
ut32_t
)0x02000000

	)

3861 
	#ADC_SMPR2_SMP8_2
 ((
ut32_t
)0x04000000

	)

3863 
	#ADC_SMPR2_SMP9
 ((
ut32_t
)0x38000000

	)

3864 
	#ADC_SMPR2_SMP9_0
 ((
ut32_t
)0x08000000

	)

3865 
	#ADC_SMPR2_SMP9_1
 ((
ut32_t
)0x10000000

	)

3866 
	#ADC_SMPR2_SMP9_2
 ((
ut32_t
)0x20000000

	)

3869 
	#ADC_JOFR1_JOFFSET1
 ((
ut16_t
)0x0FFF

	)

3872 
	#ADC_JOFR2_JOFFSET2
 ((
ut16_t
)0x0FFF

	)

3875 
	#ADC_JOFR3_JOFFSET3
 ((
ut16_t
)0x0FFF

	)

3878 
	#ADC_JOFR4_JOFFSET4
 ((
ut16_t
)0x0FFF

	)

3881 
	#ADC_HTR_HT
 ((
ut16_t
)0x0FFF

	)

3884 
	#ADC_LTR_LT
 ((
ut16_t
)0x0FFF

	)

3887 
	#ADC_SQR1_SQ13
 ((
ut32_t
)0x0000001F

	)

3888 
	#ADC_SQR1_SQ13_0
 ((
ut32_t
)0x00000001

	)

3889 
	#ADC_SQR1_SQ13_1
 ((
ut32_t
)0x00000002

	)

3890 
	#ADC_SQR1_SQ13_2
 ((
ut32_t
)0x00000004

	)

3891 
	#ADC_SQR1_SQ13_3
 ((
ut32_t
)0x00000008

	)

3892 
	#ADC_SQR1_SQ13_4
 ((
ut32_t
)0x00000010

	)

3894 
	#ADC_SQR1_SQ14
 ((
ut32_t
)0x000003E0

	)

3895 
	#ADC_SQR1_SQ14_0
 ((
ut32_t
)0x00000020

	)

3896 
	#ADC_SQR1_SQ14_1
 ((
ut32_t
)0x00000040

	)

3897 
	#ADC_SQR1_SQ14_2
 ((
ut32_t
)0x00000080

	)

3898 
	#ADC_SQR1_SQ14_3
 ((
ut32_t
)0x00000100

	)

3899 
	#ADC_SQR1_SQ14_4
 ((
ut32_t
)0x00000200

	)

3901 
	#ADC_SQR1_SQ15
 ((
ut32_t
)0x00007C00

	)

3902 
	#ADC_SQR1_SQ15_0
 ((
ut32_t
)0x00000400

	)

3903 
	#ADC_SQR1_SQ15_1
 ((
ut32_t
)0x00000800

	)

3904 
	#ADC_SQR1_SQ15_2
 ((
ut32_t
)0x00001000

	)

3905 
	#ADC_SQR1_SQ15_3
 ((
ut32_t
)0x00002000

	)

3906 
	#ADC_SQR1_SQ15_4
 ((
ut32_t
)0x00004000

	)

3908 
	#ADC_SQR1_SQ16
 ((
ut32_t
)0x000F8000

	)

3909 
	#ADC_SQR1_SQ16_0
 ((
ut32_t
)0x00008000

	)

3910 
	#ADC_SQR1_SQ16_1
 ((
ut32_t
)0x00010000

	)

3911 
	#ADC_SQR1_SQ16_2
 ((
ut32_t
)0x00020000

	)

3912 
	#ADC_SQR1_SQ16_3
 ((
ut32_t
)0x00040000

	)

3913 
	#ADC_SQR1_SQ16_4
 ((
ut32_t
)0x00080000

	)

3915 
	#ADC_SQR1_L
 ((
ut32_t
)0x00F00000

	)

3916 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00100000

	)

3917 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00200000

	)

3918 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00400000

	)

3919 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00800000

	)

3922 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0000001F

	)

3923 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00000001

	)

3924 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00000002

	)

3925 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00000004

	)

3926 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00000008

	)

3927 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00000010

	)

3929 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x000003E0

	)

3930 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00000020

	)

3931 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00000040

	)

3932 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00000080

	)

3933 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00000100

	)

3934 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00000200

	)

3936 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x00007C00

	)

3937 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x00000400

	)

3938 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x00000800

	)

3939 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x00001000

	)

3940 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x00002000

	)

3941 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x00004000

	)

3943 
	#ADC_SQR2_SQ10
 ((
ut32_t
)0x000F8000

	)

3944 
	#ADC_SQR2_SQ10_0
 ((
ut32_t
)0x00008000

	)

3945 
	#ADC_SQR2_SQ10_1
 ((
ut32_t
)0x00010000

	)

3946 
	#ADC_SQR2_SQ10_2
 ((
ut32_t
)0x00020000

	)

3947 
	#ADC_SQR2_SQ10_3
 ((
ut32_t
)0x00040000

	)

3948 
	#ADC_SQR2_SQ10_4
 ((
ut32_t
)0x00080000

	)

3950 
	#ADC_SQR2_SQ11
 ((
ut32_t
)0x01F00000

	)

3951 
	#ADC_SQR2_SQ11_0
 ((
ut32_t
)0x00100000

	)

3952 
	#ADC_SQR2_SQ11_1
 ((
ut32_t
)0x00200000

	)

3953 
	#ADC_SQR2_SQ11_2
 ((
ut32_t
)0x00400000

	)

3954 
	#ADC_SQR2_SQ11_3
 ((
ut32_t
)0x00800000

	)

3955 
	#ADC_SQR2_SQ11_4
 ((
ut32_t
)0x01000000

	)

3957 
	#ADC_SQR2_SQ12
 ((
ut32_t
)0x3E000000

	)

3958 
	#ADC_SQR2_SQ12_0
 ((
ut32_t
)0x02000000

	)

3959 
	#ADC_SQR2_SQ12_1
 ((
ut32_t
)0x04000000

	)

3960 
	#ADC_SQR2_SQ12_2
 ((
ut32_t
)0x08000000

	)

3961 
	#ADC_SQR2_SQ12_3
 ((
ut32_t
)0x10000000

	)

3962 
	#ADC_SQR2_SQ12_4
 ((
ut32_t
)0x20000000

	)

3965 
	#ADC_SQR3_SQ1
 ((
ut32_t
)0x0000001F

	)

3966 
	#ADC_SQR3_SQ1_0
 ((
ut32_t
)0x00000001

	)

3967 
	#ADC_SQR3_SQ1_1
 ((
ut32_t
)0x00000002

	)

3968 
	#ADC_SQR3_SQ1_2
 ((
ut32_t
)0x00000004

	)

3969 
	#ADC_SQR3_SQ1_3
 ((
ut32_t
)0x00000008

	)

3970 
	#ADC_SQR3_SQ1_4
 ((
ut32_t
)0x00000010

	)

3972 
	#ADC_SQR3_SQ2
 ((
ut32_t
)0x000003E0

	)

3973 
	#ADC_SQR3_SQ2_0
 ((
ut32_t
)0x00000020

	)

3974 
	#ADC_SQR3_SQ2_1
 ((
ut32_t
)0x00000040

	)

3975 
	#ADC_SQR3_SQ2_2
 ((
ut32_t
)0x00000080

	)

3976 
	#ADC_SQR3_SQ2_3
 ((
ut32_t
)0x00000100

	)

3977 
	#ADC_SQR3_SQ2_4
 ((
ut32_t
)0x00000200

	)

3979 
	#ADC_SQR3_SQ3
 ((
ut32_t
)0x00007C00

	)

3980 
	#ADC_SQR3_SQ3_0
 ((
ut32_t
)0x00000400

	)

3981 
	#ADC_SQR3_SQ3_1
 ((
ut32_t
)0x00000800

	)

3982 
	#ADC_SQR3_SQ3_2
 ((
ut32_t
)0x00001000

	)

3983 
	#ADC_SQR3_SQ3_3
 ((
ut32_t
)0x00002000

	)

3984 
	#ADC_SQR3_SQ3_4
 ((
ut32_t
)0x00004000

	)

3986 
	#ADC_SQR3_SQ4
 ((
ut32_t
)0x000F8000

	)

3987 
	#ADC_SQR3_SQ4_0
 ((
ut32_t
)0x00008000

	)

3988 
	#ADC_SQR3_SQ4_1
 ((
ut32_t
)0x00010000

	)

3989 
	#ADC_SQR3_SQ4_2
 ((
ut32_t
)0x00020000

	)

3990 
	#ADC_SQR3_SQ4_3
 ((
ut32_t
)0x00040000

	)

3991 
	#ADC_SQR3_SQ4_4
 ((
ut32_t
)0x00080000

	)

3993 
	#ADC_SQR3_SQ5
 ((
ut32_t
)0x01F00000

	)

3994 
	#ADC_SQR3_SQ5_0
 ((
ut32_t
)0x00100000

	)

3995 
	#ADC_SQR3_SQ5_1
 ((
ut32_t
)0x00200000

	)

3996 
	#ADC_SQR3_SQ5_2
 ((
ut32_t
)0x00400000

	)

3997 
	#ADC_SQR3_SQ5_3
 ((
ut32_t
)0x00800000

	)

3998 
	#ADC_SQR3_SQ5_4
 ((
ut32_t
)0x01000000

	)

4000 
	#ADC_SQR3_SQ6
 ((
ut32_t
)0x3E000000

	)

4001 
	#ADC_SQR3_SQ6_0
 ((
ut32_t
)0x02000000

	)

4002 
	#ADC_SQR3_SQ6_1
 ((
ut32_t
)0x04000000

	)

4003 
	#ADC_SQR3_SQ6_2
 ((
ut32_t
)0x08000000

	)

4004 
	#ADC_SQR3_SQ6_3
 ((
ut32_t
)0x10000000

	)

4005 
	#ADC_SQR3_SQ6_4
 ((
ut32_t
)0x20000000

	)

4008 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x0000001F

	)

4009 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000001

	)

4010 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000002

	)

4011 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000004

	)

4012 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000008

	)

4013 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00000010

	)

4015 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x000003E0

	)

4016 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00000020

	)

4017 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00000040

	)

4018 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00000080

	)

4019 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00000100

	)

4020 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00000200

	)

4022 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x00007C00

	)

4023 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00000400

	)

4024 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00000800

	)

4025 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00001000

	)

4026 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00002000

	)

4027 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x00004000

	)

4029 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x000F8000

	)

4030 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x00008000

	)

4031 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x00010000

	)

4032 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x00020000

	)

4033 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x00040000

	)

4034 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x00080000

	)

4036 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00300000

	)

4037 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00100000

	)

4038 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00200000

	)

4041 
	#ADC_JDR1_JDATA
 ((
ut16_t
)0xFFFF

	)

4044 
	#ADC_JDR2_JDATA
 ((
ut16_t
)0xFFFF

	)

4047 
	#ADC_JDR3_JDATA
 ((
ut16_t
)0xFFFF

	)

4050 
	#ADC_JDR4_JDATA
 ((
ut16_t
)0xFFFF

	)

4053 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

4054 
	#ADC_DR_ADC2DATA
 ((
ut32_t
)0xFFFF0000

	)

4063 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

4064 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

4065 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

4067 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

4068 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

4069 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

4070 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

4072 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

4073 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

4074 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

4076 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

4077 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

4078 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

4079 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

4080 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

4082 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

4083 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

4084 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

4085 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

4087 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

4088 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

4089 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

4090 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

4092 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

4093 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

4094 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

4096 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

4097 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

4098 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

4099 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

4100 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

4102 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

4104 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

4105 
	#DAC_CR_DMAUDRIE1
 ((
ut32_t
)0x00002000

	)

4106 
	#DAC_CR_DMAUDRIE2
 ((
ut32_t
)0x20000000

	)

4110 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut8_t
)0x01

	)

4111 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut8_t
)0x02

	)

4114 
	#DAC_DHR12R1_DACC1DHR
 ((
ut16_t
)0x0FFF

	)

4117 
	#DAC_DHR12L1_DACC1DHR
 ((
ut16_t
)0xFFF0

	)

4120 
	#DAC_DHR8R1_DACC1DHR
 ((
ut8_t
)0xFF

	)

4123 
	#DAC_DHR12R2_DACC2DHR
 ((
ut16_t
)0x0FFF

	)

4126 
	#DAC_DHR12L2_DACC2DHR
 ((
ut16_t
)0xFFF0

	)

4129 
	#DAC_DHR8R2_DACC2DHR
 ((
ut8_t
)0xFF

	)

4132 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

4133 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

4136 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

4137 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

4140 
	#DAC_DHR8RD_DACC1DHR
 ((
ut16_t
)0x00FF

	)

4141 
	#DAC_DHR8RD_DACC2DHR
 ((
ut16_t
)0xFF00

	)

4144 
	#DAC_DOR1_DACC1DOR
 ((
ut16_t
)0x0FFF

	)

4147 
	#DAC_DOR2_DACC2DOR
 ((
ut16_t
)0x0FFF

	)

4150 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

4151 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

4159 
	#CEC_CFGR_PE
 ((
ut16_t
)0x0001

	)

4160 
	#CEC_CFGR_IE
 ((
ut16_t
)0x0002

	)

4161 
	#CEC_CFGR_BTEM
 ((
ut16_t
)0x0004

	)

4162 
	#CEC_CFGR_BPEM
 ((
ut16_t
)0x0008

	)

4165 
	#CEC_OAR_OA
 ((
ut16_t
)0x000F

	)

4166 
	#CEC_OAR_OA_0
 ((
ut16_t
)0x0001

	)

4167 
	#CEC_OAR_OA_1
 ((
ut16_t
)0x0002

	)

4168 
	#CEC_OAR_OA_2
 ((
ut16_t
)0x0004

	)

4169 
	#CEC_OAR_OA_3
 ((
ut16_t
)0x0008

	)

4172 
	#CEC_PRES_PRES
 ((
ut16_t
)0x3FFF

	)

4175 
	#CEC_ESR_BTE
 ((
ut16_t
)0x0001

	)

4176 
	#CEC_ESR_BPE
 ((
ut16_t
)0x0002

	)

4177 
	#CEC_ESR_RBTFE
 ((
ut16_t
)0x0004

	)

4178 
	#CEC_ESR_SBE
 ((
ut16_t
)0x0008

	)

4179 
	#CEC_ESR_ACKE
 ((
ut16_t
)0x0010

	)

4180 
	#CEC_ESR_LINE
 ((
ut16_t
)0x0020

	)

4181 
	#CEC_ESR_TBTFE
 ((
ut16_t
)0x0040

	)

4184 
	#CEC_CSR_TSOM
 ((
ut16_t
)0x0001

	)

4185 
	#CEC_CSR_TEOM
 ((
ut16_t
)0x0002

	)

4186 
	#CEC_CSR_TERR
 ((
ut16_t
)0x0004

	)

4187 
	#CEC_CSR_TBTRF
 ((
ut16_t
)0x0008

	)

4188 
	#CEC_CSR_RSOM
 ((
ut16_t
)0x0010

	)

4189 
	#CEC_CSR_REOM
 ((
ut16_t
)0x0020

	)

4190 
	#CEC_CSR_RERR
 ((
ut16_t
)0x0040

	)

4191 
	#CEC_CSR_RBTF
 ((
ut16_t
)0x0080

	)

4194 
	#CEC_TXD_TXD
 ((
ut16_t
)0x00FF

	)

4197 
	#CEC_RXD_RXD
 ((
ut16_t
)0x00FF

	)

4206 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

4207 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

4208 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

4209 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

4210 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

4212 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

4213 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

4214 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

4216 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

4218 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

4219 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

4220 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

4223 
	#TIM_CR2_CCPC
 ((
ut16_t
)0x0001

	)

4224 
	#TIM_CR2_CCUS
 ((
ut16_t
)0x0004

	)

4225 
	#TIM_CR2_CCDS
 ((
ut16_t
)0x0008

	)

4227 
	#TIM_CR2_MMS
 ((
ut16_t
)0x0070

	)

4228 
	#TIM_CR2_MMS_0
 ((
ut16_t
)0x0010

	)

4229 
	#TIM_CR2_MMS_1
 ((
ut16_t
)0x0020

	)

4230 
	#TIM_CR2_MMS_2
 ((
ut16_t
)0x0040

	)

4232 
	#TIM_CR2_TI1S
 ((
ut16_t
)0x0080

	)

4233 
	#TIM_CR2_OIS1
 ((
ut16_t
)0x0100

	)

4234 
	#TIM_CR2_OIS1N
 ((
ut16_t
)0x0200

	)

4235 
	#TIM_CR2_OIS2
 ((
ut16_t
)0x0400

	)

4236 
	#TIM_CR2_OIS2N
 ((
ut16_t
)0x0800

	)

4237 
	#TIM_CR2_OIS3
 ((
ut16_t
)0x1000

	)

4238 
	#TIM_CR2_OIS3N
 ((
ut16_t
)0x2000

	)

4239 
	#TIM_CR2_OIS4
 ((
ut16_t
)0x4000

	)

4242 
	#TIM_SMCR_SMS
 ((
ut16_t
)0x0007

	)

4243 
	#TIM_SMCR_SMS_0
 ((
ut16_t
)0x0001

	)

4244 
	#TIM_SMCR_SMS_1
 ((
ut16_t
)0x0002

	)

4245 
	#TIM_SMCR_SMS_2
 ((
ut16_t
)0x0004

	)

4247 
	#TIM_SMCR_TS
 ((
ut16_t
)0x0070

	)

4248 
	#TIM_SMCR_TS_0
 ((
ut16_t
)0x0010

	)

4249 
	#TIM_SMCR_TS_1
 ((
ut16_t
)0x0020

	)

4250 
	#TIM_SMCR_TS_2
 ((
ut16_t
)0x0040

	)

4252 
	#TIM_SMCR_MSM
 ((
ut16_t
)0x0080

	)

4254 
	#TIM_SMCR_ETF
 ((
ut16_t
)0x0F00

	)

4255 
	#TIM_SMCR_ETF_0
 ((
ut16_t
)0x0100

	)

4256 
	#TIM_SMCR_ETF_1
 ((
ut16_t
)0x0200

	)

4257 
	#TIM_SMCR_ETF_2
 ((
ut16_t
)0x0400

	)

4258 
	#TIM_SMCR_ETF_3
 ((
ut16_t
)0x0800

	)

4260 
	#TIM_SMCR_ETPS
 ((
ut16_t
)0x3000

	)

4261 
	#TIM_SMCR_ETPS_0
 ((
ut16_t
)0x1000

	)

4262 
	#TIM_SMCR_ETPS_1
 ((
ut16_t
)0x2000

	)

4264 
	#TIM_SMCR_ECE
 ((
ut16_t
)0x4000

	)

4265 
	#TIM_SMCR_ETP
 ((
ut16_t
)0x8000

	)

4268 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

4269 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

4270 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

4271 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

4272 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

4273 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

4274 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

4275 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

4276 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

4277 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

4278 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

4279 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

4280 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

4281 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

4282 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

4285 
	#TIM_SR_UIF
 ((
ut16_t
)0x0001

	)

4286 
	#TIM_SR_CC1IF
 ((
ut16_t
)0x0002

	)

4287 
	#TIM_SR_CC2IF
 ((
ut16_t
)0x0004

	)

4288 
	#TIM_SR_CC3IF
 ((
ut16_t
)0x0008

	)

4289 
	#TIM_SR_CC4IF
 ((
ut16_t
)0x0010

	)

4290 
	#TIM_SR_COMIF
 ((
ut16_t
)0x0020

	)

4291 
	#TIM_SR_TIF
 ((
ut16_t
)0x0040

	)

4292 
	#TIM_SR_BIF
 ((
ut16_t
)0x0080

	)

4293 
	#TIM_SR_CC1OF
 ((
ut16_t
)0x0200

	)

4294 
	#TIM_SR_CC2OF
 ((
ut16_t
)0x0400

	)

4295 
	#TIM_SR_CC3OF
 ((
ut16_t
)0x0800

	)

4296 
	#TIM_SR_CC4OF
 ((
ut16_t
)0x1000

	)

4299 
	#TIM_EGR_UG
 ((
ut8_t
)0x01

	)

4300 
	#TIM_EGR_CC1G
 ((
ut8_t
)0x02

	)

4301 
	#TIM_EGR_CC2G
 ((
ut8_t
)0x04

	)

4302 
	#TIM_EGR_CC3G
 ((
ut8_t
)0x08

	)

4303 
	#TIM_EGR_CC4G
 ((
ut8_t
)0x10

	)

4304 
	#TIM_EGR_COMG
 ((
ut8_t
)0x20

	)

4305 
	#TIM_EGR_TG
 ((
ut8_t
)0x40

	)

4306 
	#TIM_EGR_BG
 ((
ut8_t
)0x80

	)

4309 
	#TIM_CCMR1_CC1S
 ((
ut16_t
)0x0003

	)

4310 
	#TIM_CCMR1_CC1S_0
 ((
ut16_t
)0x0001

	)

4311 
	#TIM_CCMR1_CC1S_1
 ((
ut16_t
)0x0002

	)

4313 
	#TIM_CCMR1_OC1FE
 ((
ut16_t
)0x0004

	)

4314 
	#TIM_CCMR1_OC1PE
 ((
ut16_t
)0x0008

	)

4316 
	#TIM_CCMR1_OC1M
 ((
ut16_t
)0x0070

	)

4317 
	#TIM_CCMR1_OC1M_0
 ((
ut16_t
)0x0010

	)

4318 
	#TIM_CCMR1_OC1M_1
 ((
ut16_t
)0x0020

	)

4319 
	#TIM_CCMR1_OC1M_2
 ((
ut16_t
)0x0040

	)

4321 
	#TIM_CCMR1_OC1CE
 ((
ut16_t
)0x0080

	)

4323 
	#TIM_CCMR1_CC2S
 ((
ut16_t
)0x0300

	)

4324 
	#TIM_CCMR1_CC2S_0
 ((
ut16_t
)0x0100

	)

4325 
	#TIM_CCMR1_CC2S_1
 ((
ut16_t
)0x0200

	)

4327 
	#TIM_CCMR1_OC2FE
 ((
ut16_t
)0x0400

	)

4328 
	#TIM_CCMR1_OC2PE
 ((
ut16_t
)0x0800

	)

4330 
	#TIM_CCMR1_OC2M
 ((
ut16_t
)0x7000

	)

4331 
	#TIM_CCMR1_OC2M_0
 ((
ut16_t
)0x1000

	)

4332 
	#TIM_CCMR1_OC2M_1
 ((
ut16_t
)0x2000

	)

4333 
	#TIM_CCMR1_OC2M_2
 ((
ut16_t
)0x4000

	)

4335 
	#TIM_CCMR1_OC2CE
 ((
ut16_t
)0x8000

	)

4339 
	#TIM_CCMR1_IC1PSC
 ((
ut16_t
)0x000C

	)

4340 
	#TIM_CCMR1_IC1PSC_0
 ((
ut16_t
)0x0004

	)

4341 
	#TIM_CCMR1_IC1PSC_1
 ((
ut16_t
)0x0008

	)

4343 
	#TIM_CCMR1_IC1F
 ((
ut16_t
)0x00F0

	)

4344 
	#TIM_CCMR1_IC1F_0
 ((
ut16_t
)0x0010

	)

4345 
	#TIM_CCMR1_IC1F_1
 ((
ut16_t
)0x0020

	)

4346 
	#TIM_CCMR1_IC1F_2
 ((
ut16_t
)0x0040

	)

4347 
	#TIM_CCMR1_IC1F_3
 ((
ut16_t
)0x0080

	)

4349 
	#TIM_CCMR1_IC2PSC
 ((
ut16_t
)0x0C00

	)

4350 
	#TIM_CCMR1_IC2PSC_0
 ((
ut16_t
)0x0400

	)

4351 
	#TIM_CCMR1_IC2PSC_1
 ((
ut16_t
)0x0800

	)

4353 
	#TIM_CCMR1_IC2F
 ((
ut16_t
)0xF000

	)

4354 
	#TIM_CCMR1_IC2F_0
 ((
ut16_t
)0x1000

	)

4355 
	#TIM_CCMR1_IC2F_1
 ((
ut16_t
)0x2000

	)

4356 
	#TIM_CCMR1_IC2F_2
 ((
ut16_t
)0x4000

	)

4357 
	#TIM_CCMR1_IC2F_3
 ((
ut16_t
)0x8000

	)

4360 
	#TIM_CCMR2_CC3S
 ((
ut16_t
)0x0003

	)

4361 
	#TIM_CCMR2_CC3S_0
 ((
ut16_t
)0x0001

	)

4362 
	#TIM_CCMR2_CC3S_1
 ((
ut16_t
)0x0002

	)

4364 
	#TIM_CCMR2_OC3FE
 ((
ut16_t
)0x0004

	)

4365 
	#TIM_CCMR2_OC3PE
 ((
ut16_t
)0x0008

	)

4367 
	#TIM_CCMR2_OC3M
 ((
ut16_t
)0x0070

	)

4368 
	#TIM_CCMR2_OC3M_0
 ((
ut16_t
)0x0010

	)

4369 
	#TIM_CCMR2_OC3M_1
 ((
ut16_t
)0x0020

	)

4370 
	#TIM_CCMR2_OC3M_2
 ((
ut16_t
)0x0040

	)

4372 
	#TIM_CCMR2_OC3CE
 ((
ut16_t
)0x0080

	)

4374 
	#TIM_CCMR2_CC4S
 ((
ut16_t
)0x0300

	)

4375 
	#TIM_CCMR2_CC4S_0
 ((
ut16_t
)0x0100

	)

4376 
	#TIM_CCMR2_CC4S_1
 ((
ut16_t
)0x0200

	)

4378 
	#TIM_CCMR2_OC4FE
 ((
ut16_t
)0x0400

	)

4379 
	#TIM_CCMR2_OC4PE
 ((
ut16_t
)0x0800

	)

4381 
	#TIM_CCMR2_OC4M
 ((
ut16_t
)0x7000

	)

4382 
	#TIM_CCMR2_OC4M_0
 ((
ut16_t
)0x1000

	)

4383 
	#TIM_CCMR2_OC4M_1
 ((
ut16_t
)0x2000

	)

4384 
	#TIM_CCMR2_OC4M_2
 ((
ut16_t
)0x4000

	)

4386 
	#TIM_CCMR2_OC4CE
 ((
ut16_t
)0x8000

	)

4390 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x000C

	)

4391 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x0004

	)

4392 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x0008

	)

4394 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x00F0

	)

4395 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x0010

	)

4396 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x0020

	)

4397 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x0040

	)

4398 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x0080

	)

4400 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x0C00

	)

4401 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x0400

	)

4402 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x0800

	)

4404 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0xF000

	)

4405 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x1000

	)

4406 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x2000

	)

4407 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x4000

	)

4408 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x8000

	)

4411 
	#TIM_CCER_CC1E
 ((
ut16_t
)0x0001

	)

4412 
	#TIM_CCER_CC1P
 ((
ut16_t
)0x0002

	)

4413 
	#TIM_CCER_CC1NE
 ((
ut16_t
)0x0004

	)

4414 
	#TIM_CCER_CC1NP
 ((
ut16_t
)0x0008

	)

4415 
	#TIM_CCER_CC2E
 ((
ut16_t
)0x0010

	)

4416 
	#TIM_CCER_CC2P
 ((
ut16_t
)0x0020

	)

4417 
	#TIM_CCER_CC2NE
 ((
ut16_t
)0x0040

	)

4418 
	#TIM_CCER_CC2NP
 ((
ut16_t
)0x0080

	)

4419 
	#TIM_CCER_CC3E
 ((
ut16_t
)0x0100

	)

4420 
	#TIM_CCER_CC3P
 ((
ut16_t
)0x0200

	)

4421 
	#TIM_CCER_CC3NE
 ((
ut16_t
)0x0400

	)

4422 
	#TIM_CCER_CC3NP
 ((
ut16_t
)0x0800

	)

4423 
	#TIM_CCER_CC4E
 ((
ut16_t
)0x1000

	)

4424 
	#TIM_CCER_CC4P
 ((
ut16_t
)0x2000

	)

4425 
	#TIM_CCER_CC4NP
 ((
ut16_t
)0x8000

	)

4428 
	#TIM_CNT_CNT
 ((
ut16_t
)0xFFFF

	)

4431 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

4434 
	#TIM_ARR_ARR
 ((
ut16_t
)0xFFFF

	)

4437 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

4440 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

4443 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

4446 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

4449 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

4452 
	#TIM_BDTR_DTG
 ((
ut16_t
)0x00FF

	)

4453 
	#TIM_BDTR_DTG_0
 ((
ut16_t
)0x0001

	)

4454 
	#TIM_BDTR_DTG_1
 ((
ut16_t
)0x0002

	)

4455 
	#TIM_BDTR_DTG_2
 ((
ut16_t
)0x0004

	)

4456 
	#TIM_BDTR_DTG_3
 ((
ut16_t
)0x0008

	)

4457 
	#TIM_BDTR_DTG_4
 ((
ut16_t
)0x0010

	)

4458 
	#TIM_BDTR_DTG_5
 ((
ut16_t
)0x0020

	)

4459 
	#TIM_BDTR_DTG_6
 ((
ut16_t
)0x0040

	)

4460 
	#TIM_BDTR_DTG_7
 ((
ut16_t
)0x0080

	)

4462 
	#TIM_BDTR_LOCK
 ((
ut16_t
)0x0300

	)

4463 
	#TIM_BDTR_LOCK_0
 ((
ut16_t
)0x0100

	)

4464 
	#TIM_BDTR_LOCK_1
 ((
ut16_t
)0x0200

	)

4466 
	#TIM_BDTR_OSSI
 ((
ut16_t
)0x0400

	)

4467 
	#TIM_BDTR_OSSR
 ((
ut16_t
)0x0800

	)

4468 
	#TIM_BDTR_BKE
 ((
ut16_t
)0x1000

	)

4469 
	#TIM_BDTR_BKP
 ((
ut16_t
)0x2000

	)

4470 
	#TIM_BDTR_AOE
 ((
ut16_t
)0x4000

	)

4471 
	#TIM_BDTR_MOE
 ((
ut16_t
)0x8000

	)

4474 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

4475 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

4476 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

4477 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

4478 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

4479 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

4481 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

4482 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

4483 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

4484 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

4485 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

4486 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

4489 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

4498 
	#RTC_CRH_SECIE
 ((
ut8_t
)0x01

	)

4499 
	#RTC_CRH_ALRIE
 ((
ut8_t
)0x02

	)

4500 
	#RTC_CRH_OWIE
 ((
ut8_t
)0x04

	)

4503 
	#RTC_CRL_SECF
 ((
ut8_t
)0x01

	)

4504 
	#RTC_CRL_ALRF
 ((
ut8_t
)0x02

	)

4505 
	#RTC_CRL_OWF
 ((
ut8_t
)0x04

	)

4506 
	#RTC_CRL_RSF
 ((
ut8_t
)0x08

	)

4507 
	#RTC_CRL_CNF
 ((
ut8_t
)0x10

	)

4508 
	#RTC_CRL_RTOFF
 ((
ut8_t
)0x20

	)

4511 
	#RTC_PRLH_PRL
 ((
ut16_t
)0x000F

	)

4514 
	#RTC_PRLL_PRL
 ((
ut16_t
)0xFFFF

	)

4517 
	#RTC_DIVH_RTC_DIV
 ((
ut16_t
)0x000F

	)

4520 
	#RTC_DIVL_RTC_DIV
 ((
ut16_t
)0xFFFF

	)

4523 
	#RTC_CNTH_RTC_CNT
 ((
ut16_t
)0xFFFF

	)

4526 
	#RTC_CNTL_RTC_CNT
 ((
ut16_t
)0xFFFF

	)

4529 
	#RTC_ALRH_RTC_ALR
 ((
ut16_t
)0xFFFF

	)

4532 
	#RTC_ALRL_RTC_ALR
 ((
ut16_t
)0xFFFF

	)

4541 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

4544 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

4545 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

4546 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

4547 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

4550 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

4553 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

4554 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

4563 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

4564 
	#WWDG_CR_T0
 ((
ut8_t
)0x01

	)

4565 
	#WWDG_CR_T1
 ((
ut8_t
)0x02

	)

4566 
	#WWDG_CR_T2
 ((
ut8_t
)0x04

	)

4567 
	#WWDG_CR_T3
 ((
ut8_t
)0x08

	)

4568 
	#WWDG_CR_T4
 ((
ut8_t
)0x10

	)

4569 
	#WWDG_CR_T5
 ((
ut8_t
)0x20

	)

4570 
	#WWDG_CR_T6
 ((
ut8_t
)0x40

	)

4572 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

4575 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

4576 
	#WWDG_CFR_W0
 ((
ut16_t
)0x0001

	)

4577 
	#WWDG_CFR_W1
 ((
ut16_t
)0x0002

	)

4578 
	#WWDG_CFR_W2
 ((
ut16_t
)0x0004

	)

4579 
	#WWDG_CFR_W3
 ((
ut16_t
)0x0008

	)

4580 
	#WWDG_CFR_W4
 ((
ut16_t
)0x0010

	)

4581 
	#WWDG_CFR_W5
 ((
ut16_t
)0x0020

	)

4582 
	#WWDG_CFR_W6
 ((
ut16_t
)0x0040

	)

4584 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

4585 
	#WWDG_CFR_WDGTB0
 ((
ut16_t
)0x0080

	)

4586 
	#WWDG_CFR_WDGTB1
 ((
ut16_t
)0x0100

	)

4588 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

4591 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

4600 
	#FSMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

4601 
	#FSMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

4603 
	#FSMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

4604 
	#FSMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

4605 
	#FSMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

4607 
	#FSMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

4608 
	#FSMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

4609 
	#FSMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

4611 
	#FSMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

4612 
	#FSMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

4613 
	#FSMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

4614 
	#FSMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4615 
	#FSMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

4616 
	#FSMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

4617 
	#FSMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

4618 
	#FSMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

4619 
	#FSMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4620 
	#FSMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4623 
	#FSMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

4624 
	#FSMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

4626 
	#FSMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

4627 
	#FSMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

4628 
	#FSMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

4630 
	#FSMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

4631 
	#FSMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

4632 
	#FSMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

4634 
	#FSMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

4635 
	#FSMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

4636 
	#FSMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

4637 
	#FSMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4638 
	#FSMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

4639 
	#FSMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

4640 
	#FSMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

4641 
	#FSMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

4642 
	#FSMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4643 
	#FSMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4646 
	#FSMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

4647 
	#FSMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

4649 
	#FSMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

4650 
	#FSMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

4651 
	#FSMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

4653 
	#FSMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

4654 
	#FSMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

4655 
	#FSMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

4657 
	#FSMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

4658 
	#FSMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

4659 
	#FSMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

4660 
	#FSMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4661 
	#FSMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

4662 
	#FSMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

4663 
	#FSMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

4664 
	#FSMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

4665 
	#FSMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4666 
	#FSMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4669 
	#FSMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

4670 
	#FSMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

4672 
	#FSMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

4673 
	#FSMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

4674 
	#FSMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

4676 
	#FSMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

4677 
	#FSMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

4678 
	#FSMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

4680 
	#FSMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

4681 
	#FSMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

4682 
	#FSMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

4683 
	#FSMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4684 
	#FSMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

4685 
	#FSMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

4686 
	#FSMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

4687 
	#FSMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

4688 
	#FSMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4689 
	#FSMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4692 
	#FSMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4693 
	#FSMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4694 
	#FSMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4695 
	#FSMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4696 
	#FSMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4698 
	#FSMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4699 
	#FSMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4700 
	#FSMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4701 
	#FSMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4702 
	#FSMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4704 
	#FSMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4705 
	#FSMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4706 
	#FSMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4707 
	#FSMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4708 
	#FSMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4709 
	#FSMC_BTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

4710 
	#FSMC_BTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

4711 
	#FSMC_BTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

4712 
	#FSMC_BTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

4714 
	#FSMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4715 
	#FSMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4716 
	#FSMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4717 
	#FSMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4718 
	#FSMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4720 
	#FSMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4721 
	#FSMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4722 
	#FSMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4723 
	#FSMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4724 
	#FSMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4726 
	#FSMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4727 
	#FSMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4728 
	#FSMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4729 
	#FSMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4730 
	#FSMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4732 
	#FSMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4733 
	#FSMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4734 
	#FSMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4737 
	#FSMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4738 
	#FSMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4739 
	#FSMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4740 
	#FSMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4741 
	#FSMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4743 
	#FSMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4744 
	#FSMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4745 
	#FSMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4746 
	#FSMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4747 
	#FSMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4749 
	#FSMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4750 
	#FSMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4751 
	#FSMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4752 
	#FSMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4753 
	#FSMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4754 
	#FSMC_BTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

4755 
	#FSMC_BTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

4756 
	#FSMC_BTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

4757 
	#FSMC_BTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

4759 
	#FSMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4760 
	#FSMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4761 
	#FSMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4762 
	#FSMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4763 
	#FSMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4765 
	#FSMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4766 
	#FSMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4767 
	#FSMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4768 
	#FSMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4769 
	#FSMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4771 
	#FSMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4772 
	#FSMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4773 
	#FSMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4774 
	#FSMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4775 
	#FSMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4777 
	#FSMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4778 
	#FSMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4779 
	#FSMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4782 
	#FSMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4783 
	#FSMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4784 
	#FSMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4785 
	#FSMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4786 
	#FSMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4788 
	#FSMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4789 
	#FSMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4790 
	#FSMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4791 
	#FSMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4792 
	#FSMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4794 
	#FSMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4795 
	#FSMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4796 
	#FSMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4797 
	#FSMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4798 
	#FSMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4799 
	#FSMC_BTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

4800 
	#FSMC_BTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

4801 
	#FSMC_BTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

4802 
	#FSMC_BTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

4804 
	#FSMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4805 
	#FSMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4806 
	#FSMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4807 
	#FSMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4808 
	#FSMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4810 
	#FSMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4811 
	#FSMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4812 
	#FSMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4813 
	#FSMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4814 
	#FSMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4816 
	#FSMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

4817 
	#FSMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4818 
	#FSMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4819 
	#FSMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4820 
	#FSMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4822 
	#FSMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4823 
	#FSMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4824 
	#FSMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4827 
	#FSMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4828 
	#FSMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4829 
	#FSMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4830 
	#FSMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4831 
	#FSMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4833 
	#FSMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4834 
	#FSMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4835 
	#FSMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4836 
	#FSMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4837 
	#FSMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4839 
	#FSMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

4840 
	#FSMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

4841 
	#FSMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

4842 
	#FSMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

4843 
	#FSMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

4844 
	#FSMC_BTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

4845 
	#FSMC_BTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

4846 
	#FSMC_BTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

4847 
	#FSMC_BTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

4849 
	#FSMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4850 
	#FSMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4851 
	#FSMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4852 
	#FSMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4853 
	#FSMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4855 
	#FSMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4856 
	#FSMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4857 
	#FSMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4858 
	#FSMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4859 
	#FSMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4861 
	#FSMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

4862 
	#FSMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4863 
	#FSMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4864 
	#FSMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4865 
	#FSMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4867 
	#FSMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

4868 
	#FSMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4869 
	#FSMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4872 
	#FSMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4873 
	#FSMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4874 
	#FSMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4875 
	#FSMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4876 
	#FSMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4878 
	#FSMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4879 
	#FSMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4880 
	#FSMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4881 
	#FSMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4882 
	#FSMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4884 
	#FSMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4885 
	#FSMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4886 
	#FSMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4887 
	#FSMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4888 
	#FSMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4889 
	#FSMC_BWTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

4890 
	#FSMC_BWTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

4891 
	#FSMC_BWTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

4892 
	#FSMC_BWTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

4894 
	#FSMC_BWTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4895 
	#FSMC_BWTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4896 
	#FSMC_BWTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4897 
	#FSMC_BWTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4898 
	#FSMC_BWTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4900 
	#FSMC_BWTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4901 
	#FSMC_BWTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4902 
	#FSMC_BWTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4903 
	#FSMC_BWTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4904 
	#FSMC_BWTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4906 
	#FSMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4907 
	#FSMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4908 
	#FSMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4911 
	#FSMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4912 
	#FSMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4913 
	#FSMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4914 
	#FSMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4915 
	#FSMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4917 
	#FSMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4918 
	#FSMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4919 
	#FSMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4920 
	#FSMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4921 
	#FSMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4923 
	#FSMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4924 
	#FSMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4925 
	#FSMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4926 
	#FSMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4927 
	#FSMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4928 
	#FSMC_BWTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

4929 
	#FSMC_BWTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

4930 
	#FSMC_BWTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

4931 
	#FSMC_BWTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

4933 
	#FSMC_BWTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4934 
	#FSMC_BWTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4935 
	#FSMC_BWTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4936 
	#FSMC_BWTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4937 
	#FSMC_BWTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4939 
	#FSMC_BWTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4940 
	#FSMC_BWTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4941 
	#FSMC_BWTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4942 
	#FSMC_BWTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4943 
	#FSMC_BWTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4945 
	#FSMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4946 
	#FSMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4947 
	#FSMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4950 
	#FSMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4951 
	#FSMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4952 
	#FSMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4953 
	#FSMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4954 
	#FSMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4956 
	#FSMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4957 
	#FSMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4958 
	#FSMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4959 
	#FSMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4960 
	#FSMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4962 
	#FSMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4963 
	#FSMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4964 
	#FSMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4965 
	#FSMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4966 
	#FSMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4967 
	#FSMC_BWTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

4968 
	#FSMC_BWTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

4969 
	#FSMC_BWTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

4970 
	#FSMC_BWTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

4972 
	#FSMC_BWTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4973 
	#FSMC_BWTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4974 
	#FSMC_BWTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4975 
	#FSMC_BWTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4976 
	#FSMC_BWTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4978 
	#FSMC_BWTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

4979 
	#FSMC_BWTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4980 
	#FSMC_BWTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4981 
	#FSMC_BWTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4982 
	#FSMC_BWTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4984 
	#FSMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4985 
	#FSMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4986 
	#FSMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4989 
	#FSMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4990 
	#FSMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4991 
	#FSMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4992 
	#FSMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4993 
	#FSMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4995 
	#FSMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4996 
	#FSMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4997 
	#FSMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4998 
	#FSMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4999 
	#FSMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5001 
	#FSMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5002 
	#FSMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5003 
	#FSMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5004 
	#FSMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5005 
	#FSMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5006 
	#FSMC_BWTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

5007 
	#FSMC_BWTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

5008 
	#FSMC_BWTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

5009 
	#FSMC_BWTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

5011 
	#FSMC_BWTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5012 
	#FSMC_BWTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5013 
	#FSMC_BWTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5014 
	#FSMC_BWTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5015 
	#FSMC_BWTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5017 
	#FSMC_BWTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5018 
	#FSMC_BWTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5019 
	#FSMC_BWTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5020 
	#FSMC_BWTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5021 
	#FSMC_BWTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5023 
	#FSMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5024 
	#FSMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5025 
	#FSMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5028 
	#FSMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

5029 
	#FSMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

5030 
	#FSMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

5032 
	#FSMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

5033 
	#FSMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

5034 
	#FSMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

5036 
	#FSMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

5038 
	#FSMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

5039 
	#FSMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

5040 
	#FSMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

5041 
	#FSMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

5042 
	#FSMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

5044 
	#FSMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

5045 
	#FSMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

5046 
	#FSMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

5047 
	#FSMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

5048 
	#FSMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

5050 
	#FSMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

5051 
	#FSMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5052 
	#FSMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5053 
	#FSMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5056 
	#FSMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

5057 
	#FSMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

5058 
	#FSMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

5060 
	#FSMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

5061 
	#FSMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

5062 
	#FSMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

5064 
	#FSMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

5066 
	#FSMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

5067 
	#FSMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

5068 
	#FSMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

5069 
	#FSMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

5070 
	#FSMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

5072 
	#FSMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

5073 
	#FSMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

5074 
	#FSMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

5075 
	#FSMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

5076 
	#FSMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

5078 
	#FSMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

5079 
	#FSMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5080 
	#FSMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5081 
	#FSMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5084 
	#FSMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

5085 
	#FSMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

5086 
	#FSMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

5088 
	#FSMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

5089 
	#FSMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

5090 
	#FSMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

5092 
	#FSMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

5094 
	#FSMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

5095 
	#FSMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

5096 
	#FSMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

5097 
	#FSMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

5098 
	#FSMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

5100 
	#FSMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

5101 
	#FSMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

5102 
	#FSMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

5103 
	#FSMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

5104 
	#FSMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

5106 
	#FSMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

5107 
	#FSMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5108 
	#FSMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5109 
	#FSMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5112 
	#FSMC_SR2_IRS
 ((
ut8_t
)0x01

	)

5113 
	#FSMC_SR2_ILS
 ((
ut8_t
)0x02

	)

5114 
	#FSMC_SR2_IFS
 ((
ut8_t
)0x04

	)

5115 
	#FSMC_SR2_IREN
 ((
ut8_t
)0x08

	)

5116 
	#FSMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

5117 
	#FSMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

5118 
	#FSMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

5121 
	#FSMC_SR3_IRS
 ((
ut8_t
)0x01

	)

5122 
	#FSMC_SR3_ILS
 ((
ut8_t
)0x02

	)

5123 
	#FSMC_SR3_IFS
 ((
ut8_t
)0x04

	)

5124 
	#FSMC_SR3_IREN
 ((
ut8_t
)0x08

	)

5125 
	#FSMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

5126 
	#FSMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

5127 
	#FSMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

5130 
	#FSMC_SR4_IRS
 ((
ut8_t
)0x01

	)

5131 
	#FSMC_SR4_ILS
 ((
ut8_t
)0x02

	)

5132 
	#FSMC_SR4_IFS
 ((
ut8_t
)0x04

	)

5133 
	#FSMC_SR4_IREN
 ((
ut8_t
)0x08

	)

5134 
	#FSMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

5135 
	#FSMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

5136 
	#FSMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

5139 
	#FSMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

5140 
	#FSMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

5141 
	#FSMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

5142 
	#FSMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

5143 
	#FSMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

5144 
	#FSMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

5145 
	#FSMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

5146 
	#FSMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

5147 
	#FSMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

5149 
	#FSMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

5150 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

5151 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

5152 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

5153 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

5154 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

5155 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

5156 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

5157 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

5159 
	#FSMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

5160 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

5161 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

5162 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

5163 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

5164 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

5165 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

5166 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

5167 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

5169 
	#FSMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

5170 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

5171 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

5172 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

5173 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

5174 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

5175 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

5176 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

5177 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

5180 
	#FSMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

5181 
	#FSMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

5182 
	#FSMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

5183 
	#FSMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

5184 
	#FSMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

5185 
	#FSMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

5186 
	#FSMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

5187 
	#FSMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

5188 
	#FSMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

5190 
	#FSMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

5191 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

5192 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

5193 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

5194 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

5195 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

5196 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

5197 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

5198 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

5200 
	#FSMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

5201 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

5202 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

5203 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

5204 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

5205 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

5206 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

5207 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

5208 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

5210 
	#FSMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

5211 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

5212 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

5213 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

5214 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

5215 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

5216 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

5217 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

5218 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

5221 
	#FSMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

5222 
	#FSMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

5223 
	#FSMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

5224 
	#FSMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

5225 
	#FSMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

5226 
	#FSMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

5227 
	#FSMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

5228 
	#FSMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

5229 
	#FSMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

5231 
	#FSMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

5232 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

5233 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

5234 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

5235 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

5236 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

5237 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

5238 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

5239 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

5241 
	#FSMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

5242 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

5243 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

5244 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

5245 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

5246 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

5247 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

5248 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

5249 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

5251 
	#FSMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

5252 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

5253 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

5254 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

5255 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

5256 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

5257 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

5258 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

5259 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

5262 
	#FSMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

5263 
	#FSMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

5264 
	#FSMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

5265 
	#FSMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

5266 
	#FSMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

5267 
	#FSMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

5268 
	#FSMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

5269 
	#FSMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

5270 
	#FSMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

5272 
	#FSMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

5273 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

5274 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

5275 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

5276 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

5277 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

5278 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

5279 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

5280 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

5282 
	#FSMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

5283 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

5284 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

5285 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

5286 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

5287 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

5288 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

5289 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

5290 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

5292 
	#FSMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

5293 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

5294 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

5295 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

5296 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

5297 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

5298 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

5299 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

5300 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

5303 
	#FSMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

5304 
	#FSMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

5305 
	#FSMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

5306 
	#FSMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

5307 
	#FSMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

5308 
	#FSMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

5309 
	#FSMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

5310 
	#FSMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

5311 
	#FSMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

5313 
	#FSMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

5314 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

5315 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

5316 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

5317 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

5318 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

5319 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

5320 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

5321 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

5323 
	#FSMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

5324 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

5325 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

5326 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

5327 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

5328 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

5329 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

5330 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

5331 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

5333 
	#FSMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

5334 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

5335 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

5336 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

5337 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

5338 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

5339 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

5340 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

5341 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

5344 
	#FSMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

5345 
	#FSMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

5346 
	#FSMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

5347 
	#FSMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

5348 
	#FSMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

5349 
	#FSMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

5350 
	#FSMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

5351 
	#FSMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

5352 
	#FSMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

5354 
	#FSMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

5355 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

5356 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

5357 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

5358 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

5359 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

5360 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

5361 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

5362 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

5364 
	#FSMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

5365 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

5366 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

5367 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

5368 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

5369 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

5370 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

5371 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

5372 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

5374 
	#FSMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

5375 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

5376 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

5377 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

5378 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

5379 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

5380 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

5381 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

5382 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

5385 
	#FSMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

5386 
	#FSMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

5387 
	#FSMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

5388 
	#FSMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

5389 
	#FSMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

5390 
	#FSMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

5391 
	#FSMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

5392 
	#FSMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

5393 
	#FSMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

5395 
	#FSMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

5396 
	#FSMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

5397 
	#FSMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

5398 
	#FSMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

5399 
	#FSMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

5400 
	#FSMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

5401 
	#FSMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

5402 
	#FSMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

5403 
	#FSMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

5405 
	#FSMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

5406 
	#FSMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

5407 
	#FSMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

5408 
	#FSMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

5409 
	#FSMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

5410 
	#FSMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

5411 
	#FSMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

5412 
	#FSMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

5413 
	#FSMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

5415 
	#FSMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

5416 
	#FSMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

5417 
	#FSMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

5418 
	#FSMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

5419 
	#FSMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

5420 
	#FSMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

5421 
	#FSMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

5422 
	#FSMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

5423 
	#FSMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

5426 
	#FSMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

5429 
	#FSMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

5438 
	#SDIO_POWER_PWRCTRL
 ((
ut8_t
)0x03

	)

5439 
	#SDIO_POWER_PWRCTRL_0
 ((
ut8_t
)0x01

	)

5440 
	#SDIO_POWER_PWRCTRL_1
 ((
ut8_t
)0x02

	)

5443 
	#SDIO_CLKCR_CLKDIV
 ((
ut16_t
)0x00FF

	)

5444 
	#SDIO_CLKCR_CLKEN
 ((
ut16_t
)0x0100

	)

5445 
	#SDIO_CLKCR_PWRSAV
 ((
ut16_t
)0x0200

	)

5446 
	#SDIO_CLKCR_BYPASS
 ((
ut16_t
)0x0400

	)

5448 
	#SDIO_CLKCR_WIDBUS
 ((
ut16_t
)0x1800

	)

5449 
	#SDIO_CLKCR_WIDBUS_0
 ((
ut16_t
)0x0800

	)

5450 
	#SDIO_CLKCR_WIDBUS_1
 ((
ut16_t
)0x1000

	)

5452 
	#SDIO_CLKCR_NEGEDGE
 ((
ut16_t
)0x2000

	)

5453 
	#SDIO_CLKCR_HWFC_EN
 ((
ut16_t
)0x4000

	)

5456 
	#SDIO_ARG_CMDARG
 ((
ut32_t
)0xFFFFFFFF

	)

5459 
	#SDIO_CMD_CMDINDEX
 ((
ut16_t
)0x003F

	)

5461 
	#SDIO_CMD_WAITRESP
 ((
ut16_t
)0x00C0

	)

5462 
	#SDIO_CMD_WAITRESP_0
 ((
ut16_t
)0x0040

	)

5463 
	#SDIO_CMD_WAITRESP_1
 ((
ut16_t
)0x0080

	)

5465 
	#SDIO_CMD_WAITINT
 ((
ut16_t
)0x0100

	)

5466 
	#SDIO_CMD_WAITPEND
 ((
ut16_t
)0x0200

	)

5467 
	#SDIO_CMD_CPSMEN
 ((
ut16_t
)0x0400

	)

5468 
	#SDIO_CMD_SDIOSUSPEND
 ((
ut16_t
)0x0800

	)

5469 
	#SDIO_CMD_ENCMDCOMPL
 ((
ut16_t
)0x1000

	)

5470 
	#SDIO_CMD_NIEN
 ((
ut16_t
)0x2000

	)

5471 
	#SDIO_CMD_CEATACMD
 ((
ut16_t
)0x4000

	)

5474 
	#SDIO_RESPCMD_RESPCMD
 ((
ut8_t
)0x3F

	)

5477 
	#SDIO_RESP0_CARDSTATUS0
 ((
ut32_t
)0xFFFFFFFF

	)

5480 
	#SDIO_RESP1_CARDSTATUS1
 ((
ut32_t
)0xFFFFFFFF

	)

5483 
	#SDIO_RESP2_CARDSTATUS2
 ((
ut32_t
)0xFFFFFFFF

	)

5486 
	#SDIO_RESP3_CARDSTATUS3
 ((
ut32_t
)0xFFFFFFFF

	)

5489 
	#SDIO_RESP4_CARDSTATUS4
 ((
ut32_t
)0xFFFFFFFF

	)

5492 
	#SDIO_DTIMER_DATATIME
 ((
ut32_t
)0xFFFFFFFF

	)

5495 
	#SDIO_DLEN_DATALENGTH
 ((
ut32_t
)0x01FFFFFF

	)

5498 
	#SDIO_DCTRL_DTEN
 ((
ut16_t
)0x0001

	)

5499 
	#SDIO_DCTRL_DTDIR
 ((
ut16_t
)0x0002

	)

5500 
	#SDIO_DCTRL_DTMODE
 ((
ut16_t
)0x0004

	)

5501 
	#SDIO_DCTRL_DMAEN
 ((
ut16_t
)0x0008

	)

5503 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ut16_t
)0x00F0

	)

5504 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ut16_t
)0x0010

	)

5505 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ut16_t
)0x0020

	)

5506 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ut16_t
)0x0040

	)

5507 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ut16_t
)0x0080

	)

5509 
	#SDIO_DCTRL_RWSTART
 ((
ut16_t
)0x0100

	)

5510 
	#SDIO_DCTRL_RWSTOP
 ((
ut16_t
)0x0200

	)

5511 
	#SDIO_DCTRL_RWMOD
 ((
ut16_t
)0x0400

	)

5512 
	#SDIO_DCTRL_SDIOEN
 ((
ut16_t
)0x0800

	)

5515 
	#SDIO_DCOUNT_DATACOUNT
 ((
ut32_t
)0x01FFFFFF

	)

5518 
	#SDIO_STA_CCRCFAIL
 ((
ut32_t
)0x00000001

	)

5519 
	#SDIO_STA_DCRCFAIL
 ((
ut32_t
)0x00000002

	)

5520 
	#SDIO_STA_CTIMEOUT
 ((
ut32_t
)0x00000004

	)

5521 
	#SDIO_STA_DTIMEOUT
 ((
ut32_t
)0x00000008

	)

5522 
	#SDIO_STA_TXUNDERR
 ((
ut32_t
)0x00000010

	)

5523 
	#SDIO_STA_RXOVERR
 ((
ut32_t
)0x00000020

	)

5524 
	#SDIO_STA_CMDREND
 ((
ut32_t
)0x00000040

	)

5525 
	#SDIO_STA_CMDSENT
 ((
ut32_t
)0x00000080

	)

5526 
	#SDIO_STA_DATAEND
 ((
ut32_t
)0x00000100

	)

5527 
	#SDIO_STA_STBITERR
 ((
ut32_t
)0x00000200

	)

5528 
	#SDIO_STA_DBCKEND
 ((
ut32_t
)0x00000400

	)

5529 
	#SDIO_STA_CMDACT
 ((
ut32_t
)0x00000800

	)

5530 
	#SDIO_STA_TXACT
 ((
ut32_t
)0x00001000

	)

5531 
	#SDIO_STA_RXACT
 ((
ut32_t
)0x00002000

	)

5532 
	#SDIO_STA_TXFIFOHE
 ((
ut32_t
)0x00004000

	)

5533 
	#SDIO_STA_RXFIFOHF
 ((
ut32_t
)0x00008000

	)

5534 
	#SDIO_STA_TXFIFOF
 ((
ut32_t
)0x00010000

	)

5535 
	#SDIO_STA_RXFIFOF
 ((
ut32_t
)0x00020000

	)

5536 
	#SDIO_STA_TXFIFOE
 ((
ut32_t
)0x00040000

	)

5537 
	#SDIO_STA_RXFIFOE
 ((
ut32_t
)0x00080000

	)

5538 
	#SDIO_STA_TXDAVL
 ((
ut32_t
)0x00100000

	)

5539 
	#SDIO_STA_RXDAVL
 ((
ut32_t
)0x00200000

	)

5540 
	#SDIO_STA_SDIOIT
 ((
ut32_t
)0x00400000

	)

5541 
	#SDIO_STA_CEATAEND
 ((
ut32_t
)0x00800000

	)

5544 
	#SDIO_ICR_CCRCFAILC
 ((
ut32_t
)0x00000001

	)

5545 
	#SDIO_ICR_DCRCFAILC
 ((
ut32_t
)0x00000002

	)

5546 
	#SDIO_ICR_CTIMEOUTC
 ((
ut32_t
)0x00000004

	)

5547 
	#SDIO_ICR_DTIMEOUTC
 ((
ut32_t
)0x00000008

	)

5548 
	#SDIO_ICR_TXUNDERRC
 ((
ut32_t
)0x00000010

	)

5549 
	#SDIO_ICR_RXOVERRC
 ((
ut32_t
)0x00000020

	)

5550 
	#SDIO_ICR_CMDRENDC
 ((
ut32_t
)0x00000040

	)

5551 
	#SDIO_ICR_CMDSENTC
 ((
ut32_t
)0x00000080

	)

5552 
	#SDIO_ICR_DATAENDC
 ((
ut32_t
)0x00000100

	)

5553 
	#SDIO_ICR_STBITERRC
 ((
ut32_t
)0x00000200

	)

5554 
	#SDIO_ICR_DBCKENDC
 ((
ut32_t
)0x00000400

	)

5555 
	#SDIO_ICR_SDIOITC
 ((
ut32_t
)0x00400000

	)

5556 
	#SDIO_ICR_CEATAENDC
 ((
ut32_t
)0x00800000

	)

5559 
	#SDIO_MASK_CCRCFAILIE
 ((
ut32_t
)0x00000001

	)

5560 
	#SDIO_MASK_DCRCFAILIE
 ((
ut32_t
)0x00000002

	)

5561 
	#SDIO_MASK_CTIMEOUTIE
 ((
ut32_t
)0x00000004

	)

5562 
	#SDIO_MASK_DTIMEOUTIE
 ((
ut32_t
)0x00000008

	)

5563 
	#SDIO_MASK_TXUNDERRIE
 ((
ut32_t
)0x00000010

	)

5564 
	#SDIO_MASK_RXOVERRIE
 ((
ut32_t
)0x00000020

	)

5565 
	#SDIO_MASK_CMDRENDIE
 ((
ut32_t
)0x00000040

	)

5566 
	#SDIO_MASK_CMDSENTIE
 ((
ut32_t
)0x00000080

	)

5567 
	#SDIO_MASK_DATAENDIE
 ((
ut32_t
)0x00000100

	)

5568 
	#SDIO_MASK_STBITERRIE
 ((
ut32_t
)0x00000200

	)

5569 
	#SDIO_MASK_DBCKENDIE
 ((
ut32_t
)0x00000400

	)

5570 
	#SDIO_MASK_CMDACTIE
 ((
ut32_t
)0x00000800

	)

5571 
	#SDIO_MASK_TXACTIE
 ((
ut32_t
)0x00001000

	)

5572 
	#SDIO_MASK_RXACTIE
 ((
ut32_t
)0x00002000

	)

5573 
	#SDIO_MASK_TXFIFOHEIE
 ((
ut32_t
)0x00004000

	)

5574 
	#SDIO_MASK_RXFIFOHFIE
 ((
ut32_t
)0x00008000

	)

5575 
	#SDIO_MASK_TXFIFOFIE
 ((
ut32_t
)0x00010000

	)

5576 
	#SDIO_MASK_RXFIFOFIE
 ((
ut32_t
)0x00020000

	)

5577 
	#SDIO_MASK_TXFIFOEIE
 ((
ut32_t
)0x00040000

	)

5578 
	#SDIO_MASK_RXFIFOEIE
 ((
ut32_t
)0x00080000

	)

5579 
	#SDIO_MASK_TXDAVLIE
 ((
ut32_t
)0x00100000

	)

5580 
	#SDIO_MASK_RXDAVLIE
 ((
ut32_t
)0x00200000

	)

5581 
	#SDIO_MASK_SDIOITIE
 ((
ut32_t
)0x00400000

	)

5582 
	#SDIO_MASK_CEATAENDIE
 ((
ut32_t
)0x00800000

	)

5585 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ut32_t
)0x00FFFFFF

	)

5588 
	#SDIO_FIFO_FIFODATA
 ((
ut32_t
)0xFFFFFFFF

	)

5598 
	#USB_EP0R_EA
 ((
ut16_t
)0x000F

	)

5600 
	#USB_EP0R_STAT_TX
 ((
ut16_t
)0x0030

	)

5601 
	#USB_EP0R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5602 
	#USB_EP0R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5604 
	#USB_EP0R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5605 
	#USB_EP0R_CTR_TX
 ((
ut16_t
)0x0080

	)

5606 
	#USB_EP0R_EP_KIND
 ((
ut16_t
)0x0100

	)

5608 
	#USB_EP0R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5609 
	#USB_EP0R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5610 
	#USB_EP0R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5612 
	#USB_EP0R_SETUP
 ((
ut16_t
)0x0800

	)

5614 
	#USB_EP0R_STAT_RX
 ((
ut16_t
)0x3000

	)

5615 
	#USB_EP0R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5616 
	#USB_EP0R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5618 
	#USB_EP0R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5619 
	#USB_EP0R_CTR_RX
 ((
ut16_t
)0x8000

	)

5622 
	#USB_EP1R_EA
 ((
ut16_t
)0x000F

	)

5624 
	#USB_EP1R_STAT_TX
 ((
ut16_t
)0x0030

	)

5625 
	#USB_EP1R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5626 
	#USB_EP1R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5628 
	#USB_EP1R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5629 
	#USB_EP1R_CTR_TX
 ((
ut16_t
)0x0080

	)

5630 
	#USB_EP1R_EP_KIND
 ((
ut16_t
)0x0100

	)

5632 
	#USB_EP1R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5633 
	#USB_EP1R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5634 
	#USB_EP1R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5636 
	#USB_EP1R_SETUP
 ((
ut16_t
)0x0800

	)

5638 
	#USB_EP1R_STAT_RX
 ((
ut16_t
)0x3000

	)

5639 
	#USB_EP1R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5640 
	#USB_EP1R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5642 
	#USB_EP1R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5643 
	#USB_EP1R_CTR_RX
 ((
ut16_t
)0x8000

	)

5646 
	#USB_EP2R_EA
 ((
ut16_t
)0x000F

	)

5648 
	#USB_EP2R_STAT_TX
 ((
ut16_t
)0x0030

	)

5649 
	#USB_EP2R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5650 
	#USB_EP2R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5652 
	#USB_EP2R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5653 
	#USB_EP2R_CTR_TX
 ((
ut16_t
)0x0080

	)

5654 
	#USB_EP2R_EP_KIND
 ((
ut16_t
)0x0100

	)

5656 
	#USB_EP2R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5657 
	#USB_EP2R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5658 
	#USB_EP2R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5660 
	#USB_EP2R_SETUP
 ((
ut16_t
)0x0800

	)

5662 
	#USB_EP2R_STAT_RX
 ((
ut16_t
)0x3000

	)

5663 
	#USB_EP2R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5664 
	#USB_EP2R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5666 
	#USB_EP2R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5667 
	#USB_EP2R_CTR_RX
 ((
ut16_t
)0x8000

	)

5670 
	#USB_EP3R_EA
 ((
ut16_t
)0x000F

	)

5672 
	#USB_EP3R_STAT_TX
 ((
ut16_t
)0x0030

	)

5673 
	#USB_EP3R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5674 
	#USB_EP3R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5676 
	#USB_EP3R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5677 
	#USB_EP3R_CTR_TX
 ((
ut16_t
)0x0080

	)

5678 
	#USB_EP3R_EP_KIND
 ((
ut16_t
)0x0100

	)

5680 
	#USB_EP3R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5681 
	#USB_EP3R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5682 
	#USB_EP3R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5684 
	#USB_EP3R_SETUP
 ((
ut16_t
)0x0800

	)

5686 
	#USB_EP3R_STAT_RX
 ((
ut16_t
)0x3000

	)

5687 
	#USB_EP3R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5688 
	#USB_EP3R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5690 
	#USB_EP3R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5691 
	#USB_EP3R_CTR_RX
 ((
ut16_t
)0x8000

	)

5694 
	#USB_EP4R_EA
 ((
ut16_t
)0x000F

	)

5696 
	#USB_EP4R_STAT_TX
 ((
ut16_t
)0x0030

	)

5697 
	#USB_EP4R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5698 
	#USB_EP4R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5700 
	#USB_EP4R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5701 
	#USB_EP4R_CTR_TX
 ((
ut16_t
)0x0080

	)

5702 
	#USB_EP4R_EP_KIND
 ((
ut16_t
)0x0100

	)

5704 
	#USB_EP4R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5705 
	#USB_EP4R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5706 
	#USB_EP4R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5708 
	#USB_EP4R_SETUP
 ((
ut16_t
)0x0800

	)

5710 
	#USB_EP4R_STAT_RX
 ((
ut16_t
)0x3000

	)

5711 
	#USB_EP4R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5712 
	#USB_EP4R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5714 
	#USB_EP4R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5715 
	#USB_EP4R_CTR_RX
 ((
ut16_t
)0x8000

	)

5718 
	#USB_EP5R_EA
 ((
ut16_t
)0x000F

	)

5720 
	#USB_EP5R_STAT_TX
 ((
ut16_t
)0x0030

	)

5721 
	#USB_EP5R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5722 
	#USB_EP5R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5724 
	#USB_EP5R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5725 
	#USB_EP5R_CTR_TX
 ((
ut16_t
)0x0080

	)

5726 
	#USB_EP5R_EP_KIND
 ((
ut16_t
)0x0100

	)

5728 
	#USB_EP5R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5729 
	#USB_EP5R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5730 
	#USB_EP5R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5732 
	#USB_EP5R_SETUP
 ((
ut16_t
)0x0800

	)

5734 
	#USB_EP5R_STAT_RX
 ((
ut16_t
)0x3000

	)

5735 
	#USB_EP5R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5736 
	#USB_EP5R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5738 
	#USB_EP5R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5739 
	#USB_EP5R_CTR_RX
 ((
ut16_t
)0x8000

	)

5742 
	#USB_EP6R_EA
 ((
ut16_t
)0x000F

	)

5744 
	#USB_EP6R_STAT_TX
 ((
ut16_t
)0x0030

	)

5745 
	#USB_EP6R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5746 
	#USB_EP6R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5748 
	#USB_EP6R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5749 
	#USB_EP6R_CTR_TX
 ((
ut16_t
)0x0080

	)

5750 
	#USB_EP6R_EP_KIND
 ((
ut16_t
)0x0100

	)

5752 
	#USB_EP6R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5753 
	#USB_EP6R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5754 
	#USB_EP6R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5756 
	#USB_EP6R_SETUP
 ((
ut16_t
)0x0800

	)

5758 
	#USB_EP6R_STAT_RX
 ((
ut16_t
)0x3000

	)

5759 
	#USB_EP6R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5760 
	#USB_EP6R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5762 
	#USB_EP6R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5763 
	#USB_EP6R_CTR_RX
 ((
ut16_t
)0x8000

	)

5766 
	#USB_EP7R_EA
 ((
ut16_t
)0x000F

	)

5768 
	#USB_EP7R_STAT_TX
 ((
ut16_t
)0x0030

	)

5769 
	#USB_EP7R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5770 
	#USB_EP7R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5772 
	#USB_EP7R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5773 
	#USB_EP7R_CTR_TX
 ((
ut16_t
)0x0080

	)

5774 
	#USB_EP7R_EP_KIND
 ((
ut16_t
)0x0100

	)

5776 
	#USB_EP7R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5777 
	#USB_EP7R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5778 
	#USB_EP7R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5780 
	#USB_EP7R_SETUP
 ((
ut16_t
)0x0800

	)

5782 
	#USB_EP7R_STAT_RX
 ((
ut16_t
)0x3000

	)

5783 
	#USB_EP7R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5784 
	#USB_EP7R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5786 
	#USB_EP7R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5787 
	#USB_EP7R_CTR_RX
 ((
ut16_t
)0x8000

	)

5791 
	#USB_CNTR_FRES
 ((
ut16_t
)0x0001

	)

5792 
	#USB_CNTR_PDWN
 ((
ut16_t
)0x0002

	)

5793 
	#USB_CNTR_LP_MODE
 ((
ut16_t
)0x0004

	)

5794 
	#USB_CNTR_FSUSP
 ((
ut16_t
)0x0008

	)

5795 
	#USB_CNTR_RESUME
 ((
ut16_t
)0x0010

	)

5796 
	#USB_CNTR_ESOFM
 ((
ut16_t
)0x0100

	)

5797 
	#USB_CNTR_SOFM
 ((
ut16_t
)0x0200

	)

5798 
	#USB_CNTR_RESETM
 ((
ut16_t
)0x0400

	)

5799 
	#USB_CNTR_SUSPM
 ((
ut16_t
)0x0800

	)

5800 
	#USB_CNTR_WKUPM
 ((
ut16_t
)0x1000

	)

5801 
	#USB_CNTR_ERRM
 ((
ut16_t
)0x2000

	)

5802 
	#USB_CNTR_PMAOVRM
 ((
ut16_t
)0x4000

	)

5803 
	#USB_CNTR_CTRM
 ((
ut16_t
)0x8000

	)

5806 
	#USB_ISTR_EP_ID
 ((
ut16_t
)0x000F

	)

5807 
	#USB_ISTR_DIR
 ((
ut16_t
)0x0010

	)

5808 
	#USB_ISTR_ESOF
 ((
ut16_t
)0x0100

	)

5809 
	#USB_ISTR_SOF
 ((
ut16_t
)0x0200

	)

5810 
	#USB_ISTR_RESET
 ((
ut16_t
)0x0400

	)

5811 
	#USB_ISTR_SUSP
 ((
ut16_t
)0x0800

	)

5812 
	#USB_ISTR_WKUP
 ((
ut16_t
)0x1000

	)

5813 
	#USB_ISTR_ERR
 ((
ut16_t
)0x2000

	)

5814 
	#USB_ISTR_PMAOVR
 ((
ut16_t
)0x4000

	)

5815 
	#USB_ISTR_CTR
 ((
ut16_t
)0x8000

	)

5818 
	#USB_FNR_FN
 ((
ut16_t
)0x07FF

	)

5819 
	#USB_FNR_LSOF
 ((
ut16_t
)0x1800

	)

5820 
	#USB_FNR_LCK
 ((
ut16_t
)0x2000

	)

5821 
	#USB_FNR_RXDM
 ((
ut16_t
)0x4000

	)

5822 
	#USB_FNR_RXDP
 ((
ut16_t
)0x8000

	)

5825 
	#USB_DADDR_ADD
 ((
ut8_t
)0x7F

	)

5826 
	#USB_DADDR_ADD0
 ((
ut8_t
)0x01

	)

5827 
	#USB_DADDR_ADD1
 ((
ut8_t
)0x02

	)

5828 
	#USB_DADDR_ADD2
 ((
ut8_t
)0x04

	)

5829 
	#USB_DADDR_ADD3
 ((
ut8_t
)0x08

	)

5830 
	#USB_DADDR_ADD4
 ((
ut8_t
)0x10

	)

5831 
	#USB_DADDR_ADD5
 ((
ut8_t
)0x20

	)

5832 
	#USB_DADDR_ADD6
 ((
ut8_t
)0x40

	)

5834 
	#USB_DADDR_EF
 ((
ut8_t
)0x80

	)

5837 
	#USB_BTABLE_BTABLE
 ((
ut16_t
)0xFFF8

	)

5841 
	#USB_ADDR0_TX_ADDR0_TX
 ((
ut16_t
)0xFFFE

	)

5844 
	#USB_ADDR1_TX_ADDR1_TX
 ((
ut16_t
)0xFFFE

	)

5847 
	#USB_ADDR2_TX_ADDR2_TX
 ((
ut16_t
)0xFFFE

	)

5850 
	#USB_ADDR3_TX_ADDR3_TX
 ((
ut16_t
)0xFFFE

	)

5853 
	#USB_ADDR4_TX_ADDR4_TX
 ((
ut16_t
)0xFFFE

	)

5856 
	#USB_ADDR5_TX_ADDR5_TX
 ((
ut16_t
)0xFFFE

	)

5859 
	#USB_ADDR6_TX_ADDR6_TX
 ((
ut16_t
)0xFFFE

	)

5862 
	#USB_ADDR7_TX_ADDR7_TX
 ((
ut16_t
)0xFFFE

	)

5867 
	#USB_COUNT0_TX_COUNT0_TX
 ((
ut16_t
)0x03FF

	)

5870 
	#USB_COUNT1_TX_COUNT1_TX
 ((
ut16_t
)0x03FF

	)

5873 
	#USB_COUNT2_TX_COUNT2_TX
 ((
ut16_t
)0x03FF

	)

5876 
	#USB_COUNT3_TX_COUNT3_TX
 ((
ut16_t
)0x03FF

	)

5879 
	#USB_COUNT4_TX_COUNT4_TX
 ((
ut16_t
)0x03FF

	)

5882 
	#USB_COUNT5_TX_COUNT5_TX
 ((
ut16_t
)0x03FF

	)

5885 
	#USB_COUNT6_TX_COUNT6_TX
 ((
ut16_t
)0x03FF

	)

5888 
	#USB_COUNT7_TX_COUNT7_TX
 ((
ut16_t
)0x03FF

	)

5893 
	#USB_COUNT0_TX_0_COUNT0_TX_0
 ((
ut32_t
)0x000003FF

	)

5896 
	#USB_COUNT0_TX_1_COUNT0_TX_1
 ((
ut32_t
)0x03FF0000

	)

5899 
	#USB_COUNT1_TX_0_COUNT1_TX_0
 ((
ut32_t
)0x000003FF

	)

5902 
	#USB_COUNT1_TX_1_COUNT1_TX_1
 ((
ut32_t
)0x03FF0000

	)

5905 
	#USB_COUNT2_TX_0_COUNT2_TX_0
 ((
ut32_t
)0x000003FF

	)

5908 
	#USB_COUNT2_TX_1_COUNT2_TX_1
 ((
ut32_t
)0x03FF0000

	)

5911 
	#USB_COUNT3_TX_0_COUNT3_TX_0
 ((
ut16_t
)0x000003FF

	)

5914 
	#USB_COUNT3_TX_1_COUNT3_TX_1
 ((
ut16_t
)0x03FF0000

	)

5917 
	#USB_COUNT4_TX_0_COUNT4_TX_0
 ((
ut32_t
)0x000003FF

	)

5920 
	#USB_COUNT4_TX_1_COUNT4_TX_1
 ((
ut32_t
)0x03FF0000

	)

5923 
	#USB_COUNT5_TX_0_COUNT5_TX_0
 ((
ut32_t
)0x000003FF

	)

5926 
	#USB_COUNT5_TX_1_COUNT5_TX_1
 ((
ut32_t
)0x03FF0000

	)

5929 
	#USB_COUNT6_TX_0_COUNT6_TX_0
 ((
ut32_t
)0x000003FF

	)

5932 
	#USB_COUNT6_TX_1_COUNT6_TX_1
 ((
ut32_t
)0x03FF0000

	)

5935 
	#USB_COUNT7_TX_0_COUNT7_TX_0
 ((
ut32_t
)0x000003FF

	)

5938 
	#USB_COUNT7_TX_1_COUNT7_TX_1
 ((
ut32_t
)0x03FF0000

	)

5943 
	#USB_ADDR0_RX_ADDR0_RX
 ((
ut16_t
)0xFFFE

	)

5946 
	#USB_ADDR1_RX_ADDR1_RX
 ((
ut16_t
)0xFFFE

	)

5949 
	#USB_ADDR2_RX_ADDR2_RX
 ((
ut16_t
)0xFFFE

	)

5952 
	#USB_ADDR3_RX_ADDR3_RX
 ((
ut16_t
)0xFFFE

	)

5955 
	#USB_ADDR4_RX_ADDR4_RX
 ((
ut16_t
)0xFFFE

	)

5958 
	#USB_ADDR5_RX_ADDR5_RX
 ((
ut16_t
)0xFFFE

	)

5961 
	#USB_ADDR6_RX_ADDR6_RX
 ((
ut16_t
)0xFFFE

	)

5964 
	#USB_ADDR7_RX_ADDR7_RX
 ((
ut16_t
)0xFFFE

	)

5969 
	#USB_COUNT0_RX_COUNT0_RX
 ((
ut16_t
)0x03FF

	)

5971 
	#USB_COUNT0_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

5972 
	#USB_COUNT0_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

5973 
	#USB_COUNT0_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

5974 
	#USB_COUNT0_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

5975 
	#USB_COUNT0_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

5976 
	#USB_COUNT0_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

5978 
	#USB_COUNT0_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

5981 
	#USB_COUNT1_RX_COUNT1_RX
 ((
ut16_t
)0x03FF

	)

5983 
	#USB_COUNT1_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

5984 
	#USB_COUNT1_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

5985 
	#USB_COUNT1_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

5986 
	#USB_COUNT1_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

5987 
	#USB_COUNT1_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

5988 
	#USB_COUNT1_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

5990 
	#USB_COUNT1_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

5993 
	#USB_COUNT2_RX_COUNT2_RX
 ((
ut16_t
)0x03FF

	)

5995 
	#USB_COUNT2_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

5996 
	#USB_COUNT2_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

5997 
	#USB_COUNT2_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

5998 
	#USB_COUNT2_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

5999 
	#USB_COUNT2_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

6000 
	#USB_COUNT2_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

6002 
	#USB_COUNT2_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

6005 
	#USB_COUNT3_RX_COUNT3_RX
 ((
ut16_t
)0x03FF

	)

6007 
	#USB_COUNT3_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

6008 
	#USB_COUNT3_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

6009 
	#USB_COUNT3_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

6010 
	#USB_COUNT3_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

6011 
	#USB_COUNT3_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

6012 
	#USB_COUNT3_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

6014 
	#USB_COUNT3_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

6017 
	#USB_COUNT4_RX_COUNT4_RX
 ((
ut16_t
)0x03FF

	)

6019 
	#USB_COUNT4_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

6020 
	#USB_COUNT4_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

6021 
	#USB_COUNT4_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

6022 
	#USB_COUNT4_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

6023 
	#USB_COUNT4_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

6024 
	#USB_COUNT4_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

6026 
	#USB_COUNT4_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

6029 
	#USB_COUNT5_RX_COUNT5_RX
 ((
ut16_t
)0x03FF

	)

6031 
	#USB_COUNT5_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

6032 
	#USB_COUNT5_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

6033 
	#USB_COUNT5_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

6034 
	#USB_COUNT5_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

6035 
	#USB_COUNT5_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

6036 
	#USB_COUNT5_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

6038 
	#USB_COUNT5_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

6041 
	#USB_COUNT6_RX_COUNT6_RX
 ((
ut16_t
)0x03FF

	)

6043 
	#USB_COUNT6_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

6044 
	#USB_COUNT6_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

6045 
	#USB_COUNT6_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

6046 
	#USB_COUNT6_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

6047 
	#USB_COUNT6_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

6048 
	#USB_COUNT6_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

6050 
	#USB_COUNT6_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

6053 
	#USB_COUNT7_RX_COUNT7_RX
 ((
ut16_t
)0x03FF

	)

6055 
	#USB_COUNT7_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

6056 
	#USB_COUNT7_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

6057 
	#USB_COUNT7_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

6058 
	#USB_COUNT7_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

6059 
	#USB_COUNT7_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

6060 
	#USB_COUNT7_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

6062 
	#USB_COUNT7_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

6067 
	#USB_COUNT0_RX_0_COUNT0_RX_0
 ((
ut32_t
)0x000003FF

	)

6069 
	#USB_COUNT0_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6070 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6071 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6072 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6073 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6074 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6076 
	#USB_COUNT0_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6079 
	#USB_COUNT0_RX_1_COUNT0_RX_1
 ((
ut32_t
)0x03FF0000

	)

6081 
	#USB_COUNT0_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6082 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6083 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6084 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6085 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6086 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6088 
	#USB_COUNT0_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6091 
	#USB_COUNT1_RX_0_COUNT1_RX_0
 ((
ut32_t
)0x000003FF

	)

6093 
	#USB_COUNT1_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6094 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6095 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6096 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6097 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6098 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6100 
	#USB_COUNT1_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6103 
	#USB_COUNT1_RX_1_COUNT1_RX_1
 ((
ut32_t
)0x03FF0000

	)

6105 
	#USB_COUNT1_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6106 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6107 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6108 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6109 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6110 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6112 
	#USB_COUNT1_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6115 
	#USB_COUNT2_RX_0_COUNT2_RX_0
 ((
ut32_t
)0x000003FF

	)

6117 
	#USB_COUNT2_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6118 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6119 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6120 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6121 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6122 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6124 
	#USB_COUNT2_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6127 
	#USB_COUNT2_RX_1_COUNT2_RX_1
 ((
ut32_t
)0x03FF0000

	)

6129 
	#USB_COUNT2_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6130 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6131 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6132 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6133 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6134 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6136 
	#USB_COUNT2_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6139 
	#USB_COUNT3_RX_0_COUNT3_RX_0
 ((
ut32_t
)0x000003FF

	)

6141 
	#USB_COUNT3_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6142 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6143 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6144 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6145 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6146 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6148 
	#USB_COUNT3_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6151 
	#USB_COUNT3_RX_1_COUNT3_RX_1
 ((
ut32_t
)0x03FF0000

	)

6153 
	#USB_COUNT3_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6154 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6155 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6156 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6157 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6158 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6160 
	#USB_COUNT3_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6163 
	#USB_COUNT4_RX_0_COUNT4_RX_0
 ((
ut32_t
)0x000003FF

	)

6165 
	#USB_COUNT4_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6166 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6167 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6168 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6169 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6170 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6172 
	#USB_COUNT4_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6175 
	#USB_COUNT4_RX_1_COUNT4_RX_1
 ((
ut32_t
)0x03FF0000

	)

6177 
	#USB_COUNT4_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6178 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6179 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6180 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6181 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6182 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6184 
	#USB_COUNT4_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6187 
	#USB_COUNT5_RX_0_COUNT5_RX_0
 ((
ut32_t
)0x000003FF

	)

6189 
	#USB_COUNT5_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6190 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6191 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6192 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6193 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6194 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6196 
	#USB_COUNT5_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6199 
	#USB_COUNT5_RX_1_COUNT5_RX_1
 ((
ut32_t
)0x03FF0000

	)

6201 
	#USB_COUNT5_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6202 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6203 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6204 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6205 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6206 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6208 
	#USB_COUNT5_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6211 
	#USB_COUNT6_RX_0_COUNT6_RX_0
 ((
ut32_t
)0x000003FF

	)

6213 
	#USB_COUNT6_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6214 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6215 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6216 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6217 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6218 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6220 
	#USB_COUNT6_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6223 
	#USB_COUNT6_RX_1_COUNT6_RX_1
 ((
ut32_t
)0x03FF0000

	)

6225 
	#USB_COUNT6_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6226 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6227 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6228 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6229 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6230 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6232 
	#USB_COUNT6_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6235 
	#USB_COUNT7_RX_0_COUNT7_RX_0
 ((
ut32_t
)0x000003FF

	)

6237 
	#USB_COUNT7_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6238 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6239 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6240 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6241 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6242 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6244 
	#USB_COUNT7_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6247 
	#USB_COUNT7_RX_1_COUNT7_RX_1
 ((
ut32_t
)0x03FF0000

	)

6249 
	#USB_COUNT7_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6250 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6251 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6252 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6253 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6254 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6256 
	#USB_COUNT7_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6266 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

6267 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

6268 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

6269 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

6270 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

6271 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

6272 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

6273 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

6274 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

6277 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

6278 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

6279 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

6280 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

6281 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

6282 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

6283 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

6284 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

6285 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

6288 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

6289 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

6290 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

6291 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

6292 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

6293 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

6294 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

6295 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

6296 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

6297 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

6298 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

6299 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

6300 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

6301 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

6302 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

6303 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

6305 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

6306 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

6307 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

6308 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

6310 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

6311 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

6312 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

6313 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

6316 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

6317 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

6318 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

6319 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

6322 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

6323 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

6324 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

6325 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

6328 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

6329 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

6330 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

6331 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

6332 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

6333 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

6334 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

6335 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

6336 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

6337 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

6338 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

6339 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

6340 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

6341 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

6344 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

6345 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

6346 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

6348 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

6349 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

6350 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

6351 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

6353 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

6354 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

6357 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

6358 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

6359 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

6360 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

6361 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

6362 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

6366 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

6367 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

6368 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

6369 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

6370 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

6373 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

6374 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

6375 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

6378 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

6379 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

6380 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

6381 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

6384 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

6385 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

6386 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

6387 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

6390 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

6391 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

6392 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

6393 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

6394 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

6397 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

6398 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

6399 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

6402 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

6403 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

6404 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

6405 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

6408 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

6409 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

6410 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

6411 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

6414 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

6415 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

6416 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

6417 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

6418 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

6421 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

6422 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

6423 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

6426 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

6427 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

6428 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

6429 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

6432 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

6433 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

6434 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

6435 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

6438 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

6439 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

6440 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

6441 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

6444 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

6445 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

6446 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

6449 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

6450 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

6451 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

6452 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

6455 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

6456 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

6457 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

6458 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

6461 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

6462 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

6463 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

6464 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

6467 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

6468 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

6469 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

6472 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

6473 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

6474 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

6475 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

6478 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

6479 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

6480 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

6481 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

6485 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

6488 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

6489 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

6490 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

6491 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

6492 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

6493 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

6494 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

6495 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

6496 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

6497 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

6498 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

6499 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

6500 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

6501 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

6502 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

6505 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

6506 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

6507 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

6508 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

6509 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

6510 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

6511 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

6512 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

6513 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

6514 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

6515 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

6516 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

6517 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

6518 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

6519 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

6522 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

6523 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

6524 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

6525 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

6526 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

6527 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

6528 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

6529 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

6530 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

6531 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

6532 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

6533 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

6534 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

6535 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

6536 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

6539 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

6540 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

6541 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

6542 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

6543 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

6544 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

6545 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

6546 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

6547 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

6548 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

6549 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

6550 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

6551 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

6552 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

6553 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

6556 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

6557 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

6558 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

6559 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

6560 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

6561 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

6562 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

6563 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

6564 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

6565 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

6566 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

6567 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

6568 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

6569 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

6570 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

6571 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

6572 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

6573 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

6574 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

6575 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

6576 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

6577 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

6578 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

6579 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

6580 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

6581 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

6582 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

6583 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

6584 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

6585 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

6586 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

6587 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

6590 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

6591 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

6592 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

6593 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

6594 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

6595 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

6596 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

6597 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

6598 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

6599 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

6600 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

6601 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

6602 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

6603 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

6604 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

6605 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

6606 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

6607 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

6608 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

6609 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

6610 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

6611 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

6612 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

6613 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

6614 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

6615 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

6616 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

6617 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

6618 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

6619 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

6620 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

6621 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

6624 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

6625 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

6626 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

6627 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

6628 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

6629 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

6630 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

6631 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

6632 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

6633 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

6634 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

6635 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

6636 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

6637 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

6638 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

6639 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

6640 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

6641 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

6642 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

6643 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

6644 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

6645 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

6646 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

6647 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

6648 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

6649 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

6650 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

6651 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

6652 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

6653 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

6654 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

6655 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

6658 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

6659 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

6660 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

6661 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

6662 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

6663 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

6664 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

6665 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

6666 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

6667 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

6668 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

6669 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

6670 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

6671 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

6672 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

6673 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

6674 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

6675 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

6676 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

6677 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

6678 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

6679 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

6680 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

6681 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

6682 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

6683 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

6684 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

6685 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

6686 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

6687 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

6688 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

6689 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

6692 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

6693 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

6694 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

6695 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

6696 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

6697 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

6698 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

6699 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

6700 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

6701 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

6702 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

6703 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

6704 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

6705 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

6706 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

6707 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

6708 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

6709 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

6710 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

6711 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

6712 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

6713 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

6714 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

6715 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

6716 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

6717 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

6718 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

6719 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

6720 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

6721 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

6722 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

6723 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

6726 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

6727 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

6728 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

6729 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

6730 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

6731 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

6732 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

6733 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

6734 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

6735 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

6736 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

6737 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

6738 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

6739 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

6740 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

6741 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

6742 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

6743 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

6744 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

6745 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

6746 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

6747 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

6748 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

6749 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

6750 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

6751 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

6752 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

6753 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

6754 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

6755 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

6756 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

6757 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

6760 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

6761 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

6762 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

6763 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

6764 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

6765 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

6766 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

6767 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

6768 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

6769 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

6770 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

6771 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

6772 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

6773 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

6774 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

6775 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

6776 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

6777 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

6778 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

6779 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

6780 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

6781 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

6782 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

6783 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

6784 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

6785 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

6786 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

6787 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

6788 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

6789 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

6790 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

6791 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

6794 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

6795 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

6796 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

6797 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

6798 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

6799 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

6800 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

6801 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

6802 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

6803 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

6804 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

6805 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

6806 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

6807 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

6808 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

6809 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

6810 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

6811 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

6812 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

6813 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

6814 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

6815 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

6816 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

6817 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

6818 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

6819 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

6820 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

6821 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

6822 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

6823 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

6824 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

6825 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

6828 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

6829 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

6830 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

6831 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

6832 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

6833 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

6834 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

6835 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

6836 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

6837 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

6838 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

6839 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

6840 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

6841 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

6842 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

6843 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

6844 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

6845 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

6846 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

6847 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

6848 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

6849 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

6850 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

6851 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

6852 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

6853 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

6854 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

6855 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

6856 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

6857 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

6858 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

6859 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

6862 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

6863 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

6864 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

6865 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

6866 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

6867 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

6868 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

6869 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

6870 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

6871 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

6872 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

6873 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

6874 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

6875 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

6876 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

6877 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

6878 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

6879 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

6880 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

6881 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

6882 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

6883 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

6884 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

6885 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

6886 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

6887 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

6888 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

6889 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

6890 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

6891 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

6892 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

6893 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

6896 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

6897 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

6898 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

6899 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

6900 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

6901 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

6902 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

6903 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

6904 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

6905 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

6906 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

6907 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

6908 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

6909 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

6910 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

6911 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

6912 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

6913 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

6914 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

6915 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

6916 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

6917 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

6918 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

6919 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

6920 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

6921 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

6922 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

6923 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

6924 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

6925 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

6926 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

6927 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

6930 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

6931 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

6932 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

6933 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

6934 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

6935 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

6936 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

6937 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

6938 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

6939 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

6940 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

6941 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

6942 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

6943 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

6944 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

6945 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

6946 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

6947 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

6948 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

6949 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

6950 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

6951 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

6952 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

6953 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

6954 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

6955 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

6956 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

6957 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

6958 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

6959 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

6960 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

6961 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

6964 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

6965 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

6966 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

6967 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

6968 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

6969 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

6970 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

6971 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

6972 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

6973 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

6974 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

6975 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

6976 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

6977 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

6978 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

6979 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

6980 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

6981 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

6982 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

6983 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

6984 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

6985 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

6986 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

6987 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

6988 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

6989 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

6990 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

6991 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

6992 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

6993 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

6994 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

6995 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

6998 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

6999 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

7000 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

7001 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

7002 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

7003 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

7004 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

7005 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

7006 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

7007 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

7008 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

7009 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

7010 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

7011 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

7012 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

7013 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

7014 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

7015 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

7016 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

7017 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

7018 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

7019 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

7020 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

7021 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

7022 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

7023 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

7024 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

7025 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

7026 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

7027 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

7028 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

7029 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

7032 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

7033 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

7034 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

7035 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

7036 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

7037 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

7038 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

7039 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

7040 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

7041 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

7042 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

7043 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

7044 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

7045 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

7046 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

7047 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

7048 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

7049 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

7050 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

7051 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

7052 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

7053 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

7054 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

7055 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

7056 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

7057 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

7058 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

7059 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

7060 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

7061 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

7062 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

7063 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

7066 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

7067 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

7068 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

7069 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

7070 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

7071 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

7072 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

7073 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

7074 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

7075 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

7076 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

7077 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

7078 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

7079 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

7080 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

7081 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

7082 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

7083 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

7084 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

7085 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

7086 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

7087 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

7088 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

7089 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

7090 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

7091 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

7092 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

7093 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

7094 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

7095 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

7096 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

7097 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

7100 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

7101 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

7102 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

7103 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

7104 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

7105 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

7106 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

7107 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

7108 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

7109 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

7110 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

7111 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

7112 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

7113 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

7114 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

7115 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

7116 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

7117 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

7118 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

7119 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

7120 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

7121 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

7122 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

7123 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

7124 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

7125 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

7126 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

7127 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

7128 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

7129 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

7130 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

7131 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

7134 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

7135 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

7136 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

7137 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

7138 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

7139 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

7140 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

7141 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

7142 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

7143 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

7144 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

7145 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

7146 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

7147 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

7148 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

7149 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

7150 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

7151 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

7152 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

7153 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

7154 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

7155 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

7156 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

7157 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

7158 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

7159 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

7160 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

7161 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

7162 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

7163 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

7164 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

7165 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

7168 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

7169 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

7170 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

7171 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

7172 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

7173 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

7174 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

7175 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

7176 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

7177 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

7178 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

7179 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

7180 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

7181 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

7182 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

7183 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

7184 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

7185 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

7186 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

7187 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

7188 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

7189 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

7190 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

7191 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

7192 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

7193 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

7194 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

7195 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

7196 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

7197 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

7198 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

7199 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

7202 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

7203 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

7204 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

7205 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

7206 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

7207 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

7208 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

7209 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

7210 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

7211 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

7212 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

7213 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

7214 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

7215 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

7216 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

7217 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

7218 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

7219 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

7220 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

7221 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

7222 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

7223 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

7224 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

7225 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

7226 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

7227 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

7228 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

7229 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

7230 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

7231 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

7232 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

7233 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

7236 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

7237 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

7238 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

7239 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

7240 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

7241 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

7242 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

7243 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

7244 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

7245 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

7246 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

7247 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

7248 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

7249 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

7250 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

7251 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

7252 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

7253 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

7254 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

7255 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

7256 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

7257 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

7258 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

7259 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

7260 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

7261 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

7262 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

7263 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

7264 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

7265 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

7266 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

7267 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

7270 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

7271 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

7272 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

7273 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

7274 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

7275 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

7276 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

7277 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

7278 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

7279 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

7280 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

7281 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

7282 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

7283 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

7284 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

7285 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

7286 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

7287 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

7288 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

7289 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

7290 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

7291 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

7292 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

7293 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

7294 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

7295 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

7296 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

7297 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

7298 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

7299 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

7300 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

7301 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

7304 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

7305 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

7306 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

7307 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

7308 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

7309 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

7310 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

7311 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

7312 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

7313 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

7314 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

7315 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

7316 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

7317 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

7318 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

7319 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

7320 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

7321 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

7322 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

7323 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

7324 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

7325 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

7326 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

7327 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

7328 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

7329 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

7330 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

7331 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

7332 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

7333 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

7334 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

7335 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

7338 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

7339 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

7340 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

7341 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

7342 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

7343 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

7344 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

7345 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

7346 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

7347 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

7348 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

7349 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

7350 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

7351 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

7352 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

7353 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

7354 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

7355 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

7356 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

7357 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

7358 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

7359 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

7360 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

7361 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

7362 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

7363 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

7364 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

7365 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

7366 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

7367 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

7368 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

7369 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

7372 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

7373 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

7374 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

7375 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

7376 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

7377 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

7378 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

7379 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

7380 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

7381 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

7382 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

7383 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

7384 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

7385 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

7386 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

7387 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

7388 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

7389 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

7390 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

7391 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

7392 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

7393 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

7394 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

7395 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

7396 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

7397 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

7398 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

7399 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

7400 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

7401 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

7402 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

7403 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

7406 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

7407 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

7408 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

7409 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

7410 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

7411 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

7412 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

7413 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

7414 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

7415 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

7416 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

7417 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

7418 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

7419 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

7420 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

7421 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

7422 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

7423 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

7424 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

7425 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

7426 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

7427 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

7428 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

7429 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

7430 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

7431 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

7432 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

7433 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

7434 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

7435 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

7436 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

7437 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

7440 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

7441 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

7442 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

7443 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

7444 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

7445 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

7446 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

7447 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

7448 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

7449 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

7450 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

7451 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

7452 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

7453 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

7454 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

7455 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

7456 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

7457 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

7458 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

7459 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

7460 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

7461 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

7462 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

7463 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

7464 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

7465 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

7466 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

7467 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

7468 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

7469 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

7470 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

7471 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

7474 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

7475 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

7476 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

7477 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

7478 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

7479 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

7480 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

7481 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

7482 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

7483 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

7484 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

7485 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

7486 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

7487 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

7488 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

7489 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

7490 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

7491 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

7492 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

7493 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

7494 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

7495 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

7496 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

7497 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

7498 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

7499 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

7500 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

7501 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

7502 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

7503 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

7504 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

7505 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

7514 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

7515 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

7516 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

7518 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

7519 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

7520 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

7521 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

7523 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

7524 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

7525 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

7526 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

7527 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

7528 
	#SPI_CR1_DFF
 ((
ut16_t
)0x0800

	)

7529 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

7530 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

7531 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

7532 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

7535 
	#SPI_CR2_RXDMAEN
 ((
ut8_t
)0x01

	)

7536 
	#SPI_CR2_TXDMAEN
 ((
ut8_t
)0x02

	)

7537 
	#SPI_CR2_SSOE
 ((
ut8_t
)0x04

	)

7538 
	#SPI_CR2_ERRIE
 ((
ut8_t
)0x20

	)

7539 
	#SPI_CR2_RXNEIE
 ((
ut8_t
)0x40

	)

7540 
	#SPI_CR2_TXEIE
 ((
ut8_t
)0x80

	)

7543 
	#SPI_SR_RXNE
 ((
ut8_t
)0x01

	)

7544 
	#SPI_SR_TXE
 ((
ut8_t
)0x02

	)

7545 
	#SPI_SR_CHSIDE
 ((
ut8_t
)0x04

	)

7546 
	#SPI_SR_UDR
 ((
ut8_t
)0x08

	)

7547 
	#SPI_SR_CRCERR
 ((
ut8_t
)0x10

	)

7548 
	#SPI_SR_MODF
 ((
ut8_t
)0x20

	)

7549 
	#SPI_SR_OVR
 ((
ut8_t
)0x40

	)

7550 
	#SPI_SR_BSY
 ((
ut8_t
)0x80

	)

7553 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

7556 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

7559 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

7562 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

7565 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

7567 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

7568 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

7569 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

7571 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

7573 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

7574 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

7575 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

7577 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

7579 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

7580 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

7581 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

7583 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

7584 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

7587 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

7588 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

7589 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

7598 
	#I2C_CR1_PE
 ((
ut16_t
)0x0001

	)

7599 
	#I2C_CR1_SMBUS
 ((
ut16_t
)0x0002

	)

7600 
	#I2C_CR1_SMBTYPE
 ((
ut16_t
)0x0008

	)

7601 
	#I2C_CR1_ENARP
 ((
ut16_t
)0x0010

	)

7602 
	#I2C_CR1_ENPEC
 ((
ut16_t
)0x0020

	)

7603 
	#I2C_CR1_ENGC
 ((
ut16_t
)0x0040

	)

7604 
	#I2C_CR1_NOSTRETCH
 ((
ut16_t
)0x0080

	)

7605 
	#I2C_CR1_START
 ((
ut16_t
)0x0100

	)

7606 
	#I2C_CR1_STOP
 ((
ut16_t
)0x0200

	)

7607 
	#I2C_CR1_ACK
 ((
ut16_t
)0x0400

	)

7608 
	#I2C_CR1_POS
 ((
ut16_t
)0x0800

	)

7609 
	#I2C_CR1_PEC
 ((
ut16_t
)0x1000

	)

7610 
	#I2C_CR1_ALERT
 ((
ut16_t
)0x2000

	)

7611 
	#I2C_CR1_SWRST
 ((
ut16_t
)0x8000

	)

7614 
	#I2C_CR2_FREQ
 ((
ut16_t
)0x003F

	)

7615 
	#I2C_CR2_FREQ_0
 ((
ut16_t
)0x0001

	)

7616 
	#I2C_CR2_FREQ_1
 ((
ut16_t
)0x0002

	)

7617 
	#I2C_CR2_FREQ_2
 ((
ut16_t
)0x0004

	)

7618 
	#I2C_CR2_FREQ_3
 ((
ut16_t
)0x0008

	)

7619 
	#I2C_CR2_FREQ_4
 ((
ut16_t
)0x0010

	)

7620 
	#I2C_CR2_FREQ_5
 ((
ut16_t
)0x0020

	)

7622 
	#I2C_CR2_ITERREN
 ((
ut16_t
)0x0100

	)

7623 
	#I2C_CR2_ITEVTEN
 ((
ut16_t
)0x0200

	)

7624 
	#I2C_CR2_ITBUFEN
 ((
ut16_t
)0x0400

	)

7625 
	#I2C_CR2_DMAEN
 ((
ut16_t
)0x0800

	)

7626 
	#I2C_CR2_LAST
 ((
ut16_t
)0x1000

	)

7629 
	#I2C_OAR1_ADD1_7
 ((
ut16_t
)0x00FE

	)

7630 
	#I2C_OAR1_ADD8_9
 ((
ut16_t
)0x0300

	)

7632 
	#I2C_OAR1_ADD0
 ((
ut16_t
)0x0001

	)

7633 
	#I2C_OAR1_ADD1
 ((
ut16_t
)0x0002

	)

7634 
	#I2C_OAR1_ADD2
 ((
ut16_t
)0x0004

	)

7635 
	#I2C_OAR1_ADD3
 ((
ut16_t
)0x0008

	)

7636 
	#I2C_OAR1_ADD4
 ((
ut16_t
)0x0010

	)

7637 
	#I2C_OAR1_ADD5
 ((
ut16_t
)0x0020

	)

7638 
	#I2C_OAR1_ADD6
 ((
ut16_t
)0x0040

	)

7639 
	#I2C_OAR1_ADD7
 ((
ut16_t
)0x0080

	)

7640 
	#I2C_OAR1_ADD8
 ((
ut16_t
)0x0100

	)

7641 
	#I2C_OAR1_ADD9
 ((
ut16_t
)0x0200

	)

7643 
	#I2C_OAR1_ADDMODE
 ((
ut16_t
)0x8000

	)

7646 
	#I2C_OAR2_ENDUAL
 ((
ut8_t
)0x01

	)

7647 
	#I2C_OAR2_ADD2
 ((
ut8_t
)0xFE

	)

7650 
	#I2C_DR_DR
 ((
ut8_t
)0xFF

	)

7653 
	#I2C_SR1_SB
 ((
ut16_t
)0x0001

	)

7654 
	#I2C_SR1_ADDR
 ((
ut16_t
)0x0002

	)

7655 
	#I2C_SR1_BTF
 ((
ut16_t
)0x0004

	)

7656 
	#I2C_SR1_ADD10
 ((
ut16_t
)0x0008

	)

7657 
	#I2C_SR1_STOPF
 ((
ut16_t
)0x0010

	)

7658 
	#I2C_SR1_RXNE
 ((
ut16_t
)0x0040

	)

7659 
	#I2C_SR1_TXE
 ((
ut16_t
)0x0080

	)

7660 
	#I2C_SR1_BERR
 ((
ut16_t
)0x0100

	)

7661 
	#I2C_SR1_ARLO
 ((
ut16_t
)0x0200

	)

7662 
	#I2C_SR1_AF
 ((
ut16_t
)0x0400

	)

7663 
	#I2C_SR1_OVR
 ((
ut16_t
)0x0800

	)

7664 
	#I2C_SR1_PECERR
 ((
ut16_t
)0x1000

	)

7665 
	#I2C_SR1_TIMEOUT
 ((
ut16_t
)0x4000

	)

7666 
	#I2C_SR1_SMBALERT
 ((
ut16_t
)0x8000

	)

7669 
	#I2C_SR2_MSL
 ((
ut16_t
)0x0001

	)

7670 
	#I2C_SR2_BUSY
 ((
ut16_t
)0x0002

	)

7671 
	#I2C_SR2_TRA
 ((
ut16_t
)0x0004

	)

7672 
	#I2C_SR2_GENCALL
 ((
ut16_t
)0x0010

	)

7673 
	#I2C_SR2_SMBDEFAULT
 ((
ut16_t
)0x0020

	)

7674 
	#I2C_SR2_SMBHOST
 ((
ut16_t
)0x0040

	)

7675 
	#I2C_SR2_DUALF
 ((
ut16_t
)0x0080

	)

7676 
	#I2C_SR2_PEC
 ((
ut16_t
)0xFF00

	)

7679 
	#I2C_CCR_CCR
 ((
ut16_t
)0x0FFF

	)

7680 
	#I2C_CCR_DUTY
 ((
ut16_t
)0x4000

	)

7681 
	#I2C_CCR_FS
 ((
ut16_t
)0x8000

	)

7684 
	#I2C_TRISE_TRISE
 ((
ut8_t
)0x3F

	)

7693 
	#USART_SR_PE
 ((
ut16_t
)0x0001

	)

7694 
	#USART_SR_FE
 ((
ut16_t
)0x0002

	)

7695 
	#USART_SR_NE
 ((
ut16_t
)0x0004

	)

7696 
	#USART_SR_ORE
 ((
ut16_t
)0x0008

	)

7697 
	#USART_SR_IDLE
 ((
ut16_t
)0x0010

	)

7698 
	#USART_SR_RXNE
 ((
ut16_t
)0x0020

	)

7699 
	#USART_SR_TC
 ((
ut16_t
)0x0040

	)

7700 
	#USART_SR_TXE
 ((
ut16_t
)0x0080

	)

7701 
	#USART_SR_LBD
 ((
ut16_t
)0x0100

	)

7702 
	#USART_SR_CTS
 ((
ut16_t
)0x0200

	)

7705 
	#USART_DR_DR
 ((
ut16_t
)0x01FF

	)

7708 
	#USART_BRR_DIV_Fi
 ((
ut16_t
)0x000F

	)

7709 
	#USART_BRR_DIV_Mtis
 ((
ut16_t
)0xFFF0

	)

7712 
	#USART_CR1_SBK
 ((
ut16_t
)0x0001

	)

7713 
	#USART_CR1_RWU
 ((
ut16_t
)0x0002

	)

7714 
	#USART_CR1_RE
 ((
ut16_t
)0x0004

	)

7715 
	#USART_CR1_TE
 ((
ut16_t
)0x0008

	)

7716 
	#USART_CR1_IDLEIE
 ((
ut16_t
)0x0010

	)

7717 
	#USART_CR1_RXNEIE
 ((
ut16_t
)0x0020

	)

7718 
	#USART_CR1_TCIE
 ((
ut16_t
)0x0040

	)

7719 
	#USART_CR1_TXEIE
 ((
ut16_t
)0x0080

	)

7720 
	#USART_CR1_PEIE
 ((
ut16_t
)0x0100

	)

7721 
	#USART_CR1_PS
 ((
ut16_t
)0x0200

	)

7722 
	#USART_CR1_PCE
 ((
ut16_t
)0x0400

	)

7723 
	#USART_CR1_WAKE
 ((
ut16_t
)0x0800

	)

7724 
	#USART_CR1_M
 ((
ut16_t
)0x1000

	)

7725 
	#USART_CR1_UE
 ((
ut16_t
)0x2000

	)

7726 
	#USART_CR1_OVER8
 ((
ut16_t
)0x8000

	)

7729 
	#USART_CR2_ADD
 ((
ut16_t
)0x000F

	)

7730 
	#USART_CR2_LBDL
 ((
ut16_t
)0x0020

	)

7731 
	#USART_CR2_LBDIE
 ((
ut16_t
)0x0040

	)

7732 
	#USART_CR2_LBCL
 ((
ut16_t
)0x0100

	)

7733 
	#USART_CR2_CPHA
 ((
ut16_t
)0x0200

	)

7734 
	#USART_CR2_CPOL
 ((
ut16_t
)0x0400

	)

7735 
	#USART_CR2_CLKEN
 ((
ut16_t
)0x0800

	)

7737 
	#USART_CR2_STOP
 ((
ut16_t
)0x3000

	)

7738 
	#USART_CR2_STOP_0
 ((
ut16_t
)0x1000

	)

7739 
	#USART_CR2_STOP_1
 ((
ut16_t
)0x2000

	)

7741 
	#USART_CR2_LINEN
 ((
ut16_t
)0x4000

	)

7744 
	#USART_CR3_EIE
 ((
ut16_t
)0x0001

	)

7745 
	#USART_CR3_IREN
 ((
ut16_t
)0x0002

	)

7746 
	#USART_CR3_IRLP
 ((
ut16_t
)0x0004

	)

7747 
	#USART_CR3_HDSEL
 ((
ut16_t
)0x0008

	)

7748 
	#USART_CR3_NACK
 ((
ut16_t
)0x0010

	)

7749 
	#USART_CR3_SCEN
 ((
ut16_t
)0x0020

	)

7750 
	#USART_CR3_DMAR
 ((
ut16_t
)0x0040

	)

7751 
	#USART_CR3_DMAT
 ((
ut16_t
)0x0080

	)

7752 
	#USART_CR3_RTSE
 ((
ut16_t
)0x0100

	)

7753 
	#USART_CR3_CTSE
 ((
ut16_t
)0x0200

	)

7754 
	#USART_CR3_CTSIE
 ((
ut16_t
)0x0400

	)

7755 
	#USART_CR3_ONEBIT
 ((
ut16_t
)0x0800

	)

7758 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

7759 
	#USART_GTPR_PSC_0
 ((
ut16_t
)0x0001

	)

7760 
	#USART_GTPR_PSC_1
 ((
ut16_t
)0x0002

	)

7761 
	#USART_GTPR_PSC_2
 ((
ut16_t
)0x0004

	)

7762 
	#USART_GTPR_PSC_3
 ((
ut16_t
)0x0008

	)

7763 
	#USART_GTPR_PSC_4
 ((
ut16_t
)0x0010

	)

7764 
	#USART_GTPR_PSC_5
 ((
ut16_t
)0x0020

	)

7765 
	#USART_GTPR_PSC_6
 ((
ut16_t
)0x0040

	)

7766 
	#USART_GTPR_PSC_7
 ((
ut16_t
)0x0080

	)

7768 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

7777 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF

	)

7779 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000

	)

7780 
	#DBGMCU_IDCODE_REV_ID_0
 ((
ut32_t
)0x00010000

	)

7781 
	#DBGMCU_IDCODE_REV_ID_1
 ((
ut32_t
)0x00020000

	)

7782 
	#DBGMCU_IDCODE_REV_ID_2
 ((
ut32_t
)0x00040000

	)

7783 
	#DBGMCU_IDCODE_REV_ID_3
 ((
ut32_t
)0x00080000

	)

7784 
	#DBGMCU_IDCODE_REV_ID_4
 ((
ut32_t
)0x00100000

	)

7785 
	#DBGMCU_IDCODE_REV_ID_5
 ((
ut32_t
)0x00200000

	)

7786 
	#DBGMCU_IDCODE_REV_ID_6
 ((
ut32_t
)0x00400000

	)

7787 
	#DBGMCU_IDCODE_REV_ID_7
 ((
ut32_t
)0x00800000

	)

7788 
	#DBGMCU_IDCODE_REV_ID_8
 ((
ut32_t
)0x01000000

	)

7789 
	#DBGMCU_IDCODE_REV_ID_9
 ((
ut32_t
)0x02000000

	)

7790 
	#DBGMCU_IDCODE_REV_ID_10
 ((
ut32_t
)0x04000000

	)

7791 
	#DBGMCU_IDCODE_REV_ID_11
 ((
ut32_t
)0x08000000

	)

7792 
	#DBGMCU_IDCODE_REV_ID_12
 ((
ut32_t
)0x10000000

	)

7793 
	#DBGMCU_IDCODE_REV_ID_13
 ((
ut32_t
)0x20000000

	)

7794 
	#DBGMCU_IDCODE_REV_ID_14
 ((
ut32_t
)0x40000000

	)

7795 
	#DBGMCU_IDCODE_REV_ID_15
 ((
ut32_t
)0x80000000

	)

7798 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001

	)

7799 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002

	)

7800 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004

	)

7801 
	#DBGMCU_CR_TRACE_IOEN
 ((
ut32_t
)0x00000020

	)

7803 
	#DBGMCU_CR_TRACE_MODE
 ((
ut32_t
)0x000000C0

	)

7804 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ut32_t
)0x00000040

	)

7805 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ut32_t
)0x00000080

	)

7807 
	#DBGMCU_CR_DBG_IWDG_STOP
 ((
ut32_t
)0x00000100

	)

7808 
	#DBGMCU_CR_DBG_WWDG_STOP
 ((
ut32_t
)0x00000200

	)

7809 
	#DBGMCU_CR_DBG_TIM1_STOP
 ((
ut32_t
)0x00000400

	)

7810 
	#DBGMCU_CR_DBG_TIM2_STOP
 ((
ut32_t
)0x00000800

	)

7811 
	#DBGMCU_CR_DBG_TIM3_STOP
 ((
ut32_t
)0x00001000

	)

7812 
	#DBGMCU_CR_DBG_TIM4_STOP
 ((
ut32_t
)0x00002000

	)

7813 
	#DBGMCU_CR_DBG_CAN1_STOP
 ((
ut32_t
)0x00004000

	)

7814 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00008000

	)

7815 
	#DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00010000

	)

7816 
	#DBGMCU_CR_DBG_TIM8_STOP
 ((
ut32_t
)0x00020000

	)

7817 
	#DBGMCU_CR_DBG_TIM5_STOP
 ((
ut32_t
)0x00040000

	)

7818 
	#DBGMCU_CR_DBG_TIM6_STOP
 ((
ut32_t
)0x00080000

	)

7819 
	#DBGMCU_CR_DBG_TIM7_STOP
 ((
ut32_t
)0x00100000

	)

7820 
	#DBGMCU_CR_DBG_CAN2_STOP
 ((
ut32_t
)0x00200000

	)

7821 
	#DBGMCU_CR_DBG_TIM15_STOP
 ((
ut32_t
)0x00400000

	)

7822 
	#DBGMCU_CR_DBG_TIM16_STOP
 ((
ut32_t
)0x00800000

	)

7823 
	#DBGMCU_CR_DBG_TIM17_STOP
 ((
ut32_t
)0x01000000

	)

7824 
	#DBGMCU_CR_DBG_TIM12_STOP
 ((
ut32_t
)0x02000000

	)

7825 
	#DBGMCU_CR_DBG_TIM13_STOP
 ((
ut32_t
)0x04000000

	)

7826 
	#DBGMCU_CR_DBG_TIM14_STOP
 ((
ut32_t
)0x08000000

	)

7827 
	#DBGMCU_CR_DBG_TIM9_STOP
 ((
ut32_t
)0x10000000

	)

7828 
	#DBGMCU_CR_DBG_TIM10_STOP
 ((
ut32_t
)0x20000000

	)

7829 
	#DBGMCU_CR_DBG_TIM11_STOP
 ((
ut32_t
)0x40000000

	)

7838 
	#FLASH_ACR_LATENCY
 ((
ut8_t
)0x03

	)

7839 
	#FLASH_ACR_LATENCY_0
 ((
ut8_t
)0x00

	)

7840 
	#FLASH_ACR_LATENCY_1
 ((
ut8_t
)0x01

	)

7841 
	#FLASH_ACR_LATENCY_2
 ((
ut8_t
)0x02

	)

7843 
	#FLASH_ACR_HLFCYA
 ((
ut8_t
)0x08

	)

7844 
	#FLASH_ACR_PRFTBE
 ((
ut8_t
)0x10

	)

7845 
	#FLASH_ACR_PRFTBS
 ((
ut8_t
)0x20

	)

7848 
	#FLASH_KEYR_FKEYR
 ((
ut32_t
)0xFFFFFFFF

	)

7851 
	#RDP_Key
 ((
ut16_t
)0x00A5)

	)

7852 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123)

	)

7853 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB)

	)

7856 
	#FLASH_OPTKEYR_OPTKEYR
 ((
ut32_t
)0xFFFFFFFF

	)

7859 
	#FLASH_SR_BSY
 ((
ut8_t
)0x01

	)

7860 
	#FLASH_SR_PGERR
 ((
ut8_t
)0x04

	)

7861 
	#FLASH_SR_WRPRTERR
 ((
ut8_t
)0x10

	)

7862 
	#FLASH_SR_EOP
 ((
ut8_t
)0x20

	)

7865 
	#FLASH_CR_PG
 ((
ut16_t
)0x0001

	)

7866 
	#FLASH_CR_PER
 ((
ut16_t
)0x0002

	)

7867 
	#FLASH_CR_MER
 ((
ut16_t
)0x0004

	)

7868 
	#FLASH_CR_OPTPG
 ((
ut16_t
)0x0010

	)

7869 
	#FLASH_CR_OPTER
 ((
ut16_t
)0x0020

	)

7870 
	#FLASH_CR_STRT
 ((
ut16_t
)0x0040

	)

7871 
	#FLASH_CR_LOCK
 ((
ut16_t
)0x0080

	)

7872 
	#FLASH_CR_OPTWRE
 ((
ut16_t
)0x0200

	)

7873 
	#FLASH_CR_ERRIE
 ((
ut16_t
)0x0400

	)

7874 
	#FLASH_CR_EOPIE
 ((
ut16_t
)0x1000

	)

7877 
	#FLASH_AR_FAR
 ((
ut32_t
)0xFFFFFFFF

	)

7880 
	#FLASH_OBR_OPTERR
 ((
ut16_t
)0x0001

	)

7881 
	#FLASH_OBR_RDPRT
 ((
ut16_t
)0x0002

	)

7883 
	#FLASH_OBR_USER
 ((
ut16_t
)0x03FC

	)

7884 
	#FLASH_OBR_WDG_SW
 ((
ut16_t
)0x0004

	)

7885 
	#FLASH_OBR_nRST_STOP
 ((
ut16_t
)0x0008

	)

7886 
	#FLASH_OBR_nRST_STDBY
 ((
ut16_t
)0x0010

	)

7887 
	#FLASH_OBR_BFB2
 ((
ut16_t
)0x0020

	)

7890 
	#FLASH_WRPR_WRP
 ((
ut32_t
)0xFFFFFFFF

	)

7895 
	#FLASH_RDP_RDP
 ((
ut32_t
)0x000000FF

	)

7896 
	#FLASH_RDP_nRDP
 ((
ut32_t
)0x0000FF00

	)

7899 
	#FLASH_USER_USER
 ((
ut32_t
)0x00FF0000

	)

7900 
	#FLASH_USER_nUSER
 ((
ut32_t
)0xFF000000

	)

7903 
	#FLASH_Da0_Da0
 ((
ut32_t
)0x000000FF

	)

7904 
	#FLASH_Da0_nDa0
 ((
ut32_t
)0x0000FF00

	)

7907 
	#FLASH_Da1_Da1
 ((
ut32_t
)0x00FF0000

	)

7908 
	#FLASH_Da1_nDa1
 ((
ut32_t
)0xFF000000

	)

7911 
	#FLASH_WRP0_WRP0
 ((
ut32_t
)0x000000FF

	)

7912 
	#FLASH_WRP0_nWRP0
 ((
ut32_t
)0x0000FF00

	)

7915 
	#FLASH_WRP1_WRP1
 ((
ut32_t
)0x00FF0000

	)

7916 
	#FLASH_WRP1_nWRP1
 ((
ut32_t
)0xFF000000

	)

7919 
	#FLASH_WRP2_WRP2
 ((
ut32_t
)0x000000FF

	)

7920 
	#FLASH_WRP2_nWRP2
 ((
ut32_t
)0x0000FF00

	)

7923 
	#FLASH_WRP3_WRP3
 ((
ut32_t
)0x00FF0000

	)

7924 
	#FLASH_WRP3_nWRP3
 ((
ut32_t
)0xFF000000

	)

7926 #ifde
STM32F10X_CL


7931 
	#ETH_MACCR_WD
 ((
ut32_t
)0x00800000

	)

7932 
	#ETH_MACCR_JD
 ((
ut32_t
)0x00400000

	)

7933 
	#ETH_MACCR_IFG
 ((
ut32_t
)0x000E0000

	)

7934 
	#ETH_MACCR_IFG_96B
 ((
ut32_t
)0x00000000

	)

7935 
	#ETH_MACCR_IFG_88B
 ((
ut32_t
)0x00020000

	)

7936 
	#ETH_MACCR_IFG_80B
 ((
ut32_t
)0x00040000

	)

7937 
	#ETH_MACCR_IFG_72B
 ((
ut32_t
)0x00060000

	)

7938 
	#ETH_MACCR_IFG_64B
 ((
ut32_t
)0x00080000

	)

7939 
	#ETH_MACCR_IFG_56B
 ((
ut32_t
)0x000A0000

	)

7940 
	#ETH_MACCR_IFG_48B
 ((
ut32_t
)0x000C0000

	)

7941 
	#ETH_MACCR_IFG_40B
 ((
ut32_t
)0x000E0000

	)

7942 
	#ETH_MACCR_CSD
 ((
ut32_t
)0x00010000

	)

7943 
	#ETH_MACCR_FES
 ((
ut32_t
)0x00004000

	)

7944 
	#ETH_MACCR_ROD
 ((
ut32_t
)0x00002000

	)

7945 
	#ETH_MACCR_LM
 ((
ut32_t
)0x00001000

	)

7946 
	#ETH_MACCR_DM
 ((
ut32_t
)0x00000800

	)

7947 
	#ETH_MACCR_IPCO
 ((
ut32_t
)0x00000400

	)

7948 
	#ETH_MACCR_RD
 ((
ut32_t
)0x00000200

	)

7949 
	#ETH_MACCR_APCS
 ((
ut32_t
)0x00000080

	)

7950 
	#ETH_MACCR_BL
 ((
ut32_t
)0x00000060

	)

7952 
	#ETH_MACCR_BL_10
 ((
ut32_t
)0x00000000

	)

7953 
	#ETH_MACCR_BL_8
 ((
ut32_t
)0x00000020

	)

7954 
	#ETH_MACCR_BL_4
 ((
ut32_t
)0x00000040

	)

7955 
	#ETH_MACCR_BL_1
 ((
ut32_t
)0x00000060

	)

7956 
	#ETH_MACCR_DC
 ((
ut32_t
)0x00000010

	)

7957 
	#ETH_MACCR_TE
 ((
ut32_t
)0x00000008

	)

7958 
	#ETH_MACCR_RE
 ((
ut32_t
)0x00000004

	)

7961 
	#ETH_MACFFR_RA
 ((
ut32_t
)0x80000000

	)

7962 
	#ETH_MACFFR_HPF
 ((
ut32_t
)0x00000400

	)

7963 
	#ETH_MACFFR_SAF
 ((
ut32_t
)0x00000200

	)

7964 
	#ETH_MACFFR_SAIF
 ((
ut32_t
)0x00000100

	)

7965 
	#ETH_MACFFR_PCF
 ((
ut32_t
)0x000000C0

	)

7966 
	#ETH_MACFFR_PCF_BlockA
 ((
ut32_t
)0x00000040

	)

7967 
	#ETH_MACFFR_PCF_FwdA
 ((
ut32_t
)0x00000080

	)

7968 
	#ETH_MACFFR_PCF_FwdPasdAddrFr
 ((
ut32_t
)0x000000C0

	)

7969 
	#ETH_MACFFR_BFD
 ((
ut32_t
)0x00000020

	)

7970 
	#ETH_MACFFR_PAM
 ((
ut32_t
)0x00000010

	)

7971 
	#ETH_MACFFR_DAIF
 ((
ut32_t
)0x00000008

	)

7972 
	#ETH_MACFFR_HM
 ((
ut32_t
)0x00000004

	)

7973 
	#ETH_MACFFR_HU
 ((
ut32_t
)0x00000002

	)

7974 
	#ETH_MACFFR_PM
 ((
ut32_t
)0x00000001

	)

7977 
	#ETH_MACHTHR_HTH
 ((
ut32_t
)0xFFFFFFFF

	)

7980 
	#ETH_MACHTLR_HTL
 ((
ut32_t
)0xFFFFFFFF

	)

7983 
	#ETH_MACMIIAR_PA
 ((
ut32_t
)0x0000F800

	)

7984 
	#ETH_MACMIIAR_MR
 ((
ut32_t
)0x000007C0

	)

7985 
	#ETH_MACMIIAR_CR
 ((
ut32_t
)0x0000001C

	)

7986 
	#ETH_MACMIIAR_CR_Div42
 ((
ut32_t
)0x00000000

	)

7987 
	#ETH_MACMIIAR_CR_Div16
 ((
ut32_t
)0x00000008

	)

7988 
	#ETH_MACMIIAR_CR_Div26
 ((
ut32_t
)0x0000000C

	)

7989 
	#ETH_MACMIIAR_MW
 ((
ut32_t
)0x00000002

	)

7990 
	#ETH_MACMIIAR_MB
 ((
ut32_t
)0x00000001

	)

7993 
	#ETH_MACMIIDR_MD
 ((
ut32_t
)0x0000FFFF

	)

7996 
	#ETH_MACFCR_PT
 ((
ut32_t
)0xFFFF0000

	)

7997 
	#ETH_MACFCR_ZQPD
 ((
ut32_t
)0x00000080

	)

7998 
	#ETH_MACFCR_PLT
 ((
ut32_t
)0x00000030

	)

7999 
	#ETH_MACFCR_PLT_Mus4
 ((
ut32_t
)0x00000000

	)

8000 
	#ETH_MACFCR_PLT_Mus28
 ((
ut32_t
)0x00000010

	)

8001 
	#ETH_MACFCR_PLT_Mus144
 ((
ut32_t
)0x00000020

	)

8002 
	#ETH_MACFCR_PLT_Mus256
 ((
ut32_t
)0x00000030

	)

8003 
	#ETH_MACFCR_UPFD
 ((
ut32_t
)0x00000008

	)

8004 
	#ETH_MACFCR_RFCE
 ((
ut32_t
)0x00000004

	)

8005 
	#ETH_MACFCR_TFCE
 ((
ut32_t
)0x00000002

	)

8006 
	#ETH_MACFCR_FCBBPA
 ((
ut32_t
)0x00000001

	)

8009 
	#ETH_MACVLANTR_VLANTC
 ((
ut32_t
)0x00010000

	)

8010 
	#ETH_MACVLANTR_VLANTI
 ((
ut32_t
)0x0000FFFF

	)

8013 
	#ETH_MACRWUFFR_D
 ((
ut32_t
)0xFFFFFFFF

	)

8027 
	#ETH_MACPMTCSR_WFFRPR
 ((
ut32_t
)0x80000000

	)

8028 
	#ETH_MACPMTCSR_GU
 ((
ut32_t
)0x00000200

	)

8029 
	#ETH_MACPMTCSR_WFR
 ((
ut32_t
)0x00000040

	)

8030 
	#ETH_MACPMTCSR_MPR
 ((
ut32_t
)0x00000020

	)

8031 
	#ETH_MACPMTCSR_WFE
 ((
ut32_t
)0x00000004

	)

8032 
	#ETH_MACPMTCSR_MPE
 ((
ut32_t
)0x00000002

	)

8033 
	#ETH_MACPMTCSR_PD
 ((
ut32_t
)0x00000001

	)

8036 
	#ETH_MACSR_TSTS
 ((
ut32_t
)0x00000200

	)

8037 
	#ETH_MACSR_MMCTS
 ((
ut32_t
)0x00000040

	)

8038 
	#ETH_MACSR_MMMCRS
 ((
ut32_t
)0x00000020

	)

8039 
	#ETH_MACSR_MMCS
 ((
ut32_t
)0x00000010

	)

8040 
	#ETH_MACSR_PMTS
 ((
ut32_t
)0x00000008

	)

8043 
	#ETH_MACIMR_TSTIM
 ((
ut32_t
)0x00000200

	)

8044 
	#ETH_MACIMR_PMTIM
 ((
ut32_t
)0x00000008

	)

8047 
	#ETH_MACA0HR_MACA0H
 ((
ut32_t
)0x0000FFFF

	)

8050 
	#ETH_MACA0LR_MACA0L
 ((
ut32_t
)0xFFFFFFFF

	)

8053 
	#ETH_MACA1HR_AE
 ((
ut32_t
)0x80000000

	)

8054 
	#ETH_MACA1HR_SA
 ((
ut32_t
)0x40000000

	)

8055 
	#ETH_MACA1HR_MBC
 ((
ut32_t
)0x3F000000

	)

8056 
	#ETH_MACA1HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8057 
	#ETH_MACA1HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8058 
	#ETH_MACA1HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8059 
	#ETH_MACA1HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8060 
	#ETH_MACA1HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8061 
	#ETH_MACA1HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8062 
	#ETH_MACA1HR_MACA1H
 ((
ut32_t
)0x0000FFFF

	)

8065 
	#ETH_MACA1LR_MACA1L
 ((
ut32_t
)0xFFFFFFFF

	)

8068 
	#ETH_MACA2HR_AE
 ((
ut32_t
)0x80000000

	)

8069 
	#ETH_MACA2HR_SA
 ((
ut32_t
)0x40000000

	)

8070 
	#ETH_MACA2HR_MBC
 ((
ut32_t
)0x3F000000

	)

8071 
	#ETH_MACA2HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8072 
	#ETH_MACA2HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8073 
	#ETH_MACA2HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8074 
	#ETH_MACA2HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8075 
	#ETH_MACA2HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8076 
	#ETH_MACA2HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8077 
	#ETH_MACA2HR_MACA2H
 ((
ut32_t
)0x0000FFFF

	)

8080 
	#ETH_MACA2LR_MACA2L
 ((
ut32_t
)0xFFFFFFFF

	)

8083 
	#ETH_MACA3HR_AE
 ((
ut32_t
)0x80000000

	)

8084 
	#ETH_MACA3HR_SA
 ((
ut32_t
)0x40000000

	)

8085 
	#ETH_MACA3HR_MBC
 ((
ut32_t
)0x3F000000

	)

8086 
	#ETH_MACA3HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8087 
	#ETH_MACA3HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8088 
	#ETH_MACA3HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8089 
	#ETH_MACA3HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8090 
	#ETH_MACA3HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8091 
	#ETH_MACA3HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8092 
	#ETH_MACA3HR_MACA3H
 ((
ut32_t
)0x0000FFFF

	)

8095 
	#ETH_MACA3LR_MACA3L
 ((
ut32_t
)0xFFFFFFFF

	)

8102 
	#ETH_MMCCR_MCF
 ((
ut32_t
)0x00000008

	)

8103 
	#ETH_MMCCR_ROR
 ((
ut32_t
)0x00000004

	)

8104 
	#ETH_MMCCR_CSR
 ((
ut32_t
)0x00000002

	)

8105 
	#ETH_MMCCR_CR
 ((
ut32_t
)0x00000001

	)

8108 
	#ETH_MMCRIR_RGUFS
 ((
ut32_t
)0x00020000

	)

8109 
	#ETH_MMCRIR_RFAES
 ((
ut32_t
)0x00000040

	)

8110 
	#ETH_MMCRIR_RFCES
 ((
ut32_t
)0x00000020

	)

8113 
	#ETH_MMCTIR_TGFS
 ((
ut32_t
)0x00200000

	)

8114 
	#ETH_MMCTIR_TGFMSCS
 ((
ut32_t
)0x00008000

	)

8115 
	#ETH_MMCTIR_TGFSCS
 ((
ut32_t
)0x00004000

	)

8118 
	#ETH_MMCRIMR_RGUFM
 ((
ut32_t
)0x00020000

	)

8119 
	#ETH_MMCRIMR_RFAEM
 ((
ut32_t
)0x00000040

	)

8120 
	#ETH_MMCRIMR_RFCEM
 ((
ut32_t
)0x00000020

	)

8123 
	#ETH_MMCTIMR_TGFM
 ((
ut32_t
)0x00200000

	)

8124 
	#ETH_MMCTIMR_TGFMSCM
 ((
ut32_t
)0x00008000

	)

8125 
	#ETH_MMCTIMR_TGFSCM
 ((
ut32_t
)0x00004000

	)

8128 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ut32_t
)0xFFFFFFFF

	)

8131 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ut32_t
)0xFFFFFFFF

	)

8134 
	#ETH_MMCTGFCR_TGFC
 ((
ut32_t
)0xFFFFFFFF

	)

8137 
	#ETH_MMCRFCECR_RFCEC
 ((
ut32_t
)0xFFFFFFFF

	)

8140 
	#ETH_MMCRFAECR_RFAEC
 ((
ut32_t
)0xFFFFFFFF

	)

8143 
	#ETH_MMCRGUFCR_RGUFC
 ((
ut32_t
)0xFFFFFFFF

	)

8150 
	#ETH_PTPTSCR_TSARU
 ((
ut32_t
)0x00000020

	)

8151 
	#ETH_PTPTSCR_TSITE
 ((
ut32_t
)0x00000010

	)

8152 
	#ETH_PTPTSCR_TSSTU
 ((
ut32_t
)0x00000008

	)

8153 
	#ETH_PTPTSCR_TSSTI
 ((
ut32_t
)0x00000004

	)

8154 
	#ETH_PTPTSCR_TSFCU
 ((
ut32_t
)0x00000002

	)

8155 
	#ETH_PTPTSCR_TSE
 ((
ut32_t
)0x00000001

	)

8158 
	#ETH_PTPSSIR_STSSI
 ((
ut32_t
)0x000000FF

	)

8161 
	#ETH_PTPTSHR_STS
 ((
ut32_t
)0xFFFFFFFF

	)

8164 
	#ETH_PTPTSLR_STPNS
 ((
ut32_t
)0x80000000

	)

8165 
	#ETH_PTPTSLR_STSS
 ((
ut32_t
)0x7FFFFFFF

	)

8168 
	#ETH_PTPTSHUR_TSUS
 ((
ut32_t
)0xFFFFFFFF

	)

8171 
	#ETH_PTPTSLUR_TSUPNS
 ((
ut32_t
)0x80000000

	)

8172 
	#ETH_PTPTSLUR_TSUSS
 ((
ut32_t
)0x7FFFFFFF

	)

8175 
	#ETH_PTPTSAR_TSA
 ((
ut32_t
)0xFFFFFFFF

	)

8178 
	#ETH_PTPTTHR_TTSH
 ((
ut32_t
)0xFFFFFFFF

	)

8181 
	#ETH_PTPTTLR_TTSL
 ((
ut32_t
)0xFFFFFFFF

	)

8188 
	#ETH_DMABMR_AAB
 ((
ut32_t
)0x02000000

	)

8189 
	#ETH_DMABMR_FPM
 ((
ut32_t
)0x01000000

	)

8190 
	#ETH_DMABMR_USP
 ((
ut32_t
)0x00800000

	)

8191 
	#ETH_DMABMR_RDP
 ((
ut32_t
)0x007E0000

	)

8192 
	#ETH_DMABMR_RDP_1Bt
 ((
ut32_t
)0x00020000

	)

8193 
	#ETH_DMABMR_RDP_2Bt
 ((
ut32_t
)0x00040000

	)

8194 
	#ETH_DMABMR_RDP_4Bt
 ((
ut32_t
)0x00080000

	)

8195 
	#ETH_DMABMR_RDP_8Bt
 ((
ut32_t
)0x00100000

	)

8196 
	#ETH_DMABMR_RDP_16Bt
 ((
ut32_t
)0x00200000

	)

8197 
	#ETH_DMABMR_RDP_32Bt
 ((
ut32_t
)0x00400000

	)

8198 
	#ETH_DMABMR_RDP_4xPBL_4Bt
 ((
ut32_t
)0x01020000

	)

8199 
	#ETH_DMABMR_RDP_4xPBL_8Bt
 ((
ut32_t
)0x01040000

	)

8200 
	#ETH_DMABMR_RDP_4xPBL_16Bt
 ((
ut32_t
)0x01080000

	)

8201 
	#ETH_DMABMR_RDP_4xPBL_32Bt
 ((
ut32_t
)0x01100000

	)

8202 
	#ETH_DMABMR_RDP_4xPBL_64Bt
 ((
ut32_t
)0x01200000

	)

8203 
	#ETH_DMABMR_RDP_4xPBL_128Bt
 ((
ut32_t
)0x01400000

	)

8204 
	#ETH_DMABMR_FB
 ((
ut32_t
)0x00010000

	)

8205 
	#ETH_DMABMR_RTPR
 ((
ut32_t
)0x0000C000

	)

8206 
	#ETH_DMABMR_RTPR_1_1
 ((
ut32_t
)0x00000000

	)

8207 
	#ETH_DMABMR_RTPR_2_1
 ((
ut32_t
)0x00004000

	)

8208 
	#ETH_DMABMR_RTPR_3_1
 ((
ut32_t
)0x00008000

	)

8209 
	#ETH_DMABMR_RTPR_4_1
 ((
ut32_t
)0x0000C000

	)

8210 
	#ETH_DMABMR_PBL
 ((
ut32_t
)0x00003F00

	)

8211 
	#ETH_DMABMR_PBL_1Bt
 ((
ut32_t
)0x00000100

	)

8212 
	#ETH_DMABMR_PBL_2Bt
 ((
ut32_t
)0x00000200

	)

8213 
	#ETH_DMABMR_PBL_4Bt
 ((
ut32_t
)0x00000400

	)

8214 
	#ETH_DMABMR_PBL_8Bt
 ((
ut32_t
)0x00000800

	)

8215 
	#ETH_DMABMR_PBL_16Bt
 ((
ut32_t
)0x00001000

	)

8216 
	#ETH_DMABMR_PBL_32Bt
 ((
ut32_t
)0x00002000

	)

8217 
	#ETH_DMABMR_PBL_4xPBL_4Bt
 ((
ut32_t
)0x01000100

	)

8218 
	#ETH_DMABMR_PBL_4xPBL_8Bt
 ((
ut32_t
)0x01000200

	)

8219 
	#ETH_DMABMR_PBL_4xPBL_16Bt
 ((
ut32_t
)0x01000400

	)

8220 
	#ETH_DMABMR_PBL_4xPBL_32Bt
 ((
ut32_t
)0x01000800

	)

8221 
	#ETH_DMABMR_PBL_4xPBL_64Bt
 ((
ut32_t
)0x01001000

	)

8222 
	#ETH_DMABMR_PBL_4xPBL_128Bt
 ((
ut32_t
)0x01002000

	)

8223 
	#ETH_DMABMR_DSL
 ((
ut32_t
)0x0000007C

	)

8224 
	#ETH_DMABMR_DA
 ((
ut32_t
)0x00000002

	)

8225 
	#ETH_DMABMR_SR
 ((
ut32_t
)0x00000001

	)

8228 
	#ETH_DMATPDR_TPD
 ((
ut32_t
)0xFFFFFFFF

	)

8231 
	#ETH_DMARPDR_RPD
 ((
ut32_t
)0xFFFFFFFF

	)

8234 
	#ETH_DMARDLAR_SRL
 ((
ut32_t
)0xFFFFFFFF

	)

8237 
	#ETH_DMATDLAR_STL
 ((
ut32_t
)0xFFFFFFFF

	)

8240 
	#ETH_DMASR_TSTS
 ((
ut32_t
)0x20000000

	)

8241 
	#ETH_DMASR_PMTS
 ((
ut32_t
)0x10000000

	)

8242 
	#ETH_DMASR_MMCS
 ((
ut32_t
)0x08000000

	)

8243 
	#ETH_DMASR_EBS
 ((
ut32_t
)0x03800000

	)

8245 
	#ETH_DMASR_EBS_DescAcss
 ((
ut32_t
)0x02000000

	)

8246 
	#ETH_DMASR_EBS_RdTnsf
 ((
ut32_t
)0x01000000

	)

8247 
	#ETH_DMASR_EBS_DaTnsfTx
 ((
ut32_t
)0x00800000

	)

8248 
	#ETH_DMASR_TPS
 ((
ut32_t
)0x00700000

	)

8249 
	#ETH_DMASR_TPS_Stݳd
 ((
ut32_t
)0x00000000

	)

8250 
	#ETH_DMASR_TPS_Fchg
 ((
ut32_t
)0x00100000

	)

8251 
	#ETH_DMASR_TPS_Wag
 ((
ut32_t
)0x00200000

	)

8252 
	#ETH_DMASR_TPS_Rdg
 ((
ut32_t
)0x00300000

	)

8253 
	#ETH_DMASR_TPS_Suded
 ((
ut32_t
)0x00600000

	)

8254 
	#ETH_DMASR_TPS_Closg
 ((
ut32_t
)0x00700000

	)

8255 
	#ETH_DMASR_RPS
 ((
ut32_t
)0x000E0000

	)

8256 
	#ETH_DMASR_RPS_Stݳd
 ((
ut32_t
)0x00000000

	)

8257 
	#ETH_DMASR_RPS_Fchg
 ((
ut32_t
)0x00020000

	)

8258 
	#ETH_DMASR_RPS_Wag
 ((
ut32_t
)0x00060000

	)

8259 
	#ETH_DMASR_RPS_Suded
 ((
ut32_t
)0x00080000

	)

8260 
	#ETH_DMASR_RPS_Closg
 ((
ut32_t
)0x000A0000

	)

8261 
	#ETH_DMASR_RPS_Queug
 ((
ut32_t
)0x000E0000

	)

8262 
	#ETH_DMASR_NIS
 ((
ut32_t
)0x00010000

	)

8263 
	#ETH_DMASR_AIS
 ((
ut32_t
)0x00008000

	)

8264 
	#ETH_DMASR_ERS
 ((
ut32_t
)0x00004000

	)

8265 
	#ETH_DMASR_FBES
 ((
ut32_t
)0x00002000

	)

8266 
	#ETH_DMASR_ETS
 ((
ut32_t
)0x00000400

	)

8267 
	#ETH_DMASR_RWTS
 ((
ut32_t
)0x00000200

	)

8268 
	#ETH_DMASR_RPSS
 ((
ut32_t
)0x00000100

	)

8269 
	#ETH_DMASR_RBUS
 ((
ut32_t
)0x00000080

	)

8270 
	#ETH_DMASR_RS
 ((
ut32_t
)0x00000040

	)

8271 
	#ETH_DMASR_TUS
 ((
ut32_t
)0x00000020

	)

8272 
	#ETH_DMASR_ROS
 ((
ut32_t
)0x00000010

	)

8273 
	#ETH_DMASR_TJTS
 ((
ut32_t
)0x00000008

	)

8274 
	#ETH_DMASR_TBUS
 ((
ut32_t
)0x00000004

	)

8275 
	#ETH_DMASR_TPSS
 ((
ut32_t
)0x00000002

	)

8276 
	#ETH_DMASR_TS
 ((
ut32_t
)0x00000001

	)

8279 
	#ETH_DMAOMR_DTCEFD
 ((
ut32_t
)0x04000000

	)

8280 
	#ETH_DMAOMR_RSF
 ((
ut32_t
)0x02000000

	)

8281 
	#ETH_DMAOMR_DFRF
 ((
ut32_t
)0x01000000

	)

8282 
	#ETH_DMAOMR_TSF
 ((
ut32_t
)0x00200000

	)

8283 
	#ETH_DMAOMR_FTF
 ((
ut32_t
)0x00100000

	)

8284 
	#ETH_DMAOMR_TTC
 ((
ut32_t
)0x0001C000

	)

8285 
	#ETH_DMAOMR_TTC_64Bys
 ((
ut32_t
)0x00000000

	)

8286 
	#ETH_DMAOMR_TTC_128Bys
 ((
ut32_t
)0x00004000

	)

8287 
	#ETH_DMAOMR_TTC_192Bys
 ((
ut32_t
)0x00008000

	)

8288 
	#ETH_DMAOMR_TTC_256Bys
 ((
ut32_t
)0x0000C000

	)

8289 
	#ETH_DMAOMR_TTC_40Bys
 ((
ut32_t
)0x00010000

	)

8290 
	#ETH_DMAOMR_TTC_32Bys
 ((
ut32_t
)0x00014000

	)

8291 
	#ETH_DMAOMR_TTC_24Bys
 ((
ut32_t
)0x00018000

	)

8292 
	#ETH_DMAOMR_TTC_16Bys
 ((
ut32_t
)0x0001C000

	)

8293 
	#ETH_DMAOMR_ST
 ((
ut32_t
)0x00002000

	)

8294 
	#ETH_DMAOMR_FEF
 ((
ut32_t
)0x00000080

	)

8295 
	#ETH_DMAOMR_FUGF
 ((
ut32_t
)0x00000040

	)

8296 
	#ETH_DMAOMR_RTC
 ((
ut32_t
)0x00000018

	)

8297 
	#ETH_DMAOMR_RTC_64Bys
 ((
ut32_t
)0x00000000

	)

8298 
	#ETH_DMAOMR_RTC_32Bys
 ((
ut32_t
)0x00000008

	)

8299 
	#ETH_DMAOMR_RTC_96Bys
 ((
ut32_t
)0x00000010

	)

8300 
	#ETH_DMAOMR_RTC_128Bys
 ((
ut32_t
)0x00000018

	)

8301 
	#ETH_DMAOMR_OSF
 ((
ut32_t
)0x00000004

	)

8302 
	#ETH_DMAOMR_SR
 ((
ut32_t
)0x00000002

	)

8305 
	#ETH_DMAIER_NISE
 ((
ut32_t
)0x00010000

	)

8306 
	#ETH_DMAIER_AISE
 ((
ut32_t
)0x00008000

	)

8307 
	#ETH_DMAIER_ERIE
 ((
ut32_t
)0x00004000

	)

8308 
	#ETH_DMAIER_FBEIE
 ((
ut32_t
)0x00002000

	)

8309 
	#ETH_DMAIER_ETIE
 ((
ut32_t
)0x00000400

	)

8310 
	#ETH_DMAIER_RWTIE
 ((
ut32_t
)0x00000200

	)

8311 
	#ETH_DMAIER_RPSIE
 ((
ut32_t
)0x00000100

	)

8312 
	#ETH_DMAIER_RBUIE
 ((
ut32_t
)0x00000080

	)

8313 
	#ETH_DMAIER_RIE
 ((
ut32_t
)0x00000040

	)

8314 
	#ETH_DMAIER_TUIE
 ((
ut32_t
)0x00000020

	)

8315 
	#ETH_DMAIER_ROIE
 ((
ut32_t
)0x00000010

	)

8316 
	#ETH_DMAIER_TJTIE
 ((
ut32_t
)0x00000008

	)

8317 
	#ETH_DMAIER_TBUIE
 ((
ut32_t
)0x00000004

	)

8318 
	#ETH_DMAIER_TPSIE
 ((
ut32_t
)0x00000002

	)

8319 
	#ETH_DMAIER_TIE
 ((
ut32_t
)0x00000001

	)

8322 
	#ETH_DMAMFBOCR_OFOC
 ((
ut32_t
)0x10000000

	)

8323 
	#ETH_DMAMFBOCR_MFA
 ((
ut32_t
)0x0FFE0000

	)

8324 
	#ETH_DMAMFBOCR_OMFC
 ((
ut32_t
)0x00010000

	)

8325 
	#ETH_DMAMFBOCR_MFC
 ((
ut32_t
)0x0000FFFF

	)

8328 
	#ETH_DMACHTDR_HTDAP
 ((
ut32_t
)0xFFFFFFFF

	)

8331 
	#ETH_DMACHRDR_HRDAP
 ((
ut32_t
)0xFFFFFFFF

	)

8334 
	#ETH_DMACHTBAR_HTBAP
 ((
ut32_t
)0xFFFFFFFF

	)

8337 
	#ETH_DMACHRBAR_HRBAP
 ((
ut32_t
)0xFFFFFFFF

	)

8348 #ifde
USE_STDPERIPH_DRIVER


8349 
	~"m32f10x_cf.h
"

8356 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

8358 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

8360 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

8362 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

8364 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

8366 
	#READ_REG
(
REG
((REG))

	)

8368 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

8374 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\inc\STM32F~2.H

23 #ide
__STM32F10x_CONF_H


24 
	#__STM32F10x_CONF_H


	)

28 
	~"m32f10x_adc.h
"

29 
	~"m32f10x_bkp.h
"

30 
	~"m32f10x_n.h
"

31 
	~"m32f10x_c.h
"

32 
	~"m32f10x_c.h
"

33 
	~"m32f10x_dac.h
"

34 
	~"m32f10x_dbgmcu.h
"

35 
	~"m32f10x_dma.h
"

36 
	~"m32f10x_exti.h
"

37 
	~"m32f10x_ash.h
"

38 
	~"m32f10x_fsmc.h
"

39 
	~"m32f10x_gpio.h
"

40 
	~"m32f10x_i2c.h
"

41 
	~"m32f10x_iwdg.h
"

42 
	~"m32f10x_pwr.h
"

43 
	~"m32f10x_rcc.h
"

44 
	~"m32f10x_c.h
"

45 
	~"m32f10x_sdio.h
"

46 
	~"m32f10x_i.h
"

47 
	~"m32f10x_tim.h
"

48 
	~"m32f10x_u.h
"

49 
	~"m32f10x_wwdg.h
"

50 
	~"misc.h
"

59 #ifde 
USE_FULL_ASSERT


68 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

70 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

72 
	#as_m
(
ex
(()0)

	)

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\inc\SYSTEM~1.H

33 #ide
__SYSTEM_STM32F10X_H


34 
	#__SYSTEM_STM32F10X_H


	)

36 #ifde
__lulus


53 
ut32_t
 
SyemCeClock
;

79 
SyemIn
();

80 
SyemCeClockUpde
();

85 #ifde
__lulus


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\readme.txt

1 
You
 
have
 
to
 
t
 
the
 
cܻ
 
memy
 
yout
 
your
 
devi
 

h
lk
 
	gst
.

2 
Pa
 
check
 
the
 
FLASH
 
d
 
SRAM
 
	gngth
.

4 
	ge
.
	gg
.

7 
	gMEMORY


9 
FLASH
 (
rx
: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 0x08000

10 
RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 0x01000

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\src\STARTU~1.S

32 .
syax
 
	gunifd


33 .
ch
 
	gmv7
-
	gm


35 .
	gi
 .
	gack


36 .
	gign
 3

37 #ifde
__STACK_SIZE


38 .
equ
 
	gSck_Size
, 
	g__STACK_SIZE


40 .
equ
 
	gSck_Size
, 0x400

42 .
globl
 
	g__SckT


43 .
globl
 
__SckLim


44 
	g__SckLim
:

45 .
a
 
Sck_Size


46 .
size
 
__SckLim
, . - __StackLimit

47 
	g__SckT
:

48 .
size
 
__SckT
, . - 
	g__SckT


50 .
	gi
 .
	ghp


51 .
	gign
 3

52 #ifde
__HEAP_SIZE


53 .
equ
 
	gHp_Size
, 
	g__HEAP_SIZE


55 .
equ
 
	gHp_Size
, 0xC00

57 .
globl
 
	g__HpBa


58 .
globl
 
__HpLim


59 
	g__HpBa
:

60 .
Hp_Size


61 .
a
 
Hp_Size


62 .
dif


63 .
size
 
__HpBa
, . - __HeapBase

64 
	g__HpLim
:

65 .
size
 
__HpLim
, . - 
	g__HpLim


67 .
	gi
 .
	gi_ve


68 .
	gign
 2

69 .
globl
 
__i_ve


70 
	g__i_ve
:

71 .
__SckT


72 .
Ret_Hdr


73 .
NMI_Hdr


74 .
HdFau_Hdr


75 .
MemMage_Hdr


76 .
BusFau_Hdr


77 .
UgeFau_Hdr


82 .
SVC_Hdr


83 .
DebugM_Hdr


85 .
PdSV_Hdr


86 .
SysTick_Hdr


89 .
WWDG_IRQHdr


90 .
PVD_IRQHdr


91 .
TAMPER_IRQHdr


92 .
RTC_IRQHdr


93 .
FLASH_IRQHdr


94 .
RCC_IRQHdr


95 .
EXTI0_IRQHdr


96 .
EXTI1_IRQHdr


97 .
EXTI2_IRQHdr


98 .
EXTI3_IRQHdr


99 .
EXTI4_IRQHdr


100 .
DMA1_Chl1_IRQHdr


101 .
DMA1_Chl2_IRQHdr


102 .
DMA1_Chl3_IRQHdr


103 .
DMA1_Chl4_IRQHdr


104 .
DMA1_Chl5_IRQHdr


105 .
DMA1_Chl6_IRQHdr


106 .
DMA1_Chl7_IRQHdr


107 .
ADC1_2_IRQHdr


108 .
USB_HP_CAN1_TX_IRQHdr


109 .
USB_LP_CAN1_RX0_IRQHdr


110 .
CAN1_RX1_IRQHdr


111 .
CAN1_SCE_IRQHdr


112 .
EXTI9_5_IRQHdr


113 .
TIM1_BRK_IRQHdr


114 .
TIM1_UP_IRQHdr


115 .
TIM1_TRG_COM_IRQHdr


116 .
TIM1_CC_IRQHdr


117 .
TIM2_IRQHdr


118 .
TIM3_IRQHdr


119 .
TIM4_IRQHdr


120 .
I2C1_EV_IRQHdr


121 .
I2C1_ER_IRQHdr


122 .
I2C2_EV_IRQHdr


123 .
I2C2_ER_IRQHdr


124 .
SPI1_IRQHdr


125 .
SPI2_IRQHdr


126 .
USART1_IRQHdr


127 .
USART2_IRQHdr


128 .
USART3_IRQHdr


129 .
EXTI15_10_IRQHdr


130 .
RTCArm_IRQHdr


131 .
USBWakeUp_IRQHdr


133 .
size
 
__i_ve
, . - 
	g__i_ve


135 .
	gxt


136 .
	gthumb


137 .
	gthumb_func


138 .
	gign
 2

139 .
globl
 
	gRet_Hdr


140 .
ty
 
	gRet_Hdr
, %
funi


141 
	gRet_Hdr
:

149 
ldr
 
r1
, =
__ext


150 
ldr
 
r2
, =
__da_t__


151 
ldr
 
r3
, =
__da_d__


157 .
ash_to_m_lo
:

158 
cmp
 
r2
, 
r3


159 

 



160 
ldt
 
	gr0
, [
r1
], #4

161 
t
 
	gr0
, [
r2
], #4

162 
	gb
 .
	gash_to_m_lo


164 
subs
 
	gr3
, 
r2


165 
	gb
 .
	gash_to_m_lo_d


166 .
	gash_to_m_lo
:

167 
subs
 
r3
, #4

168 
ldr
 
	gr0
, [
r1
, 
r3
]

169 
r
 
	gr0
, [
r2
, 
r3
]

170 
	gbgt
 .
	gash_to_m_lo


171 .
	gash_to_m_lo_d
:

174 #ide
__NO_SYSTEM_INIT


175 
ldr
 
r0
, =
SyemIn


176 
blx
 
r0


179 
ldr
 
r0
, =
_t


180 
bx
 
r0


181 .
po


182 .
size
 
Ret_Hdr
, . - 
	gRet_Hdr


187 .
	gign
 1

188 .
	gthumb_func


189 .
wk
 
	g_t


190 .
ty
 
	g_t
, %
funi


191 
	g_t
:

194 
ldr
 
r1
, = 
__bss_t__


195 
ldr
 
r2
, = 
__bss_d__


196 
movs
 
r3
, #0

197 
	gb
 .
	gfl_zo_bss


198 .
	glo_zo_bss
:

199 
r
 
r3
, [
r1
], #4

201 .
	gfl_zo_bss
:

202 
cmp
 
r1
, 
r2


203 
	gbcc
 .
lo_zo_bss


206 
bl
 
ma


207 
	gb
 .

208 .
size
 
	g_t
, . - _start

213 .
mao
 
def_q_hdr
 
	ghdr_me


214 .
	gign
 1

215 .
	gthumb_func


216 .
	gwk
 \
	ghdr_me


217 .
	gty
 \
	ghdr_me
, %
	gfuni


218 \
	ghdr_me
 :

219 
b
 .

220 .
size
 \
hdr_me
, . - \
	ghdr_me


221 .
dm


223 
def_q_hdr
 
NMI_Hdr


224 
def_q_hdr
 
HdFau_Hdr


225 
def_q_hdr
 
MemMage_Hdr


226 
def_q_hdr
 
BusFau_Hdr


227 
def_q_hdr
 
UgeFau_Hdr


228 
def_q_hdr
 
SVC_Hdr


229 
def_q_hdr
 
DebugM_Hdr


230 
def_q_hdr
 
PdSV_Hdr


231 
def_q_hdr
 
SysTick_Hdr


232 
def_q_hdr
 
Deu_Hdr


235 
def_q_hdr
 
WWDG_IRQHdr


236 
def_q_hdr
 
PVD_IRQHdr


237 
def_q_hdr
 
TAMPER_IRQHdr


238 
def_q_hdr
 
RTC_IRQHdr


239 
def_q_hdr
 
FLASH_IRQHdr


240 
def_q_hdr
 
RCC_IRQHdr


241 
def_q_hdr
 
EXTI0_IRQHdr


242 
def_q_hdr
 
EXTI1_IRQHdr


243 
def_q_hdr
 
EXTI2_IRQHdr


244 
def_q_hdr
 
EXTI3_IRQHdr


245 
def_q_hdr
 
EXTI4_IRQHdr


246 
def_q_hdr
 
DMA1_Chl1_IRQHdr


247 
def_q_hdr
 
DMA1_Chl2_IRQHdr


248 
def_q_hdr
 
DMA1_Chl3_IRQHdr


249 
def_q_hdr
 
DMA1_Chl4_IRQHdr


250 
def_q_hdr
 
DMA1_Chl5_IRQHdr


251 
def_q_hdr
 
DMA1_Chl6_IRQHdr


252 
def_q_hdr
 
DMA1_Chl7_IRQHdr


253 
def_q_hdr
 
ADC1_2_IRQHdr


254 
def_q_hdr
 
USB_HP_CAN1_TX_IRQHdr


255 
def_q_hdr
 
USB_LP_CAN1_RX0_IRQHdr


256 
def_q_hdr
 
CAN1_RX1_IRQHdr


257 
def_q_hdr
 
CAN1_SCE_IRQHdr


258 
def_q_hdr
 
EXTI9_5_IRQHdr


259 
def_q_hdr
 
TIM1_BRK_IRQHdr


260 
def_q_hdr
 
TIM1_UP_IRQHdr


261 
def_q_hdr
 
TIM1_TRG_COM_IRQHdr


262 
def_q_hdr
 
TIM1_CC_IRQHdr


263 
def_q_hdr
 
TIM2_IRQHdr


264 
def_q_hdr
 
TIM3_IRQHdr


265 
def_q_hdr
 
TIM4_IRQHdr


266 
def_q_hdr
 
I2C1_EV_IRQHdr


267 
def_q_hdr
 
I2C1_ER_IRQHdr


268 
def_q_hdr
 
I2C2_EV_IRQHdr


269 
def_q_hdr
 
I2C2_ER_IRQHdr


270 
def_q_hdr
 
SPI1_IRQHdr


271 
def_q_hdr
 
SPI2_IRQHdr


272 
def_q_hdr
 
USART1_IRQHdr


273 
def_q_hdr
 
USART2_IRQHdr


274 
def_q_hdr
 
USART3_IRQHdr


275 
def_q_hdr
 
EXTI15_10_IRQHdr


276 
def_q_hdr
 
RTCArm_IRQHdr


277 
def_q_hdr
 
	gUSBWakeUp_IRQHdr


279 .
	gd


	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\src\SYSTEM~1.C

65 
	~"m32f10x.h
"

106 #i
defed
 (
STM32F10X_LD_VL
|| (defed 
STM32F10X_MD_VL
|| (defed 
STM32F10X_HD_VL
)

108 
	#SYSCLK_FREQ_24MHz
 24000000

	)

115 
	#SYSCLK_FREQ_72MHz
 72000000

	)

121 #i
defed
 (
STM32F10X_HD
|| (defed 
STM32F10X_XL
|| (defed 
STM32F10X_HD_VL
)

128 
	#VECT_TAB_OFFSET
 0x0

	)

151 #ifde
SYSCLK_FREQ_HSE


152 
ut32_t
 
	gSyemCeClock
 = 
SYSCLK_FREQ_HSE
;

153 #i
defed
 
SYSCLK_FREQ_24MHz


154 
ut32_t
 
	gSyemCeClock
 = 
SYSCLK_FREQ_24MHz
;

155 #i
defed
 
SYSCLK_FREQ_36MHz


156 
ut32_t
 
	gSyemCeClock
 = 
SYSCLK_FREQ_36MHz
;

157 #i
defed
 
SYSCLK_FREQ_48MHz


158 
ut32_t
 
	gSyemCeClock
 = 
SYSCLK_FREQ_48MHz
;

159 #i
defed
 
SYSCLK_FREQ_56MHz


160 
ut32_t
 
	gSyemCeClock
 = 
SYSCLK_FREQ_56MHz
;

161 #i
defed
 
SYSCLK_FREQ_72MHz


162 
ut32_t
 
	gSyemCeClock
 = 
SYSCLK_FREQ_72MHz
;

164 
ut32_t
 
	gSyemCeClock
 = 
HSI_VALUE
;

167 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

176 
SSysClock
();

178 #ifde
SYSCLK_FREQ_HSE


179 
SSysClockToHSE
();

180 #i
defed
 
SYSCLK_FREQ_24MHz


181 
SSysClockTo24
();

182 #i
defed
 
SYSCLK_FREQ_36MHz


183 
SSysClockTo36
();

184 #i
defed
 
SYSCLK_FREQ_48MHz


185 
SSysClockTo48
();

186 #i
defed
 
SYSCLK_FREQ_56MHz


187 
SSysClockTo56
();

188 #i
defed
 
SYSCLK_FREQ_72MHz


189 
SSysClockTo72
();

192 #ifde
DATA_IN_ExtSRAM


193 
SyemIn_ExtMemC
();

212 
	$SyemIn
 ()

216 
RCC
->
CR
 |(
ut32_t
)0x00000001;

219 #ide
STM32F10X_CL


220 
RCC
->
CFGR
 &(
ut32_t
)0xF8FF0000;

222 
RCC
->
CFGR
 &(
ut32_t
)0xF0FF0000;

226 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

229 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

232 
RCC
->
CFGR
 &(
ut32_t
)0xFF80FFFF;

234 #ifde
STM32F10X_CL


236 
RCC
->
CR
 &(
ut32_t
)0xEBFFFFFF;

239 
RCC
->
CIR
 = 0x00FF0000;

242 
RCC
->
CFGR2
 = 0x00000000;

243 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| (
defed
 
STM32F10X_HD_VL
)

245 
RCC
->
CIR
 = 0x009F0000;

248 
RCC
->
CFGR2
 = 0x00000000;

251 
RCC
->
CIR
 = 0x009F0000;

254 #i
	`defed
 (
STM32F10X_HD
|| (
defed
 
STM32F10X_XL
|| (defed 
STM32F10X_HD_VL
)

255 #ifde
DATA_IN_ExtSRAM


256 
	`SyemIn_ExtMemC
();

262 
	`SSysClock
();

271 #ide
__DONT_INIT_VTABLE


272 #ifde
VECT_TAB_SRAM


273 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

275 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

278 #wng 
F
 
a
 
vsi
 d
n
 
u
 
	`__DONT_INIT_VTABLE
 (
e
 
above
).

280 
	}
}

317 
	$SyemCeClockUpde
 ()

319 
ut32_t
 
tmp
 = 0, 
lmu
 = 0, 
lsour
 = 0;

321 #ifde 
STM32F10X_CL


322 
ut32_t
 
ediv1sour
 = 0, 
ediv1
 = 0, 
ediv2
 = 0, 
l2mu
 = 0;

325 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| (
defed
 
STM32F10X_HD_VL
)

326 
ut32_t
 
ediv1
 = 0;

330 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

332 
tmp
)

335 
SyemCeClock
 = 
HSI_VALUE
;

338 
SyemCeClock
 = 
HSE_VALUE
;

343 
lmu
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

344 
lsour
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

346 #ide
STM32F10X_CL


347 
lmu
 = (llmull >> 18) + 2;

349 i(
lsour
 == 0x00)

352 
SyemCeClock
 = (
HSI_VALUE
 >> 1* 
lmu
;

356 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| (
defed
 
STM32F10X_HD_VL
)

357 
ediv1
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

359 
SyemCeClock
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

362 i((
RCC
->
CFGR
 & 
RCC_CFGR_PLLXTPRE
!(
ut32_t
)
RESET
)

364 
SyemCeClock
 = (
HSE_VALUE
 >> 1* 
lmu
;

368 
SyemCeClock
 = 
HSE_VALUE
 * 
lmu
;

373 
lmu
 =llmull >> 18;

375 i(
lmu
 != 0x0D)

377 
lmu
 += 2;

381 
lmu
 = 13 / 2;

384 i(
lsour
 == 0x00)

387 
SyemCeClock
 = (
HSI_VALUE
 >> 1* 
lmu
;

393 
ediv1sour
 = 
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1SRC
;

394 
ediv1
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

396 i(
ediv1sour
 == 0)

399 
SyemCeClock
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

405 
ediv2
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
) >> 4) + 1;

406 
l2mu
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL2MUL
) >> 8 ) + 2;

407 
SyemCeClock
 = (((
HSE_VALUE
 / 
ediv2
* 
l2mu
/ 
ediv1
* 
lmu
;

414 
SyemCeClock
 = 
HSI_VALUE
;

420 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

422 
SyemCeClock
 >>
tmp
;

423 
	}
}

430 
	$SSysClock
()

432 #ifde
SYSCLK_FREQ_HSE


433 
	`SSysClockToHSE
();

434 #i
defed
 
SYSCLK_FREQ_24MHz


435 
	`SSysClockTo24
();

436 #i
defed
 
SYSCLK_FREQ_36MHz


437 
	`SSysClockTo36
();

438 #i
defed
 
SYSCLK_FREQ_48MHz


439 
	`SSysClockTo48
();

440 #i
defed
 
SYSCLK_FREQ_56MHz


441 
	`SSysClockTo56
();

442 #i
defed
 
SYSCLK_FREQ_72MHz


443 
	`SSysClockTo72
();

448 
	}
}

456 #ifde
DATA_IN_ExtSRAM


466 
	$SyemIn_ExtMemC
()

472 
RCC
->
AHBENR
 = 0x00000114;

475 
RCC
->
APB2ENR
 = 0x000001E0;

483 
GPIOD
->
CRL
 = 0x44BB44BB;

484 
GPIOD
->
CRH
 = 0xBBBBBBBB;

486 
GPIOE
->
CRL
 = 0xB44444BB;

487 
GPIOE
->
CRH
 = 0xBBBBBBBB;

489 
GPIOF
->
CRL
 = 0x44BBBBBB;

490 
GPIOF
->
CRH
 = 0xBBBB4444;

492 
GPIOG
->
CRL
 = 0x44BBBBBB;

493 
GPIOG
->
CRH
 = 0x44444B44;

498 
FSMC_Bk1
->
BTCR
[4] = 0x00001011;

499 
FSMC_Bk1
->
BTCR
[5] = 0x00000200;

500 
	}
}

503 #ifde
SYSCLK_FREQ_HSE


511 
	$SSysClockToHSE
()

513 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

517 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

522 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

523 
SUpCou
++;

524 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

526 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

528 
HSEStus
 = (
ut32_t
)0x01;

532 
HSEStus
 = (
ut32_t
)0x00;

535 i(
HSEStus
 =(
ut32_t
)0x01)

538 #i!
defed
 
STM32F10X_LD_VL
 && !defed 
STM32F10X_MD_VL
 && !defed 
STM32F10X_HD_VL


540 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

543 
FLASH
->
ACR
 &(
ut32_t
)((ut32_t)~
FLASH_ACR_LATENCY
);

545 #ide
STM32F10X_CL


546 
FLASH
->
ACR
 |(
ut32_t
)
FLASH_ACR_LATENCY_0
;

548 i(
HSE_VALUE
 <= 24000000)

550 
FLASH
->
ACR
 |(
ut32_t
)
FLASH_ACR_LATENCY_0
;

554 
FLASH
->
ACR
 |(
ut32_t
)
FLASH_ACR_LATENCY_1
;

560 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

563 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE2_DIV1
;

566 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE1_DIV1
;

569 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

570 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_HSE
;

573 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x04)

581 
	}
}

582 #i
defed
 
SYSCLK_FREQ_24MHz


590 
	$SSysClockTo24
()

592 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

596 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

601 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

602 
SUpCou
++;

603 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

605 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

607 
HSEStus
 = (
ut32_t
)0x01;

611 
HSEStus
 = (
ut32_t
)0x00;

614 i(
HSEStus
 =(
ut32_t
)0x01)

616 #i!
defed
 
STM32F10X_LD_VL
 && !defed 
STM32F10X_MD_VL
 && !defed 
STM32F10X_HD_VL


618 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

621 
FLASH
->
ACR
 &(
ut32_t
)((ut32_t)~
FLASH_ACR_LATENCY
);

622 
FLASH
->
ACR
 |(
ut32_t
)
FLASH_ACR_LATENCY_0
;

626 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

629 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE2_DIV1
;

632 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE1_DIV1
;

634 #ifde
STM32F10X_CL


637 
RCC
->
CFGR
 &(
ut32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

638 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

639 
RCC_CFGR_PLLMULL6
);

643 
RCC
->
CFGR2
 &(
ut32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

644 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

645 
RCC
->
CFGR2
 |(
ut32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

646 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV10
);

649 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

651 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

654 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

656 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

657 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_PREDIV1
 | 
RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 | 
RCC_CFGR_PLLMULL6
);

660 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

661 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL6
);

665 
RCC
->
CR
 |
RCC_CR_PLLON
;

668 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

673 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

674 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_PLL
;

677 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

685 
	}
}

686 #i
defed
 
SYSCLK_FREQ_36MHz


694 
	$SSysClockTo36
()

696 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

700 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

705 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

706 
SUpCou
++;

707 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

709 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

711 
HSEStus
 = (
ut32_t
)0x01;

715 
HSEStus
 = (
ut32_t
)0x00;

718 i(
HSEStus
 =(
ut32_t
)0x01)

721 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

724 
FLASH
->
ACR
 &(
ut32_t
)((ut32_t)~
FLASH_ACR_LATENCY
);

725 
FLASH
->
ACR
 |(
ut32_t
)
FLASH_ACR_LATENCY_1
;

728 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

731 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE2_DIV1
;

734 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE1_DIV1
;

736 #ifde
STM32F10X_CL


740 
RCC
->
CFGR
 &(
ut32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

741 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

742 
RCC_CFGR_PLLMULL9
);

747 
RCC
->
CFGR2
 &(
ut32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

748 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

749 
RCC
->
CFGR2
 |(
ut32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

750 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV10
);

753 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

755 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

761 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

762 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL9
);

766 
RCC
->
CR
 |
RCC_CR_PLLON
;

769 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

774 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

775 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_PLL
;

778 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

786 
	}
}

787 #i
defed
 
SYSCLK_FREQ_48MHz


795 
	$SSysClockTo48
()

797 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

801 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

806 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

807 
SUpCou
++;

808 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

810 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

812 
HSEStus
 = (
ut32_t
)0x01;

816 
HSEStus
 = (
ut32_t
)0x00;

819 i(
HSEStus
 =(
ut32_t
)0x01)

822 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

825 
FLASH
->
ACR
 &(
ut32_t
)((ut32_t)~
FLASH_ACR_LATENCY
);

826 
FLASH
->
ACR
 |(
ut32_t
)
FLASH_ACR_LATENCY_1
;

829 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

832 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE2_DIV1
;

835 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE1_DIV2
;

837 #ifde
STM32F10X_CL


842 
RCC
->
CFGR2
 &(
ut32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

843 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

844 
RCC
->
CFGR2
 |(
ut32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

845 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

848 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

850 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

856 
RCC
->
CFGR
 &(
ut32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

857 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

858 
RCC_CFGR_PLLMULL6
);

861 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

862 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL6
);

866 
RCC
->
CR
 |
RCC_CR_PLLON
;

869 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

874 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

875 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_PLL
;

878 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

886 
	}
}

888 #i
defed
 
SYSCLK_FREQ_56MHz


896 
	$SSysClockTo56
()

898 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

902 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

907 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

908 
SUpCou
++;

909 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

911 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

913 
HSEStus
 = (
ut32_t
)0x01;

917 
HSEStus
 = (
ut32_t
)0x00;

920 i(
HSEStus
 =(
ut32_t
)0x01)

923 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

926 
FLASH
->
ACR
 &(
ut32_t
)((ut32_t)~
FLASH_ACR_LATENCY
);

927 
FLASH
->
ACR
 |(
ut32_t
)
FLASH_ACR_LATENCY_2
;

930 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

933 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE2_DIV1
;

936 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE1_DIV2
;

938 #ifde
STM32F10X_CL


943 
RCC
->
CFGR2
 &(
ut32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

944 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

945 
RCC
->
CFGR2
 |(
ut32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

946 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

949 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

951 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

957 
RCC
->
CFGR
 &(
ut32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

958 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

959 
RCC_CFGR_PLLMULL7
);

962 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

963 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL7
);

968 
RCC
->
CR
 |
RCC_CR_PLLON
;

971 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

976 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

977 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_PLL
;

980 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

988 
	}
}

990 #i
defed
 
SYSCLK_FREQ_72MHz


998 
	$SSysClockTo72
()

1000 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

1004 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

1009 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

1010 
SUpCou
++;

1011 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

1013 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

1015 
HSEStus
 = (
ut32_t
)0x01;

1019 
HSEStus
 = (
ut32_t
)0x00;

1022 i(
HSEStus
 =(
ut32_t
)0x01)

1025 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

1028 
FLASH
->
ACR
 &(
ut32_t
)((ut32_t)~
FLASH_ACR_LATENCY
);

1029 
FLASH
->
ACR
 |(
ut32_t
)
FLASH_ACR_LATENCY_2
;

1033 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

1036 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE2_DIV1
;

1039 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE1_DIV2
;

1041 #ifde
STM32F10X_CL


1046 
RCC
->
CFGR2
 &(
ut32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

1047 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

1048 
RCC
->
CFGR2
 |(
ut32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

1049 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

1052 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

1054 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

1060 
RCC
->
CFGR
 &(
ut32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

1061 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

1062 
RCC_CFGR_PLLMULL9
);

1065 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 |

1066 
RCC_CFGR_PLLMULL
));

1067 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL9
);

1071 
RCC
->
CR
 |
RCC_CR_PLLON
;

1074 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

1079 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

1080 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_PLL
;

1083 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

1091 
	}
}

	@C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\src\main.c

5 
	~"m32f10x_cf.h
"

7 
loj_36M
();

8 
LED_In
();

9 
UART1_In
();

10 
DMA_UART_TX_In
(
ut32_t
 
memܟ
[], 
ut16_t
 
num_dos
);

11 
vab
(*
glo
, 
ut16_t
 
lgud
);

14 
	$ma
()

16 
	`LED_In
();

17 
	`UART1_In
();

21 
ut16_t
 
num_dos
= 10;

22 
ut32_t
 
memܟ
[
num_dos
];

25 
	`vab
("Llenamosa memoria: ", 21);

26 
ut16_t
 
i
0; i<
num_dos
; i++)

28 i(
i
 <= 9)

30 
memܟ
[
i
]= i+48;

31 
	`USART_GFgStus
(
USART1
, 
USART_FLAG_TXE
=
RESET
);

32 
	`USART_SdDa
(
USART1
, 
memܟ
[
i
]);

36 
memܟ
[
i
]=0+48;

40 
	`vab
("\n", 1);

41 
	`vab
("Datos dea memoria: ", 21);

42 
	`DMA_UART_TX_In
(
memܟ
, 
num_dos
);

43 
	`DMA_GFgStus
(
DMA1_FLAG_TC4
)=
RESET
);

46 
	`vab
("Llenamos deuevoa memoria: ", 30);

47 
ut16_t
 
i
0; i<
num_dos
; i++)

49 
memܟ
[
i
]
num_dos
-1-i+48;

50 
	`USART_GFgStus
(
USART1
, 
USART_FLAG_TXE
=
RESET
);

51 
	`USART_SdDa
(
USART1
, 
memܟ
[
i
]);

55 
	`vab
("\n", 1);

56 
	`vab
("Nuevos datos dea memoria: ", 29);

57 
	`DMA_Cmd
(
DMA1_Chl4
, 
DISABLE
);

58 
	`DMA_SCuDaCou
(
DMA1_Chl4
, 
num_dos
);

59 
	`DMA_Cmd
(
DMA1_Chl4
, 
ENABLE
);

60 
	`DMA_GFgStus
(
DMA1_FLAG_TC4
)=
RESET
);

62 
	`GPIO_SBs
(
GPIOC
, 
GPIO_P_13
);

68 
	}
}

75 
	$loj_36M
()

78 
	`RCC_SYSCLKCfig
(
RCC_SYSCLKSour_HSI
);

79 
	`RCC_PLLCmd
(
DISABLE
);

80 
	`RCC_PLLCfig
(
RCC_PLLSour_HSE_Div2
,
RCC_PLLMul_9
);

81 
	`RCC_PLLCmd
(
ENABLE
);

82 
	`RCC_GFgStus
(
RCC_FLAG_PLLRDY
)=
RESET
)

86 
	`RCC_SYSCLKCfig
(
RCC_SYSCLKSour_PLLCLK
);

87 
	`RCC_HCLKCfig

RCC_SYSCLK_Div1
);

88 
	`RCC_PCLK2Cfig

RCC_HCLK_Div1
);

89 
	`RCC_PCLK1Cfig

RCC_HCLK_Div2
);

90 
	}
}

97 
	$LED_In
()

99 
GPIO_InTyDef
 
GPIOC_Su
;

100 
GPIOC_Su
.
GPIO_P
 = 
GPIO_P_13
;

101 
GPIOC_Su
.
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

102 
GPIOC_Su
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

104 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_GPIOC
, 
ENABLE
);

105 
	`GPIO_In
(
GPIOC
, &
GPIOC_Su
);

106 
	`GPIO_RetBs
(
GPIOC
, 
GPIO_P_13
);

107 
	}
}

114 
	$UART1_In
()

117 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_USART1
 | 
RCC_APB2Ph_AFIO
 | 
RCC_APB2Ph_GPIOA
, 
ENABLE
);

120 
GPIO_InTyDef
 
GPIO_Su
;

122 
GPIO_Su
.
GPIO_P
 = 
GPIO_P_9
;

123 
GPIO_Su
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

124 
GPIO_Su
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

125 
	`GPIO_In
(
GPIOA
, &
GPIO_Su
);

127 
GPIO_Su
.
GPIO_P
 = 
GPIO_P_10
;

128 
GPIO_Su
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

129 
GPIO_Su
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

130 
	`GPIO_In
(
GPIOA
, &
GPIO_Su
);

133 
USART_InTyDef
 
UART_Su
;

134 
	`USART_SuIn
(&
UART_Su
);

135 
UART_Su
.
USART_BaudRe
= 9600;

137 
	`USART_In
(
USART1
, &
UART_Su
);

138 
	`USART_Cmd
(
USART1
, 
ENABLE
);

139 
	}
}

146 
	$DMA_UART_TX_In
(
ut32_t
 
memܟ
[], 
ut16_t
 
num_dos
)

148 
	`RCC_AHBPhClockCmd
(
RCC_AHBPh_DMA1
, 
ENABLE
);

149 
	`DMA_DeIn
(
DMA1_Chl4
);

151 
DMA_InTyDef
 
DMA_InSu
;

152 
	`DMA_SuIn
(&
DMA_InSu
);

154 
DMA_InSu
.
DMA_PhBaAddr
 = (
ut32_t
&
USART1
->
DR
;

155 
DMA_InSu
.
DMA_MemyBaAddr
 = (
ut32_t
)&
memܟ
;

156 
DMA_InSu
.
DMA_DIR
 = 
DMA_DIR_PhDST
;

157 
DMA_InSu
.
DMA_BufrSize
 = 
num_dos
;

158 
DMA_InSu
.
DMA_PhInc
 = 
DMA_PhInc_Dib
;

159 
DMA_InSu
.
DMA_MemyInc
 = 
DMA_MemyInc_Eb
;

160 
DMA_InSu
.
DMA_PhDaSize
 = 
DMA_PhDaSize_Wd
;

161 
DMA_InSu
.
DMA_MemyDaSize
 = 
DMA_MemyDaSize_Wd
;

162 
DMA_InSu
.
DMA_Mode
 = 
DMA_Mode_Nm
;

163 
DMA_InSu
.
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

164 
DMA_InSu
.
DMA_M2M
 = 
DMA_M2M_Dib
;

166 
	`DMA_In
(
DMA1_Chl4
, &
DMA_InSu
);

167 
	`USART_DMACmd
(
USART1
, 
USART_DMAReq_Tx
, 
ENABLE
);

169 
	`DMA_Cmd
(
DMA1_Chl4
, 
ENABLE
);

170 
	}
}

177 
	$vab
(*
glo
, 
ut16_t
 
lgud
)

179 
ut16_t
 
i
0; i< 
lgud
; i++)

181 
	`USART_GFgStus
(
USART1
, 
USART_FLAG_TXE
=
RESET
);

182 
	`USART_SdDa
(
USART1
, 
glo
[
i
]);

184 
	}
}

	@
1
.
0
58
3938
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST1521~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST1ED0~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST2944~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST301B~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST4334~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST5872~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST7315~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST7C3E~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST86EB~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST89BF~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\ST90EA~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STA403~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STA4E5~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STA5E7~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STA930~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STBC07~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STDBC2~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STF8B9~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STM32F~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STM32F~2.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STM32F~3.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\STM32F~4.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\inc\misc.h
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST12DF~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST1D4B~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST508A~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST53A5~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST57C7~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST585B~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST5F15~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST7656~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST7B0D~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST866E~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\ST92BF~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STA2D5~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STB65C~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STC0DE~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STCCCA~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STF68C~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STF6A9~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STFD4F~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STM32F~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STM32F~2.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STM32F~3.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\STM32F~4.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\SPL\src\misc.c
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\STM32F~1.LD
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\STM32F~2.LD
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\cmsis\CORE_C~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\cmsis\CORE_C~2.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\cmsis\core_cm3.h
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\inc\STM32F~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\inc\STM32F~2.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\inc\SYSTEM~1.H
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\readme.txt
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\src\STARTU~1.S
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\src\SYSTEM~1.C
C:\DOCUME~2\JAVERI~1\9NOSEM~1\Micros\projects\DMA\src\main.c
