Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f824a7741bb041789d3405c5fe22c74e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_instruction_tb0_behav xil_defaultlib.add_instruction_tb0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 26 for port jump_address [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:145]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port in1 [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/EXE_stage.v:29]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port sum [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/EXE_stage.v:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port in0 [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:295]
WARNING: [VRFC 10-278] actual bit length 27 differs from formal bit length 32 for port in [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:307]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port out [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:310]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux8bit
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.register8bit
Compiling module xil_defaultlib.IF_stage
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ID_stage
Compiling module xil_defaultlib.reg_ID_EXE
Compiling module xil_defaultlib.shift_left_two
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.mux32bit
Compiling module xil_defaultlib.mux5bit
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_stage
Compiling module xil_defaultlib.reg_EXE_MEM
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_stage
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.WB_stage
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.add_instruction_tb0
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_instruction_tb0_behav
