# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../edusoc-system.gen/sources_1/ip/proc_sys_reset_0/sim/proc_sys_reset_0.vhd" \

# Do not sort compile order
nosort
