--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Aug  9 11:27:11 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets FT601_CLK_c]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.915ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ft601_comp/tx_active_24  (from FT601_CLK_c +)
   Destination:    FD1S3AX    D              \ft601_comp/tx_active_24  (to FT601_CLK_c +)

   Delay:                   3.952ns  (29.9% logic, 70.1% route), 3 logic levels.

 Constraint Details:

      3.952ns data_path \ft601_comp/tx_active_24 to \ft601_comp/tx_active_24 meets
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 0.915ns

 Path Details: \ft601_comp/tx_active_24 to \ft601_comp/tx_active_24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \ft601_comp/tx_active_24 (from FT601_CLK_c)
Route         2   e 0.838                                  \ft601_comp/tx_active
LUT4        ---     0.408              C to Z              \ft601_comp/i1_2_lut_3_lut
Route        18   e 1.271                                  tx_active_N_326
LUT4        ---     0.408              D to Z              \ft601_comp/tx_active_I_77_3_lut_4_lut
Route         1   e 0.660                                  \ft601_comp/tx_active_N_325
                  --------
                    3.952  (29.9% logic, 70.1% route), 3 logic levels.


Passed:  The following path meets requirements by 2.594ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ft601_comp/tx_active_24  (from FT601_CLK_c +)
   Destination:    FD1S3AX    D              \ft601_comp/tx_active_24  (to FT601_CLK_c +)

   Delay:                   2.273ns  (34.1% logic, 65.9% route), 2 logic levels.

 Constraint Details:

      2.273ns data_path \ft601_comp/tx_active_24 to \ft601_comp/tx_active_24 meets
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 2.594ns

 Path Details: \ft601_comp/tx_active_24 to \ft601_comp/tx_active_24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \ft601_comp/tx_active_24 (from FT601_CLK_c)
Route         2   e 0.838                                  \ft601_comp/tx_active
LUT4        ---     0.408              C to Z              \ft601_comp/tx_active_I_77_3_lut_4_lut
Route         1   e 0.660                                  \ft601_comp/tx_active_N_325
                  --------
                    2.273  (34.1% logic, 65.9% route), 2 logic levels.

Report: 4.085 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets \decoder_inst/mode]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_int]
            104 items scored, 12 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.404ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134  (from clk_int +)
   Destination:    FD1S3DX    D              \deser_inst/ddrx4_inst/Inst5_rx_sync/STAT2_REG_Z110  (to clk_int +)

   Delay:                   5.271ns  (30.2% logic, 69.8% route), 4 logic levels.

 Constraint Details:

      5.271ns data_path \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 to \deser_inst/ddrx4_inst/Inst5_rx_sync/STAT2_REG_Z110 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 0.404ns

 Path Details: \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 to \deser_inst/ddrx4_inst/Inst5_rx_sync/STAT2_REG_Z110

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 (from clk_int)
Route        10   e 1.160                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT[0]
LUT4        ---     0.408              A to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/i1_2_lut_rep_28_3_lut
Route         5   e 0.981                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/n2176
LUT4        ---     0.408              A to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/i881_4_lut
Route         3   e 0.879                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/n1396
LUT4        ---     0.408              B to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/N_172_I_I_0_4_lut
Route         1   e 0.660                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/N_172_I
                  --------
                    5.271  (30.2% logic, 69.8% route), 4 logic levels.


Error:  The following path violates requirements by 0.404ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134  (from clk_int +)
   Destination:    FD1S3DX    D              \deser_inst/ddrx4_inst/Inst5_rx_sync/STAT3_REG_Z112  (to clk_int +)

   Delay:                   5.271ns  (30.2% logic, 69.8% route), 4 logic levels.

 Constraint Details:

      5.271ns data_path \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 to \deser_inst/ddrx4_inst/Inst5_rx_sync/STAT3_REG_Z112 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 0.404ns

 Path Details: \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 to \deser_inst/ddrx4_inst/Inst5_rx_sync/STAT3_REG_Z112

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 (from clk_int)
Route        10   e 1.160                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT[0]
LUT4        ---     0.408              A to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/i1_2_lut_rep_28_3_lut
Route         5   e 0.981                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/n2176
LUT4        ---     0.408              A to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/i881_4_lut
Route         3   e 0.879                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/n1396
LUT4        ---     0.408              B to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/N_171_I_I_0_4_lut
Route         1   e 0.660                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/N_171_I
                  --------
                    5.271  (30.2% logic, 69.8% route), 4 logic levels.


Error:  The following path violates requirements by 0.404ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134  (from clk_int +)
   Destination:    FD1S3DX    D              \deser_inst/ddrx4_inst/Inst5_rx_sync/STAT4_REG_Z114  (to clk_int +)

   Delay:                   5.271ns  (30.2% logic, 69.8% route), 4 logic levels.

 Constraint Details:

      5.271ns data_path \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 to \deser_inst/ddrx4_inst/Inst5_rx_sync/STAT4_REG_Z114 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 0.404ns

 Path Details: \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 to \deser_inst/ddrx4_inst/Inst5_rx_sync/STAT4_REG_Z114

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 (from clk_int)
Route        10   e 1.160                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT[0]
LUT4        ---     0.408              A to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/i1_2_lut_rep_28_3_lut
Route         5   e 0.981                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/n2176
LUT4        ---     0.408              A to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/i881_4_lut
Route         3   e 0.879                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/n1396
LUT4        ---     0.408              B to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I_I_0_4_lut
Route         1   e 0.660                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I
                  --------
                    5.271  (30.2% logic, 69.8% route), 4 logic levels.

Warning: 5.404 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets sclk]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets FT601_CLK_c]             |     5.000 ns|     4.085 ns|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \decoder_inst/mode]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_int]                 |     5.000 ns|     5.404 ns|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sclk]                    |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\deser_inst/ddrx4_inst/Inst5_rx_sync/n21|        |        |
76                                      |       5|      12|     99.00%
                                        |        |        |
\deser_inst/ddrx4_inst/Inst5_rx_sync/n13|        |        |
96                                      |       3|       9|     75.00%
                                        |        |        |
\deser_inst/ddrx4_inst/Inst5_rx_sync/CTR|        |        |
L_CNT[0]                                |      10|       4|     33.33%
                                        |        |        |
\deser_inst/ddrx4_inst/Inst5_rx_sync/CTR|        |        |
L_CNT[1]                                |      10|       4|     33.33%
                                        |        |        |
\deser_inst/ddrx4_inst/Inst5_rx_sync/CTR|        |        |
L_CNT_FAST[2]                           |       4|       4|     33.33%
                                        |        |        |
\deser_inst/ddrx4_inst/Inst5_rx_sync/N_1|        |        |
70_I                                    |       1|       3|     25.00%
                                        |        |        |
\deser_inst/ddrx4_inst/Inst5_rx_sync/N_1|        |        |
71_I                                    |       1|       3|     25.00%
                                        |        |        |
\deser_inst/ddrx4_inst/Inst5_rx_sync/N_1|        |        |
72_I                                    |       1|       3|     25.00%
                                        |        |        |
\deser_inst/ddrx4_inst/Inst5_rx_sync/STA|        |        |
TE_NS[1]                                |       1|       3|     25.00%
                                        |        |        |
\deser_inst/ddrx4_inst/Inst5_rx_sync/n17|        |        |
16                                      |       1|       3|     25.00%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 12  Score: 3459

Constraints cover  106 paths, 52 nets, and 147 connections (20.1% coverage)


Peak memory: 221597696 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
