verilog work "reg_bank.v"
verilog work "Core.v"
verilog work "ipcore_dir/IMem.v"
verilog work "Core_TB.v"
verilog work "ipcore_dir/DMem.v"
verilog work "C:/Xilinx/13.1/ISE_DS/ISE//verilog/src/glbl.v"
