Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Dec 11 15:25:32 2020
| Host         : esteban running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file nexys4ddr_control_sets.rpt
| Design       : nexys4ddr
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   109 |
|    Minimum number of control sets                        |   109 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   230 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   109 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    59 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             240 |          107 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             610 |          222 |
| Yes          | No                    | No                     |             517 |          178 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1147 |          362 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------------------------+--------------------------------------------+------------------+----------------+
|         Clock Signal         |                     Enable Signal                     |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------------------+-------------------------------------------------------+--------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG               |                                                       | ledRGB2_b_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG               |                                                       | ledRGB2_g_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG               |                                                       | ledRGB1_g_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG               | serial_tx_i_1_n_0                                     | basesoc_int_rst                            |                1 |              1 |
|  clk_IBUF_BUFG               |                                                       | ledRGB2_r_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG               |                                                       | ledRGB1_r_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG               |                                                       | ledRGB1_b_i_1_n_0                          |                1 |              1 |
|  clk_IBUF_BUFG               | picorv32/instr_lui0                                   | picorv32/instr_jalr_i_1_n_0                |                1 |              1 |
|  cam_pclk_IBUF_BUFG          |                                                       |                                            |                1 |              3 |
|  clk_IBUF_BUFG               | picorv32/basesoc_basesoc_uart_rx_fifo_rdport_re       | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG               | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0          | picorv32/instr_timer_i_1_n_0               |                1 |              4 |
|  clk_IBUF_BUFG               | basesoc_basesoc_uart_rx_fifo_wrport_we__0             | basesoc_int_rst                            |                2 |              4 |
|  clk_IBUF_BUFG               |                                                       | picorv32/pcpi_div/instr_rem_i_1_n_0        |                1 |              4 |
|  clk_IBUF_BUFG               | picorv32/basesoc_basesoc_uart_tx_fifo_wrport_we__0    | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG               |                                                       | picorv32/pcpi_mul/instr_mulhu_i_1_n_0      |                1 |              4 |
|  clk_IBUF_BUFG               | basesoc_basesoc_rx_bitcount                           | basesoc_basesoc_rx_bitcount[3]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG               | picorv32/pcpi_timeout_counter[3]_i_2_n_0              | picorv32/pcpi_mul/SS[0]                    |                1 |              4 |
|  clk_IBUF_BUFG               | basesoc_basesoc_sink_ready169_out                     | basesoc_basesoc_sink_ready1                |                1 |              4 |
|  camara/clk25_24/inst/clk25M | camara/VGA_640x480/p_1_in                             | camara/VGA_640x480/countY[9]_i_1_n_0       |                3 |              4 |
|  cam_pclk_IBUF_BUFG          | camara/cam_read/DP_RAM_data_in__0[8]                  | basesoc_int_rst                            |                1 |              4 |
|  clk_IBUF_BUFG               | basesoc_basesoc_uart_tx_fifo_syncfifo_re              | basesoc_int_rst                            |                1 |              4 |
|  camara/clk25_24/inst/clk25M |                                                       | camara/VGA_640x480/countX[8]_i_1_n_0       |                1 |              4 |
|  clk_IBUF_BUFG               | picorv32/basesoc_basesoc_uart_rx_fifo_readable_reg[0] | basesoc_int_rst                            |                2 |              5 |
|  clk_IBUF_BUFG               | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0          | picorv32/instr_lhu_i_1_n_0                 |                2 |              5 |
|  clk_IBUF_BUFG               | picorv32/instr_lui0                                   | picorv32/decoded_rs1__0[4]                 |                1 |              5 |
|  clk_IBUF_BUFG               | picorv32/basesoc_basesoc_uart_tx_fifo_readable_reg[0] | basesoc_int_rst                            |                2 |              5 |
|  clk_IBUF_BUFG               | picorv32/pcpi_mul/instr_jal_reg                       | picorv32/pcpi_mul/mem_do_prefetch_reg      |                2 |              6 |
|  clk_IBUF_BUFG               | picorv32/latched_rd[5]_i_1_n_0                        |                                            |                2 |              6 |
|  camara/clk25_24/inst/clk25M |                                                       | basesoc_int_rst                            |                2 |              6 |
|  camara/clk25_24/inst/clk25M | camara/VGA_640x480/countY[8]_i_1_n_0                  | basesoc_int_rst                            |                2 |              6 |
|  clk_IBUF_BUFG               | picorv32/mem_wstrb_reg[1]_0[0]                        | basesoc_int_rst                            |                2 |              8 |
|  clk_IBUF_BUFG               | picorv32/mem_addr_reg[3]_1[0]                         | basesoc_int_rst                            |                5 |              8 |
|  cam_pclk_IBUF_BUFG          | camara/cam_read/DP_RAM_data_in__0[4]                  | basesoc_int_rst                            |                2 |              8 |
|  clk_IBUF_BUFG               | picorv32/mem_wstrb_reg[1]_2[0]                        | basesoc_int_rst                            |                1 |              8 |
|  clk_IBUF_BUFG               | picorv32/mem_addr_reg[4]_9[0]                         | basesoc_int_rst                            |                2 |              8 |
|  clk_IBUF_BUFG               | picorv32/mem_wstrb_reg[1]_1[0]                        | basesoc_int_rst                            |                2 |              8 |
|  clk_IBUF_BUFG               | picorv32/mem_addr_reg[4]_10[0]                        | basesoc_int_rst                            |                1 |              8 |
|  clk_IBUF_BUFG               | picorv32/basesoc_basesoc_uart_rx_fifo_rdport_re       |                                            |                2 |              8 |
|  clk_IBUF_BUFG               | basesoc_basesoc_source_payload_data[7]_i_1_n_0        | basesoc_int_rst                            |                2 |              8 |
|  clk_IBUF_BUFG               | basesoc_basesoc_tx_reg[7]_i_1_n_0                     |                                            |                2 |              8 |
|  clk_IBUF_BUFG               |                                                       | picorv32/mem_addr_reg[13]_3                |                6 |              8 |
|  clk_IBUF_BUFG               | basesoc_basesoc_uart_tx_fifo_syncfifo_re              |                                            |                2 |              8 |
|  clk_IBUF_BUFG               | picorv32/mem_addr_reg[4]_11[0]                        | basesoc_int_rst                            |                1 |              8 |
|  clk_IBUF_BUFG               | picorv32/mem_addr_reg[3]_0[0]                         | basesoc_int_rst                            |                3 |              8 |
|  clk_IBUF_BUFG               | basesoc_basesoc_rx_reg                                |                                            |                2 |              8 |
|  clk_IBUF_BUFG               |                                                       | picorv32/mem_addr_reg[15]_0                |                2 |              8 |
|  clk_IBUF_BUFG               |                                                       | picorv32/mem_addr_reg[13]_1                |                3 |              8 |
|  clk_IBUF_BUFG               |                                                       | picorv32/mem_addr_reg[2]_1[0]              |                2 |             10 |
|  clk_IBUF_BUFG               | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0          | picorv32/decoded_imm[31]_i_1_n_0           |                2 |             12 |
|  cam_pclk_IBUF_BUFG          | camara/cam_read/DP_RAM_addr_in[14]_i_1_n_0            | basesoc_int_rst                            |                2 |             15 |
|  clk_IBUF_BUFG               | basesoc_basesoc_uart_rx_fifo_wrport_we__0             |                                            |                2 |             16 |
|  clk_IBUF_BUFG               | picorv32/basesoc_basesoc_uart_tx_fifo_wrport_we__0    |                                            |                2 |             16 |
|  clk_IBUF_BUFG               | picorv32/mem_xfer                                     | picorv32/mem_rdata_q[24]_i_1_n_0           |               10 |             17 |
|  clk_IBUF_BUFG               |                                                       | basesoc_dgt_tick_count[0]_i_1_n_0          |                5 |             18 |
|  clk_IBUF_BUFG               | picorv32/E[0]                                         | basesoc_int_rst                            |                7 |             20 |
|  clk_IBUF_BUFG               | picorv32/builder_count_reg_12_sn_1                    | picorv32/mem_valid_reg_0                   |                5 |             20 |
|  clk_IBUF_BUFG               | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0          | picorv32/mem_state2                        |                6 |             22 |
|  clk_IBUF_BUFG               | picorv32/builder_csrbank5_b_width0_re                 | picorv32/builder_state_reg_8               |                9 |             30 |
|  clk_IBUF_BUFG               | picorv32/builder_csrbank4_r_width0_re                 | picorv32/mem_addr_reg[3]_rep_4             |                8 |             30 |
|  clk_IBUF_BUFG               | picorv32/builder_csrbank4_b_width0_re                 | picorv32/builder_state_reg_3               |                8 |             30 |
|  clk_IBUF_BUFG               | picorv32/builder_csrbank5_r_width0_re                 | picorv32/mem_addr_reg[3]_rep_3             |                8 |             30 |
|  clk_IBUF_BUFG               | picorv32/builder_csrbank4_r_period0_re                | picorv32/builder_state_reg                 |               10 |             30 |
|  clk_IBUF_BUFG               | picorv32/builder_csrbank5_b_period0_re                | picorv32/builder_state_reg_7               |                9 |             30 |
|  clk_IBUF_BUFG               | picorv32/builder_csrbank4_g_width0_re                 | picorv32/builder_state_reg_1               |                8 |             30 |
|  clk_IBUF_BUFG               | picorv32/builder_csrbank5_g_period0_re                | picorv32/builder_state_reg_5               |                8 |             30 |
|  clk_IBUF_BUFG               | picorv32/builder_csrbank5_r_period0_re                | picorv32/builder_state_reg_4               |                9 |             30 |
|  clk_IBUF_BUFG               | picorv32/builder_csrbank4_b_period0_re                | picorv32/builder_state_reg_2               |                8 |             30 |
|  clk_IBUF_BUFG               | picorv32/builder_csrbank4_g_period0_re                | picorv32/builder_state_reg_0               |               10 |             30 |
|  clk_IBUF_BUFG               | picorv32/builder_csrbank5_g_width0_re                 | picorv32/builder_state_reg_6               |                8 |             30 |
|  clk_IBUF_BUFG               | picorv32/pcpi_div/divisor                             | picorv32/pcpi_div/divisor[30]_i_1_n_0      |               12 |             31 |
|  clk_IBUF_BUFG               | picorv32/reg_op1[31]_i_1_n_0                          |                                            |               24 |             32 |
|  clk_IBUF_BUFG               |                                                       | picorv32/mem_addr_reg[14]_0                |               13 |             32 |
|  clk_IBUF_BUFG               |                                                       | basesoc_ledRGB_1_b_counter[0]_i_1_n_0      |                8 |             32 |
|  clk_IBUF_BUFG               | picorv32/timer                                        | picorv32/mem_state2                        |               17 |             32 |
|  clk_IBUF_BUFG               | picorv32/mem_addr_reg[4]_6[0]                         | basesoc_int_rst                            |                8 |             32 |
|  clk_IBUF_BUFG               |                                                       | basesoc_ledRGB_2_r_counter[0]_i_1_n_0      |                8 |             32 |
|  clk_IBUF_BUFG               |                                                       | basesoc_ledRGB_2_g_counter[0]_i_1_n_0      |                8 |             32 |
|  clk_IBUF_BUFG               |                                                       | basesoc_ledRGB_1_r_counter[0]_i_1_n_0      |                8 |             32 |
|  clk_IBUF_BUFG               | basesoc_basesoc_timer_update_value_re                 | basesoc_int_rst                            |                7 |             32 |
|  clk_IBUF_BUFG               |                                                       | p_8_in                                     |                8 |             32 |
|  clk_IBUF_BUFG               |                                                       | picorv32/mem_addr_reg[13]_2[0]             |               18 |             32 |
|  clk_IBUF_BUFG               | picorv32/reg_op2[31]_i_1_n_0                          |                                            |               11 |             32 |
|  clk_IBUF_BUFG               | picorv32/mem_wdata[31]_i_1_n_0                        |                                            |                8 |             32 |
|  clk_IBUF_BUFG               |                                                       | picorv32/SR[0]                             |               21 |             32 |
|  clk_IBUF_BUFG               |                                                       | picorv32/mem_addr_reg[2]_2[0]              |                9 |             32 |
|  clk_IBUF_BUFG               |                                                       | picorv32/mem_addr_reg[13]_0                |               16 |             32 |
|  clk_IBUF_BUFG               | picorv32/mem_addr_reg[3]_rep_1[0]                     | basesoc_int_rst                            |               12 |             32 |
|  clk_IBUF_BUFG               |                                                       | basesoc_ledRGB_2_b_counter[0]_i_1_n_0      |                8 |             32 |
|  clk_IBUF_BUFG               | picorv32/pcpi_div/quotient                            | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0 |               10 |             32 |
|  clk_IBUF_BUFG               |                                                       | basesoc_ledRGB_1_g_counter[0]_i_1_n_0      |                8 |             32 |
|  clk_IBUF_BUFG               | picorv32/mem_addr_reg[3]_rep_2[0]                     | basesoc_int_rst                            |               10 |             32 |
|  clk_IBUF_BUFG               | picorv32/irq_mask                                     | picorv32/mem_state2                        |               20 |             32 |
|  clk_IBUF_BUFG               | picorv32/pcpi_mul/pcpi_wr0                            |                                            |               14 |             32 |
|  clk_IBUF_BUFG               | basesoc_basesoc_soccontroller_bus_errors              | basesoc_int_rst                            |                8 |             32 |
|  clk_IBUF_BUFG               | picorv32/pcpi_div/quotient_msk                        | picorv32/pcpi_div/quotient_msk[31]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG               | picorv32/mem_addr_reg[2]_0[0]                         | basesoc_int_rst                            |                8 |             32 |
|  clk_IBUF_BUFG               | picorv32/pcpi_div/dividend                            |                                            |                8 |             32 |
|  clk_IBUF_BUFG               | picorv32/pcpi_div/divisor                             |                                            |                9 |             32 |
|  clk_IBUF_BUFG               | picorv32/instr_lui0                                   |                                            |                8 |             34 |
|  clk_IBUF_BUFG               | picorv32/mem_addr[31]_i_1_n_0                         |                                            |               27 |             36 |
|  clk_IBUF_BUFG               | picorv32/pcpi_mul/basesoc_int_rst_reg                 | picorv32/pcpi_mul/mul_counter[6]           |               17 |             47 |
|  clk_IBUF_BUFG               | picorv32/is_lui_auipc_jal_jalr_addi_add_sub0          |                                            |               15 |             51 |
|  clk_IBUF_BUFG               | picorv32/reg_pc                                       | picorv32/mem_state2                        |               26 |             64 |
|  clk_IBUF_BUFG               | picorv32/irq_delay                                    | picorv32/mem_state2                        |               17 |             65 |
|  clk_IBUF_BUFG               |                                                       | basesoc_int_rst                            |               32 |             69 |
|  clk_IBUF_BUFG               |                                                       | picorv32/mem_state2                        |               28 |             81 |
|  clk_IBUF_BUFG               | picorv32/p_0_in__0                                    |                                            |               22 |             88 |
|  clk_IBUF_BUFG               | picorv32/pcpi_mul/basesoc_int_rst_reg                 |                                            |               44 |            166 |
|  clk_IBUF_BUFG               |                                                       |                                            |              106 |            237 |
+------------------------------+-------------------------------------------------------+--------------------------------------------+------------------+----------------+


