
*** Running vivado
    with args -log RAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAM.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source RAM.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.230 ; gain = 81.598
INFO: [Synth 8-638] synthesizing module 'RAM' [e:/DSED_Grupo6/Proyecto/dsed_audio/dsed_audio.srcs/sources_1/ip/RAM/synth/RAM.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'RAM' (11#1) [e:/DSED_Grupo6/Proyecto/dsed_audio/dsed_audio.srcs/sources_1/ip/RAM/synth/RAM.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:02:09 ; elapsed = 00:02:44 . Memory (MB): peak = 577.777 ; gain = 324.145
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:10 ; elapsed = 00:03:20 . Memory (MB): peak = 577.777 ; gain = 324.145
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 749.141 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:24 ; elapsed = 00:04:29 . Memory (MB): peak = 749.141 ; gain = 495.508
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:24 ; elapsed = 00:04:29 . Memory (MB): peak = 749.141 ; gain = 495.508
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:04:29 . Memory (MB): peak = 749.141 ; gain = 495.508
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:28 ; elapsed = 00:04:34 . Memory (MB): peak = 749.141 ; gain = 495.508
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:04:38 . Memory (MB): peak = 749.141 ; gain = 495.508
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:44 ; elapsed = 00:04:51 . Memory (MB): peak = 749.141 ; gain = 495.508
Finished Timing Optimization : Time (s): cpu = 00:02:45 ; elapsed = 00:04:52 . Memory (MB): peak = 749.141 ; gain = 495.508
Finished Technology Mapping : Time (s): cpu = 00:02:45 ; elapsed = 00:04:52 . Memory (MB): peak = 749.141 ; gain = 495.508
Finished IO Insertion : Time (s): cpu = 00:02:46 ; elapsed = 00:04:53 . Memory (MB): peak = 749.141 ; gain = 495.508
Finished Renaming Generated Instances : Time (s): cpu = 00:02:46 ; elapsed = 00:04:53 . Memory (MB): peak = 749.141 ; gain = 495.508
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:46 ; elapsed = 00:04:53 . Memory (MB): peak = 749.141 ; gain = 495.508
Finished Renaming Generated Ports : Time (s): cpu = 00:02:46 ; elapsed = 00:04:53 . Memory (MB): peak = 749.141 ; gain = 495.508
Finished Handling Custom Attributes : Time (s): cpu = 00:02:46 ; elapsed = 00:04:53 . Memory (MB): peak = 749.141 ; gain = 495.508
Finished Renaming Generated Nets : Time (s): cpu = 00:02:46 ; elapsed = 00:04:53 . Memory (MB): peak = 749.141 ; gain = 495.508

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT4     |     8|
|2     |LUT5     |   128|
|3     |LUT6     |   306|
|4     |MUXF7    |   153|
|5     |MUXF8    |    72|
|6     |RAMB36E1 |   128|
|7     |FDRE     |    18|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:46 ; elapsed = 00:04:53 . Memory (MB): peak = 749.141 ; gain = 495.508
synth_design: Time (s): cpu = 00:02:49 ; elapsed = 00:05:03 . Memory (MB): peak = 749.141 ; gain = 496.695
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 749.141 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 749.141 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 749.141 ; gain = 0.000
