INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20002890/minized_vhdl_no_clk/minized_vhdl_no_clk.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20002890/minized_vhdl_no_clk/minized_vhdl_no_clk.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20002890/minized_vhdl_no_clk/minized_vhdl_no_clk.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/20002890/minized_vhdl_no_clk/minized_vhdl_no_clk.srcs/sources_1/imports/new/vhdlnoclk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vhdlnoclk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/20002890/minized_vhdl_no_clk/minized_vhdl_no_clk.ip_user_files/bd/design_1/ip/design_1_vhdlnoclk_0_0/sim/design_1_vhdlnoclk_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_vhdlnoclk_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/20002890/minized_vhdl_no_clk/minized_vhdl_no_clk.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/20002890/minized_vhdl_no_clk/minized_vhdl_no_clk.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_wrapper
