// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See VTOP.h for the primary calling header

#ifndef VERILATED_VTOP_MAIN_H_
#define VERILATED_VTOP_MAIN_H_  // guard

#include "verilated.h"
#include "verilated_timing.h"

class VTOP__Syms;
class VTOP_std_add;
class VTOP_std_add__W4;
class VTOP_std_reg;
class VTOP_std_const__W4_V0;
class VTOP_std_const__W4_V7;
class VTOP_std_const__V0;
class VTOP_std_const__W4_V1;
class VTOP_std_reg__W4;
class VTOP_std_le__W4;
class VTOP_std_mult_pipe;
class VTOP_std_reg__W1;
class VTOP_std_reg__W3;
class VTOP_undef__W1;
class VTOP_std_add__W3;
class VTOP_std_reg__W2;
class VTOP_std_reg__W6;
class VTOP_std_wire__W1;


class VTOP_main final : public VerilatedModule {
  public:
    // CELLS
    VTOP_std_add* __PVT__add0;
    VTOP_std_add__W4* __PVT__add1;
    VTOP_std_reg* __PVT__bin_read0_0;
    VTOP_std_const__W4_V0* __PVT__const0;
    VTOP_std_const__W4_V7* __PVT__const1;
    VTOP_std_const__V0* __PVT__const14;
    VTOP_std_const__W4_V1* __PVT__const17;
    VTOP_std_reg__W4* __PVT__i0;
    VTOP_std_reg__W4* __PVT__j0;
    VTOP_std_reg__W4* __PVT__k0;
    VTOP_std_le__W4* __PVT__le0;
    VTOP_std_mult_pipe* __PVT__mult_pipe0;
    VTOP_std_reg* __PVT__v_0;
    VTOP_std_reg__W1* __PVT__comb_reg;
    VTOP_std_reg__W1* __PVT__comb_reg0;
    VTOP_std_reg__W1* __PVT__comb_reg1;
    VTOP_std_reg__W1* __PVT__comb_reg2;
    VTOP_std_reg__W1* __PVT__comb_reg3;
    VTOP_std_reg__W1* __PVT__comb_reg4;
    VTOP_std_reg__W1* __PVT__comb_reg5;
    VTOP_std_reg__W1* __PVT__comb_reg6;
    VTOP_std_reg__W1* __PVT__comb_reg7;
    VTOP_std_reg__W3* __PVT__fsm;
    VTOP_undef__W1* __PVT__ud;
    VTOP_std_add__W3* __PVT__adder;
    VTOP_undef__W1* __PVT__ud0;
    VTOP_std_add__W3* __PVT__adder0;
    VTOP_undef__W1* __PVT__ud1;
    VTOP_std_add__W3* __PVT__adder1;
    VTOP_undef__W1* __PVT__ud2;
    VTOP_std_add__W3* __PVT__adder2;
    VTOP_undef__W1* __PVT__ud3;
    VTOP_std_add__W3* __PVT__adder3;
    VTOP_undef__W1* __PVT__ud4;
    VTOP_std_add__W3* __PVT__adder4;
    VTOP_undef__W1* __PVT__ud5;
    VTOP_std_add__W3* __PVT__adder5;
    VTOP_undef__W1* __PVT__ud6;
    VTOP_std_add__W3* __PVT__adder6;
    VTOP_undef__W1* __PVT__ud7;
    VTOP_std_add__W3* __PVT__adder7;
    VTOP_undef__W1* __PVT__ud8;
    VTOP_std_add__W3* __PVT__adder8;
    VTOP_undef__W1* __PVT__ud9;
    VTOP_std_add__W3* __PVT__adder9;
    VTOP_undef__W1* __PVT__ud10;
    VTOP_std_add__W3* __PVT__adder10;
    VTOP_undef__W1* __PVT__ud11;
    VTOP_std_add__W3* __PVT__adder11;
    VTOP_undef__W1* __PVT__ud12;
    VTOP_std_add__W3* __PVT__adder12;
    VTOP_undef__W1* __PVT__ud13;
    VTOP_std_add__W3* __PVT__adder13;
    VTOP_undef__W1* __PVT__ud14;
    VTOP_std_add__W3* __PVT__adder14;
    VTOP_undef__W1* __PVT__ud15;
    VTOP_std_add__W3* __PVT__adder15;
    VTOP_undef__W1* __PVT__ud16;
    VTOP_std_add__W3* __PVT__adder16;
    VTOP_std_reg__W1* __PVT__signal_reg;
    VTOP_std_reg__W2* __PVT__fsm0;
    VTOP_std_reg__W1* __PVT__pd;
    VTOP_std_reg__W2* __PVT__fsm1;
    VTOP_std_reg__W1* __PVT__pd0;
    VTOP_std_reg__W2* __PVT__fsm2;
    VTOP_std_reg__W1* __PVT__pd1;
    VTOP_std_reg__W2* __PVT__fsm3;
    VTOP_std_reg__W1* __PVT__pd2;
    VTOP_std_reg__W2* __PVT__fsm4;
    VTOP_std_reg__W1* __PVT__pd3;
    VTOP_std_reg__W2* __PVT__fsm5;
    VTOP_std_reg__W1* __PVT__pd4;
    VTOP_std_reg__W6* __PVT__fsm6;
    VTOP_std_wire__W1* __PVT__beg_spl_let11_go;
    VTOP_std_wire__W1* __PVT__beg_spl_let11_done;
    VTOP_std_wire__W1* __PVT__beg_spl_let12_go;
    VTOP_std_wire__W1* __PVT__beg_spl_let12_done;
    VTOP_std_wire__W1* __PVT__beg_spl_let15_go;
    VTOP_std_wire__W1* __PVT__beg_spl_let15_done;
    VTOP_std_wire__W1* __PVT__beg_spl_let19_go;
    VTOP_std_wire__W1* __PVT__beg_spl_let19_done;
    VTOP_std_wire__W1* __PVT__beg_spl_let20_go;
    VTOP_std_wire__W1* __PVT__beg_spl_let20_done;
    VTOP_std_wire__W1* __PVT__beg_spl_let23_go;
    VTOP_std_wire__W1* __PVT__beg_spl_let23_done;
    VTOP_std_wire__W1* __PVT__beg_spl_let3_go;
    VTOP_std_wire__W1* __PVT__beg_spl_let3_done;
    VTOP_std_wire__W1* __PVT__beg_spl_let4_go;
    VTOP_std_wire__W1* __PVT__beg_spl_let4_done;
    VTOP_std_wire__W1* __PVT__beg_spl_let7_go;
    VTOP_std_wire__W1* __PVT__beg_spl_let7_done;
    VTOP_std_wire__W1* __PVT__invoke0_go;
    VTOP_std_wire__W1* __PVT__invoke0_done;
    VTOP_std_wire__W1* __PVT__invoke1_go;
    VTOP_std_wire__W1* __PVT__invoke1_done;
    VTOP_std_wire__W1* __PVT__invoke3_go;
    VTOP_std_wire__W1* __PVT__invoke3_done;
    VTOP_std_wire__W1* __PVT__invoke4_go;
    VTOP_std_wire__W1* __PVT__invoke4_done;
    VTOP_std_wire__W1* __PVT__invoke8_go;
    VTOP_std_wire__W1* __PVT__invoke8_done;
    VTOP_std_wire__W1* __PVT__invoke10_go;
    VTOP_std_wire__W1* __PVT__invoke10_done;
    VTOP_std_wire__W1* __PVT__invoke11_go;
    VTOP_std_wire__W1* __PVT__invoke11_done;
    VTOP_std_wire__W1* __PVT__invoke12_go;
    VTOP_std_wire__W1* __PVT__invoke12_done;
    VTOP_std_wire__W1* __PVT__invoke13_go;
    VTOP_std_wire__W1* __PVT__invoke13_done;
    VTOP_std_wire__W1* __PVT__invoke15_go;
    VTOP_std_wire__W1* __PVT__invoke15_done;
    VTOP_std_wire__W1* __PVT__invoke16_go;
    VTOP_std_wire__W1* __PVT__invoke16_done;
    VTOP_std_wire__W1* __PVT__invoke20_go;
    VTOP_std_wire__W1* __PVT__invoke20_done;
    VTOP_std_wire__W1* __PVT__invoke22_go;
    VTOP_std_wire__W1* __PVT__invoke22_done;
    VTOP_std_wire__W1* __PVT__invoke23_go;
    VTOP_std_wire__W1* __PVT__invoke23_done;
    VTOP_std_wire__W1* __PVT__invoke24_go;
    VTOP_std_wire__W1* __PVT__invoke24_done;
    VTOP_std_wire__W1* __PVT__invoke25_go;
    VTOP_std_wire__W1* __PVT__invoke25_done;
    VTOP_std_wire__W1* __PVT__invoke27_go;
    VTOP_std_wire__W1* __PVT__invoke27_done;
    VTOP_std_wire__W1* __PVT__invoke28_go;
    VTOP_std_wire__W1* __PVT__invoke28_done;
    VTOP_std_wire__W1* __PVT__invoke32_go;
    VTOP_std_wire__W1* __PVT__invoke32_done;
    VTOP_std_wire__W1* __PVT__invoke34_go;
    VTOP_std_wire__W1* __PVT__invoke34_done;
    VTOP_std_wire__W1* __PVT__invoke35_go;
    VTOP_std_wire__W1* __PVT__invoke35_done;
    VTOP_std_wire__W1* __PVT__early_reset_cond00_go;
    VTOP_std_wire__W1* __PVT__early_reset_cond00_done;
    VTOP_std_wire__W1* __PVT__early_reset_cond10_go;
    VTOP_std_wire__W1* __PVT__early_reset_cond10_done;
    VTOP_std_wire__W1* __PVT__early_reset_cond20_go;
    VTOP_std_wire__W1* __PVT__early_reset_cond20_done;
    VTOP_std_wire__W1* __PVT__early_reset_cond30_go;
    VTOP_std_wire__W1* __PVT__early_reset_cond30_done;
    VTOP_std_wire__W1* __PVT__early_reset_cond40_go;
    VTOP_std_wire__W1* __PVT__early_reset_cond40_done;
    VTOP_std_wire__W1* __PVT__early_reset_cond50_go;
    VTOP_std_wire__W1* __PVT__early_reset_cond50_done;
    VTOP_std_wire__W1* __PVT__early_reset_cond60_go;
    VTOP_std_wire__W1* __PVT__early_reset_cond60_done;
    VTOP_std_wire__W1* __PVT__early_reset_cond70_go;
    VTOP_std_wire__W1* __PVT__early_reset_cond70_done;
    VTOP_std_wire__W1* __PVT__early_reset_cond80_go;
    VTOP_std_wire__W1* __PVT__early_reset_cond80_done;
    VTOP_std_wire__W1* __PVT__early_reset_static_par_go;
    VTOP_std_wire__W1* __PVT__early_reset_static_par_done;
    VTOP_std_wire__W1* __PVT__early_reset_static_seq_go;
    VTOP_std_wire__W1* __PVT__early_reset_static_seq_done;
    VTOP_std_wire__W1* __PVT__early_reset_static_par0_go;
    VTOP_std_wire__W1* __PVT__early_reset_static_par0_done;
    VTOP_std_wire__W1* __PVT__early_reset_static_par1_go;
    VTOP_std_wire__W1* __PVT__early_reset_static_par1_done;
    VTOP_std_wire__W1* __PVT__early_reset_static_seq0_go;
    VTOP_std_wire__W1* __PVT__early_reset_static_seq0_done;
    VTOP_std_wire__W1* __PVT__early_reset_static_par2_go;
    VTOP_std_wire__W1* __PVT__early_reset_static_par2_done;
    VTOP_std_wire__W1* __PVT__early_reset_static_par3_go;
    VTOP_std_wire__W1* __PVT__early_reset_static_par3_done;
    VTOP_std_wire__W1* __PVT__early_reset_static_seq1_go;
    VTOP_std_wire__W1* __PVT__early_reset_static_seq1_done;
    VTOP_std_wire__W1* __PVT__early_reset_static_par4_go;
    VTOP_std_wire__W1* __PVT__early_reset_static_par4_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond00_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond00_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond10_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond10_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_par_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_par_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond20_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond20_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_seq_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_seq_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_par0_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_par0_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond30_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond30_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond40_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond40_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_par1_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_par1_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond50_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond50_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_seq0_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_seq0_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_par2_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_par2_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond60_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond60_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond70_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond70_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_par3_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_par3_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond80_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_cond80_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_seq1_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_seq1_done;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_par4_go;
    VTOP_std_wire__W1* __PVT__wrapper_early_reset_static_par4_done;
    VTOP_std_wire__W1* __PVT__par0_go;
    VTOP_std_wire__W1* __PVT__par0_done;
    VTOP_std_wire__W1* __PVT__tdcc_go;
    VTOP_std_wire__W1* __PVT__tdcc_done;
    VTOP_std_wire__W1* __PVT__tdcc0_go;
    VTOP_std_wire__W1* __PVT__tdcc0_done;
    VTOP_std_wire__W1* __PVT__par1_go;
    VTOP_std_wire__W1* __PVT__par1_done;
    VTOP_std_wire__W1* __PVT__tdcc1_go;
    VTOP_std_wire__W1* __PVT__tdcc1_done;
    VTOP_std_wire__W1* __PVT__tdcc2_go;
    VTOP_std_wire__W1* __PVT__tdcc2_done;
    VTOP_std_wire__W1* __PVT__par2_go;
    VTOP_std_wire__W1* __PVT__par2_done;
    VTOP_std_wire__W1* __PVT__tdcc3_go;
    VTOP_std_wire__W1* __PVT__tdcc3_done;
    VTOP_std_wire__W1* __PVT__tdcc4_go;
    VTOP_std_wire__W1* __PVT__tdcc4_done;
    VTOP_std_wire__W1* __PVT__tdcc5_go;
    VTOP_std_wire__W1* __PVT__tdcc5_done;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(__PVT__go,0,0);
        VL_IN8(__PVT__clk,0,0);
        VL_IN8(__PVT__reset,0,0);
        VL_OUT8(__PVT__done,0,0);
        VL_OUT8(__PVT__A_int_addr0,3,0);
        VL_OUT8(__PVT__A_int_addr1,3,0);
        VL_OUT8(__PVT__A_int_write_en,0,0);
        VL_OUT8(__PVT__A_int_read_en,0,0);
        VL_IN8(__PVT__A_int_write_done,0,0);
        VL_IN8(__PVT__A_int_read_done,0,0);
        VL_OUT8(__PVT__B_int_addr0,3,0);
        VL_OUT8(__PVT__B_int_addr1,3,0);
        VL_OUT8(__PVT__B_int_write_en,0,0);
        VL_OUT8(__PVT__B_int_read_en,0,0);
        VL_IN8(__PVT__B_int_write_done,0,0);
        VL_IN8(__PVT__B_int_read_done,0,0);
        VL_OUT8(__PVT__C_int_addr0,3,0);
        VL_OUT8(__PVT__C_int_addr1,3,0);
        VL_OUT8(__PVT__C_int_write_en,0,0);
        VL_OUT8(__PVT__C_int_read_en,0,0);
        VL_IN8(__PVT__C_int_write_done,0,0);
        VL_IN8(__PVT__C_int_read_done,0,0);
        VL_OUT8(__PVT__D_int_addr0,3,0);
        VL_OUT8(__PVT__D_int_addr1,3,0);
        VL_OUT8(__PVT__D_int_write_en,0,0);
        VL_OUT8(__PVT__D_int_read_en,0,0);
        VL_IN8(__PVT__D_int_write_done,0,0);
        VL_IN8(__PVT__D_int_read_done,0,0);
        VL_OUT8(__PVT__E_int_addr0,3,0);
        VL_OUT8(__PVT__E_int_addr1,3,0);
        VL_OUT8(__PVT__E_int_write_en,0,0);
        VL_OUT8(__PVT__E_int_read_en,0,0);
        VL_IN8(__PVT__E_int_write_done,0,0);
        VL_IN8(__PVT__E_int_read_done,0,0);
        VL_OUT8(__PVT__F_int_addr0,3,0);
        VL_OUT8(__PVT__F_int_addr1,3,0);
        VL_OUT8(__PVT__F_int_write_en,0,0);
        VL_OUT8(__PVT__F_int_read_en,0,0);
        VL_IN8(__PVT__F_int_write_done,0,0);
        VL_IN8(__PVT__F_int_read_done,0,0);
        VL_OUT8(__PVT__G_int_addr0,3,0);
        VL_OUT8(__PVT__G_int_addr1,3,0);
        VL_OUT8(__PVT__G_int_write_en,0,0);
        VL_OUT8(__PVT__G_int_read_en,0,0);
        VL_IN8(__PVT__G_int_write_done,0,0);
        VL_IN8(__PVT__G_int_read_done,0,0);
        CData/*0:0*/ __PVT__bin_read0_0_write_en;
        CData/*0:0*/ __PVT__i0_write_en;
        CData/*0:0*/ __PVT__j0_write_en;
        CData/*0:0*/ __PVT__k0_write_en;
        CData/*0:0*/ __PVT__mult_pipe0_go;
        CData/*0:0*/ __PVT__v_0_write_en;
        CData/*2:0*/ __PVT__fsm_in;
        CData/*0:0*/ __PVT__fsm_write_en;
        CData/*0:0*/ __PVT__signal_reg_write_en;
        CData/*0:0*/ __PVT__fsm0_write_en;
        CData/*0:0*/ __PVT__pd_write_en;
        CData/*0:0*/ __PVT__fsm1_write_en;
        CData/*0:0*/ __PVT__pd0_write_en;
        CData/*0:0*/ __PVT__fsm2_write_en;
        CData/*0:0*/ __PVT__pd1_write_en;
        CData/*0:0*/ __PVT__fsm3_write_en;
        CData/*0:0*/ __PVT__pd2_write_en;
        CData/*0:0*/ __PVT__fsm4_write_en;
    };
    struct {
        CData/*0:0*/ __PVT__pd3_write_en;
        CData/*0:0*/ __PVT__fsm5_write_en;
        CData/*0:0*/ __PVT__pd4_write_en;
        CData/*0:0*/ __PVT__fsm6_write_en;
        CData/*0:0*/ __PVT__beg_spl_let11_go_in;
        CData/*0:0*/ __PVT__beg_spl_let12_go_in;
        CData/*0:0*/ __PVT__beg_spl_let15_go_in;
        CData/*0:0*/ __PVT__beg_spl_let19_go_in;
        CData/*0:0*/ __PVT__beg_spl_let20_go_in;
        CData/*0:0*/ __PVT__beg_spl_let23_go_in;
        CData/*0:0*/ __PVT__beg_spl_let3_go_in;
        CData/*0:0*/ __PVT__beg_spl_let4_go_in;
        CData/*0:0*/ __PVT__beg_spl_let7_go_in;
        CData/*0:0*/ __PVT__invoke0_go_in;
        CData/*0:0*/ __PVT__invoke1_go_in;
        CData/*0:0*/ __PVT__invoke3_go_in;
        CData/*0:0*/ __PVT__invoke4_go_in;
        CData/*0:0*/ __PVT__invoke8_go_in;
        CData/*0:0*/ __PVT__invoke10_go_in;
        CData/*0:0*/ __PVT__invoke11_go_in;
        CData/*0:0*/ __PVT__invoke12_go_in;
        CData/*0:0*/ __PVT__invoke13_go_in;
        CData/*0:0*/ __PVT__invoke15_go_in;
        CData/*0:0*/ __PVT__invoke16_go_in;
        CData/*0:0*/ __PVT__invoke20_go_in;
        CData/*0:0*/ __PVT__invoke22_go_in;
        CData/*0:0*/ __PVT__invoke23_go_in;
        CData/*0:0*/ __PVT__invoke24_go_in;
        CData/*0:0*/ __PVT__invoke25_go_in;
        CData/*0:0*/ __PVT__invoke27_go_in;
        CData/*0:0*/ __PVT__invoke28_go_in;
        CData/*0:0*/ __PVT__invoke32_go_in;
        CData/*0:0*/ __PVT__invoke34_go_in;
        CData/*0:0*/ __PVT__invoke35_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_cond00_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_cond00_done_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_cond10_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_static_par_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_cond20_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_static_seq_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_static_par0_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_cond30_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_cond40_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_static_par1_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_cond50_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_static_seq0_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_static_par2_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_cond60_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_cond70_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_static_par3_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_cond80_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_static_seq1_go_in;
        CData/*0:0*/ __PVT__wrapper_early_reset_static_par4_go_in;
        CData/*0:0*/ __PVT__par0_go_in;
        CData/*0:0*/ __PVT__par0_done_in;
        CData/*0:0*/ __PVT__tdcc_go_in;
        CData/*0:0*/ __PVT__tdcc0_go_in;
        CData/*0:0*/ __PVT__par1_go_in;
        CData/*0:0*/ __PVT__par1_done_in;
        CData/*0:0*/ __PVT__tdcc1_go_in;
        CData/*0:0*/ __PVT__tdcc2_go_in;
        CData/*0:0*/ __PVT__par2_go_in;
        CData/*0:0*/ __PVT__par2_done_in;
        CData/*0:0*/ __PVT__tdcc3_go_in;
    };
    struct {
        CData/*0:0*/ __PVT__tdcc4_go_in;
        CData/*0:0*/ __PVT___GEN_322;
        CData/*2:0*/ __PVT___GEN_67;
        CData/*0:0*/ __PVT___GEN_683;
        CData/*5:0*/ __PVT___GEN_122;
        CData/*0:0*/ __PVT___GEN_140;
        CData/*0:0*/ __PVT___GEN_144;
        CData/*0:0*/ __PVT___GEN_161;
        CData/*0:0*/ __PVT___GEN_165;
        CData/*0:0*/ __PVT___GEN_198;
        CData/*0:0*/ __PVT___GEN_202;
        CData/*0:0*/ __PVT___GEN_1225;
        CData/*0:0*/ __PVT___GEN_1230;
        CData/*0:0*/ __PVT___GEN_1235;
        CData/*0:0*/ __VdfgTmp_h5308707e__0;
        CData/*0:0*/ __VdfgTmp_hb1823217__0;
        CData/*0:0*/ __VdfgTmp_hdc1723ac__0;
        CData/*0:0*/ __VdfgTmp_ha2ac0650__0;
        CData/*0:0*/ __VdfgTmp_h6c09d470__0;
        CData/*0:0*/ __VdfgTmp_had1649cd__0;
        CData/*0:0*/ __VdfgTmp_h5fe59ed1__0;
        CData/*0:0*/ __VdfgTmp_h803e61bb__0;
        CData/*0:0*/ __VdfgTmp_h4115299f__0;
        CData/*0:0*/ __VdfgTmp_h782a3ddb__0;
        CData/*0:0*/ __VdfgTmp_he38a3139__0;
        CData/*0:0*/ __VdfgTmp_h8158da80__0;
        CData/*0:0*/ __VdfgTmp_h86c60925__0;
        CData/*0:0*/ __VdfgTmp_hcd45bb08__0;
        CData/*0:0*/ __VdfgTmp_hd34cf6bd__0;
        CData/*0:0*/ __VdfgTmp_h7b97ae90__0;
        CData/*0:0*/ __VdfgTmp_h5f63fc57__0;
        CData/*0:0*/ __VdfgTmp_h7564b4ea__0;
        CData/*0:0*/ __VdfgTmp_h77df4bfc__0;
        CData/*0:0*/ __VdfgTmp_hf21302ed__0;
        CData/*0:0*/ __VdfgTmp_h2935d36f__0;
        CData/*0:0*/ __VdfgTmp_h6a464d42__0;
        CData/*0:0*/ __VdfgTmp_h6232c48a__0;
        CData/*0:0*/ __VdfgTmp_hb70abb71__0;
        CData/*0:0*/ __VdfgTmp_hc457bd3d__0;
        CData/*0:0*/ __VdfgTmp_hd1ff252f__0;
        CData/*0:0*/ __VdfgTmp_h9e1f9f72__0;
        CData/*0:0*/ __VdfgTmp_h2287590a__0;
        CData/*0:0*/ __VdfgTmp_h7f4cb9ea__0;
        CData/*0:0*/ __VdfgTmp_h5f28887a__0;
        CData/*0:0*/ __VdfgTmp_he91d596d__0;
        CData/*0:0*/ __VdfgTmp_h35dab909__0;
        CData/*0:0*/ __VdfgTmp_h2823d598__0;
        CData/*0:0*/ __VdfgTmp_he630ef27__0;
        CData/*0:0*/ __VdfgTmp_hc02b3914__0;
        CData/*0:0*/ __VdfgTmp_hec31a032__0;
        CData/*0:0*/ __VdfgTmp_h614ce3a9__0;
        CData/*0:0*/ __VdfgTmp_he146a1ad__0;
        CData/*0:0*/ __VdfgTmp_h4493fd84__0;
        CData/*0:0*/ __VdfgTmp_he0f760cc__0;
        CData/*0:0*/ __VdfgTmp_hea3c4bad__0;
        CData/*0:0*/ __VdfgTmp_h8cde0dbc__0;
        CData/*0:0*/ __VdfgTmp_h43222920__0;
        CData/*0:0*/ __VdfgTmp_h3f6feb34__0;
        CData/*0:0*/ __VdfgTmp_h7a22168b__0;
        CData/*0:0*/ __VdfgTmp_h6f6b196c__0;
        CData/*0:0*/ __VdfgTmp_h188ce12c__0;
        CData/*0:0*/ __VdfgTmp_hb9d1d38c__0;
        CData/*0:0*/ __VdfgTmp_h187c5b97__0;
        CData/*0:0*/ __VdfgTmp_ha57f5f5c__0;
    };
    struct {
        CData/*0:0*/ __VdfgTmp_hcb49579a__0;
        CData/*0:0*/ __VdfgTmp_h3e774048__0;
        CData/*0:0*/ __VdfgTmp_hc799cda5__0;
        CData/*0:0*/ __VdfgTmp_hcf958a5a__0;
        CData/*0:0*/ __VdfgTmp_h04ae4a89__0;
        CData/*0:0*/ __VdfgTmp_h70527d7b__0;
        CData/*0:0*/ __VdfgTmp_hb05d8461__0;
        CData/*0:0*/ __VdfgTmp_h32a14825__0;
        CData/*0:0*/ __VdfgTmp_hcc5b09d0__0;
        CData/*0:0*/ __VdfgTmp_h5145a99b__0;
        CData/*0:0*/ __VdfgTmp_hb36ea8dd__0;
        CData/*0:0*/ __VdfgTmp_h6ddf8473__0;
        CData/*0:0*/ __VdfgTmp_hed50e756__0;
        CData/*0:0*/ __VdfgTmp_h859cd103__0;
        CData/*0:0*/ __VdfgTmp_h1f91066c__0;
        CData/*0:0*/ __VdfgTmp_h48420605__0;
        CData/*0:0*/ __VdfgTmp_h1832e5aa__0;
        CData/*0:0*/ __VdfgTmp_h60b4de51__0;
        CData/*0:0*/ __VdfgTmp_h0b8c85e1__0;
        CData/*0:0*/ __VdfgTmp_h774920da__0;
        CData/*0:0*/ __VdfgTmp_h3f83282d__0;
        CData/*0:0*/ __VdfgTmp_h1a503cad__0;
        CData/*0:0*/ __VdfgTmp_h7f7c5c20__0;
        CData/*0:0*/ __VdfgTmp_h55d88a83__0;
        CData/*0:0*/ __VdfgTmp_h99c447ee__0;
        CData/*0:0*/ __VdfgTmp_h2276f04a__0;
        CData/*0:0*/ __VdfgTmp_haed36e32__0;
        CData/*0:0*/ __VdfgTmp_h01fe6a24__0;
        VL_OUT(__PVT__A_int_write_data,31,0);
        VL_IN(__PVT__A_int_read_data,31,0);
        VL_OUT(__PVT__B_int_write_data,31,0);
        VL_IN(__PVT__B_int_read_data,31,0);
        VL_OUT(__PVT__C_int_write_data,31,0);
        VL_IN(__PVT__C_int_read_data,31,0);
        VL_OUT(__PVT__D_int_write_data,31,0);
        VL_IN(__PVT__D_int_read_data,31,0);
        VL_OUT(__PVT__E_int_write_data,31,0);
        VL_IN(__PVT__E_int_read_data,31,0);
        VL_OUT(__PVT__F_int_write_data,31,0);
        VL_IN(__PVT__F_int_read_data,31,0);
        VL_OUT(__PVT__G_int_write_data,31,0);
        VL_IN(__PVT__G_int_read_data,31,0);
    };

    // INTERNAL VARIABLES
    VTOP__Syms* const vlSymsp;

    // CONSTRUCTORS
    VTOP_main(VTOP__Syms* symsp, const char* name);
    ~VTOP_main();
    VL_UNCOPYABLE(VTOP_main);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);


#endif  // guard
