// Seed: 2249115089
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = -1 || id_2;
  assign module_1.id_3 = 0;
endmodule
module module_1;
  always @(posedge -1 - 1) id_1 = "";
  reg id_2, id_3;
  wand id_4;
  always_latch id_3 <= id_2 ? 1 : 1'b0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  tri1 id_5;
  id_6(
      .id_0(id_2), .id_1(-1'd0), .id_2(id_4 ^ id_5), .id_3(1), .id_4(1), .id_5(1'o0)
  );
endmodule
