Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt

MAX+plus II Compiler Report File
Version 9.5 2/8/2000
Compiled: 06/14/2000 15:40:22

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

bbmain    EPM3064ATC100-10 17       16       0      62      12          96 %

User Pins:                 17       16       0  



Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Symbol "OUTPUT" (ID :37) overlaps another symbol
Warning: Symbol "OUTPUT" (ID :41) overlaps another symbol
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|pup' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|pedoff'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|fieldud' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus10'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|fieldud' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus9'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|fieldud' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus7'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|fieldud' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus5'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|fieldud' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus4'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|fieldud' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus3'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|fieldud' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus2'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|fieldud' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus6'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|fieldud' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus8'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|line7' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|pedoff'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|h9' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus9'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|h0' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus0'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|h1' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus1'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|h3' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus3'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|h4' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus4'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|h6' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus6'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|h7' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus7'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|h10' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus10'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|type3' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|typebuf3'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|type0' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|typebuf0'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|type2' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|typebuf2'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|type1' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|typebuf1'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|h2' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus2'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|h5' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus5'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|h8' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|dbus8'
Design Doctor Warning: Flipflop or synchronous memory '|bb10alt1_l11:64|pdown' receives data that is synchronized by another Clock at flipflop or synchronous memory '|bb10alt1_l11:64|pedoff'
Info: Design Doctor issued 27 warning message(s) with EPLD Rules
Info: Reserved unused input pin 'RD' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board


** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPM3064ATC100-10 are preliminary


Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

bbmain@87                         clk
bbmain@63                         D0
bbmain@64                         D1
bbmain@67                         D2
bbmain@68                         D3
bbmain@69                         D4
bbmain@71                         D5
bbmain@75                         D6
bbmain@76                         D7
bbmain@31                         en0
bbmain@30                         en1
bbmain@29                         en2
bbmain@80                         FHBBx
bbmain@85                         FH_G
bbmain@83                         FH_M
bbmain@79                         FVBBx
bbmain@81                         F4_M
bbmain@84                         F8_G
bbmain@35                         g
bbmain@92                         Hpulse
bbmain@37                         LOAD1
bbmain@36                         LOAD2
bbmain@94                         L7BBx
bbmain@32                         outclk
bbmain@40                         RD
bbmain@25                         r2
bbmain@23                         r3
bbmain@21                         r4
bbmain@20                         r5
bbmain@19                         r6
bbmain@17                         r7
bbmain@93                         selburst
bbmain@16                         Testx


Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt

** FILE HIERARCHY **



|bb10alt1_l11:64|


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt
bbmain

***** Logic for device 'bbmain' compiled without errors.




Device: EPM3064ATC100-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffffffff
    MultiVolt I/O                              = OFF



Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt
bbmain

** ERROR SUMMARY **

Info: Chip 'bbmain' in device 'EPM3064ATC100-10' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
              R R R R R     s                                    
              E E E E E     e                                    
              S S S S S     l H V                                
              E E E E E   L b p C                 V   F F        
              R R R R R   7 u u C           F F F C F H V   N    
              V V V V V G B r l I G G G c G H 8 H C 4 B B G .    
              E E E E E N B s s N N N N l N _ _ _ I _ B B N C D  
              D D D D D D x t e T D D D k D G G M O M x x D . 7  
            ----------------------------------------------------_ 
           / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
          /     99  97  95  93  91  89  87  85  83  81  79  77    | 
    N.C. |  1                                                    75 | D6 
    N.C. |  2                                                    74 | GND 
   VCCIO |  3                                                    73 | #TDO 
    #TDI |  4                                                    72 | N.C. 
    N.C. |  5                                                    71 | D5 
RESERVED |  6                                                    70 | N.C. 
    N.C. |  7                                                    69 | D4 
RESERVED |  8                                                    68 | D3 
RESERVED |  9                                                    67 | D2 
RESERVED | 10                                                    66 | VCCIO 
     GND | 11                                                    65 | GND 
RESERVED | 12                                                    64 | D1 
RESERVED | 13                 EPM3064ATC100-10                   63 | D0 
RESERVED | 14                                                    62 | #TCK 
    #TMS | 15                                                    61 | RESERVED 
   Testx | 16                                                    60 | RESERVED 
      r7 | 17                                                    59 | GND 
   VCCIO | 18                                                    58 | RESERVED 
      r6 | 19                                                    57 | RESERVED 
      r5 | 20                                                    56 | RESERVED 
      r4 | 21                                                    55 | N.C. 
    N.C. | 22                                                    54 | RESERVED 
      r3 | 23                                                    53 | GND 
    N.C. | 24                                                    52 | RESERVED 
      r2 | 25                                                    51 | VCCIO 
         |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
          \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
           \----------------------------------------------------- 
              G N N e e e o G V g L L G V R R R G R R R R R N N  
              N . . n n n u N C   O O N C D E E N E E E E E . .  
              D C C 2 1 0 t D C   A A D C   S S D S S S S S C C  
                . .       c   I   D D   I   E E   E E E E E . .  
                          l   O   2 1   N   R R   R R R R R      
                          k             T   V V   V V V V V      
                                            E E   E E E E E      
                                            D D   D D D D D      


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt
bbmain

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)   4/16( 25%)   9/16( 56%)  32/36( 88%) 
B:    LC17 - LC32    16/16(100%)  15/15(100%)   5/16( 31%)  20/36( 55%) 
C:    LC33 - LC48    16/16(100%)   2/16( 12%)   0/16(  0%)  14/36( 38%) 
D:    LC49 - LC64    14/16( 87%)  15/15(100%)   8/16( 50%)  31/36( 86%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            36/62     ( 58%)
Total logic cells used:                         62/64     ( 96%)
Total shareable expanders used:                 12/64     ( 18%)
Total Turbo logic cells used:                   62/64     ( 96%)
Total shareable expanders not available (n/a):  10/64     ( 15%)
Average fan-in:                                  7.40
Total fan-in:                                   459

Total input pins required:                      17
Total output pins required:                     16
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     62
Total flipflops required:                       59
Total product terms required:                  176
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          12

Synthesized logic cells:                         0/  64   (  0%)



Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt
bbmain

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  87      -   -       INPUT  G            0      0   0    0    0    0    0  clk
  63   (49)  (D)      INPUT               0      0   0    0    0    0    2  D0
  64   (50)  (D)      INPUT               0      0   0    0    0    0    2  D1
  67   (52)  (D)      INPUT               0      0   0    0    0    0    2  D2
  68   (53)  (D)      INPUT               0      0   0    0    0    1    2  D3
  69   (54)  (D)      INPUT               0      0   0    0    0    0    2  D4
  71   (55)  (D)      INPUT               0      0   0    0    0    0    2  D5
  75   (57)  (D)      INPUT               0      0   0    0    0    0    2  D6
  76   (58)  (D)      INPUT               0      0   0    0    0    0    2  D7
  85   (64)  (D)      INPUT               0      0   0    0    0    0    1  FH_G
  83   (62)  (D)      INPUT               0      0   0    0    0    0    1  FH_M
  81   (61)  (D)      INPUT               0      0   0    0    0    1    0  F4_M
  84   (63)  (D)      INPUT               0      0   0    0    0    1    0  F8_G
  35   (19)  (B)      INPUT               0      0   0    0    0    3    9  g
  37   (17)  (B)      INPUT               0      0   0    0    0    1    8  LOAD1
  36   (18)  (B)      INPUT               0      0   0    0    0    0   11  LOAD2
  40   (33)  (C)      INPUT               0      0   0    0    0    0    0  RD


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt
bbmain

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  31     22    B         FF   +  t        0      0   0    0    1    2    0  en0
  30     23    B         FF   +  t        0      0   0    0    1    0    0  en1
  29     24    B         FF   +  t        0      0   0    0    2    0    0  en2
  80     60    D         FF   +  t        0      0   0    0   12    1    0  FHBBx
  79     59    D         FF   +  t        0      0   0    3    3    1    0  FVBBx
  92     16    A         FF   +  t        0      0   0    1   11    0    4  Hpulse
  94     14    A         FF   +  t !      0      0   0    1   17    1    0  L7BBx
  32     21    B         FF   +  t        0      0   0    0    3    2    0  outclk
  25     25    B         FF   +  t        0      0   0    0    8    6    1  r2
  23     26    B         FF   +  t        0      0   0    0    9    5    1  r3
  21     27    B         FF   +  t        1      0   1    0   10    4    1  r4
  20     28    B         FF   +  t        1      0   0    0   11    3    1  r5
  19     29    B         FF   +  t        2      0   0    0   12    2    1  r6
  17     30    B         FF   +  t        1      0   0    0   13    1    1  r7
  93     15    A         FF   +  t        0      0   0    0    6    1    0  selburst
  16     31    B     OUTPUT      t        0      0   0    2    0    0    0  Testx


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt
bbmain

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  (8)     6    A       DFFE   +  t        0      0   0    1   13    7    3  |bb10alt1_l11:64|bb
 (14)     1    A       SOFT      t        0      0   0    1   11    0   11  |bb10alt1_l11:64|ca1728
 (61)    47    C       DFFE      t        0      0   0    2    0    0    1  |bb10alt1_l11:64|datain8
 (58)    45    C       DFFE      t        0      0   0    2    0    0    1  |bb10alt1_l11:64|datain9
 (42)    35    C       DFFE      t        0      0   0    2    0    0    1  |bb10alt1_l11:64|datain10
 (57)    44    C       DFFE      t        0      0   0    2    0    0    1  |bb10alt1_l11:64|dbus0
 (56)    43    C       DFFE      t        0      0   0    2    0    0    1  |bb10alt1_l11:64|dbus1
 (52)    41    C       DFFE      t        0      0   0    2    0    0    2  |bb10alt1_l11:64|dbus2
 (15)    32    B       DFFE      t        0      0   0    2    0    0    2  |bb10alt1_l11:64|dbus3
 (48)    40    C       DFFE      t        0      0   0    2    0    0    2  |bb10alt1_l11:64|dbus4
 (46)    38    C       DFFE      t        0      0   0    2    0    0    2  |bb10alt1_l11:64|dbus5
 (44)    36    C       DFFE      t        0      0   0    2    0    0    2  |bb10alt1_l11:64|dbus6
 (41)    34    C       DFFE      t        0      0   0    2    0    0    2  |bb10alt1_l11:64|dbus7
 (37)    17    B       DFFE      t        0      0   0    1    1    0    2  |bb10alt1_l11:64|dbus8
 (45)    37    C       DFFE      t        0      0   0    1    1    0    2  |bb10alt1_l11:64|dbus9
 (47)    39    C       DFFE      t        0      0   0    1    1    0    2  |bb10alt1_l11:64|dbus10
 (13)     2    A       DFFE   +  t        1      0   1    1   14    7    3  |bb10alt1_l11:64|down
 (96)    13    A       DFFE   +  t        0      0   0    1   11    1    0  |bb10alt1_l11:64|fieldlatch
 (83)    62    D       SOFT      t        0      0   0    1    9    1    0  |bb10alt1_l11:64|flag
 (81)    61    D       DFFE   +  t        0      0   0    0    4    3   18  |bb10alt1_l11:64|h0
   -     51    D       DFFE   +  t        0      0   0    0    5    3   17  |bb10alt1_l11:64|h1
 (76)    58    D       DFFE   +  t        0      0   0    0    6    3   16  |bb10alt1_l11:64|h2
 (73)    56    D       DFFE   +  t        1      0   1    0    7    3   15  |bb10alt1_l11:64|h3
 (71)    55    D       TFFE   +  t        1      0   1    0    8    3   14  |bb10alt1_l11:64|h4
 (69)    54    D       TFFE   +  t        1      0   1    0    9    3   13  |bb10alt1_l11:64|h5
 (68)    53    D       TFFE   +  t        1      0   1    0   10    3   12  |bb10alt1_l11:64|h6
 (67)    52    D       TFFE   +  t        1      0   1    0   11    3   11  |bb10alt1_l11:64|h7
 (63)    49    D       TFFE   +  t        1      0   1    0   12    3   10  |bb10alt1_l11:64|h8
 (75)    57    D       TFFE   +  t        1      0   1    0   13    3    9  |bb10alt1_l11:64|h9
 (64)    50    D       TFFE   +  t        1      0   1    0   14    3    8  |bb10alt1_l11:64|h10
 (62)    48    C       DFFE   +  t        0      0   0    3    0    0   11  |bb10alt1_l11:64|loadc
 (10)     4    A       DFFE   +  t        0      0   0    1   15    7    3  |bb10alt1_l11:64|pdown
  (9)     5    A       DFFE      t        0      0   0    2    0    1    2  |bb10alt1_l11:64|pedoff
  (4)     8    A       DFFE   +  t        0      0   0    1   15    7    3  |bb10alt1_l11:64|pup
   -     20    B       DFFE   +  t        0      0   0    0    8    1    3  |bb10alt1_l11:64|ramaddr0
 (36)    18    B       DFFE   +  t        0      0   0    0    8    7    3  |bb10alt1_l11:64|ramaddr1
 (35)    19    B       DFFE   +  t        0      0   0    0   14    7    3  |bb10alt1_l11:64|stop
 (40)    33    C       DFFE      t        0      0   0    2    0    0    1  |bb10alt1_l11:64|typebuf0
 (54)    42    C       DFFE      t        0      0   0    2    0    0    1  |bb10alt1_l11:64|typebuf1
 (12)     3    A       DFFE      t        0      0   0    2    0    0    1  |bb10alt1_l11:64|typebuf2
 (60)    46    C       DFFE      t        0      0   0    2    0    0    1  |bb10alt1_l11:64|typebuf3
  (6)     7    A       DFFE   +  t        0      0   0    0    3    1    5  |bb10alt1_l11:64|type0
 (99)    10    A       DFFE   +  t        0      0   0    0    3    1    3  |bb10alt1_l11:64|type1
 (98)    11    A       DFFE   +  t        0      0   0    0    3    1    5  |bb10alt1_l11:64|type2
 (97)    12    A       DFFE   +  t        0      0   0    0    3    1    6  |bb10alt1_l11:64|type3
(100)     9    A       DFFE   +  t        8      0   0    1   15    7    3  |bb10alt1_l11:64|up


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt
bbmain

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC6 |bb10alt1_l11:64|bb
        | +----------------------------- LC1 |bb10alt1_l11:64|ca1728
        | | +--------------------------- LC2 |bb10alt1_l11:64|down
        | | | +------------------------- LC13 |bb10alt1_l11:64|fieldlatch
        | | | | +----------------------- LC4 |bb10alt1_l11:64|pdown
        | | | | | +--------------------- LC5 |bb10alt1_l11:64|pedoff
        | | | | | | +------------------- LC8 |bb10alt1_l11:64|pup
        | | | | | | | +----------------- LC3 |bb10alt1_l11:64|typebuf2
        | | | | | | | | +--------------- LC7 |bb10alt1_l11:64|type0
        | | | | | | | | | +------------- LC10 |bb10alt1_l11:64|type1
        | | | | | | | | | | +----------- LC11 |bb10alt1_l11:64|type2
        | | | | | | | | | | | +--------- LC12 |bb10alt1_l11:64|type3
        | | | | | | | | | | | | +------- LC9 |bb10alt1_l11:64|up
        | | | | | | | | | | | | | +----- LC16 Hpulse
        | | | | | | | | | | | | | | +--- LC14 L7BBx
        | | | | | | | | | | | | | | | +- LC15 selburst
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC6  -> - - - - - - - - - - - - - - - * | * * - - | <-- |bb10alt1_l11:64|bb
LC2  -> - - - - - - - - - - - - - - - * | * * - - | <-- |bb10alt1_l11:64|down
LC4  -> - - - - - - - - - - - - - - - * | * * - - | <-- |bb10alt1_l11:64|pdown
LC5  -> - - - - * - * - - - - - - - * - | * - - - | <-- |bb10alt1_l11:64|pedoff
LC8  -> - - - - - - - - - - - - - - - * | * * - - | <-- |bb10alt1_l11:64|pup
LC3  -> - - - - - - - - - - * - - - - - | * - - - | <-- |bb10alt1_l11:64|typebuf2
LC7  -> - - * - * - * - * - - - * - * - | * - - - | <-- |bb10alt1_l11:64|type0
LC10 -> * - - - - - - - - * - - * - * - | * - - - | <-- |bb10alt1_l11:64|type1
LC11 -> - - * - * - * - - - * - * - * - | * - - - | <-- |bb10alt1_l11:64|type2
LC12 -> * - * - * - * - - - - * * - * - | * - - - | <-- |bb10alt1_l11:64|type3
LC9  -> - - - - - - - - - - - - - - - * | * * - - | <-- |bb10alt1_l11:64|up
LC16 -> - - - - - - - - * * * * - - - - | * - - - | <-- Hpulse
LC14 -> - - - - - - - - - - - - - - * - | * - - - | <-- L7BBx
LC15 -> - - - - - - - - - - - - - - - * | * - - - | <-- selburst

Pin
87   -> - - - - - - - - - - - - - - - - | - - - - | <-- clk
68   -> - - - - - * - - - - - - - - - - | * * - - | <-- D3
75   -> - - - - - - - * - - - - - - - - | * - * - | <-- D6
35   -> * * * * * - * - - - - - * * * - | * - * * | <-- g
37   -> - - - - - * - * - - - - - - - - | * * * - | <-- LOAD1
LC61 -> * * * * * - * - - - - - * * * - | * - - * | <-- |bb10alt1_l11:64|h0
LC51 -> * * * * * - * - - - - - * * * - | * - - * | <-- |bb10alt1_l11:64|h1
LC58 -> * * * * * - * - - - - - * * * - | * - - * | <-- |bb10alt1_l11:64|h2
LC56 -> * * * * * - * - - - - - * * * - | * - - * | <-- |bb10alt1_l11:64|h3
LC55 -> * * * * * - * - - - - - * * * - | * - - * | <-- |bb10alt1_l11:64|h4
LC54 -> * * * * * - * - - - - - * * * - | * - - * | <-- |bb10alt1_l11:64|h5
LC53 -> * * * * * - * - - - - - * * * - | * - - * | <-- |bb10alt1_l11:64|h6
LC52 -> * * * * * - * - - - - - * * * - | * - - * | <-- |bb10alt1_l11:64|h7
LC49 -> * * * * * - * - - - - - * * * - | * - - * | <-- |bb10alt1_l11:64|h8
LC57 -> * * * * * - * - - - - - * * * - | * - - * | <-- |bb10alt1_l11:64|h9
LC50 -> * * * * * - * - - - - - * * * - | * - - * | <-- |bb10alt1_l11:64|h10
LC33 -> - - - - - - - - * - - - - - - - | * - - - | <-- |bb10alt1_l11:64|typebuf0
LC42 -> - - - - - - - - - * - - - - - - | * - - - | <-- |bb10alt1_l11:64|typebuf1
LC46 -> - - - - - - - - - - - * - - - - | * - - - | <-- |bb10alt1_l11:64|typebuf3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt
bbmain

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC32 |bb10alt1_l11:64|dbus3
        | +----------------------------- LC17 |bb10alt1_l11:64|dbus8
        | | +--------------------------- LC20 |bb10alt1_l11:64|ramaddr0
        | | | +------------------------- LC18 |bb10alt1_l11:64|ramaddr1
        | | | | +----------------------- LC19 |bb10alt1_l11:64|stop
        | | | | | +--------------------- LC22 en0
        | | | | | | +------------------- LC23 en1
        | | | | | | | +----------------- LC24 en2
        | | | | | | | | +--------------- LC21 outclk
        | | | | | | | | | +------------- LC25 r2
        | | | | | | | | | | +----------- LC26 r3
        | | | | | | | | | | | +--------- LC27 r4
        | | | | | | | | | | | | +------- LC28 r5
        | | | | | | | | | | | | | +----- LC29 r6
        | | | | | | | | | | | | | | +--- LC30 r7
        | | | | | | | | | | | | | | | +- LC31 Testx
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC20 -> - - * * * - - - * - - - - - - - | - * - - | <-- |bb10alt1_l11:64|ramaddr0
LC18 -> - - * * * - - - * * * * * * * - | - * - - | <-- |bb10alt1_l11:64|ramaddr1
LC19 -> - - * * * - - - * * * * * * * - | - * - - | <-- |bb10alt1_l11:64|stop
LC22 -> - - - - - - * * - - - - - - - - | - * - - | <-- en0
LC21 -> - - - - - * - * - - - - - - - - | - * - - | <-- outclk
LC25 -> - - - - * - - - - * * * * * * - | - * - - | <-- r2
LC26 -> - - - - * - - - - - * * * * * - | - * - - | <-- r3
LC27 -> - - - - * - - - - - - * * * * - | - * - - | <-- r4
LC28 -> - - - - * - - - - - - - * * * - | - * - - | <-- r5
LC29 -> - - - - * - - - - - - - - * * - | - * - - | <-- r6
LC30 -> - - - - * - - - - - - - - - * - | - * - - | <-- r7

Pin
87   -> - - - - - - - - - - - - - - - - | - - - - | <-- clk
68   -> * - - - - - - - - - - - - - - * | * * - - | <-- D3
37   -> - - - - - - - - - - - - - - - * | * * * - | <-- LOAD1
36   -> * * - - - - - - - - - - - - - - | - * * - | <-- LOAD2
LC6  -> - - * * * - - - - * * * * * * - | * * - - | <-- |bb10alt1_l11:64|bb
LC47 -> - * - - - - - - - - - - - - - - | - * - - | <-- |bb10alt1_l11:64|datain8
LC2  -> - - * * * - - - - * * * * * * - | * * - - | <-- |bb10alt1_l11:64|down
LC4  -> - - * * * - - - - * * * * * * - | * * - - | <-- |bb10alt1_l11:64|pdown
LC8  -> - - * * * - - - - * * * * * * - | * * - - | <-- |bb10alt1_l11:64|pup
LC9  -> - - * * * - - - - * * * * * * - | * * - - | <-- |bb10alt1_l11:64|up


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt
bbmain

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC47 |bb10alt1_l11:64|datain8
        | +----------------------------- LC45 |bb10alt1_l11:64|datain9
        | | +--------------------------- LC35 |bb10alt1_l11:64|datain10
        | | | +------------------------- LC44 |bb10alt1_l11:64|dbus0
        | | | | +----------------------- LC43 |bb10alt1_l11:64|dbus1
        | | | | | +--------------------- LC41 |bb10alt1_l11:64|dbus2
        | | | | | | +------------------- LC40 |bb10alt1_l11:64|dbus4
        | | | | | | | +----------------- LC38 |bb10alt1_l11:64|dbus5
        | | | | | | | | +--------------- LC36 |bb10alt1_l11:64|dbus6
        | | | | | | | | | +------------- LC34 |bb10alt1_l11:64|dbus7
        | | | | | | | | | | +----------- LC37 |bb10alt1_l11:64|dbus9
        | | | | | | | | | | | +--------- LC39 |bb10alt1_l11:64|dbus10
        | | | | | | | | | | | | +------- LC48 |bb10alt1_l11:64|loadc
        | | | | | | | | | | | | | +----- LC33 |bb10alt1_l11:64|typebuf0
        | | | | | | | | | | | | | | +--- LC42 |bb10alt1_l11:64|typebuf1
        | | | | | | | | | | | | | | | +- LC46 |bb10alt1_l11:64|typebuf3
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC45 -> - - - - - - - - - - * - - - - - | - - * - | <-- |bb10alt1_l11:64|datain9
LC35 -> - - - - - - - - - - - * - - - - | - - * - | <-- |bb10alt1_l11:64|datain10

Pin
87   -> - - - - - - - - - - - - - - - - | - - - - | <-- clk
63   -> * - - * - - - - - - - - - - - - | - - * - | <-- D0
64   -> - * - - * - - - - - - - - - - - | - - * - | <-- D1
67   -> - - * - - * - - - - - - - - - - | - - * - | <-- D2
69   -> - - - - - - * - - - - - - * - - | - - * - | <-- D4
71   -> - - - - - - - * - - - - - - * - | - - * - | <-- D5
75   -> - - - - - - - - * - - - - - - - | * - * - | <-- D6
76   -> - - - - - - - - - * - - - - - * | - - * - | <-- D7
85   -> - - - - - - - - - - - - * - - - | - - * - | <-- FH_G
83   -> - - - - - - - - - - - - * - - - | - - * - | <-- FH_M
35   -> - - - - - - - - - - - - * - - - | * - * * | <-- g
37   -> * * * - - - - - - - - - - * * * | * * * - | <-- LOAD1
36   -> - - - * * * * * * * * * - - - - | - * * - | <-- LOAD2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt
bbmain

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                     Logic cells placed in LAB 'D'
        +--------------------------- LC62 |bb10alt1_l11:64|flag
        | +------------------------- LC61 |bb10alt1_l11:64|h0
        | | +----------------------- LC51 |bb10alt1_l11:64|h1
        | | | +--------------------- LC58 |bb10alt1_l11:64|h2
        | | | | +------------------- LC56 |bb10alt1_l11:64|h3
        | | | | | +----------------- LC55 |bb10alt1_l11:64|h4
        | | | | | | +--------------- LC54 |bb10alt1_l11:64|h5
        | | | | | | | +------------- LC53 |bb10alt1_l11:64|h6
        | | | | | | | | +----------- LC52 |bb10alt1_l11:64|h7
        | | | | | | | | | +--------- LC49 |bb10alt1_l11:64|h8
        | | | | | | | | | | +------- LC57 |bb10alt1_l11:64|h9
        | | | | | | | | | | | +----- LC50 |bb10alt1_l11:64|h10
        | | | | | | | | | | | | +--- LC60 FHBBx
        | | | | | | | | | | | | | +- LC59 FVBBx
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC62 -> - - - - - - - - - - - - - * | - - - * | <-- |bb10alt1_l11:64|flag
LC61 -> - * * * * * * * * * * * * - | * - - * | <-- |bb10alt1_l11:64|h0
LC51 -> - - * * * * * * * * * * * - | * - - * | <-- |bb10alt1_l11:64|h1
LC58 -> - - - * * * * * * * * * * - | * - - * | <-- |bb10alt1_l11:64|h2
LC56 -> - - - - * * * * * * * * * - | * - - * | <-- |bb10alt1_l11:64|h3
LC55 -> - - - - - * * * * * * * * - | * - - * | <-- |bb10alt1_l11:64|h4
LC54 -> - - - - - - * * * * * * * - | * - - * | <-- |bb10alt1_l11:64|h5
LC53 -> - - - - - - - * * * * * * - | * - - * | <-- |bb10alt1_l11:64|h6
LC52 -> - - - - - - - - * * * * * - | * - - * | <-- |bb10alt1_l11:64|h7
LC49 -> - - - - - - - - - * * * * - | * - - * | <-- |bb10alt1_l11:64|h8
LC57 -> - - - - - - - - - - * * * - | * - - * | <-- |bb10alt1_l11:64|h9
LC50 -> - - - - - - - - - - - * * - | * - - * | <-- |bb10alt1_l11:64|h10
LC60 -> - - - - - - - - - - - - * - | - - - * | <-- FHBBx
LC59 -> - - - - - - - - - - - - - * | - - - * | <-- FVBBx

Pin
87   -> - - - - - - - - - - - - - - | - - - - | <-- clk
81   -> - - - - - - - - - - - - - * | - - - * | <-- F4_M
84   -> - - - - - - - - - - - - - * | - - - * | <-- F8_G
35   -> * - - - - - - - - - - - - * | * - * * | <-- g
LC1  -> - * * * * * * * * * * * - - | - - - * | <-- |bb10alt1_l11:64|ca1728
LC44 -> - * - - - - - - - - - - - - | - - - * | <-- |bb10alt1_l11:64|dbus0
LC43 -> - - * - - - - - - - - - - - | - - - * | <-- |bb10alt1_l11:64|dbus1
LC41 -> * - - * - - - - - - - - - - | - - - * | <-- |bb10alt1_l11:64|dbus2
LC32 -> * - - - * - - - - - - - - - | - - - * | <-- |bb10alt1_l11:64|dbus3
LC40 -> * - - - - * - - - - - - - - | - - - * | <-- |bb10alt1_l11:64|dbus4
LC38 -> * - - - - - * - - - - - - - | - - - * | <-- |bb10alt1_l11:64|dbus5
LC36 -> * - - - - - - * - - - - - - | - - - * | <-- |bb10alt1_l11:64|dbus6
LC34 -> * - - - - - - - * - - - - - | - - - * | <-- |bb10alt1_l11:64|dbus7
LC17 -> * - - - - - - - - * - - - - | - - - * | <-- |bb10alt1_l11:64|dbus8
LC37 -> * - - - - - - - - - * - - - | - - - * | <-- |bb10alt1_l11:64|dbus9
LC39 -> * - - - - - - - - - - * - - | - - - * | <-- |bb10alt1_l11:64|dbus10
LC13 -> - - - - - - - - - - - - - * | - - - * | <-- |bb10alt1_l11:64|fieldlatch
LC48 -> - * * * * * * * * * * * - - | - - - * | <-- |bb10alt1_l11:64|loadc


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt
bbmain

** EQUATIONS **

clk      : INPUT;
D0       : INPUT;
D1       : INPUT;
D2       : INPUT;
D3       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;
FH_G     : INPUT;
FH_M     : INPUT;
F4_M     : INPUT;
F8_G     : INPUT;
g        : INPUT;
LOAD1    : INPUT;
LOAD2    : INPUT;
RD       : INPUT;

-- Node name is 'en0' = '|bb10alt1_l11:64|en0' from file "bb10alt1_l11.tdf" line 184, column 1
-- Equation name is 'en0', type is output 
 en0     = DFFE( outclk $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is 'en1' = '|bb10alt1_l11:64|en1' from file "bb10alt1_l11.tdf" line 137, column 1
-- Equation name is 'en1', type is output 
 en1     = DFFE( en0 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is 'en2' = '|bb10alt1_l11:64|en2' from file "bb10alt1_l11.tdf" line 206, column 1
-- Equation name is 'en2', type is output 
 en2     = DFFE( _EQ001 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 =  en0 &  outclk;

-- Node name is 'FHBBx' = '|bb10alt1_l11:64|hint' from file "bb10alt1_l11.tdf" line 139, column 1
-- Equation name is 'FHBBx', type is output 
 FHBBx   = TFFE( _EQ002, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ002 = !FHBBx & !_LC049 & !_LC050 &  _LC051 & !_LC052 & !_LC053 &  _LC054 & 
             !_LC055 & !_LC056 & !_LC057 &  _LC058 & !_LC061
         #  FHBBx & !_LC049 & !_LC050 & !_LC051 & !_LC052 & !_LC053 & !_LC054 & 
             !_LC055 & !_LC056 & !_LC057 & !_LC058 & !_LC061;

-- Node name is 'FVBBx' = '|bb10alt1_l11:64|fieldud' from file "bb10alt1_l11.tdf" line 188, column 1
-- Equation name is 'FVBBx', type is output 
 FVBBx   = DFFE( _EQ003 $  _LC062, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ003 =  F8_G &  g &  _LC013 & !_LC062
         #  F4_M & !g &  _LC013 & !_LC062
         #  FVBBx & !_LC013 & !_LC062;

-- Node name is 'Hpulse' = '|bb10alt1_l11:64|linelatch' from file "bb10alt1_l11.tdf" line 135, column 1
-- Equation name is 'Hpulse', type is output 
 Hpulse  = DFFE( _EQ004 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ004 =  g & !_LC049 &  _LC050 &  _LC051 &  _LC052 & !_LC053 &  _LC054 & 
              _LC055 &  _LC056 &  _LC057 &  _LC058 &  _LC061
         # !g & !_LC049 &  _LC050 &  _LC051 &  _LC052 & !_LC053 &  _LC054 & 
              _LC055 & !_LC056 &  _LC057 & !_LC058 &  _LC061;

-- Node name is 'L7BBx' = '|bb10alt1_l11:64|line7' from file "bb10alt1_l11.tdf" line 182, column 1
-- Equation name is 'L7BBx', type is output 
L7BBx    = _LC014~NOT;
_LC014~NOT = TFFE( _EQ005, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ005 =  g &  _LC005 &  _LC007 &  _LC010 &  _LC011 &  _LC012 &  _LC049 & 
             !_LC050 &  _LC051 & !_LC052 &  _LC053 & !_LC054 & !_LC055 & 
              _LC056 & !_LC057 &  _LC058 &  _LC061 &  L7BBx
         # !g & !_LC005 & !_LC007 & !_LC010 &  _LC011 &  _LC012 &  _LC049 & 
             !_LC050 &  _LC051 & !_LC052 &  _LC053 & !_LC054 & !_LC055 & 
              _LC056 & !_LC057 &  _LC058 &  _LC061 &  L7BBx
         #  _LC049 & !_LC050 & !_LC051 & !_LC052 & !_LC053 &  _LC054 & 
             !_LC055 & !_LC056 &  _LC057 & !_LC058 & !_LC061 & !L7BBx;

-- Node name is 'outclk' = '|bb10alt1_l11:64|outclk' from file "bb10alt1_l11.tdf" line 204, column 1
-- Equation name is 'outclk', type is output 
 outclk  = DFFE( _EQ006 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ006 = !_LC018 & !_LC019 &  _LC020;

-- Node name is 'r2' = '|bb10alt1_l11:64|ramaddr2' from file "bb10alt1_l11.tdf" line 197, column 1
-- Equation name is 'r2', type is output 
 r2      = DFFE( _EQ007 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ007 = !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 &  _LC018 & 
             !_LC019 & !r2
         # !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 &  _LC019 &  r2
         # !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 & !_LC018 &  r2;

-- Node name is 'r3' = '|bb10alt1_l11:64|ramaddr3' from file "bb10alt1_l11.tdf" line 195, column 1
-- Equation name is 'r3', type is output 
 r3      = DFFE( _EQ008 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ008 = !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 &  _LC018 & 
             !_LC019 &  r2 & !r3
         # !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 &  _LC019 &  r3
         # !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 & !_LC018 &  r3
         # !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 & !r2 &  r3;

-- Node name is 'r4' = '|bb10alt1_l11:64|ramaddr4' from file "bb10alt1_l11.tdf" line 131, column 1
-- Equation name is 'r4', type is output 
 r4      = DFFE( _EQ009 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ009 = !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 &  _LC018 & 
             !_LC019 &  r2 &  r3 & !r4
         # !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 &  _LC019 &  r4
         # !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 & !_LC018 &  r4
         # !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 & !r2 &  r4
         # !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 & !r3 &  r4;

-- Node name is 'r5' = '|bb10alt1_l11:64|ramaddr5' from file "bb10alt1_l11.tdf" line 193, column 1
-- Equation name is 'r5', type is output 
 r5      = DFFE( _EQ010 $  _LC009, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ010 = !_LC002 & !_LC006 & !_LC008 & !_LC009 &  _LC018 & !_LC019 &  r2 & 
              r3 &  r4 & !r5
         # !_LC002 & !_LC006 & !_LC008 & !_LC009 &  r5 &  _X001
         #  _LC004 & !_LC009;
  _X001  = EXP( _LC018 & !_LC019 &  r2 &  r3 &  r4);

-- Node name is 'r6' = '|bb10alt1_l11:64|ramaddr6' from file "bb10alt1_l11.tdf" line 191, column 1
-- Equation name is 'r6', type is output 
 r6      = DFFE( _EQ011 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ011 = !_LC002 & !_LC006 & !_LC009 &  _LC018 & !_LC019 &  r2 &  r3 &  r4 & 
              r5 & !r6
         # !_LC002 & !_LC006 & !_LC009 &  r6 &  _X002
         #  _X003;
  _X002  = EXP( _LC018 & !_LC019 &  r2 &  r3 &  r4 &  r5);
  _X003  = EXP(!_LC004 & !_LC008);

-- Node name is 'r7' = '|bb10alt1_l11:64|ramaddr7' from file "bb10alt1_l11.tdf" line 129, column 1
-- Equation name is 'r7', type is output 
 r7      = DFFE( _EQ012 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ012 = !_LC002 & !_LC004 & !_LC008 & !_LC009 &  _LC018 & !_LC019 &  r2 & 
              r3 &  r4 &  r5 &  r6 &  r7
         # !_LC002 & !_LC004 & !_LC008 & !_LC009 & !r7 &  _X004
         # !_LC002 & !_LC004 &  _LC006 & !_LC008 & !_LC009;
  _X004  = EXP( _LC018 & !_LC019 &  r2 &  r3 &  r4 &  r5 &  r6);

-- Node name is 'selburst' = '|bb10alt1_l11:64|enbb' from file "bb10alt1_l11.tdf" line 133, column 1
-- Equation name is 'selburst', type is output 
 selburst = DFFE( _EQ013 $  _LC006, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ013 = !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 &  selburst;

-- Node name is 'Testx' 
-- Equation name is 'Testx', location is LC031, type is output.
 Testx   = LCELL( _EQ014 $  GND);
  _EQ014 =  D3 &  LOAD1;

-- Node name is '|bb10alt1_l11:64|bb' from file "bb10alt1_l11.tdf" line 187, column 1
-- Equation name is '_LC006', type is buried 
_LC006   = DFFE( _EQ015 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ015 =  g &  _LC010 &  _LC012 & !_LC049 & !_LC050 &  _LC051 &  _LC052 & 
             !_LC053 & !_LC054 &  _LC055 & !_LC056 & !_LC057 & !_LC058 & 
              _LC061
         # !g &  _LC010 &  _LC012 & !_LC049 & !_LC050 &  _LC051 &  _LC052 & 
             !_LC053 & !_LC054 & !_LC055 &  _LC056 & !_LC057 & !_LC058 & 
              _LC061;

-- Node name is '|bb10alt1_l11:64|ca1728' from file "bb10alt1_l11.tdf" line 146, column 1
-- Equation name is '_LC001', type is buried 
_LC001   = LCELL( _EQ016 $  GND);
  _EQ016 =  g & !_LC049 &  _LC050 &  _LC051 &  _LC052 & !_LC053 &  _LC054 & 
              _LC055 &  _LC056 &  _LC057 &  _LC058 &  _LC061
         # !g & !_LC049 &  _LC050 &  _LC051 &  _LC052 & !_LC053 &  _LC054 & 
              _LC055 & !_LC056 &  _LC057 & !_LC058 &  _LC061;

-- Node name is '|bb10alt1_l11:64|datain8' from file "bb10alt1_l11.tdf" line 172, column 1
-- Equation name is '_LC047', type is buried 
_LC047   = DFFE( D0 $  GND,  LOAD1,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|datain9' from file "bb10alt1_l11.tdf" line 150, column 1
-- Equation name is '_LC045', type is buried 
_LC045   = DFFE( D1 $  GND,  LOAD1,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|datain10' from file "bb10alt1_l11.tdf" line 161, column 1
-- Equation name is '_LC035', type is buried 
_LC035   = DFFE( D2 $  GND,  LOAD1,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|dbus0' from file "bb10alt1_l11.tdf" line 171, column 1
-- Equation name is '_LC044', type is buried 
_LC044   = DFFE( D0 $  GND,  LOAD2,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|dbus1' from file "bb10alt1_l11.tdf" line 155, column 1
-- Equation name is '_LC043', type is buried 
_LC043   = DFFE( D1 $  GND,  LOAD2,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|dbus2' from file "bb10alt1_l11.tdf" line 169, column 1
-- Equation name is '_LC041', type is buried 
_LC041   = DFFE( D2 $  GND,  LOAD2,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|dbus3' from file "bb10alt1_l11.tdf" line 170, column 1
-- Equation name is '_LC032', type is buried 
_LC032   = DFFE( D3 $  GND,  LOAD2,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|dbus4' from file "bb10alt1_l11.tdf" line 154, column 1
-- Equation name is '_LC040', type is buried 
_LC040   = DFFE( D4 $  GND,  LOAD2,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|dbus5' from file "bb10alt1_l11.tdf" line 167, column 1
-- Equation name is '_LC038', type is buried 
_LC038   = DFFE( D5 $  GND,  LOAD2,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|dbus6' from file "bb10alt1_l11.tdf" line 168, column 1
-- Equation name is '_LC036', type is buried 
_LC036   = DFFE( D6 $  GND,  LOAD2,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|dbus7' from file "bb10alt1_l11.tdf" line 153, column 1
-- Equation name is '_LC034', type is buried 
_LC034   = DFFE( D7 $  GND,  LOAD2,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|dbus8' from file "bb10alt1_l11.tdf" line 165, column 1
-- Equation name is '_LC017', type is buried 
_LC017   = DFFE( _LC047 $  GND,  LOAD2,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|dbus9' from file "bb10alt1_l11.tdf" line 166, column 1
-- Equation name is '_LC037', type is buried 
_LC037   = DFFE( _LC045 $  GND,  LOAD2,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|dbus10' from file "bb10alt1_l11.tdf" line 152, column 1
-- Equation name is '_LC039', type is buried 
_LC039   = DFFE( _LC035 $  GND,  LOAD2,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|down' from file "bb10alt1_l11.tdf" line 186, column 1
-- Equation name is '_LC002', type is buried 
_LC002   = DFFE( _EQ017 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ017 = !g &  _LC007 & !_LC011 &  _LC049 & !_LC050 &  _LC051 & !_LC052 & 
              _LC053 & !_LC054 &  _LC055 &  _LC056 &  _LC057 & !_LC058 & 
             !_LC061
         #  g &  _LC007 & !_LC011 &  _LC049 & !_LC050 & !_LC051 & !_LC052 & 
              _LC053 &  _LC054 & !_LC055 & !_LC056 &  _LC057 & !_LC058 & 
             !_LC061
         # !g & !_LC011 & !_LC012 &  _LC049 & !_LC050 &  _LC051 & !_LC052 & 
              _LC053 & !_LC054 &  _LC055 &  _LC056 &  _LC057 & !_LC058 & 
             !_LC061
         #  g & !_LC011 & !_LC012 &  _LC049 & !_LC050 & !_LC051 & !_LC052 & 
              _LC053 &  _LC054 & !_LC055 & !_LC056 &  _LC057 & !_LC058 & 
             !_LC061
         # !_LC049 & !_LC050 & !_LC051 & !_LC052 & !_LC053 & !_LC054 & 
             !_LC055 & !_LC056 & !_LC057 & !_LC058 & !_LC061;

-- Node name is '|bb10alt1_l11:64|fieldlatch' from file "bb10alt1_l11.tdf" line 156, column 1
-- Equation name is '_LC013', type is buried 
_LC013   = DFFE( _EQ018 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ018 =  g & !_LC049 &  _LC050 & !_LC051 &  _LC052 & !_LC053 &  _LC054 & 
              _LC055 &  _LC056 &  _LC057 &  _LC058 & !_LC061
         # !g & !_LC049 &  _LC050 & !_LC051 &  _LC052 & !_LC053 &  _LC054 & 
              _LC055 & !_LC056 &  _LC057 & !_LC058 & !_LC061;

-- Node name is '|bb10alt1_l11:64|flag' from file "bb10alt1_l11.tdf" line 180, column 1
-- Equation name is '_LC062', type is buried 
_LC062   = LCELL( _EQ019 $  GND);
  _EQ019 = !g &  _LC034 &  _LC037 &  _LC038 &  _LC039 &  _LC040 &  _LC041
         # !g &  _LC032 &  _LC034 &  _LC037 &  _LC038 &  _LC039 &  _LC040
         #  _LC034 &  _LC036 &  _LC037 &  _LC039
         #  _LC017 &  _LC037 &  _LC039;

-- Node name is '|bb10alt1_l11:64|h0' from file "bb10alt1_l11.tdf" line 179, column 1
-- Equation name is '_LC061', type is buried 
_LC061   = DFFE( _EQ020 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ020 = !_LC001 & !_LC048 & !_LC061
         #  _LC044 &  _LC048;

-- Node name is '|bb10alt1_l11:64|h1' from file "bb10alt1_l11.tdf" line 178, column 1
-- Equation name is '_LC051', type is buried 
_LC051   = DFFE( _EQ021 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ021 = !_LC001 & !_LC048 &  _LC051 & !_LC061
         # !_LC001 & !_LC048 & !_LC051 &  _LC061
         #  _LC043 &  _LC048;

-- Node name is '|bb10alt1_l11:64|h2' from file "bb10alt1_l11.tdf" line 145, column 1
-- Equation name is '_LC058', type is buried 
_LC058   = DFFE( _EQ022 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ022 = !_LC001 & !_LC048 &  _LC051 & !_LC058 &  _LC061
         # !_LC001 & !_LC048 &  _LC058 & !_LC061
         # !_LC001 & !_LC048 & !_LC051 &  _LC058
         #  _LC041 &  _LC048;

-- Node name is '|bb10alt1_l11:64|h3' from file "bb10alt1_l11.tdf" line 177, column 1
-- Equation name is '_LC056', type is buried 
_LC056   = DFFE( _EQ023 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ023 = !_LC001 & !_LC048 &  _LC051 & !_LC056 &  _LC058 &  _LC061
         # !_LC001 & !_LC048 &  _LC056 & !_LC061
         # !_LC001 & !_LC048 & !_LC051 &  _LC056
         # !_LC001 & !_LC048 &  _LC056 & !_LC058
         #  _LC032 &  _LC048;

-- Node name is '|bb10alt1_l11:64|h4' from file "bb10alt1_l11.tdf" line 176, column 1
-- Equation name is '_LC055', type is buried 
_LC055   = TFFE( _EQ024, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ024 = !_LC001 & !_LC048 &  _LC051 & !_LC055 &  _LC056 &  _LC058 & 
              _LC061
         # !_LC048 &  _LC051 &  _LC055 &  _LC056 &  _LC058 &  _LC061
         #  _LC040 &  _LC048 & !_LC055
         #  _LC001 & !_LC048 &  _LC055
         # !_LC040 &  _LC048 &  _LC055;

-- Node name is '|bb10alt1_l11:64|h5' from file "bb10alt1_l11.tdf" line 144, column 1
-- Equation name is '_LC054', type is buried 
_LC054   = TFFE( _EQ025, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ025 = !_LC001 & !_LC048 &  _LC051 & !_LC054 &  _LC055 &  _LC056 & 
              _LC058 &  _LC061
         # !_LC048 &  _LC051 &  _LC054 &  _LC055 &  _LC056 &  _LC058 & 
              _LC061
         #  _LC038 &  _LC048 & !_LC054
         #  _LC001 & !_LC048 &  _LC054
         # !_LC038 &  _LC048 &  _LC054;

-- Node name is '|bb10alt1_l11:64|h6' from file "bb10alt1_l11.tdf" line 175, column 1
-- Equation name is '_LC053', type is buried 
_LC053   = TFFE( _EQ026, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ026 = !_LC001 & !_LC048 &  _LC051 & !_LC053 &  _LC054 &  _LC055 & 
              _LC056 &  _LC058 &  _LC061
         # !_LC048 &  _LC051 &  _LC053 &  _LC054 &  _LC055 &  _LC056 & 
              _LC058 &  _LC061
         #  _LC036 &  _LC048 & !_LC053
         #  _LC001 & !_LC048 &  _LC053
         # !_LC036 &  _LC048 &  _LC053;

-- Node name is '|bb10alt1_l11:64|h7' from file "bb10alt1_l11.tdf" line 174, column 1
-- Equation name is '_LC052', type is buried 
_LC052   = TFFE( _EQ027, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ027 = !_LC001 & !_LC048 &  _LC051 & !_LC052 &  _LC053 &  _LC054 & 
              _LC055 &  _LC056 &  _LC058 &  _LC061
         # !_LC048 &  _LC051 &  _LC052 &  _LC053 &  _LC054 &  _LC055 & 
              _LC056 &  _LC058 &  _LC061
         #  _LC034 &  _LC048 & !_LC052
         #  _LC001 & !_LC048 &  _LC052
         # !_LC034 &  _LC048 &  _LC052;

-- Node name is '|bb10alt1_l11:64|h8' from file "bb10alt1_l11.tdf" line 143, column 1
-- Equation name is '_LC049', type is buried 
_LC049   = TFFE( _EQ028, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ028 = !_LC001 & !_LC048 & !_LC049 &  _LC051 &  _LC052 &  _LC053 & 
              _LC054 &  _LC055 &  _LC056 &  _LC058 &  _LC061
         # !_LC048 &  _LC049 &  _LC051 &  _LC052 &  _LC053 &  _LC054 & 
              _LC055 &  _LC056 &  _LC058 &  _LC061
         #  _LC017 &  _LC048 & !_LC049
         #  _LC001 & !_LC048 &  _LC049
         # !_LC017 &  _LC048 &  _LC049;

-- Node name is '|bb10alt1_l11:64|h9' from file "bb10alt1_l11.tdf" line 181, column 1
-- Equation name is '_LC057', type is buried 
_LC057   = TFFE( _EQ029, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ029 = !_LC001 & !_LC048 &  _LC049 &  _LC051 &  _LC052 &  _LC053 & 
              _LC054 &  _LC055 &  _LC056 & !_LC057 &  _LC058 &  _LC061
         # !_LC048 &  _LC049 &  _LC051 &  _LC052 &  _LC053 &  _LC054 & 
              _LC055 &  _LC056 &  _LC057 &  _LC058 &  _LC061
         #  _LC037 &  _LC048 & !_LC057
         #  _LC001 & !_LC048 &  _LC057
         # !_LC037 &  _LC048 &  _LC057;

-- Node name is '|bb10alt1_l11:64|h10' from file "bb10alt1_l11.tdf" line 173, column 1
-- Equation name is '_LC050', type is buried 
_LC050   = TFFE( _EQ030, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ030 = !_LC001 & !_LC048 &  _LC049 & !_LC050 &  _LC051 &  _LC052 & 
              _LC053 &  _LC054 &  _LC055 &  _LC056 &  _LC057 &  _LC058 & 
              _LC061
         # !_LC048 &  _LC049 &  _LC050 &  _LC051 &  _LC052 &  _LC053 & 
              _LC054 &  _LC055 &  _LC056 &  _LC057 &  _LC058 &  _LC061
         #  _LC039 &  _LC048 & !_LC050
         #  _LC001 & !_LC048 &  _LC050
         # !_LC039 &  _LC048 &  _LC050;

-- Node name is '|bb10alt1_l11:64|loadc' from file "bb10alt1_l11.tdf" line 148, column 1
-- Equation name is '_LC048', type is buried 
_LC048   = DFFE( _EQ031 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ031 =  FH_G &  g
         #  FH_M & !g;

-- Node name is '|bb10alt1_l11:64|pdown' from file "bb10alt1_l11.tdf" line 142, column 1
-- Equation name is '_LC004', type is buried 
_LC004   = DFFE( _EQ032 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ032 = !g & !_LC005 &  _LC007 & !_LC011 &  _LC012 &  _LC049 & !_LC050 & 
              _LC051 & !_LC052 & !_LC053 &  _LC054 &  _LC055 & !_LC056 & 
              _LC057 & !_LC058 & !_LC061
         # !g & !_LC005 &  _LC011 &  _LC012 & !_LC049 &  _LC050 & !_LC051 & 
              _LC052 & !_LC053 & !_LC054 & !_LC055 &  _LC056 &  _LC057 & 
              _LC058 & !_LC061;

-- Node name is '|bb10alt1_l11:64|pedoff' from file "bb10alt1_l11.tdf" line 164, column 1
-- Equation name is '_LC005', type is buried 
_LC005   = DFFE( D3 $  GND,  LOAD1,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|pup' from file "bb10alt1_l11.tdf" line 208, column 1
-- Equation name is '_LC008', type is buried 
_LC008   = DFFE( _EQ033 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ033 = !g & !_LC005 & !_LC007 &  _LC011 &  _LC012 & !_LC049 &  _LC050 & 
             !_LC051 & !_LC052 &  _LC053 & !_LC054 &  _LC055 &  _LC056 & 
             !_LC057 & !_LC058 & !_LC061
         # !g & !_LC005 &  _LC007 &  _LC012 & !_LC049 & !_LC050 &  _LC051 & 
              _LC052 &  _LC053 &  _LC054 &  _LC055 &  _LC056 & !_LC057 & 
              _LC058 & !_LC061;

-- Node name is '|bb10alt1_l11:64|ramaddr0' from file "bb10alt1_l11.tdf" line 190, column 1
-- Equation name is '_LC020', type is buried 
_LC020   = DFFE( _EQ034 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ034 = !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 & !_LC018 & 
             !_LC019 & !_LC020
         # !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 &  _LC019 & 
              _LC020;

-- Node name is '|bb10alt1_l11:64|ramaddr1' from file "bb10alt1_l11.tdf" line 199, column 1
-- Equation name is '_LC018', type is buried 
_LC018   = DFFE( _EQ035 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ035 = !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 & !_LC018 & 
             !_LC019 &  _LC020
         # !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 &  _LC018 & 
              _LC019;

-- Node name is '|bb10alt1_l11:64|stop' from file "bb10alt1_l11.tdf" line 147, column 1
-- Equation name is '_LC019', type is buried 
_LC019   = DFFE( _EQ036 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ036 =  _LC018 & !_LC020 &  r2 &  r3 &  r4 &  r5 &  r6 & !r7
         #  _LC018 & !_LC020 & !r2 & !r3 &  r4 &  r7
         # !_LC002 & !_LC004 & !_LC006 & !_LC008 & !_LC009 &  _LC019;

-- Node name is '|bb10alt1_l11:64|typebuf0' from file "bb10alt1_l11.tdf" line 159, column 1
-- Equation name is '_LC033', type is buried 
_LC033   = DFFE( D4 $  GND,  LOAD1,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|typebuf1' from file "bb10alt1_l11.tdf" line 158, column 1
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE( D5 $  GND,  LOAD1,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|typebuf2' from file "bb10alt1_l11.tdf" line 151, column 1
-- Equation name is '_LC003', type is buried 
_LC003   = DFFE( D6 $  GND,  LOAD1,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|typebuf3' from file "bb10alt1_l11.tdf" line 157, column 1
-- Equation name is '_LC046', type is buried 
_LC046   = DFFE( D7 $  GND,  LOAD1,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1_l11:64|type0' from file "bb10alt1_l11.tdf" line 162, column 1
-- Equation name is '_LC007', type is buried 
_LC007   = DFFE( _EQ037 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ037 =  Hpulse &  _LC033
         # !Hpulse &  _LC007;

-- Node name is '|bb10alt1_l11:64|type1' from file "bb10alt1_l11.tdf" line 149, column 1
-- Equation name is '_LC010', type is buried 
_LC010   = DFFE( _EQ038 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ038 =  Hpulse &  _LC042
         # !Hpulse &  _LC010;

-- Node name is '|bb10alt1_l11:64|type2' from file "bb10alt1_l11.tdf" line 160, column 1
-- Equation name is '_LC011', type is buried 
_LC011   = DFFE( _EQ039 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ039 =  Hpulse &  _LC003
         # !Hpulse &  _LC011;

-- Node name is '|bb10alt1_l11:64|type3' from file "bb10alt1_l11.tdf" line 163, column 1
-- Equation name is '_LC012', type is buried 
_LC012   = DFFE( _EQ040 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ040 =  Hpulse &  _LC046
         # !Hpulse &  _LC012;

-- Node name is '|bb10alt1_l11:64|up' from file "bb10alt1_l11.tdf" line 141, column 1
-- Equation name is '_LC009', type is buried 
_LC009   = DFFE( _EQ041 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ041 =  _X005 &  _X006 &  _X007 &  _X008 &  _X009 &  _X010 &  _X011 & 
              _X012;
  _X005  = EXP( g & !_LC007 & !_LC011 & !_LC012 & !_LC049 &  _LC050 & !_LC051 & 
             !_LC052 &  _LC053 & !_LC054 & !_LC055 & !_LC056 &  _LC057 & 
             !_LC058 &  _LC061);
  _X006  = EXP(!g & !_LC007 & !_LC011 & !_LC012 & !_LC049 &  _LC050 & !_LC051 & 
             !_LC052 & !_LC053 &  _LC054 &  _LC055 & !_LC056 &  _LC057 & 
              _LC058 &  _LC061);
  _X007  = EXP( g &  _LC007 & !_LC011 &  _LC049 & !_LC050 &  _LC051 &  _LC052 & 
             !_LC053 & !_LC054 &  _LC055 &  _LC056 &  _LC057 &  _LC058 & 
              _LC061);
  _X008  = EXP(!g &  _LC007 & !_LC011 &  _LC049 & !_LC050 & !_LC051 &  _LC052 & 
             !_LC053 & !_LC054 &  _LC055 &  _LC056 &  _LC057 & !_LC058 & 
              _LC061);
  _X009  = EXP(!g & !_LC010 & !_LC012 & !_LC049 & !_LC050 &  _LC051 &  _LC052 & 
              _LC053 & !_LC054 &  _LC055 &  _LC056 &  _LC057 & !_LC058 & 
              _LC061);
  _X010  = EXP( g & !_LC010 & !_LC012 & !_LC049 & !_LC050 & !_LC051 &  _LC052 & 
              _LC053 &  _LC054 & !_LC055 & !_LC056 &  _LC057 & !_LC058 & 
              _LC061);
  _X011  = EXP( _LC010 & !_LC012 & !_LC049 & !_LC050 &  _LC051 & !_LC052 & 
             !_LC053 &  _LC054 &  _LC055 &  _LC056 & !_LC057 &  _LC058 & 
              _LC061);
  _X012  = EXP( _LC012 & !_LC049 & !_LC050 &  _LC051 & !_LC052 &  _LC053 & 
              _LC054 &  _LC055 &  _LC056 & !_LC057 &  _LC058 &  _LC061);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064_ver2\bb3064_main\bbmain.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = on
   Rules                                  = EPLD Rules


Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX3000A' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = off
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = off
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:02
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:01
   Fitter                                 00:00:02
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:08
   Design Doctor                          00:00:04
   --------------------------             --------
   Total Time                             00:00:19


Memory Allocated
-----------------

Peak memory allocated during compilation  = 6,370K
