QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 18:43:08 on Nov 08,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/decoder5t32.vhd proj/src/mem.vhd proj/src/addsub.vhd proj/src/fetch.vhd proj/src/reg_n.vhd proj/src/mux32_1.vhd proj/src/barrelshifter.vhd proj/src/alu.vhd proj/src/RISCV_Processor.vhd proj/src/dffg.vhd proj/src/immgen.vhd proj/src/alu_control.vhd proj/src/control.vhd proj/src/mux2t1_n.vhd proj/src/zero_extender.vhd proj/src/sign_extender.vhd proj/src/RISCV_types.vhd proj/src/adder_n.vhd proj/src/regfile.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
-- Loading package NUMERIC_STD
-- Compiling entity decoder5t32
-- Compiling architecture dataflow of decoder5t32
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity addsub
-- Compiling architecture rtl of addsub
-- Compiling entity fetch
-- Compiling architecture structural of fetch
-- Compiling entity reg_n
-- Compiling architecture structural of reg_n
-- Compiling entity mux32_1
-- Compiling architecture rtl of mux32_1
-- Compiling entity barrelshifter
-- Compiling architecture dataflow of barrelshifter
-- Compiling entity alu
-- Compiling architecture structural of alu
-- Loading package RISCV_types
-- Compiling entity RISCV_Processor
-- Compiling architecture structure of RISCV_Processor
** Error: proj/src/RISCV_Processor.vhd(198): (vcom-1294) Declaration with designator "s_UseNextAdr" already exists in this region.
** =====> Prior declaration of "s_UseNextAdr" is at proj/src/RISCV_Processor.vhd(164).
** Error: proj/src/RISCV_Processor.vhd(199): (vcom-1294) Declaration with designator "s_NextAdr" already exists in this region.
** =====> Prior declaration of "s_NextAdr" is at proj/src/RISCV_Processor.vhd(165).
** Note: proj/src/RISCV_Processor.vhd(382): VHDL Compiler exiting
End time: 18:43:08 on Nov 08,2025, Elapsed time: 0:00:00
Errors: 2, Warnings: 0
