Timing Analyzer report for toolflow
Wed Nov 20 18:08:55 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.99        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  54.0%      ;
;     Processor 3            ;  28.2%      ;
;     Processor 4            ;   6.4%      ;
;     Processors 5-12        ;   1.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Wed Nov 20 18:08:52 2024 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 51.93 MHz ; 51.93 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; iCLK  ; 0.372 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.346 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 17.233 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.886 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.624 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.372 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.179     ; 9.447      ;
; 0.458 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.252      ; 9.792      ;
; 0.474 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.621     ; 8.903      ;
; 0.486 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.263      ; 9.775      ;
; 0.517 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.148     ; 9.333      ;
; 0.560 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 9.248      ;
; 0.565 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.263      ; 9.696      ;
; 0.578 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.232     ; 9.188      ;
; 0.588 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.179     ; 9.231      ;
; 0.593 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.245     ; 9.160      ;
; 0.601 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.237     ; 9.160      ;
; 0.619 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.590     ; 8.789      ;
; 0.621 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:21:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.208     ; 9.169      ;
; 0.628 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.245      ; 9.615      ;
; 0.631 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.238     ; 9.129      ;
; 0.632 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:5:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.621     ; 8.745      ;
; 0.635 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:17:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.245     ; 9.118      ;
; 0.642 ; regFile:g_REGFILE|reg_N:\G_N_Reg:22:REGI|dffg:\G_NBit_Reg:11:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.264      ; 9.620      ;
; 0.650 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.231     ; 9.117      ;
; 0.650 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:8:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.243      ; 9.591      ;
; 0.659 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.246      ; 9.585      ;
; 0.664 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; 0.199      ; 9.533      ;
; 0.667 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.179     ; 9.152      ;
; 0.668 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.245      ; 9.575      ;
; 0.670 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.244      ; 9.572      ;
; 0.679 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.186      ; 9.505      ;
; 0.687 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.194      ; 9.505      ;
; 0.689 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.208     ; 9.101      ;
; 0.691 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.148     ; 9.159      ;
; 0.692 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.247      ; 9.553      ;
; 0.692 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; 0.210      ; 9.516      ;
; 0.695 ; regFile:g_REGFILE|reg_N:\G_N_Reg:22:REGI|dffg:\G_NBit_Reg:13:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.264      ; 9.567      ;
; 0.700 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.274      ; 9.572      ;
; 0.707 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.197      ; 9.488      ;
; 0.711 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.194     ; 9.093      ;
; 0.712 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.247      ; 9.533      ;
; 0.715 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.205      ; 9.488      ;
; 0.717 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.193      ; 9.474      ;
; 0.718 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:5:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 9.090      ;
; 0.721 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:17:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.186      ; 9.463      ;
; 0.722 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:19:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.179     ; 9.097      ;
; 0.723 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:21:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.650     ; 8.625      ;
; 0.723 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.201     ; 9.074      ;
; 0.728 ; regFile:g_REGFILE|reg_N:\G_N_Reg:8:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.252      ; 9.522      ;
; 0.730 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.197     ; 9.071      ;
; 0.736 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; 0.200      ; 9.462      ;
; 0.738 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.214     ; 9.046      ;
; 0.744 ; regFile:g_REGFILE|reg_N:\G_N_Reg:22:REGI|dffg:\G_NBit_Reg:11:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.178     ; 9.076      ;
; 0.745 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:3:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.208     ; 9.045      ;
; 0.745 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.204      ; 9.457      ;
; 0.746 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:5:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.179     ; 9.073      ;
; 0.746 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.206     ; 9.046      ;
; 0.749 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:17:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.197      ; 9.446      ;
; 0.749 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:11:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.247      ; 9.496      ;
; 0.752 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:8:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.199     ; 9.047      ;
; 0.761 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:24:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.148     ; 9.089      ;
; 0.761 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.196     ; 9.041      ;
; 0.764 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; 0.211      ; 9.445      ;
; 0.770 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.197     ; 9.031      ;
; 0.771 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; 0.210      ; 9.437      ;
; 0.772 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.198     ; 9.028      ;
; 0.773 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:23:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.148     ; 9.077      ;
; 0.774 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:21:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.303     ; 8.921      ;
; 0.776 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.207     ; 9.015      ;
; 0.777 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:5:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.590     ; 8.631      ;
; 0.779 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:22:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.148     ; 9.071      ;
; 0.780 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:11:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.263      ; 9.481      ;
; 0.780 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:17:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.214     ; 9.004      ;
; 0.781 ; regFile:g_REGFILE|reg_N:\G_N_Reg:12:REGI|dffg:\G_NBit_Reg:25:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.255      ; 9.472      ;
; 0.785 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:8:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.251      ; 9.464      ;
; 0.785 ; regFile:g_REGFILE|reg_N:\G_N_Reg:4:REGI|dffg:\G_NBit_Reg:8:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.257      ; 9.470      ;
; 0.785 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:24:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.194     ; 9.019      ;
; 0.786 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.197      ; 9.409      ;
; 0.788 ; regFile:g_REGFILE|reg_N:\G_N_Reg:4:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.259      ; 9.469      ;
; 0.791 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.650     ; 8.557      ;
; 0.791 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:3:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.179     ; 9.028      ;
; 0.793 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.590     ; 8.615      ;
; 0.794 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.195     ; 9.009      ;
; 0.794 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.205      ; 9.409      ;
; 0.795 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.200     ; 9.003      ;
; 0.797 ; regFile:g_REGFILE|reg_N:\G_N_Reg:22:REGI|dffg:\G_NBit_Reg:13:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.178     ; 9.023      ;
; 0.802 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.168     ; 9.028      ;
; 0.803 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:6:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.248      ; 9.443      ;
; 0.805 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:4:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.251      ; 9.444      ;
; 0.805 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:6:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.249      ; 9.442      ;
; 0.807 ; regFile:g_REGFILE|reg_N:\G_N_Reg1:30:REGI|dffg:\G_NBit_Reg:25:REGI|s_Q                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.252      ; 9.443      ;
; 0.811 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:10:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.237     ; 8.950      ;
; 0.813 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.636     ; 8.549      ;
; 0.814 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.195     ; 8.989      ;
; 0.824 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:19:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.621     ; 8.553      ;
; 0.824 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.204      ; 9.378      ;
; 0.825 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:5:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.179     ; 8.994      ;
; 0.827 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:21:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.261     ; 8.910      ;
; 0.828 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:17:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.197      ; 9.367      ;
; 0.830 ; regFile:g_REGFILE|reg_N:\G_N_Reg:8:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 8.978      ;
; 0.830 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:8:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.274      ; 9.442      ;
; 0.831 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:20:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.225     ; 8.942      ;
; 0.834 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:25:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.224     ; 8.940      ;
; 0.834 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; 0.192      ; 9.356      ;
; 0.836 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:15:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.245     ; 8.917      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.346 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:16:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.446      ; 1.014      ;
; 0.352 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:28:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.022      ;
; 0.355 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:29:REGI|s_Q                                                                        ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:29:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.543      ; 1.084      ;
; 0.365 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 1.038      ;
; 0.369 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:3:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.039      ;
; 0.369 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:20:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.039      ;
; 0.371 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 1.028      ;
; 0.373 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:3:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.029      ;
; 0.374 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~portb_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.048      ;
; 0.378 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:3:REGI|s_Q                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.041      ;
; 0.379 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:29:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.042      ;
; 0.382 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:2:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.038      ;
; 0.384 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:7:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.041      ;
; 0.387 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:12:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:12:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:24:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:24:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:27:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:27:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                                                                                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q                                                                                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:3:REGI|s_Q                                                                                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:3:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.669      ;
; 0.388 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:15:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:15:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.095      ; 0.669      ;
; 0.389 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 1.062      ;
; 0.391 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:2:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.464      ; 1.077      ;
; 0.392 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:3:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.055      ;
; 0.392 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:2:REGI|s_Q                                                                                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:2:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.674      ;
; 0.392 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.048      ;
; 0.401 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:2:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.071      ;
; 0.405 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:30:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:30:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.691      ;
; 0.410 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:30:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:31:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.694      ;
; 0.410 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:13:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.073      ;
; 0.410 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.674      ;
; 0.415 ; reg_NPC:g_NBITREG|dffgPC:\G_NBit_Reg1:22:REGI|s_Q                                                                                ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:22:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.700      ;
; 0.415 ; reg_NPC:g_NBITREG|dffgPC:\G_NBit_Reg1:22:REGI|s_Q                                                                                ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:23:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.700      ;
; 0.418 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:2:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.081      ;
; 0.418 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegB:9:REGI|s_Q                                                                          ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:9:REGI|s_Q                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.701      ;
; 0.420 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegB:8:REGI|s_Q                                                                          ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:8:REGI|s_Q                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.703      ;
; 0.422 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.078      ;
; 0.428 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:21:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.713      ;
; 0.431 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:2:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.090      ;
; 0.453 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:0:REGI|s_Q                                                                         ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:0:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.718      ;
; 0.471 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.735      ;
; 0.564 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:2:REGI|s_Q                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 1.236      ;
; 0.569 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:24:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 1.241      ;
; 0.582 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegB:11:REGI|s_Q                                                                         ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:11:REGI|s_Q                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.866      ;
; 0.583 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.847      ;
; 0.597 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:0:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.255      ;
; 0.599 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:MemWr|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 1.256      ;
; 0.602 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:0:REGI|s_Q                                                                                   ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:0:REGI|s_Q                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.867      ;
; 0.611 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:10:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.274      ;
; 0.618 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:31:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:31:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.902      ;
; 0.623 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:MemWr|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 1.296      ;
; 0.625 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:23:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:23:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.910      ;
; 0.635 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:6:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.291      ;
; 0.637 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:1:REGI|s_Q                                                                         ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:1:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.520      ; 1.343      ;
; 0.647 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.929      ;
; 0.648 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegSX:5:REGI|s_Q                                                                         ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:21:REGI|s_Q                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.913      ;
; 0.648 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:22:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.933      ;
; 0.654 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:28:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:28:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.938      ;
; 0.658 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegSX:13:REGI|s_Q                                                                        ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:29:REGI|s_Q                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:14:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.483      ; 1.363      ;
; 0.659 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:6:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.464      ; 1.345      ;
; 0.668 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:MemWr|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.421      ; 1.311      ;
; 0.670 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:6:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.340      ;
; 0.671 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:17:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 1.368      ;
; 0.674 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:8:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.461      ; 1.357      ;
; 0.678 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:10:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.467      ; 1.367      ;
; 0.678 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:MemWr|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.428      ; 1.328      ;
; 0.680 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:10:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:11:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.095      ; 0.961      ;
; 0.682 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:25:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:26:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.964      ;
; 0.683 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:14:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.468      ; 1.373      ;
; 0.686 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:5:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.356      ;
; 0.689 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:24:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:26:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.971      ;
; 0.693 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:13:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.468      ; 1.383      ;
; 0.693 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:15:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.368      ;
; 0.698 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:12:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.468      ; 1.388      ;
; 0.698 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.962      ;
; 0.702 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:23:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.987      ;
; 0.703 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:20:REGI|s_Q                                                                        ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:20:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.511      ; 1.400      ;
; 0.703 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:10:REGI|s_Q                                                                        ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:10:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.510      ; 1.399      ;
; 0.709 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.973      ;
; 0.715 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:1:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.423      ; 1.360      ;
; 0.722 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:20:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.455      ; 1.399      ;
; 0.730 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegB:1:REGI|s_Q                                                                          ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:1:REGI|s_Q                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.491      ; 1.407      ;
; 0.740 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:17:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.031      ; 0.993      ;
; 0.742 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:26:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 0.996      ;
; 0.747 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:27:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 1.001      ;
; 0.752 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:21:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.031      ; 1.005      ;
; 0.753 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:25:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 1.007      ;
; 0.754 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:29:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 1.008      ;
; 0.760 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:7:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.461      ; 1.443      ;
; 0.762 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:4:REGI|s_Q                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 1.016      ;
; 0.768 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:5:REGI|s_Q                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 1.022      ;
; 0.778 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:31:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 1.032      ;
; 0.781 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:30:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 1.035      ;
; 0.785 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:31:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; -0.002     ; 1.005      ;
; 0.789 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:23:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.031      ; 1.042      ;
; 0.791 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:12:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.454      ;
; 0.792 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:8:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.033      ; 1.047      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.233 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 2.456      ;
; 17.233 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 2.456      ;
; 17.233 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 2.456      ;
; 17.233 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 2.456      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
; 17.539 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; -0.217     ; 2.166      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 1.886 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.026      ;
; 2.172 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.295      ;
; 2.172 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.295      ;
; 2.172 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.295      ;
; 2.172 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.295      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.138 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 56.47 MHz ; 56.47 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 1.146 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.336 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 17.461 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.710 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.648 ; 0.000                            ;
+-------+-------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.146 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.130     ; 8.723      ;
; 1.212 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.249      ; 9.036      ;
; 1.259 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.260      ; 9.000      ;
; 1.268 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.535     ; 8.196      ;
; 1.334 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.156     ; 8.509      ;
; 1.347 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.182     ; 8.470      ;
; 1.350 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.261      ; 8.910      ;
; 1.360 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.195     ; 8.444      ;
; 1.361 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.189     ; 8.449      ;
; 1.372 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.104     ; 8.523      ;
; 1.380 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.242      ; 8.861      ;
; 1.381 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.145     ; 8.473      ;
; 1.382 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.241      ; 8.858      ;
; 1.389 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.245      ; 8.855      ;
; 1.390 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 8.419      ;
; 1.392 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.242      ; 8.849      ;
; 1.393 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:5:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.535     ; 8.071      ;
; 1.399 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.154     ; 8.446      ;
; 1.406 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.181     ; 8.412      ;
; 1.411 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:19:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.130     ; 8.458      ;
; 1.413 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; 0.197      ; 8.783      ;
; 1.414 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:21:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.154     ; 8.431      ;
; 1.416 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.249      ; 8.832      ;
; 1.418 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:17:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.195     ; 8.386      ;
; 1.426 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.184      ; 8.757      ;
; 1.427 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.190      ; 8.762      ;
; 1.448 ; regFile:g_REGFILE|reg_N:\G_N_Reg:22:REGI|dffg:\G_NBit_Reg:11:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.269      ; 8.820      ;
; 1.456 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.189      ; 8.732      ;
; 1.459 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:5:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.156     ; 8.384      ;
; 1.460 ; regFile:g_REGFILE|reg_N:\G_N_Reg:8:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.249      ; 8.788      ;
; 1.460 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; 0.208      ; 8.747      ;
; 1.462 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:24:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.104     ; 8.433      ;
; 1.463 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:8:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.245      ; 8.781      ;
; 1.466 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:23:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.104     ; 8.429      ;
; 1.472 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.144     ; 8.383      ;
; 1.472 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; 0.198      ; 8.725      ;
; 1.473 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.195      ; 8.721      ;
; 1.474 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.201      ; 8.726      ;
; 1.475 ; regFile:g_REGFILE|reg_N:\G_N_Reg:22:REGI|dffg:\G_NBit_Reg:13:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.269      ; 8.793      ;
; 1.477 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:21:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.279     ; 8.243      ;
; 1.480 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.104     ; 8.415      ;
; 1.482 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:22:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.104     ; 8.413      ;
; 1.484 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:17:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.184      ; 8.699      ;
; 1.494 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.509     ; 7.996      ;
; 1.502 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.163     ; 8.334      ;
; 1.503 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.200      ; 8.696      ;
; 1.504 ; regFile:g_REGFILE|reg_N:\G_N_Reg:12:REGI|dffg:\G_NBit_Reg:25:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.252      ; 8.747      ;
; 1.504 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.164     ; 8.331      ;
; 1.506 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.144     ; 8.349      ;
; 1.506 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:5:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.145     ; 8.348      ;
; 1.511 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.160     ; 8.328      ;
; 1.512 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:6:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.246      ; 8.733      ;
; 1.513 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.244      ; 8.730      ;
; 1.514 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.163     ; 8.322      ;
; 1.519 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; 0.209      ; 8.689      ;
; 1.520 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:24:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.144     ; 8.335      ;
; 1.521 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.559     ; 7.919      ;
; 1.528 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:11:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.244      ; 8.715      ;
; 1.529 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:22:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.144     ; 8.326      ;
; 1.531 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:17:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.195      ; 8.663      ;
; 1.532 ; regFile:g_REGFILE|reg_N:\G_N_Reg1:30:REGI|dffg:\G_NBit_Reg:25:REGI|s_Q                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.253      ; 8.720      ;
; 1.533 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:19:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.535     ; 7.931      ;
; 1.534 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:11:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.260      ; 8.725      ;
; 1.536 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:21:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.559     ; 7.904      ;
; 1.538 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.271      ; 8.732      ;
; 1.538 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.156     ; 8.305      ;
; 1.544 ; regFile:g_REGFILE|reg_N:\G_N_Reg:4:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.257      ; 8.712      ;
; 1.548 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:29:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.246      ; 8.697      ;
; 1.551 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; 0.209      ; 8.657      ;
; 1.556 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.246      ; 8.689      ;
; 1.557 ; regFile:g_REGFILE|reg_N:\G_N_Reg:4:REGI|dffg:\G_NBit_Reg:8:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.255      ; 8.697      ;
; 1.560 ; regFile:g_REGFILE|reg_N:\G_N_Reg:4:REGI|dffg:\G_NBit_Reg:1:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.253      ; 8.692      ;
; 1.562 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.252      ; 8.689      ;
; 1.564 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.196      ; 8.631      ;
; 1.565 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:3:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.154     ; 8.280      ;
; 1.565 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.202      ; 8.636      ;
; 1.567 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:18:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.245      ; 8.677      ;
; 1.568 ; regFile:g_REGFILE|reg_N:\G_N_Reg:18:REGI|dffg:\G_NBit_Reg:27:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.253      ; 8.684      ;
; 1.570 ; regFile:g_REGFILE|reg_N:\G_N_Reg:22:REGI|dffg:\G_NBit_Reg:11:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.136     ; 8.293      ;
; 1.571 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:28:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.128     ; 8.300      ;
; 1.573 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:10:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.189     ; 8.237      ;
; 1.573 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.156     ; 8.270      ;
; 1.573 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:19:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.154     ; 8.272      ;
; 1.579 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:15:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.195     ; 8.225      ;
; 1.579 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:1:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.252      ; 8.672      ;
; 1.579 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:3:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.130     ; 8.290      ;
; 1.581 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; 0.190      ; 8.608      ;
; 1.582 ; regFile:g_REGFILE|reg_N:\G_N_Reg:8:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.156     ; 8.261      ;
; 1.583 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; 0.189      ; 8.605      ;
; 1.584 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:24:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.509     ; 7.906      ;
; 1.585 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:8:REGI|s_Q                     ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.160     ; 8.254      ;
; 1.586 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.169     ; 8.244      ;
; 1.586 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:23:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.144     ; 8.269      ;
; 1.587 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.248      ; 8.660      ;
; 1.587 ; regFile:g_REGFILE|reg_N:\G_N_Reg:28:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; 0.241      ; 8.653      ;
; 1.587 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:21:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.144     ; 8.268      ;
; 1.587 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.163     ; 8.249      ;
; 1.588 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:23:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; -0.509     ; 7.902      ;
; 1.590 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                        ; iCLK         ; iCLK        ; 10.000       ; 0.193      ; 8.602      ;
; 1.591 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:22:REGI|s_Q                    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                       ; iCLK         ; iCLK        ; 10.000       ; -0.128     ; 8.280      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.336 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:29:REGI|s_Q                                                                        ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:29:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.495      ; 1.002      ;
; 0.338 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:27:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:27:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:24:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:24:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                                                                                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q                                                                                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:3:REGI|s_Q                                                                                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:3:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.597      ;
; 0.341 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:12:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:12:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:15:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:15:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.085      ; 0.597      ;
; 0.343 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:16:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 0.943      ;
; 0.351 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:2:REGI|s_Q                                                                                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:2:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.608      ;
; 0.351 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:28:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.952      ;
; 0.356 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.597      ;
; 0.360 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.407      ; 0.968      ;
; 0.364 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:20:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.965      ;
; 0.366 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:3:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 0.970      ;
; 0.367 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 0.958      ;
; 0.367 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.608      ;
; 0.368 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:3:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.957      ;
; 0.369 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:30:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:30:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.627      ;
; 0.372 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:30:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:31:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.630      ;
; 0.373 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~portb_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.407      ; 0.981      ;
; 0.376 ; reg_NPC:g_NBITREG|dffgPC:\G_NBit_Reg1:22:REGI|s_Q                                                                                ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:22:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.635      ;
; 0.376 ; reg_NPC:g_NBITREG|dffgPC:\G_NBit_Reg1:22:REGI|s_Q                                                                                ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:23:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.635      ;
; 0.377 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:3:REGI|s_Q                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.971      ;
; 0.379 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:2:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.968      ;
; 0.381 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:7:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.970      ;
; 0.382 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:29:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.975      ;
; 0.382 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.407      ; 0.990      ;
; 0.384 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:2:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.420      ; 1.005      ;
; 0.386 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegB:9:REGI|s_Q                                                                          ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:9:REGI|s_Q                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.644      ;
; 0.387 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 0.978      ;
; 0.388 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:21:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.647      ;
; 0.388 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:3:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 0.985      ;
; 0.389 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegB:8:REGI|s_Q                                                                          ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:8:REGI|s_Q                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.647      ;
; 0.394 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:2:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 0.998      ;
; 0.409 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:13:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 1.003      ;
; 0.411 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:2:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.008      ;
; 0.418 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:0:REGI|s_Q                                                                         ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:0:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 1.009      ;
; 0.425 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:2:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 1.015      ;
; 0.434 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.675      ;
; 0.527 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.768      ;
; 0.528 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:2:REGI|s_Q                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.131      ;
; 0.531 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegB:11:REGI|s_Q                                                                         ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:11:REGI|s_Q                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.790      ;
; 0.542 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:24:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 1.144      ;
; 0.549 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:0:REGI|s_Q                                                                                   ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:0:REGI|s_Q                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.791      ;
; 0.554 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:0:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.143      ;
; 0.554 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:MemWr|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.143      ;
; 0.561 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:10:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 1.155      ;
; 0.566 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:31:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:31:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.824      ;
; 0.568 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:MemWr|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.174      ;
; 0.573 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:23:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:23:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.832      ;
; 0.579 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:1:REGI|s_Q                                                                         ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:1:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.471      ; 1.221      ;
; 0.592 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.849      ;
; 0.593 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegSX:5:REGI|s_Q                                                                         ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:21:REGI|s_Q                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.834      ;
; 0.593 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:22:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.852      ;
; 0.599 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:28:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:28:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.858      ;
; 0.601 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegSX:13:REGI|s_Q                                                                        ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:29:REGI|s_Q                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.843      ;
; 0.614 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:MemWr|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 1.188      ;
; 0.617 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:6:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.206      ;
; 0.621 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:MemWr|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.381      ; 1.203      ;
; 0.622 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:25:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:26:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.879      ;
; 0.625 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:10:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:11:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.085      ; 0.881      ;
; 0.630 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:24:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:26:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.887      ;
; 0.631 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:6:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.420      ; 1.252      ;
; 0.633 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:17:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 1.261      ;
; 0.635 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:14:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.272      ;
; 0.636 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:8:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 1.251      ;
; 0.637 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:10:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.421      ; 1.259      ;
; 0.640 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.881      ;
; 0.643 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:6:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 1.247      ;
; 0.644 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.885      ;
; 0.645 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:20:REGI|s_Q                                                                        ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:20:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.465      ; 1.281      ;
; 0.645 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:10:REGI|s_Q                                                                        ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:10:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.464      ; 1.280      ;
; 0.645 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:23:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.904      ;
; 0.647 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:14:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.422      ; 1.270      ;
; 0.650 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:13:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.422      ; 1.273      ;
; 0.655 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:12:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.422      ; 1.278      ;
; 0.660 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:15:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 1.265      ;
; 0.661 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:5:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 1.265      ;
; 0.678 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:1:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 1.253      ;
; 0.687 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:20:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.407      ; 1.295      ;
; 0.687 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegB:1:REGI|s_Q                                                                          ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:1:REGI|s_Q                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.445      ; 1.303      ;
; 0.715 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:12:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 1.309      ;
; 0.716 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:17:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.019      ; 0.936      ;
; 0.718 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:26:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.020      ; 0.939      ;
; 0.722 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:27:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.020      ; 0.943      ;
; 0.723 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:7:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 1.338      ;
; 0.723 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:4:REGI|s_Q                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.019      ; 0.943      ;
; 0.726 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:21:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.019      ; 0.946      ;
; 0.727 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:25:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.020      ; 0.948      ;
; 0.728 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:29:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.020      ; 0.949      ;
; 0.729 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:5:REGI|s_Q                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.019      ; 0.949      ;
; 0.730 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegB:25:REGI|s_Q                                                                         ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:25:REGI|s_Q                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.472      ; 1.373      ;
; 0.734 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~portb_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.407      ; 1.342      ;
; 0.743 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:27:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:28:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.114      ; 1.028      ;
; 0.747 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:23:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.019      ; 0.967      ;
; 0.749 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:30:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.020      ; 0.970      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.461 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 2.243      ;
; 17.461 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 2.243      ;
; 17.461 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 2.243      ;
; 17.461 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 2.243      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
; 17.747 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; -0.211     ; 1.973      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.710 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; -0.052     ; 1.826      ;
; 1.968 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 2.067      ;
; 1.968 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 2.067      ;
; 1.968 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 2.067      ;
; 1.968 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 2.067      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.447 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 4.803 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.140 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.633 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.889 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.367 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.803 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.472     ; 4.712      ;
; 4.834 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.249     ; 4.904      ;
; 4.862 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.236     ; 4.889      ;
; 4.868 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.465     ; 4.654      ;
; 4.878 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.235     ; 4.874      ;
; 4.885 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.688     ; 4.414      ;
; 4.885 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.261     ; 4.841      ;
; 4.889 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.516     ; 4.582      ;
; 4.890 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.529     ; 4.568      ;
; 4.896 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.260     ; 4.831      ;
; 4.897 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.520     ; 4.570      ;
; 4.897 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:21:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.488     ; 4.602      ;
; 4.914 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.490     ; 4.583      ;
; 4.916 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.465     ; 4.606      ;
; 4.917 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.522     ; 4.548      ;
; 4.917 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:17:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.529     ; 4.541      ;
; 4.920 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.293     ; 4.774      ;
; 4.921 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.306     ; 4.760      ;
; 4.923 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.260     ; 4.804      ;
; 4.928 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.297     ; 4.762      ;
; 4.928 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.245     ; 4.814      ;
; 4.930 ; regFile:g_REGFILE|reg_N:\G_N_Reg:22:REGI|dffg:\G_NBit_Reg:11:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.230     ; 4.827      ;
; 4.933 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.515     ; 4.539      ;
; 4.936 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.243     ; 4.808      ;
; 4.937 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:8:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.249     ; 4.801      ;
; 4.938 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:24:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.490     ; 4.559      ;
; 4.943 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:19:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.472     ; 4.572      ;
; 4.944 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.452     ; 4.591      ;
; 4.948 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.280     ; 4.759      ;
; 4.948 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.299     ; 4.740      ;
; 4.948 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:17:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.306     ; 4.733      ;
; 4.949 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.293     ; 4.745      ;
; 4.949 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:24:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.465     ; 4.573      ;
; 4.950 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.681     ; 4.356      ;
; 4.954 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.509     ; 4.524      ;
; 4.955 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.522     ; 4.510      ;
; 4.956 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.284     ; 4.747      ;
; 4.960 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.465     ; 4.562      ;
; 4.960 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.451     ; 4.576      ;
; 4.961 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:5:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.688     ; 4.338      ;
; 4.962 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.513     ; 4.512      ;
; 4.964 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:22:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.465     ; 4.558      ;
; 4.964 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.292     ; 4.731      ;
; 4.964 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.279     ; 4.744      ;
; 4.965 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.292     ; 4.730      ;
; 4.966 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.488     ; 4.533      ;
; 4.966 ; regFile:g_REGFILE|reg_N:\G_N_Reg:8:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.249     ; 4.772      ;
; 4.967 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.477     ; 4.543      ;
; 4.971 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.305     ; 4.711      ;
; 4.971 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:23:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.465     ; 4.551      ;
; 4.972 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.318     ; 4.697      ;
; 4.972 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.283     ; 4.732      ;
; 4.973 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.260     ; 4.754      ;
; 4.976 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.286     ; 4.725      ;
; 4.976 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:17:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.293     ; 4.718      ;
; 4.977 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:11:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.255     ; 4.755      ;
; 4.978 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.476     ; 4.533      ;
; 4.979 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:21:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.704     ; 4.304      ;
; 4.979 ; regFile:g_REGFILE|reg_N:\G_N_Reg:28:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.261     ; 4.747      ;
; 4.979 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.309     ; 4.699      ;
; 4.980 ; regFile:g_REGFILE|reg_N:\G_N_Reg:12:REGI|dffg:\G_NBit_Reg:25:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.246     ; 4.761      ;
; 4.982 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.515     ; 4.490      ;
; 4.982 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:17:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.522     ; 4.483      ;
; 4.982 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.304     ; 4.701      ;
; 4.983 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:21:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.532     ; 4.472      ;
; 4.983 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.317     ; 4.687      ;
; 4.984 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:21:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.545     ; 4.458      ;
; 4.988 ; regFile:g_REGFILE|reg_N:\G_N_Reg:28:REGI|dffg:\G_NBit_Reg:23:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.456     ; 4.543      ;
; 4.990 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.308     ; 4.689      ;
; 4.991 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:8:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.243     ; 4.753      ;
; 4.991 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:21:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.536     ; 4.460      ;
; 4.992 ; regFile:g_REGFILE|reg_N:\G_N_Reg:5:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.279     ; 4.716      ;
; 4.992 ; regFile:g_REGFILE|reg_N:\G_N_Reg:10:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:5:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.465     ; 4.530      ;
; 4.992 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.285     ; 4.710      ;
; 4.992 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:17:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.292     ; 4.703      ;
; 4.993 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:22:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.490     ; 4.504      ;
; 4.994 ; regFile:g_REGFILE|reg_N:\G_N_Reg:19:REGI|dffg:\G_NBit_Reg:5:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.231     ; 4.762      ;
; 4.995 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:3:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.488     ; 4.504      ;
; 4.996 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.706     ; 4.285      ;
; 4.998 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.257     ; 4.732      ;
; 4.998 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.508     ; 4.481      ;
; 4.999 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.311     ; 4.677      ;
; 4.999 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:17:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.318     ; 4.670      ;
; 5.000 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:10:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.520     ; 4.467      ;
; 5.000 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.534     ; 4.453      ;
; 5.001 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:15:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.529     ; 4.457      ;
; 5.001 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:21:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.490     ; 4.496      ;
; 5.001 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.547     ; 4.439      ;
; 5.002 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:23:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.490     ; 4.495      ;
; 5.003 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.255     ; 4.729      ;
; 5.005 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:4:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.476     ; 4.506      ;
; 5.005 ; regFile:g_REGFILE|reg_N:\G_N_Reg:25:REGI|dffg:\G_NBit_Reg:19:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.488     ; 4.494      ;
; 5.007 ; regFile:g_REGFILE|reg_N:\G_N_Reg1:30:REGI|dffg:\G_NBit_Reg:25:REGI|s_Q ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.237     ; 4.743      ;
; 5.008 ; regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:14:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.251     ; 4.728      ;
; 5.008 ; regFile:g_REGFILE|reg_N:\G_N_Reg:16:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.228     ; 4.751      ;
; 5.008 ; regFile:g_REGFILE|reg_N:\G_N_Reg:24:REGI|dffg:\G_NBit_Reg:15:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:11:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.538     ; 4.441      ;
; 5.008 ; regFile:g_REGFILE|reg_N:\G_N_Reg:6:REGI|dffg:\G_NBit_Reg:7:REGI|s_Q    ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.278     ; 4.701      ;
; 5.009 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; -0.304     ; 4.674      ;
; 5.010 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:12:REGI|s_Q  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:16:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.317     ; 4.660      ;
; 5.010 ; regFile:g_REGFILE|reg_N:\G_N_Reg:20:REGI|dffg:\G_NBit_Reg:9:REGI|s_Q   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:13:REGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; -0.310     ; 4.667      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.140 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:16:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.472      ;
; 0.143 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:28:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.476      ;
; 0.144 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~portb_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 0.485      ;
; 0.144 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.483      ;
; 0.147 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:20:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.481      ;
; 0.148 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:3:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.488      ;
; 0.152 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.491      ;
; 0.154 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:29:REGI|s_Q                                                                        ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:29:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.254      ; 0.492      ;
; 0.155 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:3:REGI|s_Q                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.483      ;
; 0.156 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:3:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.489      ;
; 0.157 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:29:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.485      ;
; 0.158 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:3:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:7:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:2:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.249      ; 0.513      ;
; 0.160 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:2:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.487      ;
; 0.166 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:2:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.506      ;
; 0.167 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:13:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.497      ;
; 0.167 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.493      ;
; 0.171 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:2:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.504      ;
; 0.174 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:12:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:12:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:27:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:27:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                                                                                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:9:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q                                                                                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:6:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:3:REGI|s_Q                                                                                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:3:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:15:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:15:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:24:REGI|s_Q                                                                                  ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:24:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 0.307      ;
; 0.178 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.504      ;
; 0.183 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:2:REGI|s_Q                                                                                   ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:2:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:2:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.506      ;
; 0.183 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:30:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:30:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegB:9:REGI|s_Q                                                                          ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:9:REGI|s_Q                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.316      ;
; 0.186 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegB:8:REGI|s_Q                                                                          ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:8:REGI|s_Q                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.318      ;
; 0.187 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:30:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:31:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.319      ;
; 0.188 ; reg_NPC:g_NBITREG|dffgPC:\G_NBit_Reg1:22:REGI|s_Q                                                                                ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:22:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.321      ;
; 0.188 ; reg_NPC:g_NBITREG|dffgPC:\G_NBit_Reg1:22:REGI|s_Q                                                                                ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:23:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.321      ;
; 0.190 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.314      ;
; 0.198 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:21:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.331      ;
; 0.201 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:0:REGI|s_Q                                                                         ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:0:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.325      ;
; 0.213 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[0]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.337      ;
; 0.233 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:2:REGI|s_Q                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.569      ;
; 0.241 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:24:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.576      ;
; 0.254 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:10:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.584      ;
; 0.254 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegB:11:REGI|s_Q                                                                         ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:11:REGI|s_Q                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.387      ;
; 0.263 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:0:REGI|s_Q                                                                                   ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:0:REGI|s_Q                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.387      ;
; 0.266 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:0:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 0.588      ;
; 0.268 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.392      ;
; 0.275 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:1:REGI|s_Q                                                                         ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:1:REGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.247      ; 0.606      ;
; 0.279 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:14:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.261      ; 0.644      ;
; 0.282 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:17:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.254      ; 0.640      ;
; 0.283 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:31:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:31:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.415      ;
; 0.289 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:8:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.634      ;
; 0.289 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:23:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:23:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.422      ;
; 0.292 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:MemWr|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.632      ;
; 0.293 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:10:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.642      ;
; 0.294 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:MemWr|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.621      ;
; 0.295 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:6:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.249      ; 0.648      ;
; 0.295 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:6:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.622      ;
; 0.295 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.427      ;
; 0.296 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:15:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.635      ;
; 0.297 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegSX:5:REGI|s_Q                                                                         ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:21:REGI|s_Q                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:13:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 0.647      ;
; 0.300 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:28:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:28:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.433      ;
; 0.300 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:12:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 0.650      ;
; 0.301 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:22:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.434      ;
; 0.302 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegSX:13:REGI|s_Q                                                                        ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:29:REGI|s_Q                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:14:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 0.652      ;
; 0.303 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:6:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.643      ;
; 0.304 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:5:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.644      ;
; 0.313 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:10:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:11:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 0.444      ;
; 0.315 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:20:REGI|s_Q                                                                        ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:20:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.242      ; 0.641      ;
; 0.315 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:25:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:26:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 0.446      ;
; 0.316 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:10:REGI|s_Q                                                                        ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:10:REGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.242      ; 0.642      ;
; 0.320 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.444      ;
; 0.321 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:1:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.210      ; 0.635      ;
; 0.322 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:24:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:26:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 0.453      ;
; 0.324 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegB:1:REGI|s_Q                                                                          ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:1:REGI|s_Q                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.634      ;
; 0.325 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:20:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.662      ;
; 0.325 ; reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:21:REGI|s_Q                                                                                  ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:23:REGI|s_Q                                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.458      ;
; 0.325 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.449      ;
; 0.326 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:MemWr|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.216      ; 0.646      ;
; 0.326 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:17:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 0.462      ;
; 0.327 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:26:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 0.463      ;
; 0.330 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:MemWr|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.210      ; 0.644      ;
; 0.331 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:27:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 0.467      ;
; 0.332 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:12:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.662      ;
; 0.334 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:25:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 0.470      ;
; 0.334 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:21:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 0.470      ;
; 0.335 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:29:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 0.471      ;
; 0.336 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:7:REGI|s_Q                                                                         ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.681      ;
; 0.336 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:4:REGI|s_Q                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 0.472      ;
; 0.339 ; reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:31:REGI|s_Q                                                                        ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.025      ; 0.468      ;
; 0.339 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:\G_NBit_RegB:25:REGI|s_Q                                                                         ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:25:REGI|s_Q                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.253      ; 0.676      ;
; 0.341 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:5:REGI|s_Q                                                                   ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 0.477      ;
; 0.344 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:31:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 0.480      ;
; 0.345 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:30:REGI|s_Q                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.032      ; 0.481      ;
; 0.347 ; reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegALU:8:REGI|s_Q                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.488      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.633 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 1.221      ;
; 18.633 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 1.221      ;
; 18.633 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 1.221      ;
; 18.633 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 1.221      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
; 18.802 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 1.064      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 0.889 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 0.985      ;
; 1.036 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; -0.007     ; 1.119      ;
; 1.036 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; -0.007     ; 1.119      ;
; 1.036 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; -0.007     ; 1.119      ;
; 1.036 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; -0.007     ; 1.119      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.984 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.372 ; 0.140 ; 17.233   ; 0.889   ; 9.367               ;
;  iCLK            ; 0.372 ; 0.140 ; 17.233   ; 0.889   ; 9.367               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 335675   ; 141918   ; 11904    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 335675   ; 141918   ; 11904    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 40       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 40       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 1325  ; 1325 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 2319  ; 2319 ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Nov 20 18:08:52 2024
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.372               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.346               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.233               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.886
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.886               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.624               0.000 iCLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.138 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.372
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.372 
    Info (332115): ===================================================================
    Info (332115): From Node    : regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q
    Info (332115): To Node      : reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.596      3.596  F        clock network delay
    Info (332115):     13.828      0.232     uTco  regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q
    Info (332115):     13.828      0.000 FF  CELL  g_REGFILE|\G_N_Reg:17:REGI|\G_NBit_Reg:0:REGI|s_Q|q
    Info (332115):     14.395      0.567 FF    IC  g_REGFILE|g_MUX_RS|Mux31~11|datab
    Info (332115):     14.799      0.404 FF  CELL  g_REGFILE|g_MUX_RS|Mux31~11|combout
    Info (332115):     15.174      0.375 FF    IC  g_REGFILE|g_MUX_RS|Mux31~12|datad
    Info (332115):     15.324      0.150 FR  CELL  g_REGFILE|g_MUX_RS|Mux31~12|combout
    Info (332115):     16.275      0.951 RR    IC  g_REGFILE|g_MUX_RS|Mux31~15|datac
    Info (332115):     16.562      0.287 RR  CELL  g_REGFILE|g_MUX_RS|Mux31~15|combout
    Info (332115):     16.766      0.204 RR    IC  g_REGFILE|g_MUX_RS|Mux31~18|datad
    Info (332115):     16.921      0.155 RR  CELL  g_REGFILE|g_MUX_RS|Mux31~18|combout
    Info (332115):     17.925      1.004 RR    IC  g_REGFILE|g_MUX_RS|Mux31~19|datac
    Info (332115):     18.210      0.285 RR  CELL  g_REGFILE|g_MUX_RS|Mux31~19|combout
    Info (332115):     18.836      0.626 RR    IC  e_equalityModule|Equal0~0|datab
    Info (332115):     19.268      0.432 RF  CELL  e_equalityModule|Equal0~0|combout
    Info (332115):     19.494      0.226 FF    IC  e_equalityModule|Equal0~4|datad
    Info (332115):     19.619      0.125 FF  CELL  e_equalityModule|Equal0~4|combout
    Info (332115):     19.891      0.272 FF    IC  e_equalityModule|Equal0~20|datab
    Info (332115):     20.241      0.350 FF  CELL  e_equalityModule|Equal0~20|combout
    Info (332115):     20.482      0.241 FF    IC  g_FETCHLOGIC|g_ADD|o_F|datad
    Info (332115):     20.632      0.150 FR  CELL  g_FETCHLOGIC|g_ADD|o_F|combout
    Info (332115):     20.860      0.228 RR    IC  g_NBITREG|\G_NBit_Reg0:21:REGI|s_Q~0|datad
    Info (332115):     21.015      0.155 RR  CELL  g_NBITREG|\G_NBit_Reg0:21:REGI|s_Q~0|combout
    Info (332115):     21.443      0.428 RR    IC  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~5|datac
    Info (332115):     21.730      0.287 RR  CELL  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~5|combout
    Info (332115):     22.442      0.712 RR    IC  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~6|datad
    Info (332115):     22.597      0.155 RR  CELL  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~6|combout
    Info (332115):     22.801      0.204 RR    IC  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~7|datad
    Info (332115):     22.956      0.155 RR  CELL  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~7|combout
    Info (332115):     22.956      0.000 RR    IC  g_NBITREG|\G_NBit_Reg0:18:REGI|s_Q|d
    Info (332115):     23.043      0.087 RR  CELL  reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.385      3.385  R        clock network delay
    Info (332115):     23.417      0.032           clock pessimism removed
    Info (332115):     23.397     -0.020           clock uncertainty
    Info (332115):     23.415      0.018     uTsu  reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    23.043
    Info (332115): Data Required Time :    23.415
    Info (332115): Slack              :     0.372 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.346
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.346 
    Info (332115): ===================================================================
    Info (332115): From Node    : reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:16:REGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.920      2.920  R        clock network delay
    Info (332115):      3.152      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:16:REGI|s_Q
    Info (332115):      3.152      0.000 RR  CELL  EXMEM_Pipeline_Red|\G_NBit_RegRdDtaB:16:REGI|s_Q|q
    Info (332115):      3.862      0.710 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a15|portadatain[1]
    Info (332115):      3.934      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.398      3.398  R        clock network delay
    Info (332115):      3.366     -0.032           clock pessimism removed
    Info (332115):      3.366      0.000           clock uncertainty
    Info (332115):      3.588      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.934
    Info (332115): Data Required Time :     3.588
    Info (332115): Slack              :     0.346 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.233
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.233 
    Info (332115): ===================================================================
    Info (332115): From Node    : reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.511      3.511  R        clock network delay
    Info (332115):      3.743      0.232     uTco  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      3.743      0.000 RR  CELL  IDEX_Pipeline_Reg|MemToReg|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.687      0.944 RR    IC  IDEX_Pipeline_Reg|MemToReg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a36|clr0
    Info (332115):      5.967      1.280 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.246      3.246  R        clock network delay
    Info (332115):     23.278      0.032           clock pessimism removed
    Info (332115):     23.258     -0.020           clock uncertainty
    Info (332115):     23.200     -0.058     uTsu  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.967
    Info (332115): Data Required Time :    23.200
    Info (332115): Slack              :    17.233 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.886
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.886 
    Info (332115): ===================================================================
    Info (332115): From Node    : reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.381      3.381  R        clock network delay
    Info (332115):      3.613      0.232     uTco  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      3.613      0.000 FF  CELL  IDEX_Pipeline_Reg|MemToReg|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.241      0.628 FF    IC  IDEX_Pipeline_Reg|MemToReg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.407      1.166 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.367      3.367  R        clock network delay
    Info (332115):      3.335     -0.032           clock pessimism removed
    Info (332115):      3.335      0.000           clock uncertainty
    Info (332115):      3.521      0.186      uTh  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.407
    Info (332115): Data Required Time :     3.521
    Info (332115): Slack              :     1.886 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 1.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.146               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.461
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.461               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.710
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.710               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.648               0.000 iCLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.447 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.146
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.146 
    Info (332115): ===================================================================
    Info (332115): From Node    : regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q
    Info (332115): To Node      : reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.236      3.236  F        clock network delay
    Info (332115):     13.449      0.213     uTco  regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q
    Info (332115):     13.449      0.000 RR  CELL  g_REGFILE|\G_N_Reg:17:REGI|\G_NBit_Reg:0:REGI|s_Q|q
    Info (332115):     13.940      0.491 RR    IC  g_REGFILE|g_MUX_RS|Mux31~11|datab
    Info (332115):     14.321      0.381 RR  CELL  g_REGFILE|g_MUX_RS|Mux31~11|combout
    Info (332115):     14.671      0.350 RR    IC  g_REGFILE|g_MUX_RS|Mux31~12|datad
    Info (332115):     14.815      0.144 RR  CELL  g_REGFILE|g_MUX_RS|Mux31~12|combout
    Info (332115):     15.705      0.890 RR    IC  g_REGFILE|g_MUX_RS|Mux31~15|datac
    Info (332115):     15.970      0.265 RR  CELL  g_REGFILE|g_MUX_RS|Mux31~15|combout
    Info (332115):     16.158      0.188 RR    IC  g_REGFILE|g_MUX_RS|Mux31~18|datad
    Info (332115):     16.302      0.144 RR  CELL  g_REGFILE|g_MUX_RS|Mux31~18|combout
    Info (332115):     17.240      0.938 RR    IC  g_REGFILE|g_MUX_RS|Mux31~19|datac
    Info (332115):     17.503      0.263 RR  CELL  g_REGFILE|g_MUX_RS|Mux31~19|combout
    Info (332115):     18.095      0.592 RR    IC  e_equalityModule|Equal0~0|datab
    Info (332115):     18.489      0.394 RF  CELL  e_equalityModule|Equal0~0|combout
    Info (332115):     18.695      0.206 FF    IC  e_equalityModule|Equal0~4|datad
    Info (332115):     18.805      0.110 FF  CELL  e_equalityModule|Equal0~4|combout
    Info (332115):     19.052      0.247 FF    IC  e_equalityModule|Equal0~20|datab
    Info (332115):     19.361      0.309 FF  CELL  e_equalityModule|Equal0~20|combout
    Info (332115):     19.580      0.219 FF    IC  g_FETCHLOGIC|g_ADD|o_F|datad
    Info (332115):     19.714      0.134 FR  CELL  g_FETCHLOGIC|g_ADD|o_F|combout
    Info (332115):     19.923      0.209 RR    IC  g_NBITREG|\G_NBit_Reg0:21:REGI|s_Q~0|datad
    Info (332115):     20.067      0.144 RR  CELL  g_NBITREG|\G_NBit_Reg0:21:REGI|s_Q~0|combout
    Info (332115):     20.467      0.400 RR    IC  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~5|datac
    Info (332115):     20.732      0.265 RR  CELL  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~5|combout
    Info (332115):     21.403      0.671 RR    IC  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~6|datad
    Info (332115):     21.547      0.144 RR  CELL  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~6|combout
    Info (332115):     21.735      0.188 RR    IC  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~7|datad
    Info (332115):     21.879      0.144 RR  CELL  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~7|combout
    Info (332115):     21.879      0.000 RR    IC  g_NBITREG|\G_NBit_Reg0:18:REGI|s_Q|d
    Info (332115):     21.959      0.080 RR  CELL  reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.078      3.078  R        clock network delay
    Info (332115):     23.106      0.028           clock pessimism removed
    Info (332115):     23.086     -0.020           clock uncertainty
    Info (332115):     23.105      0.019     uTsu  reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    21.959
    Info (332115): Data Required Time :    23.105
    Info (332115): Slack              :     1.146 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.336
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.336 
    Info (332115): ===================================================================
    Info (332115): From Node    : reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:29:REGI|s_Q
    Info (332115): To Node      : reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:29:REGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.669      2.669  R        clock network delay
    Info (332115):      2.882      0.213     uTco  reg_IFID:IFID_Pipeline_Reg|dffg:\G_NBit_RegPC:29:REGI|s_Q
    Info (332115):      2.882      0.000 RR  CELL  IFID_Pipeline_Reg|\G_NBit_RegPC:29:REGI|s_Q|q
    Info (332115):      3.316      0.434 RR    IC  g_NBITMUX_PCnextAddr|\G_NBit_MUX:29:MUXI|g_Or|o_F~1|dataa
    Info (332115):      3.609      0.293 RR  CELL  g_NBITMUX_PCnextAddr|\G_NBit_MUX:29:MUXI|g_Or|o_F~1|combout
    Info (332115):      3.609      0.000 RR    IC  g_NBITREG|\G_NBit_Reg2:29:REGI|s_Q|d
    Info (332115):      3.671      0.062 RR  CELL  reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:29:REGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.192      3.192  R        clock network delay
    Info (332115):      3.164     -0.028           clock pessimism removed
    Info (332115):      3.164      0.000           clock uncertainty
    Info (332115):      3.335      0.171      uTh  reg_NPC:g_NBITREG|dffg:\G_NBit_Reg2:29:REGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.671
    Info (332115): Data Required Time :     3.335
    Info (332115): Slack              :     0.336 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.461
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.461 
    Info (332115): ===================================================================
    Info (332115): From Node    : reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.189      3.189  R        clock network delay
    Info (332115):      3.402      0.213     uTco  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      3.402      0.000 RR  CELL  IDEX_Pipeline_Reg|MemToReg|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.284      0.882 RR    IC  IDEX_Pipeline_Reg|MemToReg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a36|clr0
    Info (332115):      5.432      1.148 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.934      2.934  R        clock network delay
    Info (332115):     22.962      0.028           clock pessimism removed
    Info (332115):     22.942     -0.020           clock uncertainty
    Info (332115):     22.893     -0.049     uTsu  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.432
    Info (332115): Data Required Time :    22.893
    Info (332115): Slack              :    17.461 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.710
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.710 
    Info (332115): ===================================================================
    Info (332115): From Node    : reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.074      3.074  R        clock network delay
    Info (332115):      3.287      0.213     uTco  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      3.287      0.000 FF  CELL  IDEX_Pipeline_Reg|MemToReg|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.851      0.564 FF    IC  IDEX_Pipeline_Reg|MemToReg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.900      1.049 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.050      3.050  R        clock network delay
    Info (332115):      3.022     -0.028           clock pessimism removed
    Info (332115):      3.022      0.000           clock uncertainty
    Info (332115):      3.190      0.168      uTh  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.900
    Info (332115): Data Required Time :     3.190
    Info (332115): Slack              :     1.710 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 4.803
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.803               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.140               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.633
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.633               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.889
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.889               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.367
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.367               0.000 iCLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.984 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.803
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.803 
    Info (332115): ===================================================================
    Info (332115): From Node    : regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q
    Info (332115): To Node      : reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     12.266      2.266  F        clock network delay
    Info (332115):     12.371      0.105     uTco  regFile:g_REGFILE|reg_N:\G_N_Reg:17:REGI|dffg:\G_NBit_Reg:0:REGI|s_Q
    Info (332115):     12.371      0.000 FF  CELL  g_REGFILE|\G_N_Reg:17:REGI|\G_NBit_Reg:0:REGI|s_Q|q
    Info (332115):     12.653      0.282 FF    IC  g_REGFILE|g_MUX_RS|Mux31~11|datab
    Info (332115):     12.845      0.192 FF  CELL  g_REGFILE|g_MUX_RS|Mux31~11|combout
    Info (332115):     13.033      0.188 FF    IC  g_REGFILE|g_MUX_RS|Mux31~12|datad
    Info (332115):     13.096      0.063 FF  CELL  g_REGFILE|g_MUX_RS|Mux31~12|combout
    Info (332115):     13.598      0.502 FF    IC  g_REGFILE|g_MUX_RS|Mux31~15|datac
    Info (332115):     13.731      0.133 FF  CELL  g_REGFILE|g_MUX_RS|Mux31~15|combout
    Info (332115):     13.839      0.108 FF    IC  g_REGFILE|g_MUX_RS|Mux31~18|datad
    Info (332115):     13.902      0.063 FF  CELL  g_REGFILE|g_MUX_RS|Mux31~18|combout
    Info (332115):     14.434      0.532 FF    IC  g_REGFILE|g_MUX_RS|Mux31~19|datac
    Info (332115):     14.567      0.133 FF  CELL  g_REGFILE|g_MUX_RS|Mux31~19|combout
    Info (332115):     14.892      0.325 FF    IC  e_equalityModule|Equal0~0|datab
    Info (332115):     15.099      0.207 FF  CELL  e_equalityModule|Equal0~0|combout
    Info (332115):     15.206      0.107 FF    IC  e_equalityModule|Equal0~4|datad
    Info (332115):     15.269      0.063 FF  CELL  e_equalityModule|Equal0~4|combout
    Info (332115):     15.403      0.134 FF    IC  e_equalityModule|Equal0~20|datab
    Info (332115):     15.577      0.174 FF  CELL  e_equalityModule|Equal0~20|combout
    Info (332115):     15.693      0.116 FF    IC  g_FETCHLOGIC|g_ADD|o_F|datad
    Info (332115):     15.756      0.063 FF  CELL  g_FETCHLOGIC|g_ADD|o_F|combout
    Info (332115):     15.884      0.128 FF    IC  g_NBITREG|\G_NBit_Reg0:21:REGI|s_Q~0|datad
    Info (332115):     15.947      0.063 FF  CELL  g_NBITREG|\G_NBit_Reg0:21:REGI|s_Q~0|combout
    Info (332115):     16.172      0.225 FF    IC  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~5|datac
    Info (332115):     16.305      0.133 FF  CELL  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~5|combout
    Info (332115):     16.694      0.389 FF    IC  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~6|datad
    Info (332115):     16.757      0.063 FF  CELL  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~6|combout
    Info (332115):     16.865      0.108 FF    IC  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~7|datad
    Info (332115):     16.928      0.063 FF  CELL  g_NBITMUX_PCnextAddr|\G_NBit_MUX:18:MUXI|g_Or|o_F~7|combout
    Info (332115):     16.928      0.000 FF    IC  g_NBITREG|\G_NBit_Reg0:18:REGI|s_Q|d
    Info (332115):     16.978      0.050 FF  CELL  reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.775      1.775  R        clock network delay
    Info (332115):     21.794      0.019           clock pessimism removed
    Info (332115):     21.774     -0.020           clock uncertainty
    Info (332115):     21.781      0.007     uTsu  reg_NPC:g_NBITREG|dffg:\G_NBit_Reg0:18:REGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.978
    Info (332115): Data Required Time :    21.781
    Info (332115): Slack              :     4.803 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.140
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.140 
    Info (332115): ===================================================================
    Info (332115): From Node    : reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:16:REGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.542      1.542  R        clock network delay
    Info (332115):      1.647      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red|dffg:\G_NBit_RegRdDtaB:16:REGI|s_Q
    Info (332115):      1.647      0.000 RR  CELL  EXMEM_Pipeline_Red|\G_NBit_RegRdDtaB:16:REGI|s_Q|q
    Info (332115):      1.978      0.331 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a15|portadatain[1]
    Info (332115):      2.014      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.790      1.790  R        clock network delay
    Info (332115):      1.770     -0.020           clock pessimism removed
    Info (332115):      1.770      0.000           clock uncertainty
    Info (332115):      1.874      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.014
    Info (332115): Data Required Time :     1.874
    Info (332115): Slack              :     0.140 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.633
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.633 
    Info (332115): ===================================================================
    Info (332115): From Node    : reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.820      1.820  R        clock network delay
    Info (332115):      1.925      0.105     uTco  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      1.925      0.000 FF  CELL  IDEX_Pipeline_Reg|MemToReg|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.430      0.505 FF    IC  IDEX_Pipeline_Reg|MemToReg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a36|clr0
    Info (332115):      3.041      0.611 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.699      1.699  R        clock network delay
    Info (332115):     21.719      0.020           clock pessimism removed
    Info (332115):     21.699     -0.020           clock uncertainty
    Info (332115):     21.674     -0.025     uTsu  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.041
    Info (332115): Data Required Time :    21.674
    Info (332115): Slack              :    18.633 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.889
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.889 
    Info (332115): ===================================================================
    Info (332115): From Node    : reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.752      1.752  R        clock network delay
    Info (332115):      1.857      0.105     uTco  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      1.857      0.000 RR  CELL  IDEX_Pipeline_Reg|MemToReg|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.157      0.300 RR    IC  IDEX_Pipeline_Reg|MemToReg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.737      0.580 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.778      1.778  R        clock network delay
    Info (332115):      1.758     -0.020           clock pessimism removed
    Info (332115):      1.758      0.000           clock uncertainty
    Info (332115):      1.848      0.090      uTh  reg_IDEX:IDEX_Pipeline_Reg|dffg:MemToReg|altshift_taps:s_Q_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.737
    Info (332115): Data Required Time :     1.848
    Info (332115): Slack              :     0.889 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 947 megabytes
    Info: Processing ended: Wed Nov 20 18:08:55 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


