{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456070044567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456070044567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 18:54:04 2016 " "Processing started: Sun Feb 21 18:54:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456070044567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456070044567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_800X600 -c VGA_800X600 " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_800X600 -c VGA_800X600" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456070044567 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1456070044976 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "X_SERVER.v(49) " "Verilog HDL information at X_SERVER.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "X_SERVER.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/X_SERVER.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1456070045021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_server.v 1 1 " "Found 1 design units, including 1 entities, in source file x_server.v" { { "Info" "ISGN_ENTITY_NAME" "1 X_SERVER " "Found entity 1: X_SERVER" {  } { { "X_SERVER.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/X_SERVER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456070045023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456070045023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charset.v 1 1 " "Found 1 design units, including 1 entities, in source file charset.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHARSET " "Found entity 1: CHARSET" {  } { { "CHARSET.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/CHARSET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456070045025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456070045025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_800x600.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_800x600.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_800X600 " "Found entity 1: VGA_800X600" {  } { { "VGA_800X600.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/VGA_800X600.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456070045028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456070045028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 V_RAM " "Found entity 1: V_RAM" {  } { { "RAM.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456070045030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456070045030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456070045032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456070045032 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 GPU.v(36) " "Verilog HDL Expression warning at GPU.v(36): truncated literal to match 4 bits" {  } { { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1456070045035 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 GPU.v(38) " "Verilog HDL Expression warning at GPU.v(38): truncated literal to match 4 bits" {  } { { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1456070045035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/gpu/gpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/gpu/gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPU_core " "Found entity 1: GPU_core" {  } { { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456070045035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456070045035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cores/CPU/cpu.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/CPU/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456070045038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456070045038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/wb/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/wb/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_CONTROLLER " "Found entity 1: WB_CONTROLLER" {  } { { "cores/WB/controller.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/WB/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456070045040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456070045040 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "digits.v(38) " "Verilog HDL information at digits.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "cores/DIGITS/digits.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/DIGITS/digits.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1456070045044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/digits/digits.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/digits/digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIGITS " "Found entity 1: DIGITS" {  } { { "cores/DIGITS/digits.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/DIGITS/digits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456070045044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456070045044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/helpers/deliter.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/helpers/deliter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DELITER " "Found entity 1: DELITER" {  } { { "cores/helpers/deliter.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/helpers/deliter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456070045046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456070045046 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "addr packed CHARSET.v(6) " "Verilog HDL Port Declaration warning at CHARSET.v(6): data type declaration for \"addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "CHARSET.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/CHARSET.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1456070045047 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "addr CHARSET.v(3) " "HDL info at CHARSET.v(3): see declaration for object \"addr\"" {  } { { "CHARSET.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/CHARSET.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070045047 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "q packed CHARSET.v(8) " "Verilog HDL Port Declaration warning at CHARSET.v(8): data type declaration for \"q\" declares packed dimensions but the port declaration declaration does not" {  } { { "CHARSET.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/CHARSET.v" 8 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1456070045048 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "q CHARSET.v(4) " "HDL info at CHARSET.v(4): see declaration for object \"q\"" {  } { { "CHARSET.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/CHARSET.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070045048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoC " "Elaborating entity \"SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456070045156 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst3 " "Block or symbol \"NOT\" of instance \"inst3\" overlaps another block or symbol" {  } { { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 424 408 456 456 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1456070045157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPU_core GPU_core:inst2 " "Elaborating entity \"GPU_core\" for hierarchy \"GPU_core:inst2\"" {  } { { "SoC.bdf" "inst2" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 392 584 832 568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 GPU.v(52) " "Verilog HDL assignment warning at GPU.v(52): truncated value with size 32 to match size of target (5)" {  } { { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456070045160 "|SoC|GPU_core:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GPU.v(56) " "Verilog HDL assignment warning at GPU.v(56): truncated value with size 32 to match size of target (8)" {  } { { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456070045161 "|SoC|GPU_core:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 GPU.v(60) " "Verilog HDL assignment warning at GPU.v(60): truncated value with size 32 to match size of target (9)" {  } { { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456070045161 "|SoC|GPU_core:inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "W_DAT_O GPU.v(14) " "Output port \"W_DAT_O\" at GPU.v(14) has no driver" {  } { { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456070045161 "|SoC|GPU_core:inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "W_ACK GPU.v(15) " "Output port \"W_ACK\" at GPU.v(15) has no driver" {  } { { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456070045161 "|SoC|GPU_core:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_RAM GPU_core:inst2\|V_RAM:vram " "Elaborating entity \"V_RAM\" for hierarchy \"GPU_core:inst2\|V_RAM:vram\"" {  } { { "cores/GPU/GPU.v" "vram" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHARSET GPU_core:inst2\|CHARSET:charset " "Elaborating entity \"CHARSET\" for hierarchy \"GPU_core:inst2\|CHARSET:charset\"" {  } { { "cores/GPU/GPU.v" "charset" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045165 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "chart.data_a 0 CHARSET.v(9) " "Net \"chart.data_a\" at CHARSET.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "CHARSET.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/CHARSET.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1456070045165 "|VGA_800X600|X_SERVER:xrand|CHARSET:charset"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "chart.waddr_a 0 CHARSET.v(9) " "Net \"chart.waddr_a\" at CHARSET.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "CHARSET.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/CHARSET.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1456070045165 "|VGA_800X600|X_SERVER:xrand|CHARSET:charset"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "chart.we_a 0 CHARSET.v(9) " "Net \"chart.we_a\" at CHARSET.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "CHARSET.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/CHARSET.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1456070045166 "|VGA_800X600|X_SERVER:xrand|CHARSET:charset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_CONTROLLER WB_CONTROLLER:inst5 " "Elaborating entity \"WB_CONTROLLER\" for hierarchy \"WB_CONTROLLER:inst5\"" {  } { { "SoC.bdf" "inst5" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 264 208 360 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(15) " "Verilog HDL assignment warning at controller.v(15): truncated value with size 32 to match size of target (4)" {  } { { "cores/WB/controller.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/WB/controller.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456070045168 "|SoC|WB_CONTROLLER:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst1\"" {  } { { "SoC.bdf" "inst1" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 144 584 832 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045169 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "W_ADDR cpu.v(11) " "Output port \"W_ADDR\" at cpu.v(11) has no driver" {  } { { "cores/CPU/cpu.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/CPU/cpu.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456070045170 "|SoC|CPU:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIGITS DIGITS:inst6 " "Elaborating entity \"DIGITS\" for hierarchy \"DIGITS:inst6\"" {  } { { "SoC.bdf" "inst6" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { -80 584 832 64 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045171 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ack digits.v(19) " "Verilog HDL warning at digits.v(19): object ack used but never assigned" {  } { { "cores/DIGITS/digits.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/DIGITS/digits.v" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1456070045172 "|SoC|DIGITS:inst6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ack 0 digits.v(19) " "Net \"ack\" at digits.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "cores/DIGITS/digits.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/DIGITS/digits.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1456070045175 "|SoC|DIGITS:inst6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "W_DAT_O digits.v(10) " "Output port \"W_DAT_O\" at digits.v(10) has no driver" {  } { { "cores/DIGITS/digits.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/DIGITS/digits.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1456070045175 "|SoC|DIGITS:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DELITER DELITER:inst7 " "Elaborating entity \"DELITER\" for hierarchy \"DELITER:inst7\"" {  } { { "SoC.bdf" "inst7" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { -80 96 216 0 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045188 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "GPU_core:inst2\|CHARSET:charset\|chart_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"GPU_core:inst2\|CHARSET:charset\|chart_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/VGA_800X600.ram0_CHARSET_1c20b963.hdl.mif " "Parameter INIT_FILE set to db/VGA_800X600.ram0_CHARSET_1c20b963.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "GPU_core:inst2\|V_RAM:vram\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"GPU_core:inst2\|V_RAM:vram\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/VGA_800X600.ram0_V_RAM_5ee8774.hdl.mif " "Parameter INIT_FILE set to db/VGA_800X600.ram0_V_RAM_5ee8774.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1456070045376 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1456070045376 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1456070045376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GPU_core:inst2\|CHARSET:charset\|altsyncram:chart_rtl_0 " "Elaborated megafunction instantiation \"GPU_core:inst2\|CHARSET:charset\|altsyncram:chart_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070045431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GPU_core:inst2\|CHARSET:charset\|altsyncram:chart_rtl_0 " "Instantiated megafunction \"GPU_core:inst2\|CHARSET:charset\|altsyncram:chart_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/VGA_800X600.ram0_CHARSET_1c20b963.hdl.mif " "Parameter \"INIT_FILE\" = \"db/VGA_800X600.ram0_CHARSET_1c20b963.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045431 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456070045431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_st61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_st61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_st61 " "Found entity 1: altsyncram_st61" {  } { { "db/altsyncram_st61.tdf" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/altsyncram_st61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456070045500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456070045500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070045513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/VGA_800X600.ram0_V_RAM_5ee8774.hdl.mif " "Parameter \"INIT_FILE\" = \"db/VGA_800X600.ram0_V_RAM_5ee8774.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456070045513 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456070045513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fn61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fn61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fn61 " "Found entity 1: altsyncram_fn61" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/altsyncram_fn61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456070045583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456070045583 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a8 " "Synthesized away node \"GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/altsyncram_fn61.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 36 0 0 } } { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 392 584 832 568 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070045720 "|SoC|GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a9 " "Synthesized away node \"GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/altsyncram_fn61.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 36 0 0 } } { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 392 584 832 568 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070045720 "|SoC|GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a10 " "Synthesized away node \"GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/altsyncram_fn61.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 36 0 0 } } { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 392 584 832 568 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070045720 "|SoC|GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a11 " "Synthesized away node \"GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/altsyncram_fn61.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 36 0 0 } } { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 392 584 832 568 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070045720 "|SoC|GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a12 " "Synthesized away node \"GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/altsyncram_fn61.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 36 0 0 } } { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 392 584 832 568 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070045720 "|SoC|GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a13 " "Synthesized away node \"GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/altsyncram_fn61.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 36 0 0 } } { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 392 584 832 568 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070045720 "|SoC|GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a14 " "Synthesized away node \"GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/altsyncram_fn61.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 36 0 0 } } { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 392 584 832 568 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070045720 "|SoC|GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a15 " "Synthesized away node \"GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/altsyncram_fn61.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 36 0 0 } } { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 392 584 832 568 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070045720 "|SoC|GPU_core:inst2|V_RAM:vram|altsyncram:RAM_rtl_0|altsyncram_fn61:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1456070045720 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1456070045720 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1456070045771 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HH\[0\] VCC " "Pin \"HH\[0\]\" is stuck at VCC" {  } { { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { -24 944 1120 -8 "HH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456070045821 "|SoC|HH[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1456070045821 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1456070045928 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"GPU_core:inst2\|V_RAM:vram\|altsyncram:RAM_rtl_0\|altsyncram_fn61:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_fn61.tdf" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/db/altsyncram_fn61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cores/GPU/GPU.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/GPU/GPU.v" 36 0 0 } } { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 392 584 832 568 "inst2" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070045931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/VGA_800X600.map.smsg " "Generated suppressed messages file C:/Users/re_de/dev/gpu/29 VGA display a rectangular/VGA_800X600.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1456070045975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1456070046076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070046076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN1 " "No output dependent on input pin \"BTN1\"" {  } { { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 416 176 352 432 "BTN1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070046119 "|SoC|BTN1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN2 " "No output dependent on input pin \"BTN2\"" {  } { { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 432 184 352 448 "BTN2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456070046119 "|SoC|BTN2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1456070046119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456070046120 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456070046120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1456070046120 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1456070046120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456070046120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456070046142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 18:54:06 2016 " "Processing ended: Sun Feb 21 18:54:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456070046142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456070046142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456070046142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456070046142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456070047236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456070047237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 18:54:06 2016 " "Processing started: Sun Feb 21 18:54:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456070047237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1456070047237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_800X600 -c VGA_800X600 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_800X600 -c VGA_800X600" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1456070047237 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1456070047321 ""}
{ "Info" "0" "" "Project  = VGA_800X600" {  } {  } 0 0 "Project  = VGA_800X600" 0 0 "Fitter" 0 0 1456070047322 ""}
{ "Info" "0" "" "Revision = VGA_800X600" {  } {  } 0 0 "Revision = VGA_800X600" 0 0 "Fitter" 0 0 1456070047322 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1456070047413 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_800X600 EP2C8Q208C8 " "Selected device EP2C8Q208C8 for design \"VGA_800X600\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1456070047419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1456070047445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1456070047445 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1456070047494 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1456070047506 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Device EP2C5Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1456070047747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1456070047747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1456070047747 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1456070047747 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1456070047749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1456070047749 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1456070047749 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1456070047749 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1456070047750 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_800X600.sdc " "Synopsys Design Constraints File file not found: 'VGA_800X600.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1456070047893 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1456070047894 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1456070047898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1456070047909 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "SoC.bdf" "" { Schematic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/SoC.bdf" { { 448 -128 48 464 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456070047909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DELITER:inst7\|sum\[16\]  " "Automatically promoted node DELITER:inst7\|sum\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1456070047909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DELITER:inst7\|sum\[16\]~46 " "Destination node DELITER:inst7\|sum\[16\]~46" {  } { { "cores/helpers/deliter.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/helpers/deliter.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DELITER:inst7|sum[16]~46 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1456070047909 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1456070047909 ""}  } { { "cores/helpers/deliter.v" "" { Text "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/cores/helpers/deliter.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DELITER:inst7|sum[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1456070047909 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1456070047966 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1456070047967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1456070047967 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456070047968 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456070047968 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1456070047969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1456070047969 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1456070047969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1456070047983 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1456070047983 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1456070047983 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456070047999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1456070048491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456070048568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1456070048577 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1456070049017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456070049017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1456070049081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y10 X34_Y19 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } { { "loc" "" { Generic "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19"} 23 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1456070049680 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1456070049680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456070049887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1456070049889 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1456070049889 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1456070049897 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456070049900 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_DATA 0 " "Pin \"LED_DATA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_RESET 0 " "Pin \"LED_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HD\[7\] 0 " "Pin \"HD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HD\[6\] 0 " "Pin \"HD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HD\[5\] 0 " "Pin \"HD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HD\[4\] 0 " "Pin \"HD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HD\[3\] 0 " "Pin \"HD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HD\[2\] 0 " "Pin \"HD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HD\[1\] 0 " "Pin \"HD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HD\[0\] 0 " "Pin \"HD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HH\[7\] 0 " "Pin \"HH\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HH\[6\] 0 " "Pin \"HH\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HH\[5\] 0 " "Pin \"HH\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HH\[4\] 0 " "Pin \"HH\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HH\[3\] 0 " "Pin \"HH\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HH\[2\] 0 " "Pin \"HH\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HH\[1\] 0 " "Pin \"HH\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HH\[0\] 0 " "Pin \"HH\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456070049905 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1456070049905 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456070050013 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456070050031 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456070050129 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456070050274 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1456070050277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/re_de/dev/gpu/29 VGA display a rectangular/VGA_800X600.fit.smsg " "Generated suppressed messages file C:/Users/re_de/dev/gpu/29 VGA display a rectangular/VGA_800X600.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1456070050372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456070050503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 18:54:10 2016 " "Processing ended: Sun Feb 21 18:54:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456070050503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456070050503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456070050503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1456070050503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1456070051421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456070051421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 18:54:11 2016 " "Processing started: Sun Feb 21 18:54:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456070051421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1456070051421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA_800X600 -c VGA_800X600 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA_800X600 -c VGA_800X600" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1456070051422 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1456070051958 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1456070051975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456070052261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 18:54:12 2016 " "Processing ended: Sun Feb 21 18:54:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456070052261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456070052261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456070052261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1456070052261 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1456070052881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1456070053343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 18:54:12 2016 " "Processing started: Sun Feb 21 18:54:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456070053343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456070053343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_800X600 -c VGA_800X600 " "Command: quartus_sta VGA_800X600 -c VGA_800X600" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456070053344 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1456070053432 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1456070053586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1456070053614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1456070053614 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_800X600.sdc " "Synopsys Design Constraints File file not found: 'VGA_800X600.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1456070053688 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1456070053688 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053690 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LED_CLK LED_CLK " "create_clock -period 1.000 -name LED_CLK LED_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053690 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DELITER:inst7\|sum\[16\] DELITER:inst7\|sum\[16\] " "create_clock -period 1.000 -name DELITER:inst7\|sum\[16\] DELITER:inst7\|sum\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053690 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053690 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1456070053692 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1456070053699 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1456070053707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.310 " "Worst-case setup slack is -5.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.310      -525.017 clk  " "   -5.310      -525.017 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.123       -66.617 LED_CLK  " "   -5.123       -66.617 LED_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.417       -24.527 DELITER:inst7\|sum\[16\]  " "   -1.417       -24.527 DELITER:inst7\|sum\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456070053710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.394 " "Worst-case hold slack is -2.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.394        -2.394 clk  " "   -2.394        -2.394 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 LED_CLK  " "    0.499         0.000 LED_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758         0.000 DELITER:inst7\|sum\[16\]  " "    0.758         0.000 DELITER:inst7\|sum\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456070053714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456070053717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456070053719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.277 " "Worst-case minimum pulse width slack is -2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277      -555.433 clk  " "   -2.277      -555.433 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -38.877 LED_CLK  " "   -1.777       -38.877 LED_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -43.036 DELITER:inst7\|sum\[16\]  " "   -0.742       -43.036 DELITER:inst7\|sum\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456070053721 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1456070053793 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1456070053795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1456070053810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.835 " "Worst-case setup slack is -1.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.835        -9.602 LED_CLK  " "   -1.835        -9.602 LED_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.775      -120.099 clk  " "   -1.775      -120.099 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170         0.000 DELITER:inst7\|sum\[16\]  " "    0.170         0.000 DELITER:inst7\|sum\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456070053814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.399 " "Worst-case hold slack is -1.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.399        -1.399 clk  " "   -1.399        -1.399 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 LED_CLK  " "    0.215         0.000 LED_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248         0.000 DELITER:inst7\|sum\[16\]  " "    0.248         0.000 DELITER:inst7\|sum\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456070053820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456070053825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456070053830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -348.516 clk  " "   -1.423      -348.516 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -26.222 LED_CLK  " "   -1.222       -26.222 LED_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -29.000 DELITER:inst7\|sum\[16\]  " "   -0.500       -29.000 DELITER:inst7\|sum\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1456070053836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1456070053836 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1456070053948 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1456070053974 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1456070053975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456070054050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 18:54:14 2016 " "Processing ended: Sun Feb 21 18:54:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456070054050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456070054050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456070054050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456070054050 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456070054726 ""}
