<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1526" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1526{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_1526{left:69px;bottom:68px;letter-spacing:0.1px;}
#t3_1526{left:130px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_1526{left:69px;bottom:1084px;}
#t5_1526{left:69px;bottom:1068px;letter-spacing:-0.12px;}
#t6_1526{left:193px;bottom:1068px;}
#t7_1526{left:200px;bottom:1069px;letter-spacing:0.12px;}
#t8_1526{left:225px;bottom:1068px;}
#t9_1526{left:232px;bottom:1069px;letter-spacing:0.12px;}
#ta_1526{left:69px;bottom:1053px;letter-spacing:-0.12px;}
#tb_1526{left:211px;bottom:1053px;}
#tc_1526{left:218px;bottom:1053px;letter-spacing:0.12px;}
#td_1526{left:69px;bottom:1037px;letter-spacing:-0.11px;}
#te_1526{left:235px;bottom:1037px;}
#tf_1526{left:242px;bottom:1038px;letter-spacing:0.12px;}
#tg_1526{left:87px;bottom:1022px;letter-spacing:-0.13px;}
#th_1526{left:171px;bottom:1022px;}
#ti_1526{left:179px;bottom:1023px;letter-spacing:0.12px;}
#tj_1526{left:87px;bottom:1007px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tk_1526{left:204px;bottom:1007px;}
#tl_1526{left:211px;bottom:1007px;letter-spacing:0.12px;}
#tm_1526{left:69px;bottom:991px;letter-spacing:-0.15px;}
#tn_1526{left:87px;bottom:976px;letter-spacing:-0.11px;}
#to_1526{left:251px;bottom:976px;}
#tp_1526{left:258px;bottom:977px;letter-spacing:0.09px;}
#tq_1526{left:69px;bottom:961px;letter-spacing:-0.14px;}
#tr_1526{left:87px;bottom:946px;letter-spacing:-0.11px;}
#ts_1526{left:271px;bottom:946px;}
#tt_1526{left:279px;bottom:946px;letter-spacing:0.09px;}
#tu_1526{left:69px;bottom:930px;letter-spacing:-0.12px;}
#tv_1526{left:155px;bottom:930px;}
#tw_1526{left:163px;bottom:931px;letter-spacing:0.12px;}
#tx_1526{left:69px;bottom:915px;letter-spacing:-0.14px;}
#ty_1526{left:87px;bottom:900px;letter-spacing:-0.13px;}
#tz_1526{left:146px;bottom:900px;}
#t10_1526{left:153px;bottom:900px;letter-spacing:0.12px;}
#t11_1526{left:69px;bottom:884px;letter-spacing:-0.14px;}
#t12_1526{left:87px;bottom:869px;letter-spacing:-0.11px;}
#t13_1526{left:150px;bottom:869px;}
#t14_1526{left:157px;bottom:870px;letter-spacing:0.08px;}
#t15_1526{left:87px;bottom:854px;letter-spacing:-0.12px;}
#t16_1526{left:200px;bottom:854px;}
#t17_1526{left:208px;bottom:855px;letter-spacing:0.12px;}
#t18_1526{left:69px;bottom:839px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t19_1526{left:87px;bottom:823px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_1526{left:158px;bottom:823px;}
#t1b_1526{left:166px;bottom:824px;letter-spacing:0.13px;}
#t1c_1526{left:87px;bottom:808px;letter-spacing:-0.12px;}
#t1d_1526{left:197px;bottom:808px;}
#t1e_1526{left:205px;bottom:809px;letter-spacing:0.13px;}
#t1f_1526{left:87px;bottom:793px;letter-spacing:-0.13px;}
#t1g_1526{left:162px;bottom:793px;}
#t1h_1526{left:170px;bottom:793px;letter-spacing:0.08px;}
#t1i_1526{left:187px;bottom:793px;}
#t1j_1526{left:195px;bottom:793px;letter-spacing:0.08px;}
#t1k_1526{left:87px;bottom:778px;letter-spacing:-0.11px;}
#t1l_1526{left:174px;bottom:778px;}
#t1m_1526{left:181px;bottom:778px;letter-spacing:0.13px;}
#t1n_1526{left:87px;bottom:762px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_1526{left:180px;bottom:762px;}
#t1p_1526{left:187px;bottom:763px;letter-spacing:0.13px;}
#t1q_1526{left:87px;bottom:747px;letter-spacing:-0.14px;}
#t1r_1526{left:283px;bottom:747px;}
#t1s_1526{left:291px;bottom:748px;letter-spacing:0.13px;}
#t1t_1526{left:87px;bottom:732px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_1526{left:205px;bottom:732px;}
#t1v_1526{left:212px;bottom:732px;letter-spacing:0.13px;}
#t1w_1526{left:87px;bottom:716px;letter-spacing:-0.12px;}
#t1x_1526{left:196px;bottom:716px;}
#t1y_1526{left:204px;bottom:717px;letter-spacing:0.08px;}
#t1z_1526{left:87px;bottom:701px;letter-spacing:-0.13px;}
#t20_1526{left:106px;bottom:688px;letter-spacing:0.09px;}
#t21_1526{left:218px;bottom:687px;}
#t22_1526{left:225px;bottom:688px;letter-spacing:0.09px;}
#t23_1526{left:69px;bottom:672px;letter-spacing:-0.12px;}
#t24_1526{left:152px;bottom:672px;}
#t25_1526{left:159px;bottom:673px;letter-spacing:0.08px;}
#t26_1526{left:69px;bottom:657px;letter-spacing:-0.12px;}
#t27_1526{left:87px;bottom:642px;letter-spacing:-0.12px;}
#t28_1526{left:345px;bottom:642px;}
#t29_1526{left:353px;bottom:642px;letter-spacing:0.12px;}
#t2a_1526{left:378px;bottom:642px;}
#t2b_1526{left:385px;bottom:642px;letter-spacing:0.12px;}
#t2c_1526{left:69px;bottom:626px;letter-spacing:-0.13px;}
#t2d_1526{left:87px;bottom:611px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2e_1526{left:204px;bottom:611px;}
#t2f_1526{left:212px;bottom:612px;letter-spacing:0.12px;}
#t2g_1526{left:236px;bottom:611px;}
#t2h_1526{left:244px;bottom:612px;letter-spacing:0.12px;}
#t2i_1526{left:268px;bottom:611px;}
#t2j_1526{left:276px;bottom:612px;letter-spacing:0.12px;}
#t2k_1526{left:69px;bottom:596px;letter-spacing:-0.12px;}
#t2l_1526{left:124px;bottom:580px;letter-spacing:-0.11px;}
#t2m_1526{left:214px;bottom:580px;}
#t2n_1526{left:221px;bottom:581px;letter-spacing:0.12px;}
#t2o_1526{left:246px;bottom:580px;}
#t2p_1526{left:253px;bottom:581px;letter-spacing:0.12px;}
#t2q_1526{left:278px;bottom:580px;}
#t2r_1526{left:286px;bottom:581px;letter-spacing:0.12px;}
#t2s_1526{left:310px;bottom:580px;}
#t2t_1526{left:318px;bottom:581px;letter-spacing:0.12px;}
#t2u_1526{left:69px;bottom:565px;letter-spacing:-0.11px;}
#t2v_1526{left:160px;bottom:565px;}
#t2w_1526{left:168px;bottom:566px;letter-spacing:0.12px;}
#t2x_1526{left:192px;bottom:565px;}
#t2y_1526{left:200px;bottom:566px;letter-spacing:0.12px;}
#t2z_1526{left:69px;bottom:550px;letter-spacing:-0.11px;}
#t30_1526{left:196px;bottom:550px;}
#t31_1526{left:204px;bottom:551px;letter-spacing:0.12px;}
#t32_1526{left:235px;bottom:550px;}
#t33_1526{left:243px;bottom:551px;letter-spacing:0.12px;}
#t34_1526{left:69px;bottom:535px;letter-spacing:-0.11px;}
#t35_1526{left:198px;bottom:535px;}
#t36_1526{left:206px;bottom:535px;letter-spacing:0.12px;}
#t37_1526{left:237px;bottom:535px;}
#t38_1526{left:245px;bottom:535px;letter-spacing:0.12px;}
#t39_1526{left:69px;bottom:519px;letter-spacing:-0.13px;}
#t3a_1526{left:307px;bottom:519px;}
#t3b_1526{left:315px;bottom:520px;letter-spacing:0.12px;}
#t3c_1526{left:346px;bottom:519px;}
#t3d_1526{left:354px;bottom:520px;letter-spacing:0.12px;}
#t3e_1526{left:69px;bottom:504px;letter-spacing:-0.12px;}
#t3f_1526{left:220px;bottom:504px;}
#t3g_1526{left:227px;bottom:505px;letter-spacing:0.12px;}
#t3h_1526{left:69px;bottom:489px;letter-spacing:-0.11px;}
#t3i_1526{left:240px;bottom:489px;}
#t3j_1526{left:247px;bottom:489px;letter-spacing:0.12px;}
#t3k_1526{left:278px;bottom:489px;}
#t3l_1526{left:286px;bottom:489px;letter-spacing:0.12px;}
#t3m_1526{left:69px;bottom:449px;}
#t3n_1526{left:69px;bottom:432px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3o_1526{left:87px;bottom:417px;letter-spacing:-0.12px;}
#t3p_1526{left:208px;bottom:417px;}
#t3q_1526{left:215px;bottom:418px;letter-spacing:0.12px;}
#t3r_1526{left:87px;bottom:402px;letter-spacing:-0.12px;}
#t3s_1526{left:184px;bottom:402px;}
#t3t_1526{left:192px;bottom:402px;letter-spacing:0.09px;}
#t3u_1526{left:87px;bottom:386px;letter-spacing:-0.12px;}
#t3v_1526{left:200px;bottom:386px;}
#t3w_1526{left:208px;bottom:387px;letter-spacing:0.09px;}
#t3x_1526{left:69px;bottom:371px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t3y_1526{left:179px;bottom:371px;}
#t3z_1526{left:186px;bottom:372px;letter-spacing:0.12px;}
#t40_1526{left:218px;bottom:371px;}
#t41_1526{left:225px;bottom:372px;letter-spacing:0.12px;}
#t42_1526{left:69px;bottom:356px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t43_1526{left:176px;bottom:356px;}
#t44_1526{left:183px;bottom:357px;letter-spacing:0.09px;}
#t45_1526{left:215px;bottom:356px;}
#t46_1526{left:222px;bottom:357px;letter-spacing:0.09px;}
#t47_1526{left:69px;bottom:341px;letter-spacing:-0.12px;}
#t48_1526{left:87px;bottom:325px;letter-spacing:-0.12px;}
#t49_1526{left:266px;bottom:325px;}
#t4a_1526{left:273px;bottom:326px;letter-spacing:0.09px;}
#t4b_1526{left:87px;bottom:310px;letter-spacing:-0.11px;}
#t4c_1526{left:167px;bottom:310px;}
#t4d_1526{left:175px;bottom:311px;letter-spacing:0.08px;}
#t4e_1526{left:87px;bottom:295px;letter-spacing:-0.11px;}
#t4f_1526{left:356px;bottom:295px;}
#t4g_1526{left:364px;bottom:295px;letter-spacing:0.09px;}
#t4h_1526{left:69px;bottom:279px;letter-spacing:-0.12px;}
#t4i_1526{left:87px;bottom:264px;letter-spacing:-0.11px;}
#t4j_1526{left:235px;bottom:264px;}
#t4k_1526{left:243px;bottom:265px;letter-spacing:0.09px;}
#t4l_1526{left:267px;bottom:264px;}
#t4m_1526{left:275px;bottom:265px;letter-spacing:0.09px;}
#t4n_1526{left:87px;bottom:249px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4o_1526{left:232px;bottom:249px;}
#t4p_1526{left:240px;bottom:250px;letter-spacing:0.13px;}
#t4q_1526{left:257px;bottom:249px;}
#t4r_1526{left:265px;bottom:250px;letter-spacing:0.12px;}
#t4s_1526{left:296px;bottom:249px;}
#t4t_1526{left:304px;bottom:250px;letter-spacing:0.12px;}
#t4u_1526{left:69px;bottom:234px;letter-spacing:-0.12px;}
#t4v_1526{left:87px;bottom:218px;letter-spacing:-0.11px;}
#t4w_1526{left:333px;bottom:218px;}
#t4x_1526{left:341px;bottom:219px;letter-spacing:0.09px;}
#t4y_1526{left:87px;bottom:203px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4z_1526{left:211px;bottom:203px;}
#t50_1526{left:219px;bottom:204px;letter-spacing:0.12px;}
#t51_1526{left:87px;bottom:188px;letter-spacing:-0.14px;}
#t52_1526{left:175px;bottom:188px;}
#t53_1526{left:183px;bottom:188px;letter-spacing:0.09px;}
#t54_1526{left:87px;bottom:172px;letter-spacing:-0.11px;}
#t55_1526{left:174px;bottom:172px;}
#t56_1526{left:181px;bottom:173px;letter-spacing:0.12px;}
#t57_1526{left:87px;bottom:157px;letter-spacing:-0.12px;}
#t58_1526{left:322px;bottom:157px;}
#t59_1526{left:330px;bottom:158px;letter-spacing:0.09px;}
#t5a_1526{left:87px;bottom:142px;letter-spacing:-0.17px;}
#t5b_1526{left:113px;bottom:142px;}
#t5c_1526{left:121px;bottom:143px;letter-spacing:0.09px;}
#t5d_1526{left:87px;bottom:127px;letter-spacing:-0.12px;}
#t5e_1526{left:257px;bottom:127px;}
#t5f_1526{left:265px;bottom:127px;letter-spacing:0.12px;}
#t5g_1526{left:87px;bottom:111px;letter-spacing:-0.14px;}
#t5h_1526{left:164px;bottom:111px;}
#t5i_1526{left:172px;bottom:112px;letter-spacing:0.12px;}
#t5j_1526{left:490px;bottom:1088px;letter-spacing:-0.12px;}
#t5k_1526{left:663px;bottom:1088px;}
#t5l_1526{left:670px;bottom:1088px;letter-spacing:0.09px;}
#t5m_1526{left:472px;bottom:1072px;letter-spacing:-0.12px;}
#t5n_1526{left:566px;bottom:1072px;}
#t5o_1526{left:574px;bottom:1073px;letter-spacing:0.08px;}
#t5p_1526{left:472px;bottom:1057px;letter-spacing:-0.12px;}
#t5q_1526{left:490px;bottom:1042px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5r_1526{left:610px;bottom:1042px;}
#t5s_1526{left:618px;bottom:1043px;letter-spacing:0.08px;}
#t5t_1526{left:490px;bottom:1027px;letter-spacing:-0.11px;}
#t5u_1526{left:576px;bottom:1027px;}
#t5v_1526{left:584px;bottom:1027px;letter-spacing:0.08px;}
#t5w_1526{left:490px;bottom:1011px;letter-spacing:-0.13px;}
#t5x_1526{left:544px;bottom:1011px;}
#t5y_1526{left:552px;bottom:1012px;letter-spacing:0.08px;}
#t5z_1526{left:490px;bottom:996px;letter-spacing:-0.1px;}
#t60_1526{left:662px;bottom:996px;}
#t61_1526{left:670px;bottom:997px;letter-spacing:0.12px;}
#t62_1526{left:472px;bottom:981px;letter-spacing:-0.12px;}
#t63_1526{left:608px;bottom:981px;}
#t64_1526{left:616px;bottom:981px;letter-spacing:0.08px;}
#t65_1526{left:472px;bottom:965px;letter-spacing:-0.12px;}
#t66_1526{left:472px;bottom:950px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t67_1526{left:539px;bottom:950px;}
#t68_1526{left:547px;bottom:951px;letter-spacing:0.13px;}
#t69_1526{left:490px;bottom:935px;letter-spacing:-0.11px;}
#t6a_1526{left:576px;bottom:935px;}
#t6b_1526{left:584px;bottom:936px;letter-spacing:0.08px;}
#t6c_1526{left:490px;bottom:920px;letter-spacing:-0.13px;}
#t6d_1526{left:544px;bottom:920px;}
#t6e_1526{left:552px;bottom:920px;letter-spacing:0.08px;}
#t6f_1526{left:490px;bottom:904px;letter-spacing:-0.1px;}
#t6g_1526{left:662px;bottom:904px;}
#t6h_1526{left:670px;bottom:905px;letter-spacing:0.12px;}
#t6i_1526{left:472px;bottom:889px;letter-spacing:-0.12px;}
#t6j_1526{left:602px;bottom:889px;}
#t6k_1526{left:610px;bottom:890px;letter-spacing:0.12px;}
#t6l_1526{left:472px;bottom:874px;letter-spacing:-0.12px;}
#t6m_1526{left:628px;bottom:874px;}
#t6n_1526{left:636px;bottom:874px;letter-spacing:0.12px;}
#t6o_1526{left:660px;bottom:874px;}
#t6p_1526{left:668px;bottom:874px;letter-spacing:0.09px;}
#t6q_1526{left:692px;bottom:874px;}
#t6r_1526{left:700px;bottom:874px;letter-spacing:0.12px;}
#t6s_1526{left:472px;bottom:859px;letter-spacing:-0.15px;}
#t6t_1526{left:490px;bottom:843px;letter-spacing:-0.11px;}
#t6u_1526{left:620px;bottom:843px;}
#t6v_1526{left:627px;bottom:844px;letter-spacing:0.08px;}
#t6w_1526{left:490px;bottom:828px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6x_1526{left:618px;bottom:828px;}
#t6y_1526{left:626px;bottom:829px;letter-spacing:0.13px;}
#t6z_1526{left:490px;bottom:813px;letter-spacing:-0.11px;}
#t70_1526{left:576px;bottom:813px;}
#t71_1526{left:584px;bottom:813px;letter-spacing:0.08px;}
#t72_1526{left:490px;bottom:797px;letter-spacing:-0.13px;}
#t73_1526{left:544px;bottom:797px;}
#t74_1526{left:552px;bottom:798px;letter-spacing:0.08px;}
#t75_1526{left:490px;bottom:782px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t76_1526{left:654px;bottom:782px;}
#t77_1526{left:662px;bottom:783px;letter-spacing:0.08px;}
#t78_1526{left:490px;bottom:767px;letter-spacing:-0.09px;}
#t79_1526{left:514px;bottom:767px;}
#t7a_1526{left:522px;bottom:768px;letter-spacing:0.12px;}
#t7b_1526{left:472px;bottom:752px;letter-spacing:-0.12px;}
#t7c_1526{left:579px;bottom:752px;}
#t7d_1526{left:586px;bottom:752px;letter-spacing:0.12px;}
#t7e_1526{left:611px;bottom:752px;}
#t7f_1526{left:618px;bottom:752px;letter-spacing:0.12px;}
#t7g_1526{left:472px;bottom:736px;letter-spacing:-0.12px;}
#t7h_1526{left:490px;bottom:721px;letter-spacing:-0.12px;}
#t7i_1526{left:754px;bottom:721px;}
#t7j_1526{left:762px;bottom:722px;letter-spacing:0.09px;}
#t7k_1526{left:490px;bottom:706px;letter-spacing:-0.12px;}
#t7l_1526{left:661px;bottom:706px;}
#t7m_1526{left:669px;bottom:706px;letter-spacing:0.13px;}
#t7n_1526{left:490px;bottom:690px;letter-spacing:-0.12px;}
#t7o_1526{left:534px;bottom:690px;}
#t7p_1526{left:542px;bottom:691px;letter-spacing:0.08px;}
#t7q_1526{left:490px;bottom:675px;letter-spacing:-0.13px;}
#t7r_1526{left:565px;bottom:675px;}
#t7s_1526{left:572px;bottom:676px;letter-spacing:0.13px;}
#t7t_1526{left:490px;bottom:660px;letter-spacing:-0.1px;}
#t7u_1526{left:548px;bottom:660px;}
#t7v_1526{left:556px;bottom:661px;letter-spacing:0.12px;}
#t7w_1526{left:490px;bottom:645px;letter-spacing:-0.11px;}
#t7x_1526{left:576px;bottom:645px;}
#t7y_1526{left:584px;bottom:645px;letter-spacing:0.08px;}
#t7z_1526{left:490px;bottom:629px;letter-spacing:-0.12px;}
#t80_1526{left:702px;bottom:629px;}
#t81_1526{left:710px;bottom:630px;letter-spacing:0.09px;}
#t82_1526{left:490px;bottom:614px;letter-spacing:-0.13px;}
#t83_1526{left:653px;bottom:614px;}
#t84_1526{left:660px;bottom:615px;letter-spacing:0.12px;}
#t85_1526{left:490px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t86_1526{left:611px;bottom:599px;}
#t87_1526{left:618px;bottom:599px;letter-spacing:0.12px;}
#t88_1526{left:643px;bottom:599px;}
#t89_1526{left:650px;bottom:599px;letter-spacing:0.12px;}
#t8a_1526{left:675px;bottom:599px;}
#t8b_1526{left:682px;bottom:599px;letter-spacing:0.12px;}
#t8c_1526{left:490px;bottom:584px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8d_1526{left:614px;bottom:584px;}
#t8e_1526{left:621px;bottom:584px;letter-spacing:0.08px;}
#t8f_1526{left:639px;bottom:584px;}
#t8g_1526{left:647px;bottom:584px;letter-spacing:0.08px;}
#t8h_1526{left:664px;bottom:584px;}
#t8i_1526{left:672px;bottom:584px;letter-spacing:0.12px;}
#t8j_1526{left:490px;bottom:568px;letter-spacing:-0.11px;}
#t8k_1526{left:645px;bottom:568px;}
#t8l_1526{left:653px;bottom:569px;letter-spacing:0.12px;}
#t8m_1526{left:490px;bottom:553px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8n_1526{left:598px;bottom:553px;}
#t8o_1526{left:606px;bottom:554px;letter-spacing:0.09px;}
#t8p_1526{left:472px;bottom:538px;letter-spacing:-0.14px;}
#t8q_1526{left:490px;bottom:522px;letter-spacing:-0.11px;}
#t8r_1526{left:737px;bottom:522px;}
#t8s_1526{left:744px;bottom:523px;letter-spacing:0.09px;}
#t8t_1526{left:490px;bottom:507px;letter-spacing:-0.12px;}
#t8u_1526{left:789px;bottom:507px;}
#t8v_1526{left:797px;bottom:508px;letter-spacing:0.12px;}
#t8w_1526{left:472px;bottom:492px;letter-spacing:-0.12px;}
#t8x_1526{left:577px;bottom:492px;}
#t8y_1526{left:585px;bottom:493px;letter-spacing:0.12px;}
#t8z_1526{left:609px;bottom:492px;}
#t90_1526{left:617px;bottom:493px;letter-spacing:0.12px;}
#t91_1526{left:472px;bottom:477px;letter-spacing:-0.11px;}
#t92_1526{left:527px;bottom:461px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t93_1526{left:644px;bottom:461px;}
#t94_1526{left:651px;bottom:462px;letter-spacing:0.09px;}
#t95_1526{left:683px;bottom:461px;}
#t96_1526{left:690px;bottom:462px;letter-spacing:0.09px;}
#t97_1526{left:472px;bottom:446px;letter-spacing:-0.11px;word-spacing:-0.75px;}
#t98_1526{left:527px;bottom:431px;letter-spacing:-0.12px;}
#t99_1526{left:594px;bottom:431px;}
#t9a_1526{left:601px;bottom:431px;letter-spacing:0.09px;}
#t9b_1526{left:626px;bottom:431px;}
#t9c_1526{left:633px;bottom:431px;letter-spacing:0.1px;}
#t9d_1526{left:472px;bottom:415px;letter-spacing:-0.11px;}
#t9e_1526{left:839px;bottom:415px;}
#t9f_1526{left:527px;bottom:401px;letter-spacing:0.1px;}
#t9g_1526{left:472px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9h_1526{left:636px;bottom:385px;}
#t9i_1526{left:644px;bottom:386px;letter-spacing:0.09px;}
#t9j_1526{left:472px;bottom:370px;letter-spacing:-0.11px;}
#t9k_1526{left:490px;bottom:354px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9l_1526{left:607px;bottom:354px;}
#t9m_1526{left:614px;bottom:355px;letter-spacing:0.09px;}
#t9n_1526{left:639px;bottom:354px;}
#t9o_1526{left:647px;bottom:355px;letter-spacing:0.09px;}
#t9p_1526{left:678px;bottom:354px;}
#t9q_1526{left:685px;bottom:355px;letter-spacing:0.09px;}
#t9r_1526{left:717px;bottom:354px;}
#t9s_1526{left:724px;bottom:355px;letter-spacing:0.09px;}
#t9t_1526{left:490px;bottom:339px;letter-spacing:-0.11px;}
#t9u_1526{left:620px;bottom:339px;}
#t9v_1526{left:627px;bottom:340px;letter-spacing:0.09px;}
#t9w_1526{left:652px;bottom:339px;}
#t9x_1526{left:659px;bottom:340px;letter-spacing:0.09px;}
#t9y_1526{left:691px;bottom:339px;}
#t9z_1526{left:698px;bottom:340px;letter-spacing:0.09px;}
#ta0_1526{left:490px;bottom:324px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta1_1526{left:596px;bottom:324px;}
#ta2_1526{left:604px;bottom:324px;letter-spacing:0.12px;}
#ta3_1526{left:628px;bottom:324px;}
#ta4_1526{left:636px;bottom:324px;letter-spacing:0.12px;}
#ta5_1526{left:667px;bottom:324px;}
#ta6_1526{left:675px;bottom:324px;letter-spacing:0.12px;}
#ta7_1526{left:706px;bottom:324px;}
#ta8_1526{left:714px;bottom:324px;letter-spacing:0.12px;}
#ta9_1526{left:472px;bottom:309px;letter-spacing:-0.12px;}
#taa_1526{left:527px;bottom:293px;letter-spacing:-0.12px;}
#tab_1526{left:572px;bottom:293px;}
#tac_1526{left:580px;bottom:294px;letter-spacing:0.09px;}
#tad_1526{left:604px;bottom:293px;}
#tae_1526{left:612px;bottom:294px;letter-spacing:0.09px;}
#taf_1526{left:637px;bottom:293px;}
#tag_1526{left:644px;bottom:294px;letter-spacing:0.1px;}
#tah_1526{left:682px;bottom:293px;}
#tai_1526{left:690px;bottom:294px;letter-spacing:0.12px;}
#taj_1526{left:472px;bottom:278px;letter-spacing:-0.12px;}
#tak_1526{left:527px;bottom:263px;letter-spacing:-0.12px;}
#tal_1526{left:572px;bottom:263px;}
#tam_1526{left:580px;bottom:263px;letter-spacing:0.09px;}
#tan_1526{left:472px;bottom:247px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tao_1526{left:472px;bottom:232px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tap_1526{left:748px;bottom:232px;}
#taq_1526{left:756px;bottom:233px;letter-spacing:0.09px;}
#tar_1526{left:780px;bottom:232px;}
#tas_1526{left:788px;bottom:233px;letter-spacing:0.13px;}
#tat_1526{left:806px;bottom:232px;}
#tau_1526{left:813px;bottom:233px;letter-spacing:0.12px;}
#tav_1526{left:845px;bottom:232px;}
#taw_1526{left:527px;bottom:218px;letter-spacing:0.09px;}
#tax_1526{left:558px;bottom:217px;}
#tay_1526{left:566px;bottom:218px;letter-spacing:0.09px;}
#taz_1526{left:472px;bottom:202px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb0_1526{left:549px;bottom:202px;}
#tb1_1526{left:557px;bottom:202px;letter-spacing:0.12px;}
#tb2_1526{left:472px;bottom:186px;letter-spacing:-0.11px;}
#tb3_1526{left:490px;bottom:171px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tb4_1526{left:568px;bottom:171px;}
#tb5_1526{left:575px;bottom:172px;letter-spacing:0.12px;}
#tb6_1526{left:490px;bottom:156px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb7_1526{left:570px;bottom:156px;}
#tb8_1526{left:577px;bottom:156px;letter-spacing:0.12px;}
#tb9_1526{left:615px;bottom:156px;}
#tba_1526{left:623px;bottom:156px;letter-spacing:0.12px;}
#tbb_1526{left:490px;bottom:140px;letter-spacing:-0.12px;}
#tbc_1526{left:566px;bottom:140px;}
#tbd_1526{left:573px;bottom:141px;letter-spacing:0.12px;}
#tbe_1526{left:490px;bottom:125px;letter-spacing:-0.13px;}
#tbf_1526{left:565px;bottom:125px;}
#tbg_1526{left:572px;bottom:126px;letter-spacing:0.12px;}
#tbh_1526{left:490px;bottom:110px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tbi_1526{left:561px;bottom:110px;}
#tbj_1526{left:568px;bottom:111px;letter-spacing:0.12px;}
#tbk_1526{left:600px;bottom:110px;}
#tbl_1526{left:607px;bottom:111px;letter-spacing:0.12px;}

.s1_1526{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s2_1526{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s3_1526{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1526{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s5_1526{font-size:14px;font-family:Arial_3ed;color:#000;}
.s6_1526{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1526" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1526Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1526" style="-webkit-user-select: none;"><object width="935" height="1210" data="1526/1526.svg" type="image/svg+xml" id="pdf1526" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1526" class="t s1_1526">INDEX </span>
<span id="t2_1526" class="t s2_1526">INDEX-14 </span><span id="t3_1526" class="t s2_1526">Vol. 3D </span>
<span id="t4_1526" class="t s3_1526">O </span>
<span id="t5_1526" class="t s4_1526">Obsolete instructions</span><span id="t6_1526" class="t s5_1526">, </span><span id="t7_1526" class="t s6_1526">23-5</span><span id="t8_1526" class="t s5_1526">, </span><span id="t9_1526" class="t s6_1526">23-15 </span>
<span id="ta_1526" class="t s4_1526">OF flag, EFLAGS register</span><span id="tb_1526" class="t s5_1526">, </span><span id="tc_1526" class="t s6_1526">6-29 </span>
<span id="td_1526" class="t s4_1526">On die digital thermal sensor</span><span id="te_1526" class="t s5_1526">, </span><span id="tf_1526" class="t s6_1526">15-42 </span>
<span id="tg_1526" class="t s4_1526">relevant MSRs</span><span id="th_1526" class="t s5_1526">, </span><span id="ti_1526" class="t s6_1526">15-42 </span>
<span id="tj_1526" class="t s4_1526">sensor enumeration</span><span id="tk_1526" class="t s5_1526">, </span><span id="tl_1526" class="t s6_1526">15-42 </span>
<span id="tm_1526" class="t s4_1526">On-Demand </span>
<span id="tn_1526" class="t s4_1526">clock modulation enable bits</span><span id="to_1526" class="t s5_1526">, </span><span id="tp_1526" class="t s6_1526">15-40 </span>
<span id="tq_1526" class="t s4_1526">On-demand </span>
<span id="tr_1526" class="t s4_1526">clock modulation duty cycle bits</span><span id="ts_1526" class="t s5_1526">, </span><span id="tt_1526" class="t s6_1526">15-40 </span>
<span id="tu_1526" class="t s4_1526">On-die sensors</span><span id="tv_1526" class="t s5_1526">, </span><span id="tw_1526" class="t s6_1526">15-36 </span>
<span id="tx_1526" class="t s4_1526">Opcodes </span>
<span id="ty_1526" class="t s4_1526">undefined</span><span id="tz_1526" class="t s5_1526">, </span><span id="t10_1526" class="t s6_1526">23-5 </span>
<span id="t11_1526" class="t s4_1526">Operands </span>
<span id="t12_1526" class="t s4_1526">instruction</span><span id="t13_1526" class="t s5_1526">, </span><span id="t14_1526" class="t s6_1526">1-8 </span>
<span id="t15_1526" class="t s4_1526">operand-size prefix</span><span id="t16_1526" class="t s5_1526">, </span><span id="t17_1526" class="t s6_1526">22-1 </span>
<span id="t18_1526" class="t s4_1526">Operating modes </span>
<span id="t19_1526" class="t s4_1526">64-bit mode</span><span id="t1a_1526" class="t s5_1526">, </span><span id="t1b_1526" class="t s6_1526">2-7 </span>
<span id="t1c_1526" class="t s4_1526">compatibility mode</span><span id="t1d_1526" class="t s5_1526">, </span><span id="t1e_1526" class="t s6_1526">2-7 </span>
<span id="t1f_1526" class="t s4_1526">IA-32e mode</span><span id="t1g_1526" class="t s5_1526">, </span><span id="t1h_1526" class="t s6_1526">2-7</span><span id="t1i_1526" class="t s5_1526">, </span><span id="t1j_1526" class="t s6_1526">2-8 </span>
<span id="t1k_1526" class="t s4_1526">introduction to</span><span id="t1l_1526" class="t s5_1526">, </span><span id="t1m_1526" class="t s6_1526">2-7 </span>
<span id="t1n_1526" class="t s4_1526">protected mode</span><span id="t1o_1526" class="t s5_1526">, </span><span id="t1p_1526" class="t s6_1526">2-7 </span>
<span id="t1q_1526" class="t s4_1526">SMM (system management mode)</span><span id="t1r_1526" class="t s5_1526">, </span><span id="t1s_1526" class="t s6_1526">2-7 </span>
<span id="t1t_1526" class="t s4_1526">transitions between</span><span id="t1u_1526" class="t s5_1526">, </span><span id="t1v_1526" class="t s6_1526">2-8 </span>
<span id="t1w_1526" class="t s4_1526">virtual-8086 mode</span><span id="t1x_1526" class="t s5_1526">, </span><span id="t1y_1526" class="t s6_1526">2-8 </span>
<span id="t1z_1526" class="t s4_1526">VMX operation </span>
<span id="t20_1526" class="t s2_1526">enabling and entering</span><span id="t21_1526" class="t s5_1526">, </span><span id="t22_1526" class="t s6_1526">24-3 </span>
<span id="t23_1526" class="t s4_1526">OR instruction</span><span id="t24_1526" class="t s5_1526">, </span><span id="t25_1526" class="t s6_1526">9-4 </span>
<span id="t26_1526" class="t s4_1526">OS (operating system mode) flag </span>
<span id="t27_1526" class="t s4_1526">PerfEvtSel0 and PerfEvtSel1 MSRs (P6 only)</span><span id="t28_1526" class="t s5_1526">, </span><span id="t29_1526" class="t s6_1526">20-4</span><span id="t2a_1526" class="t s5_1526">, </span><span id="t2b_1526" class="t s6_1526">20-134 </span>
<span id="t2c_1526" class="t s4_1526">OSFXSR (FXSAVE/FXRSTOR support) flag </span>
<span id="t2d_1526" class="t s4_1526">CR4 control register</span><span id="t2e_1526" class="t s5_1526">, </span><span id="t2f_1526" class="t s6_1526">2-18</span><span id="t2g_1526" class="t s5_1526">, </span><span id="t2h_1526" class="t s6_1526">10-8</span><span id="t2i_1526" class="t s5_1526">, </span><span id="t2j_1526" class="t s6_1526">14-2 </span>
<span id="t2k_1526" class="t s4_1526">OSXMMEXCPT (SIMD floating-point exception support) flag, CR4 </span>
<span id="t2l_1526" class="t s4_1526">control register</span><span id="t2m_1526" class="t s5_1526">, </span><span id="t2n_1526" class="t s6_1526">2-18</span><span id="t2o_1526" class="t s5_1526">, </span><span id="t2p_1526" class="t s6_1526">6-53</span><span id="t2q_1526" class="t s5_1526">, </span><span id="t2r_1526" class="t s6_1526">10-8</span><span id="t2s_1526" class="t s5_1526">, </span><span id="t2t_1526" class="t s6_1526">14-3 </span>
<span id="t2u_1526" class="t s4_1526">OUT instruction</span><span id="t2v_1526" class="t s5_1526">, </span><span id="t2w_1526" class="t s6_1526">9-16</span><span id="t2x_1526" class="t s5_1526">, </span><span id="t2y_1526" class="t s6_1526">26-2 </span>
<span id="t2z_1526" class="t s4_1526">Out-of-spec status bit</span><span id="t30_1526" class="t s5_1526">, </span><span id="t31_1526" class="t s6_1526">15-43</span><span id="t32_1526" class="t s5_1526">, </span><span id="t33_1526" class="t s6_1526">15-46 </span>
<span id="t34_1526" class="t s4_1526">Out-of-spec status log</span><span id="t35_1526" class="t s5_1526">, </span><span id="t36_1526" class="t s6_1526">15-43</span><span id="t37_1526" class="t s5_1526">, </span><span id="t38_1526" class="t s6_1526">15-46 </span>
<span id="t39_1526" class="t s4_1526">OUTS/OUTSB/OUTSW/OUTSD instruction</span><span id="t3a_1526" class="t s5_1526">, </span><span id="t3b_1526" class="t s6_1526">18-10</span><span id="t3c_1526" class="t s5_1526">, </span><span id="t3d_1526" class="t s6_1526">26-2 </span>
<span id="t3e_1526" class="t s4_1526">Overflow exception (#OF)</span><span id="t3f_1526" class="t s5_1526">, </span><span id="t3g_1526" class="t s6_1526">6-29 </span>
<span id="t3h_1526" class="t s4_1526">Overheat interrupt enable bit</span><span id="t3i_1526" class="t s5_1526">, </span><span id="t3j_1526" class="t s6_1526">15-44</span><span id="t3k_1526" class="t s5_1526">, </span><span id="t3l_1526" class="t s6_1526">15-47 </span>
<span id="t3m_1526" class="t s3_1526">P </span>
<span id="t3n_1526" class="t s4_1526">P (present) flag </span>
<span id="t3o_1526" class="t s4_1526">page-directory entry</span><span id="t3p_1526" class="t s5_1526">, </span><span id="t3q_1526" class="t s6_1526">6-44 </span>
<span id="t3r_1526" class="t s4_1526">page-table entry</span><span id="t3s_1526" class="t s5_1526">, </span><span id="t3t_1526" class="t s6_1526">6-44 </span>
<span id="t3u_1526" class="t s4_1526">segment descriptor</span><span id="t3v_1526" class="t s5_1526">, </span><span id="t3w_1526" class="t s6_1526">3-11 </span>
<span id="t3x_1526" class="t s4_1526">P5_MC_ADDR MSR</span><span id="t3y_1526" class="t s5_1526">, </span><span id="t3z_1526" class="t s6_1526">16-13</span><span id="t40_1526" class="t s5_1526">, </span><span id="t41_1526" class="t s6_1526">16-29 </span>
<span id="t42_1526" class="t s4_1526">P5_MC_TYPE MSR</span><span id="t43_1526" class="t s5_1526">, </span><span id="t44_1526" class="t s6_1526">16-13</span><span id="t45_1526" class="t s5_1526">, </span><span id="t46_1526" class="t s6_1526">16-29 </span>
<span id="t47_1526" class="t s4_1526">P6 family processors </span>
<span id="t48_1526" class="t s4_1526">compatibility with FP software</span><span id="t49_1526" class="t s5_1526">, </span><span id="t4a_1526" class="t s6_1526">23-7 </span>
<span id="t4b_1526" class="t s4_1526">description of</span><span id="t4c_1526" class="t s5_1526">, </span><span id="t4d_1526" class="t s6_1526">1-1 </span>
<span id="t4e_1526" class="t s4_1526">last branch, interrupt, and exception recording</span><span id="t4f_1526" class="t s5_1526">, </span><span id="t4g_1526" class="t s6_1526">18-40 </span>
<span id="t4h_1526" class="t s4_1526">PAE paging </span>
<span id="t4i_1526" class="t s4_1526">feature flag, CR4 register</span><span id="t4j_1526" class="t s5_1526">, </span><span id="t4k_1526" class="t s6_1526">2-18</span><span id="t4l_1526" class="t s5_1526">, </span><span id="t4m_1526" class="t s6_1526">2-19 </span>
<span id="t4n_1526" class="t s4_1526">flag, CR4 control register</span><span id="t4o_1526" class="t s5_1526">, </span><span id="t4p_1526" class="t s6_1526">3-6</span><span id="t4q_1526" class="t s5_1526">, </span><span id="t4r_1526" class="t s6_1526">23-18</span><span id="t4s_1526" class="t s5_1526">, </span><span id="t4t_1526" class="t s6_1526">23-19 </span>
<span id="t4u_1526" class="t s4_1526">Page attribute table (PAT) </span>
<span id="t4v_1526" class="t s4_1526">compatibility with earlier IA-32 processors</span><span id="t4w_1526" class="t s5_1526">, </span><span id="t4x_1526" class="t s6_1526">12-36 </span>
<span id="t4y_1526" class="t s4_1526">detecting support for</span><span id="t4z_1526" class="t s5_1526">, </span><span id="t50_1526" class="t s6_1526">12-34 </span>
<span id="t51_1526" class="t s4_1526">IA32_PAT MSR</span><span id="t52_1526" class="t s5_1526">, </span><span id="t53_1526" class="t s6_1526">12-34 </span>
<span id="t54_1526" class="t s4_1526">introduction to</span><span id="t55_1526" class="t s5_1526">, </span><span id="t56_1526" class="t s6_1526">12-33 </span>
<span id="t57_1526" class="t s4_1526">memory types that can be encoded with</span><span id="t58_1526" class="t s5_1526">, </span><span id="t59_1526" class="t s6_1526">12-34 </span>
<span id="t5a_1526" class="t s4_1526">MSR</span><span id="t5b_1526" class="t s5_1526">, </span><span id="t5c_1526" class="t s6_1526">12-13 </span>
<span id="t5d_1526" class="t s4_1526">precedence of cache controls</span><span id="t5e_1526" class="t s5_1526">, </span><span id="t5f_1526" class="t s6_1526">12-14 </span>
<span id="t5g_1526" class="t s4_1526">programming</span><span id="t5h_1526" class="t s5_1526">, </span><span id="t5i_1526" class="t s6_1526">12-35 </span>
<span id="t5j_1526" class="t s4_1526">selecting a memory type with</span><span id="t5k_1526" class="t s5_1526">, </span><span id="t5l_1526" class="t s6_1526">12-35 </span>
<span id="t5m_1526" class="t s4_1526">Page directories</span><span id="t5n_1526" class="t s5_1526">, </span><span id="t5o_1526" class="t s6_1526">2-6 </span>
<span id="t5p_1526" class="t s4_1526">Page directory </span>
<span id="t5q_1526" class="t s4_1526">base address (PDBR)</span><span id="t5r_1526" class="t s5_1526">, </span><span id="t5s_1526" class="t s6_1526">8-5 </span>
<span id="t5t_1526" class="t s4_1526">introduction to</span><span id="t5u_1526" class="t s5_1526">, </span><span id="t5v_1526" class="t s6_1526">2-6 </span>
<span id="t5w_1526" class="t s4_1526">overview</span><span id="t5x_1526" class="t s5_1526">, </span><span id="t5y_1526" class="t s6_1526">3-2 </span>
<span id="t5z_1526" class="t s4_1526">setting up during initialization</span><span id="t60_1526" class="t s5_1526">, </span><span id="t61_1526" class="t s6_1526">10-10 </span>
<span id="t62_1526" class="t s4_1526">Page directory pointers</span><span id="t63_1526" class="t s5_1526">, </span><span id="t64_1526" class="t s6_1526">2-6 </span>
<span id="t65_1526" class="t s4_1526">Page frame (see Page) </span>
<span id="t66_1526" class="t s4_1526">Page tables</span><span id="t67_1526" class="t s5_1526">, </span><span id="t68_1526" class="t s6_1526">2-6 </span>
<span id="t69_1526" class="t s4_1526">introduction to</span><span id="t6a_1526" class="t s5_1526">, </span><span id="t6b_1526" class="t s6_1526">2-6 </span>
<span id="t6c_1526" class="t s4_1526">overview</span><span id="t6d_1526" class="t s5_1526">, </span><span id="t6e_1526" class="t s6_1526">3-2 </span>
<span id="t6f_1526" class="t s4_1526">setting up during initialization</span><span id="t6g_1526" class="t s5_1526">, </span><span id="t6h_1526" class="t s6_1526">10-10 </span>
<span id="t6i_1526" class="t s4_1526">Page-directory entries</span><span id="t6j_1526" class="t s5_1526">, </span><span id="t6k_1526" class="t s6_1526">12-5 </span>
<span id="t6l_1526" class="t s4_1526">Page-fault exception (#PF)</span><span id="t6m_1526" class="t s5_1526">, </span><span id="t6n_1526" class="t s6_1526">4-54</span><span id="t6o_1526" class="t s5_1526">, </span><span id="t6p_1526" class="t s6_1526">6-44</span><span id="t6q_1526" class="t s5_1526">, </span><span id="t6r_1526" class="t s6_1526">23-21 </span>
<span id="t6s_1526" class="t s4_1526">Pages </span>
<span id="t6t_1526" class="t s4_1526">disabling protection of</span><span id="t6u_1526" class="t s5_1526">, </span><span id="t6v_1526" class="t s6_1526">5-1 </span>
<span id="t6w_1526" class="t s4_1526">enabling protection of</span><span id="t6x_1526" class="t s5_1526">, </span><span id="t6y_1526" class="t s6_1526">5-1 </span>
<span id="t6z_1526" class="t s4_1526">introduction to</span><span id="t70_1526" class="t s5_1526">, </span><span id="t71_1526" class="t s6_1526">2-6 </span>
<span id="t72_1526" class="t s4_1526">overview</span><span id="t73_1526" class="t s5_1526">, </span><span id="t74_1526" class="t s6_1526">3-2 </span>
<span id="t75_1526" class="t s4_1526">PG flag, CR0 control register</span><span id="t76_1526" class="t s5_1526">, </span><span id="t77_1526" class="t s6_1526">5-1 </span>
<span id="t78_1526" class="t s4_1526">split</span><span id="t79_1526" class="t s5_1526">, </span><span id="t7a_1526" class="t s6_1526">23-15 </span>
<span id="t7b_1526" class="t s4_1526">Page-table entries</span><span id="t7c_1526" class="t s5_1526">, </span><span id="t7d_1526" class="t s6_1526">12-5</span><span id="t7e_1526" class="t s5_1526">, </span><span id="t7f_1526" class="t s6_1526">12-19 </span>
<span id="t7g_1526" class="t s4_1526">Paging </span>
<span id="t7h_1526" class="t s4_1526">combining segment and page-level protection</span><span id="t7i_1526" class="t s5_1526">, </span><span id="t7j_1526" class="t s6_1526">5-29 </span>
<span id="t7k_1526" class="t s4_1526">combining with segmentation</span><span id="t7l_1526" class="t s5_1526">, </span><span id="t7m_1526" class="t s6_1526">3-5 </span>
<span id="t7n_1526" class="t s4_1526">defined</span><span id="t7o_1526" class="t s5_1526">, </span><span id="t7p_1526" class="t s6_1526">3-1 </span>
<span id="t7q_1526" class="t s4_1526">IA-32e mode</span><span id="t7r_1526" class="t s5_1526">, </span><span id="t7s_1526" class="t s6_1526">2-6 </span>
<span id="t7t_1526" class="t s4_1526">initializing</span><span id="t7u_1526" class="t s5_1526">, </span><span id="t7v_1526" class="t s6_1526">10-10 </span>
<span id="t7w_1526" class="t s4_1526">introduction to</span><span id="t7x_1526" class="t s5_1526">, </span><span id="t7y_1526" class="t s6_1526">2-6 </span>
<span id="t7z_1526" class="t s4_1526">large page size MTRR considerations</span><span id="t80_1526" class="t s5_1526">, </span><span id="t81_1526" class="t s6_1526">12-33 </span>
<span id="t82_1526" class="t s4_1526">mapping segments to pages</span><span id="t83_1526" class="t s5_1526">, </span><span id="t84_1526" class="t s6_1526">4-54 </span>
<span id="t85_1526" class="t s4_1526">page-fault exception</span><span id="t86_1526" class="t s5_1526">, </span><span id="t87_1526" class="t s6_1526">6-44</span><span id="t88_1526" class="t s5_1526">, </span><span id="t89_1526" class="t s6_1526">6-55</span><span id="t8a_1526" class="t s5_1526">, </span><span id="t8b_1526" class="t s6_1526">6-56 </span>
<span id="t8c_1526" class="t s4_1526">page-level protection</span><span id="t8d_1526" class="t s5_1526">, </span><span id="t8e_1526" class="t s6_1526">5-2</span><span id="t8f_1526" class="t s5_1526">, </span><span id="t8g_1526" class="t s6_1526">5-3</span><span id="t8h_1526" class="t s5_1526">, </span><span id="t8i_1526" class="t s6_1526">5-27 </span>
<span id="t8j_1526" class="t s4_1526">page-level protection flags</span><span id="t8k_1526" class="t s5_1526">, </span><span id="t8l_1526" class="t s6_1526">5-28 </span>
<span id="t8m_1526" class="t s4_1526">virtual-8086 tasks</span><span id="t8n_1526" class="t s5_1526">, </span><span id="t8o_1526" class="t s6_1526">21-7 </span>
<span id="t8p_1526" class="t s4_1526">Parameter </span>
<span id="t8q_1526" class="t s4_1526">passing, between 16- and 32-bit call gates</span><span id="t8r_1526" class="t s5_1526">, </span><span id="t8s_1526" class="t s6_1526">22-6 </span>
<span id="t8t_1526" class="t s4_1526">translation, between 16- and 32-bit code segments</span><span id="t8u_1526" class="t s5_1526">, </span><span id="t8v_1526" class="t s6_1526">22-6 </span>
<span id="t8w_1526" class="t s4_1526">PAUSE instruction</span><span id="t8x_1526" class="t s5_1526">, </span><span id="t8y_1526" class="t s6_1526">2-16</span><span id="t8z_1526" class="t s5_1526">, </span><span id="t90_1526" class="t s6_1526">26-3 </span>
<span id="t91_1526" class="t s4_1526">PBi (performance monitoring/breakpoint pins) flags, </span>
<span id="t92_1526" class="t s4_1526">DEBUGCTLMSR MSR</span><span id="t93_1526" class="t s5_1526">, </span><span id="t94_1526" class="t s6_1526">18-39</span><span id="t95_1526" class="t s5_1526">, </span><span id="t96_1526" class="t s6_1526">18-41 </span>
<span id="t97_1526" class="t s4_1526">PC (pin control) flag, PerfEvtSel0 and PerfEvtSel1 MSRs (P6 family </span>
<span id="t98_1526" class="t s4_1526">processors)</span><span id="t99_1526" class="t s5_1526">, </span><span id="t9a_1526" class="t s6_1526">20-4</span><span id="t9b_1526" class="t s5_1526">, </span><span id="t9c_1526" class="t s6_1526">20-135 </span>
<span id="t9d_1526" class="t s4_1526">PC0 and PC1 (pin control) fields, CESR MSR (Pentium processor)</span><span id="t9e_1526" class="t s5_1526">, </span>
<span id="t9f_1526" class="t s6_1526">20-137 </span>
<span id="t9g_1526" class="t s4_1526">PCD pin (Pentium processor)</span><span id="t9h_1526" class="t s5_1526">, </span><span id="t9i_1526" class="t s6_1526">12-13 </span>
<span id="t9j_1526" class="t s4_1526">PCD (page-level cache disable) flag </span>
<span id="t9k_1526" class="t s4_1526">CR3 control register</span><span id="t9l_1526" class="t s5_1526">, </span><span id="t9m_1526" class="t s6_1526">2-17</span><span id="t9n_1526" class="t s5_1526">, </span><span id="t9o_1526" class="t s6_1526">12-13</span><span id="t9p_1526" class="t s5_1526">, </span><span id="t9q_1526" class="t s6_1526">23-18</span><span id="t9r_1526" class="t s5_1526">, </span><span id="t9s_1526" class="t s6_1526">23-30 </span>
<span id="t9t_1526" class="t s4_1526">page-directory entries</span><span id="t9u_1526" class="t s5_1526">, </span><span id="t9v_1526" class="t s6_1526">10-7</span><span id="t9w_1526" class="t s5_1526">, </span><span id="t9x_1526" class="t s6_1526">12-13</span><span id="t9y_1526" class="t s5_1526">, </span><span id="t9z_1526" class="t s6_1526">12-33 </span>
<span id="ta0_1526" class="t s4_1526">page-table entries</span><span id="ta1_1526" class="t s5_1526">, </span><span id="ta2_1526" class="t s6_1526">10-7</span><span id="ta3_1526" class="t s5_1526">, </span><span id="ta4_1526" class="t s6_1526">12-13</span><span id="ta5_1526" class="t s5_1526">, </span><span id="ta6_1526" class="t s6_1526">12-33</span><span id="ta7_1526" class="t s5_1526">, </span><span id="ta8_1526" class="t s6_1526">23-31 </span>
<span id="ta9_1526" class="t s4_1526">PCE (performance monitoring counter enable) flag, CR4 control </span>
<span id="taa_1526" class="t s4_1526">register</span><span id="tab_1526" class="t s5_1526">, </span><span id="tac_1526" class="t s6_1526">2-18</span><span id="tad_1526" class="t s5_1526">, </span><span id="tae_1526" class="t s6_1526">5-24</span><span id="taf_1526" class="t s5_1526">, </span><span id="tag_1526" class="t s6_1526">20-109</span><span id="tah_1526" class="t s5_1526">, </span><span id="tai_1526" class="t s6_1526">20-135 </span>
<span id="taj_1526" class="t s4_1526">PCE (performance-monitoring counter enable) flag, CR4 control </span>
<span id="tak_1526" class="t s4_1526">register</span><span id="tal_1526" class="t s5_1526">, </span><span id="tam_1526" class="t s6_1526">23-18 </span>
<span id="tan_1526" class="t s4_1526">PDBR (see CR3 control register) </span>
<span id="tao_1526" class="t s4_1526">PE (protection enable) flag, CR0 control register</span><span id="tap_1526" class="t s5_1526">, </span><span id="taq_1526" class="t s6_1526">2-17</span><span id="tar_1526" class="t s5_1526">, </span><span id="tas_1526" class="t s6_1526">5-1</span><span id="tat_1526" class="t s5_1526">, </span><span id="tau_1526" class="t s6_1526">10-10</span><span id="tav_1526" class="t s5_1526">, </span>
<span id="taw_1526" class="t s6_1526">10-13</span><span id="tax_1526" class="t s5_1526">, </span><span id="tay_1526" class="t s6_1526">32-9 </span>
<span id="taz_1526" class="t s4_1526">PEBS records</span><span id="tb0_1526" class="t s5_1526">, </span><span id="tb1_1526" class="t s6_1526">18-23 </span>
<span id="tb2_1526" class="t s4_1526">PEBS (precise event-based sampling) facilities </span>
<span id="tb3_1526" class="t s4_1526">availability of</span><span id="tb4_1526" class="t s5_1526">, </span><span id="tb5_1526" class="t s6_1526">20-119 </span>
<span id="tb6_1526" class="t s4_1526">description of</span><span id="tb7_1526" class="t s5_1526">, </span><span id="tb8_1526" class="t s6_1526">20-107</span><span id="tb9_1526" class="t s5_1526">, </span><span id="tba_1526" class="t s6_1526">20-119 </span>
<span id="tbb_1526" class="t s4_1526">DS save area</span><span id="tbc_1526" class="t s5_1526">, </span><span id="tbd_1526" class="t s6_1526">18-19 </span>
<span id="tbe_1526" class="t s4_1526">IA-32e mode</span><span id="tbf_1526" class="t s5_1526">, </span><span id="tbg_1526" class="t s6_1526">18-23 </span>
<span id="tbh_1526" class="t s4_1526">PEBS buffer</span><span id="tbi_1526" class="t s5_1526">, </span><span id="tbj_1526" class="t s6_1526">18-20</span><span id="tbk_1526" class="t s5_1526">, </span><span id="tbl_1526" class="t s6_1526">20-119 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
